@article{journals/tcad/ShimaTLD83,
  title = {Table Look-Up MOSFET Modeling System Using a 2-D Device Simulator and Monotonic Piecewise Cubic Interpolation},
  pages = {121-126},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270029},
  author = {T. Shima and H. Tamada and Ryo Luong and Mo Dang}
}
@article{journals/tcad/Ramnath03,
  title = {New approximations for the rectilinear Steiner arborescence problem [VLSI layout]},
  pages = {859-869},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814249},
  author = {Sarnath Ramnath}
}
@article{journals/tcad/DiazKD94,
  title = {Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices},
  pages = {482-493},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275358},
  author = {Carlos H. Díaz and Sung-Mo Kang and Charvaka Duvvury}
}
@article{journals/tcad/IsmailA04,
  title = {Computation of signal-threshold crossing times directly from higher order moments},
  pages = {1264-1276},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829795},
  author = {Yehea I. Ismail and Chirayu S. Amin}
}
@article{journals/tcad/PengK94,
  title = {Automated transformation of algorithms into register-transfer level implementations},
  pages = {150-166},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259939},
  author = {Zebo Peng and Krzysztof Kuchcinski}
}
@article{journals/tcad/PomeranzR97,
  title = {LOCSTEP: a logic-simulation-based test generation procedure},
  pages = {544-554},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631218},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/PadmanabanT03,
  title = {An implicit path-delay fault diagnosis methodology},
  pages = {1399-1408},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818132},
  author = {Saravanan Padmanaban and Spyros Tragoudas}
}
@article{journals/tcad/PetrovO04,
  title = {Tag compression for low power in dynamically customizable embedded processors},
  pages = {1031-1047},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829823},
  author = {Peter Petrov and Alex Orailoglu}
}
@article{journals/tcad/Law91,
  title = {Parameters for point-defect diffusion and recombination},
  pages = {1125-1131},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85758},
  author = {Mark E. Law}
}
@article{journals/tcad/WongDKSP06,
  title = {A statistical methodology for wire-length prediction},
  pages = {1327-1336},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855885},
  author = {Jennifer L. Wong and Azadeh Davoodi and Vishal Khandelwal and Ankur Srivastava and Miodrag Potkonjak}
}
@article{journals/tcad/BurnsF98,
  title = {C5M-a control-logic layout synthesis system for high-performance microprocessors},
  pages = {14-23},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673629},
  author = {Jeffrey L. Burns and Jack A. Feldman}
}
@article{journals/tcad/Nicolaidis89,
  title = {Self-exercising checkers for unified built-in self-test (UBIST)},
  pages = {203-218},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21840},
  author = {Michael Nicolaidis}
}
@article{journals/tcad/AgrawalC15,
  title = {Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs},
  pages = {1523-1536},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2419227},
  author = {Mukesh Agrawal and Krishnendu Chakrabarty}
}
@article{journals/tcad/Douglas85,
  title = {A Multilevel Solver for Boundary Value Problems},
  pages = {431-435},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270141},
  author = {Craig C. Douglas}
}
@article{journals/tcad/WasshuberKS97,
  title = {SIMON-A simulator for single-electron tunnel devices and circuits},
  pages = {937-944},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658562},
  author = {Christoph Wasshuber and Hans Kosina and Siegfried Selberherr}
}
@article{journals/tcad/MalikBNS91,
  title = {Reduced offsets for minimization of binary-valued functions},
  pages = {413-426},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75625},
  author = {Abdul A. Malik and Robert K. Brayton and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChoC07,
  title = {Energy-Aware Clock-Frequency Assignment in Microprocessors and Memory Devices for Dynamic Voltage Scaling},
  pages = {1030-1040},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885835},
  author = {Youngjin Cho and Naehyuck Chang}
}
@article{journals/tcad/Garcia-LoureiroSAVAMK11,
  title = {Implementation of the Density Gradient Quantum Corrections for 3-D Simulations of Multigate Nanoscaled Transistors},
  pages = {841-851},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2107990},
  author = {Antonio J. García-Loureiro and Natalia Seoane and Manuel Aldegunde and Raúl Valín Ferreiro and Asen Asenov and A. Martinez and Karol Kalna}
}
@article{journals/tcad/BrandBS98,
  title = {Don't cares in synthesis: theoretical pitfalls and practical solutions},
  pages = {285-304},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703819},
  author = {Daniel Brand and Reinaldo A. Bergamaschi and Leon Stok}
}
@article{journals/tcad/LiS90,
  title = {Pull up transistor folding},
  pages = {512-521},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55181},
  author = {Wing Ning Li and Sartaj Sahni}
}
@article{journals/tcad/MehtaPPP13,
  title = {Data-Driven Mapping Using Local Patterns},
  pages = {1668-1681},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2272541},
  author = {Gayatri Mehta and Krunalkumar Patel and Natalie Parde and Nancy S. Pollard}
}
@article{journals/tcad/Kaufmann90,
  title = {A linear-time algorithm for routing in a convex grid},
  pages = {180-184},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46784},
  author = {Michael Kaufmann 0001}
}
@article{journals/tcad/JhaW93,
  title = {Design and synthesis of self-checking VLSI circuits},
  pages = {878-887},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229762},
  author = {Niraj K. Jha and Sying-Jyan Wang}
}
@article{journals/tcad/HulgaardWA99,
  title = {Equivalence checking of combinational circuits using Boolean expression diagrams},
  pages = {903-917},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771175},
  author = {Henrik Hulgaard and Poul Frederick Williams and Henrik Reif Andersen}
}
@article{journals/tcad/Stein86,
  title = {An Efficient Method of Sampling for Statistical Circuit Design},
  pages = {23-29},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270174},
  author = {M. L. Stein}
}
@article{journals/tcad/GolshanKB11,
  title = {SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs},
  pages = {829-840},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2106851},
  author = {Shahin Golshan and Hessam Kooti and Elaheh Bozorgzadeh}
}
@article{journals/tcad/Leon88,
  title = {Numerical modeling of glass flow and spin-on planarization},
  pages = {168-173},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3146},
  author = {Francisco A. Leon}
}
@article{journals/tcad/KrsticCC99,
  title = {Primitive delay faults: identification, testing, and design for testability},
  pages = {669-684},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766720},
  author = {Angela Krstic and Kwang-Ting Cheng and Srimat T. Chakradhar}
}
@article{journals/tcad/SinanogluA11,
  title = {Unified 2-D X-Alignment for Improving the Observability of Response Compactors},
  pages = {1744-1757},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2160175},
  author = {Ozgur Sinanoglu and Sobeeh Almukhaizim}
}
@article{journals/tcad/PomeranzR06d,
  title = {Improved n-Detection Test Sequences Under Transparent Scan},
  pages = {2492-2501},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881334},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/Goodwin-JohanssonSFM89,
  title = {Two-dimensional impurity profiling with emission computed tomography techniques},
  pages = {323-335},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29587},
  author = {Scott H. Goodwin-Johansson and Ravi Subrahmanyan and Carey E. Floyd Jr. and Hisham Z. Massoud}
}
@article{journals/tcad/YuanLZ00,
  title = {Computer-aided analysis of on-chip interconnects near semiconductorsubstrate for high-speed VLSI},
  pages = {990-998},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863639},
  author = {Zheng-Yu Yuan and Zheng-Fan Li and Min-Liu Zou}
}
@article{journals/tcad/ChoCKHKH07,
  title = {New Synthesis of One-Dimensional 90/150 Linear Hybrid Group Cellular Automata},
  pages = {1720-1724},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895784},
  author = {Sung Jin Cho and Un-Sook Choi and Han-Doo Kim and Yoon-Hee Hwang and Jin-Gyoung Kim and Seong-Hun Heo}
}
@article{journals/tcad/EickhoffE95,
  title = {Levelized incomplete LU factorization and its application to large-scale circuit simulation},
  pages = {720-727},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387732},
  author = {Karl Michael Eickhoff and Walter L. Engl}
}
@article{journals/tcad/WuytackCM96,
  title = {Transforming set data types to power optimal data structures},
  pages = {619-629},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503932},
  author = {Sven Wuytack and Francky Catthoor and Hugo De Man}
}
@article{journals/tcad/LinMM11,
  title = {On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits},
  pages = {229-241},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2097191},
  author = {Yi-Wei Lin and Malgorzata Marek-Sadowska and Wojciech Maly}
}
@article{journals/tcad/LiFQTWCH06,
  title = {Partitioning-Based Approach to Fast On-Chip Decoupling Capacitor Budgeting and Minimization},
  pages = {2402-2412},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870862},
  author = {Hang Li and Jeffrey Fan and Zhenyu Qi and Sheldon X.-D. Tan and Lifeng Wu and Yici Cai and Xianlong Hong}
}
@article{journals/tcad/ZhaoC12a,
  title = {Cross-Contamination Avoidance for Droplet Routing in Digital Microfluidic Biochips},
  pages = {817-830},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2183369},
  author = {Yang Zhao and Krishnendu Chakrabarty}
}
@article{journals/tcad/ChandraC01,
  title = {System-on-a-chip test-data compression and decompressionarchitectures based on Golomb codes},
  pages = {355-368},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913754},
  author = {Anshuman Chandra and Krishnendu Chakrabarty}
}
@article{journals/tcad/CarragherCXFP96,
  title = {Solving the net matching problem in high-performance chip design},
  pages = {902-911},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511570},
  author = {Robert J. Carragher and Chung-Kuan Cheng and Xiao-Ming Xiong and Masahiro Fujita and Ramamohan Paturi}
}
@article{journals/tcad/LingZB08,
  title = {Scalable Synthesis and Clustering Techniques Using Decision Diagrams},
  pages = {423-435},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915545},
  author = {Andrew C. Ling and Jianwen Zhu and Stephen Dean Brown}
}
@article{journals/tcad/SeiculescuMBM10,
  title = {SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3-D Systems on Chips},
  pages = {1987-2000},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061610},
  author = {Ciprian Seiculescu and Srinivasan Murali and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/TanS03,
  title = {Efficient very large scale integration power/ground network sizing based on equivalent circuit modeling},
  pages = {277-284},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807883},
  author = {Sheldon X.-D. Tan and C.-J. Richard Shi}
}
@article{journals/tcad/MeyerC95,
  title = {Active timing multilevel fault-simulation with switch-level accuracy},
  pages = {1241-1256},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466340},
  author = {Wolfgang Meyer and Raul Camposano}
}
@article{journals/tcad/SahooNMC15,
  title = {A Case of Lightweight PUF Constructions: Cryptanalysis and Machine Learning Attacks},
  pages = {1334-1343},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2448677},
  author = {Durga Prasad Sahoo and Phuong Ha Nguyen and Debdeep Mukhopadhyay and Rajat Subhra Chakraborty}
}
@article{journals/tcad/ParkDD00,
  title = {Automatic checking of aggregation abstractions through stateenumeration},
  pages = {1202-1210},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875327},
  author = {Seungjoon Park and Satyaki Das and David L. Dill}
}
@article{journals/tcad/TogawaYO98,
  title = {Maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for FPGAs},
  pages = {803-818},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720317},
  author = {Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@article{journals/tcad/YeLZPH10,
  title = {Scalable Analysis of Mesh-Based Clock Distribution Networks Using Application-Specific Reduced Order Modeling},
  pages = {1342-1353},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059090},
  author = {Xiaoji Ye and Peng Li and Min Zhao and Rajendran Panda and Jiang Hu}
}
@article{journals/tcad/MeiR08,
  title = {A Time-Domain Oscillator Envelope Tracking Algorithm Employing Dual Phase Conditions},
  pages = {59-69},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907259},
  author = {Ting Mei and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/KumarT87,
  title = {Modeling and Description of Processor-Based Systems with DTMSII},
  pages = {116-127},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270254},
  author = {Kovvali Surya Kumar and James H. Tracey}
}
@article{journals/tcad/Odanaka04,
  title = {Multidimensional discretization of the stationary quantum drift-diffusion model for ultrasmall MOSFET structures},
  pages = {837-842},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828128},
  author = {Shinji Odanaka}
}
@article{journals/tcad/GharaybehBA98,
  title = {The path-status graph with application to delay fault simulation},
  pages = {324-332},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703822},
  author = {Marwan A. Gharaybeh and Michael L. Bushnell and Vishwani D. Agrawal}
}
@article{journals/tcad/HuM06,
  title = {Comparison of Algorithms for Frequency Domain Coupled Device and Circuit Simulation},
  pages = {2571-2578},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.871621},
  author = {Yutao Hu and Kartikeya Mayaram}
}
@article{journals/tcad/KakizakiS85,
  title = {A Modified Newton Method for the Steady-State Analysis},
  pages = {662-667},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270166},
  author = {Makiko Kakizaki and Tsutomu Sugawara}
}
@article{journals/tcad/ChanLLP87,
  title = {A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET},
  pages = {574-581},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270304},
  author = {Philip C. Chan and R. Liu and S. K. Lau and Mario Pinto-Guedes}
}
@article{journals/tcad/Jha89,
  title = {Separable codes for detecting unidirectional errors},
  pages = {571-574},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24885},
  author = {Niraj K. Jha}
}
@article{journals/tcad/HrkicLB06,
  title = {An Approach to Placement-Coupled Logic Replication},
  pages = {2539-2551},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.871624},
  author = {Milos Hrkic and John Lillis and Giancarlo Beraudo}
}
@article{journals/tcad/YangK07,
  title = {Power Optimization for Universal Hash Function Data Path Using Divide-and-Concatenate Technique},
  pages = {1763-1769},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.896308},
  author = {Bo Yang 0010 and Ramesh Karri}
}
@article{journals/tcad/AcquavivaBR01,
  title = {Software-controlled processor speed setting for low-power streamingmultimedia},
  pages = {1283-1292},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959857},
  author = {Andrea Acquaviva and Luca Benini and Bruno Riccò}
}
@article{journals/tcad/BrambillaGG09,
  title = {Determination of Floquet Exponents for Small-Signal Analysis of Nonlinear Periodic Circuits},
  pages = {447-451},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013285},
  author = {Angelo Brambilla and Giambattista Gruosso and Giancarlo Storti Gajani}
}
@article{journals/tcad/HoV94,
  title = {Interval graph algorithms for two-dimensional multiple folding of array-based VLSI layouts},
  pages = {1201-1222},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317463},
  author = {King C. Ho and Sarma B. K. Vrudhula}
}
@article{journals/tcad/ShinKK10,
  title = {Compact Models for Memristors Based on Charge-Flux Constitutive Relationships},
  pages = {590-598},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042891},
  author = {Sangho Shin and Kyungmin Kim and Sung-Mo Kang}
}
@article{journals/tcad/ShrivastavaIDPP09,
  title = {Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures},
  pages = {461-465},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013275},
  author = {Aviral Shrivastava and Ilya Issenin and Nikil Dutt and Sanghyun Park and Yunheung Paek}
}
@article{journals/tcad/SidorowiczB02,
  title = {A framework for testing special-purpose memories},
  pages = {1459-1468},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804375},
  author = {Piotr R. Sidorowicz and Janusz A. Brzozowski}
}
@article{journals/tcad/PilarskiKK92,
  title = {Estimating testing effectiveness of the circular self-test path technique},
  pages = {1301-1316},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170992},
  author = {Slawomir Pilarski and Andrzej Krasniewski and Tiko Kameda}
}
@article{journals/tcad/SakallahMO92,
  title = {Analysis and design of latch-controlled synchronous digital circuits},
  pages = {322-333},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124419},
  author = {Karem A. Sakallah and Trevor N. Mudge and Oyekunle A. Olukotun}
}
@article{journals/tcad/HinsbergerK92,
  title = {A cell-based approach to performance optimization of fanout-free circuits},
  pages = {1317-1322},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170993},
  author = {Uwe Hinsberger and Reiner Kolla}
}
@article{journals/tcad/BrachtendorfB13,
  title = {Grid Size Adapted Multistep Methods for High $Q$ Oscillators},
  pages = {1682-1693},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269800},
  author = {Hans Georg Brachtendorf and Kai Bittner}
}
@article{journals/tcad/JainPP92,
  title = {Predicting system-level area and delay for pipelined and nonpipelined designs},
  pages = {955-965},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149767},
  author = {Rajiv Jain and Alice C. Parker and Nohbyung Park}
}
@article{journals/tcad/LelarasmeeRS82,
  title = {The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated Circuits},
  pages = {131-145},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1982.1270004},
  author = {Ekachai Lelarasmee and Albert E. Ruehli and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/DandaLMPST96,
  title = {Optimal algorithms for planar over-the-cell routing problems},
  pages = {1365-1378},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543769},
  author = {Srinivasa R. Danda and Xiaolin Liu and Sreekrishna Madhwapathy and Anand Panyam and Naveed A. Sherwani and Ioannis G. Tollis}
}
@article{journals/tcad/RostamiM11,
  title = {Dual-Vth Independent-Gate FinFETs for Low Power Logic Circuits},
  pages = {337-349},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2097310},
  author = {Masoud Rostami and Kartik Mohanram}
}
@article{journals/tcad/NalamalpuSB02,
  title = {Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters},
  pages = {50-62},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974137},
  author = {Ankireddy Nalamalpu and Sriram Srinivasan and Wayne P. Burleson}
}
@article{journals/tcad/EguroH05,
  title = {Resource allocation for coarse-grain FPGA development},
  pages = {1572-1581},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852291},
  author = {Kenneth Eguro and Scott Hauck}
}
@article{journals/tcad/VisweswariahR91,
  title = {Piecewise approximate circuit simulation},
  pages = {861-870},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87597},
  author = {Chandramouli Visweswariah and Ronald A. Rohrer}
}
@article{journals/tcad/GaiM94,
  title = {Creator: new advanced concepts in concurrent simulation},
  pages = {786-795},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285237},
  author = {Silvano Gai and Pier Luca Montessoro}
}
@article{journals/tcad/SelvakkumaranK06,
  title = {Multiobjective hypergraph-partitioning algorithms for cut and maximum subdomain-degree minimization},
  pages = {504-517},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854637},
  author = {Navaratnasothie Selvakkumaran and George Karypis}
}
@article{journals/tcad/UmbarkarSD14,
  title = {Linear Programming-Based Optimization for Robust Data Modeling in a Distributed Sensing Platform},
  pages = {1531-1544},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2334295},
  author = {Anurag Umbarkar and Varun Subramanian and Alex Doboli}
}
@article{journals/tcad/Zeng06,
  title = {Modeling and Simulation of Electrified Droplets and Its Application to Computer-Aided Design of Digital Microfluidics},
  pages = {224-233},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.857387},
  author = {Jun Zeng}
}
@article{journals/tcad/JeongKPY10,
  title = {Dose Map and Placement Co-Optimization for Improved Timing Yield and Leakage Power},
  pages = {1070-1082},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2048397},
  author = {Kwangok Jeong and Andrew B. Kahng and Chul-Hong Park and Hailong Yao}
}
@article{journals/tcad/MukherjeeDM11,
  title = {Auxiliary Specifications for Context-Sensitive Monitoring of AMS Assertions},
  pages = {1446-1457},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2155065},
  author = {Subhankar Mukherjee and Pallab Dasgupta and Siddhartha Mukhopadhyay}
}
@article{journals/tcad/HeraguSKB02,
  title = {Test vector generation for charge sharing failures in dynamic logic},
  pages = {1502-1508},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804377},
  author = {Keerthi Heragu and Manish Sharma and Rahul Kundu and Ronald D. Blanton}
}
@article{journals/tcad/YangC82,
  title = {SPICE Modeling for Small Geometry MOSFET Circuits},
  pages = {169-182},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270008},
  author = {Ping Yang and Pallab K. Chatterjee}
}
@article{journals/tcad/XuGFM08,
  title = {Extraction of Parasitics in Inhomogeneous Substrates With a New Green Function-Based Method},
  pages = {1595-1606},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927766},
  author = {Chenggang Xu and Ranjit Gharpurey and Terri S. Fiez and Kartikeya Mayaram}
}
@article{journals/tcad/LaiPV94,
  title = {EVBDD-based algorithms for integer linear programming, spectral transformation, and function decomposition},
  pages = {959-975},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298033},
  author = {Yung-Te Lai and Massoud Pedram and Sarma B. K. Vrudhula}
}
@article{journals/tcad/LiuDC94,
  title = {An efficient parallel critical path algorithm},
  pages = {909-919},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293948},
  author = {Li-Ren Liu and David Hung-Chang Du and Hsi-Chuan Chen}
}
@article{journals/tcad/ReshadiGD06,
  title = {Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators},
  pages = {2904-2918},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882597},
  author = {Mehrdad Reshadi and Bita Gorjiara and Nikil D. Dutt}
}
@article{journals/tcad/Karri01,
  title = {Guest editor's introduction to special section on high-level design validation and test},
  pages = {353-354},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2001.913753},
  author = {Ramesh Karri}
}
@article{journals/tcad/WakabayashiO00,
  title = {C-based SoC design flow and EDA tools: an ASIC and system vendorperspective},
  pages = {1507-1522},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898829},
  author = {K. Wakabayashi and T. Okamoto}
}
@article{journals/tcad/ZhaoXC11,
  title = {Broadcast Electrode-Addressing and Scheduling Methods for Pin-Constrained Digital Microfluidic Biochips},
  pages = {986-999},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2116250},
  author = {Yang Zhao and Tao Xu and Krishnendu Chakrabarty}
}
@article{journals/tcad/BorahOI94,
  title = {An edge-based heuristic for Steiner routing},
  pages = {1563-1568},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331412},
  author = {Manjit Borah and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/BrewerG90,
  title = {Chippe: a system for constraint driven behavioral synthesis},
  pages = {681-695},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55208},
  author = {Forrest Brewer and Daniel D. Gajski}
}
@article{journals/tcad/Sinanoglu08,
  title = {Scan Architecture With Align-Encode},
  pages = {2303-2316},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2008926},
  author = {Ozgur Sinanoglu}
}
@article{journals/tcad/MilorV89,
  title = {Detection of catastrophic faults in analog integrated circuits},
  pages = {114-130},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21830},
  author = {Linda S. Milor and V. Visvanathan}
}
@article{journals/tcad/EbendtD06,
  title = {Effect of improved lower bounds in dynamic BDD reordering},
  pages = {902-909},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.854632},
  author = {Rüdiger Ebendt and Rolf Drechsler}
}
@article{journals/tcad/WangSABKB06,
  title = {Statistical Analysis and Design of HARP FPGAs},
  pages = {2088-2102},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859485},
  author = {Gang Wang and Satish Sivaswamy and Cristinel Ababei and Kia Bazargan and Ryan Kastner and Elaheh Bozorgzadeh}
}
@article{journals/tcad/JimenezMZBA06,
  title = {Comparison of two designs for the multifunction vehicle bus},
  pages = {797-805},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855925},
  author = {Jaime Jimenez and José Luis Martín and Aitzol Zuloaga and Unai Bidarte and Jagoba Arias}
}
@article{journals/tcad/DingBM03,
  title = {Accurate crosstalk noise modeling for early signal integrity analysis},
  pages = {627-634},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810741},
  author = {Li Ding 0002 and David T. Blaauw and Pinaki Mazumder}
}
@article{journals/tcad/WolbertWKM94,
  title = {Nonisothermal device simulation using the 2D numerical process/device simulator TRENDY and application to SOI-devices},
  pages = {293-302},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265671},
  author = {Philip B. M. Wolbert and Gerhard K. M. Wachutka and Benno H. Krabbenborg and Ton J. Mouthaan}
}
@article{journals/tcad/ChangTMC13,
  title = {MANA: A Shortest Path Maze Algorithm Under Separation and Minimum Length NAnometer Rules},
  pages = {1557-1568},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2265878},
  author = {Fong-Yuan Chang and Ren-Song Tsay and Wai-Kei Mak and Sheng-Hsiung Chen}
}
@article{journals/tcad/TsuiPD94,
  title = {Power efficient technology decomposition and mapping under an extended power consumption model},
  pages = {1110-1122},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310900},
  author = {Chi-Ying Tsui and Massoud Pedram and Alvin M. Despain}
}
@article{journals/tcad/OrailogluP09,
  title = {Guest Editorial Special Section on the IEEE Symposium on Application Specific Processors 2008},
  pages = {1786-1787},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2035481},
  author = {Alex Orailoglu and L. Pozzi}
}
@article{journals/tcad/FangC10,
  title = {Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews},
  pages = {711-721},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043586},
  author = {Jia-Wei Fang and Yao-Wen Chang}
}
@article{journals/tcad/Madden02,
  title = {Reporting of standard cell placement results},
  pages = {240-247},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980262},
  author = {Patrick H. Madden}
}
@article{journals/tcad/ChenHC95,
  title = {A preprocessor for improving channel routing hierarchical pin permutation},
  pages = {896-903},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391738},
  author = {C. Y. Roger Chen and Cliff Yungchin Hou and Bradley S. Carlson}
}
@article{journals/tcad/PasrichaD07,
  title = {A Framework for Cosynthesis of Memory and Communication Architectures for MPSoC},
  pages = {408-420},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.884487},
  author = {Sudeep Pasricha and Nikil D. Dutt}
}
@article{journals/tcad/GuoK13,
  title = {Recomputing with Permuted Operands: A Concurrent Error Detection Approach},
  pages = {1595-1608},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2263037},
  author = {Xiaofei Guo and Ramesh Karri}
}
@article{journals/tcad/LiP05,
  title = {Compact reduced-order modeling of weakly nonlinear analog and RF circuits},
  pages = {184-203},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.837722},
  author = {Peng Li and Lawrence T. Pileggi}
}
@article{journals/tcad/HarrisHL99,
  title = {Timing analysis including clock skew},
  pages = {1608-1618},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806806},
  author = {David L. Harris and Mark Horowitz and Dean Liu}
}
@article{journals/tcad/ShererSB90,
  title = {SMALS: a novel database for two-dimensional object location},
  pages = {57-65},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45857},
  author = {Adam D. Sherer and Bob S. Stanojevich and Robert J. Bowman}
}
@article{journals/tcad/YamagamiNUTO99,
  title = {Analysis of communication circuits based on multidimensional Fourier transformation},
  pages = {1165-1177},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775635},
  author = {Yoshihiro Yamagami and Yoshifumi Nishio and Akio Ushida and Masayuki Takahashi and Kimihiro Ogawa}
}
@article{journals/tcad/DuttVS08,
  title = {Built-in-Self-Test of FPGAs With Provable Diagnosabilities and High Diagnostic Coverage With Application to Online Testing},
  pages = {309-326},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.906992},
  author = {Shantanu Dutt and Vinay Verma and Vishal Suthar}
}
@article{journals/tcad/XiangF02,
  title = {Handling the pin overhead problem of DFTs for high-quality and at-speed tests},
  pages = {1105-1113},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801099},
  author = {Dong Xiang and Hideo Fujiwara}
}
@article{journals/tcad/SethA84,
  title = {Characterizing the LSI Yield Equation from Wafer Test Data},
  pages = {123-126},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270065},
  author = {Sharad C. Seth and Vishwani D. Agrawal}
}
@article{journals/tcad/GnudiCGRB87,
  title = {Sensitivity Analysis for Device Design},
  pages = {879-885},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270330},
  author = {Antonio Gnudi and Paolo Ciampolini and Roberto Guerrieri and Massimo Rudan and Giorgio Baccarani}
}
@article{journals/tcad/Rose90,
  title = {Parallel global routing for standard cells},
  pages = {1085-1095},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62733},
  author = {Jonathan Rose}
}
@article{journals/tcad/IonutiuRA08,
  title = {Passivity-Preserving Model Reduction Using Dominant Spectral-Zero Interpolation},
  pages = {2250-2263},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006160},
  author = {Roxana Ionutiu and Joost Rommes and Athanasios C. Antoulas}
}
@article{journals/tcad/ChenS93,
  title = {A novel behavioral testability measure},
  pages = {1960-1970},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251159},
  author = {Chung-Hsing Chen and Daniel G. Saab}
}
@article{journals/tcad/CongWL88,
  title = {A new approach to three- or four-layer channel routing},
  pages = {1094-1104},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7808},
  author = {Jason Cong and Martin D. F. Wong and C. L. Liu}
}
@article{journals/tcad/ForemanHCT11,
  title = {Inclusion of Chemical-Mechanical Polishing Variation in Statistical Static Timing Analysis},
  pages = {1758-1762},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2162066},
  author = {Eric A. Foreman and Peter A. Habitz and Ming-C. Cheng and Christino Tamon}
}
@article{journals/tcad/HuS00,
  title = {Algorithms for non-Hanan-based optimization for VLSI interconnectunder a higher-order AWE model},
  pages = {446-458},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838994},
  author = {Jiang Hu and Sachin S. Sapatnekar}
}
@article{journals/tcad/ShenQWPZL12,
  title = {Inferring Assertion for Complementary Synthesis},
  pages = {1288-1292},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190735},
  author = {ShengYu Shen and Ying Qin and Kefei Wang and Zhengbin Pang and Jianmin Zhang and Sikun Li}
}
@article{journals/tcad/CasinoviS91,
  title = {A macromodeling algorithm for analog circuits},
  pages = {150-160},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68402},
  author = {Giorgio Casinovi and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/McMackenC92,
  title = {A numerical model for two-dimensional transient simulation of amorphous silicon thin-film transistors},
  pages = {629-637},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127624},
  author = {John R. F. McMacken and Savvas G. Chamberlain}
}
@article{journals/tcad/LinW00,
  title = {Testing content-addressable memories using functional fault modelsand march-like algorithms},
  pages = {577-588},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845082},
  author = {Kun-Jin Lin and Cheng-Wen Wu}
}
@article{journals/tcad/StratigopoulosM05,
  title = {Nonlinear decision boundaries for testing analog circuits},
  pages = {1760-1773},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.855835},
  author = {Haralampos-G. D. Stratigopoulos and Yiorgos Makris}
}
@article{journals/tcad/YeZCG15,
  title = {Information-Theoretic Syndrome Evaluation, Statistical Root-Cause Analysis, and Correlation-Based Feature Selection for Guiding Board-Level Fault Diagnosis},
  pages = {1014-1026},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2399438},
  author = {Fangming Ye and Zhaobo Zhang and Krishnendu Chakrabarty and Xinli Gu}
}
@article{journals/tcad/Pinto-GuedesC88,
  title = {A circuit simulation model for bipolar-induced breakdown in MOSFET},
  pages = {289-294},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3159},
  author = {Mario Pinto-Guedes and Philip C. Chan}
}
@article{journals/tcad/LiuS95,
  title = {Verification of Nyquist data converters using behavioral simulation},
  pages = {493-502},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372375},
  author = {Edward W. Y. Liu and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Marek-Sadowska87,
  title = {Pad Assignment for Power Nets in VLSI Circuits},
  pages = {550-560},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270302},
  author = {Malgorzata Marek-Sadowska}
}
@article{journals/tcad/JangKK10,
  title = {Topology Synthesis for Low Power Cascaded Crossbar Switches},
  pages = {2041-2045},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2072730},
  author = {Yongho Jang and Jungsoo Kim and Chong-Min Kyung}
}
@article{journals/tcad/NakatakeKK02,
  title = {Consistent floorplanning with hierarchical superconstraints},
  pages = {42-49},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974136},
  author = {Shigetoshi Nakatake and Yukiko Kubo and Yoji Kajitani}
}
@article{journals/tcad/ItazakiK89,
  title = {Test pattern generation for circuits with tri-state modules by Z-algorithm},
  pages = {1327-1334},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44513},
  author = {Noriyoshi Itazaki and Kozo Kinoshita}
}
@article{journals/tcad/NagataNMI00,
  title = {Measurements and analyses of substrate noise waveform inmixed-signal IC environment},
  pages = {671-678},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848088},
  author = {Makoto Nagata and Jin Nagai and Takashi Morie and Atsushi Iwata}
}
@article{journals/tcad/Saab96,
  title = {An improved linear placement algorithm using node compaction},
  pages = {952-958},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511574},
  author = {Youssef Saab}
}
@article{journals/tcad/VillenaS12,
  title = {Exploiting Parallelism for Improved Automation of Multidimensional Model Order Reduction},
  pages = {37-49},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2167510},
  author = {Jorge Fernandez Villena and Luis Miguel Silveira}
}
@article{journals/tcad/ChungA12,
  title = {Refactoring of Timing Graphs and Its Use in Capturing Topological Correlation in SSTA},
  pages = {485-496},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176731},
  author = {Jaeyong Chung and Jacob A. Abraham}
}
@article{journals/tcad/RaghunathanJ97,
  title = {SCALP: an iterative-improvement-based low-power data path synthesis system},
  pages = {1260-1277},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663817},
  author = {Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/Hayes86,
  title = {Digital Simulation with Multiple Logic Values},
  pages = {274-283},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270196},
  author = {John P. Hayes}
}
@article{journals/tcad/PomeranzRU95,
  title = {NEST: a nonenumerative test generation method for path delay faults in combinational circuits},
  pages = {1505-1515},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476581},
  author = {Irith Pomeranz and Sudhakar M. Reddy and Prasanti Uppaluri}
}
@article{journals/tcad/BadarogluWPDGM05,
  title = {Digital ground bounce reduction by supply current shaping and clock frequency Modulation},
  pages = {65-76},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839471},
  author = {Mustafa Badaroglu and Piet Wambacq and Geert Van der Plas and Stéphane Donnay and Georges G. E. Gielen and Hugo De Man}
}
@article{journals/tcad/DuttAT99,
  title = {Partitioning using second-order information and stochastic-gainfunctions},
  pages = {421-435},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752926},
  author = {Shantanu Dutt and Hasan Arslan and Halim Theny}
}
@article{journals/tcad/BuiHL92,
  title = {A 2.5 approximation algorithm for the multi-via assignment problem},
  pages = {1325-1333},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177396},
  author = {Thang Nguyen Bui and Willie Hsu and SingLing Lee}
}
@article{journals/tcad/Ye13,
  title = {Noise Companion State-Space Passive Macromodeling for RF/mm-Wave Circuit Design},
  pages = {1435-1439},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2257925},
  author = {Zuochang Ye}
}
@article{journals/tcad/Chin92,
  title = {Verified functions for generating signed-binary arithmetic hardware},
  pages = {1529-1558},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180266},
  author = {Shiu-Kai Chin}
}
@article{journals/tcad/FangCC12,
  title = {Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology},
  pages = {703-716},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2179039},
  author = {Shao-Yun Fang and Szu-Yu Chen and Yao-Wen Chang}
}
@article{journals/tcad/WilkenS90,
  title = {Continuous signature monitoring: low-cost concurrent detection of processor control errors},
  pages = {629-641},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55193},
  author = {Kent D. Wilken and John Paul Shen}
}
@article{journals/tcad/ShiF92,
  title = {Probabilistic analysis and algorithms for reconfiguration of memory arrays},
  pages = {1153-1160},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.160001},
  author = {Weiping Shi and W. Kent Fuchs}
}
@article{journals/tcad/KurshanM91,
  title = {Analysis of digital circuits through symbolic reduction},
  pages = {1356-1371},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97615},
  author = {Robert P. Kurshan and Kenneth L. McMillan}
}
@article{journals/tcad/Iosupovici86,
  title = {A Class of Array Architectures for Hardware Grid Routers},
  pages = {245-255},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270193},
  author = {Alexander Iosupovici}
}
@article{journals/tcad/YinDL13,
  title = {Simulation-Assisted Formal Verification of Nonlinear Mixed-Signal Circuits With Bayesian Inference Guidance},
  pages = {977-990},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2245941},
  author = {Leyi Yin and Yue Deng and Peng Li}
}
@article{journals/tcad/ChangJC13,
  title = {ECO Optimization Using Metal-Configurable Gate-Array Spare Cells},
  pages = {1722-1733},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2272540},
  author = {Hua-Yu Chang and Iris Hui-Ru Jiang and Yao-Wen Chang}
}
@article{journals/tcad/NeumannK03,
  title = {Layout driven retiming using the coupled edge timing model},
  pages = {825-835},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814253},
  author = {Ingmar Neumann and Wolfgang Kunz}
}
@article{journals/tcad/NaharS88,
  title = {Fast algorithm for polygon decomposition},
  pages = {473-483},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3182},
  author = {Surendra Nahar and Sartaj K. Sahni}
}
@article{journals/tcad/FallahDK01,
  title = {Functional vector generation for HDL models using linearprogramming and Boolean satisfiability},
  pages = {994-1002},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936380},
  author = {Farzan Fallah and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/YokoyamaTYS85,
  title = {Semiconductor Device Simulation at NTT},
  pages = {452-461},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270143},
  author = {Kiyoyuki Yokoyama and Masaaki Tomizawa and Akira Yoshii and Tsuneta Sudo}
}
@article{journals/tcad/BernardiSSSR08,
  title = {An Effective Technique for the Automatic Generation of Diagnosis-Oriented Programs for Processor Cores},
  pages = {570-574},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915541},
  author = {Paolo Bernardi and Ernesto Sánchez and Massimiliano Schillaci and Giovanni Squillero and Matteo Sonza Reorda}
}
@article{journals/tcad/YehM07,
  title = {Timing-Aware Power-Noise Reduction in Placement},
  pages = {527-541},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883917},
  author = {Chao-Yang Yeh and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/SaxenaL00,
  title = {A postprocessing algorithm for crosstalk-driven wire perturbation},
  pages = {691-702},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848090},
  author = {Prashant Saxena and C. L. Liu}
}
@article{journals/tcad/LiberaliDCM93,
  title = {TOSCA: a simulator for switched-capacitor noise-shaping A/D converters},
  pages = {1376-1386},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240085},
  author = {Valentino Liberali and V. F. Dias and M. Ciapponi and Franco Maloberti}
}
@article{journals/tcad/RofougaranA93,
  title = {A table lookup FET model for accurate analog circuit simulation},
  pages = {324-335},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205011},
  author = {Ahmadreza Rofougaran and Asad A. Abidi}
}
@article{journals/tcad/PotkonjakR99,
  title = {Algorithm selection: a quantitative optimization-intensive approach},
  pages = {524-532},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759065},
  author = {Miodrag Potkonjak and Jan M. Rabaey}
}
@article{journals/tcad/TsengHL10,
  title = {DABISR: A Defect-Aware Built-In Self-Repair Scheme for Single/Multi-Port RAMs in SoCs},
  pages = {1628-1639},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061570},
  author = {Tsu-Wei Tseng and Yu-Jen Huang and Jin-Fu Li}
}
@article{journals/tcad/WongH00,
  title = {Editorial},
  pages = {173-174},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2000.828545},
  author = {Martin D. F. Wong and Dwight D. Hill}
}
@article{journals/tcad/XieN93,
  title = {Delay and crosstalk simulation of high-speed VLSI interconnects with nonlinear terminations},
  pages = {1798-1811},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248091},
  author = {Dong H. Xie and Michel S. Nakhla}
}
@article{journals/tcad/RahmanTS13,
  title = {Library-Based Cell-Size Selection Using Extended Logical Effort},
  pages = {1086-1099},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2247657},
  author = {Mohammad Rahman and Hiran Tennakoon and Carl Sechen}
}
@article{journals/tcad/VahidNG95,
  title = {SpecCharts: a VHDL front-end for embedded systems},
  pages = {694-706},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387730},
  author = {Frank Vahid and Sanjiv Narayan and Daniel D. Gajski}
}
@article{journals/tcad/OcahTA96,
  title = {A new method for nonlinear circuit simulation in time domain: NOWE},
  pages = {368-374},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489108},
  author = {Ogan Ocah and Mehmet Ali Tan and Abdullah Atalar}
}
@article{journals/tcad/KnappP91,
  title = {The ADAM design planning engine},
  pages = {829-846},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87595},
  author = {David W. Knapp and Alice C. Parker}
}
@article{journals/tcad/BondMLSMSAD10,
  title = {Compact Modeling of Nonlinear Analog Circuits Using System Identification via Semidefinite Programming and Incremental Stability Certification},
  pages = {1149-1162},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049155},
  author = {Bradley N. Bond and Zohaib Mahmood and Yan Li and Ranko Sredojevic and Alexandre Megretski and Vladimir Stojanovic and Yehuda Avniel and Luca Daniel}
}
@article{journals/tcad/Bergamaschi02,
  title = {Bridging the domains of high-level and logic synthesis},
  pages = {582-596},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998629},
  author = {Reinaldo A. Bergamaschi}
}
@article{journals/tcad/BiagettiOTCA04,
  title = {SiSMA-a tool for efficient analysis of analog CMOS integrated circuits affected by device mismatch},
  pages = {192-207},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822131},
  author = {Giorgio Biagetti and Simone Orcioni and Claudio Turchetti and Paolo Crippa and Michele Alessandrini}
}
@article{journals/tcad/ObergMSK14,
  title = {Leveraging Gate-Level Properties to Identify Hardware Timing Channels},
  pages = {1288-1301},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2331332},
  author = {Jason Oberg and Sarah Meiklejohn and Timothy Sherwood and Ryan Kastner}
}
@article{journals/tcad/YuhYC08,
  title = {BioRoute: A Network-Flow-Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips},
  pages = {1928-1941},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006140},
  author = {Ping-Hung Yuh and Chia-Lin Yang and Yao-Wen Chang}
}
@article{journals/tcad/LiXKCM07,
  title = {Routability-Driven Placement and White Space Allocation},
  pages = {858-871},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884575},
  author = {Chen Li 0004 and Min Xie 0004 and Cheng-Kok Koh and Jason Cong and Patrick H. Madden}
}
@article{journals/tcad/FeiRRJ04,
  title = {A hybrid energy-estimation technique for extensible processors},
  pages = {652-664},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826546},
  author = {Yunsi Fei and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/ChakravartyR90,
  title = {Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits},
  pages = {329-331},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46808},
  author = {Sreejit Chakravarty and S. S. Ravi}
}
@article{journals/tcad/Stapper89,
  title = {Simulation of spatial fault distributions for integrated circuit yield estimations},
  pages = {1314-1318},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44511},
  author = {Charles H. Stapper}
}
@article{journals/tcad/YilmazO12,
  title = {Test Application for Analog/RF Circuits With Low Computational Burden},
  pages = {968-979},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2181846},
  author = {Ender Yilmaz and Sule Ozev}
}
@article{journals/tcad/ChangL04,
  title = {MR: a new framework for multilevel full-chip routing},
  pages = {793-800},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826547},
  author = {Yao-Wen Chang and Shih-Ping Lin}
}
@article{journals/tcad/GhiasiBHJS06,
  title = {A Unified Theory of Timing Budget Management},
  pages = {2364-2375},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873901},
  author = {Soheil Ghiasi and Elaheh Bozorgzadeh and Po-Kuan Huang and Roozbeh Jafari and Majid Sarrafzadeh}
}
@article{journals/tcad/XieB98,
  title = {Efficient state classification of finite-state Markov chains},
  pages = {1334-1339},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736573},
  author = {Aiguo Xie and Peter A. Beerel}
}
@article{journals/tcad/HuM04,
  title = {Fine granularity clustering-based placement},
  pages = {527-536},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825868},
  author = {Bo Hu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/ChangW01,
  title = {Theorems and extensions of single wire replacement},
  pages = {1159-1164},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945310},
  author = {Shih-Chieh Chang and Zhong-Zhen Wu}
}
@article{journals/tcad/JamaaMABILM08,
  title = {Variability-Aware Design of Multilevel Logic Decoders for Nanoscale Crossbar Memories},
  pages = {2053-2067},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006076},
  author = {M. Haykel Ben Jamaa and Kirsten E. Moselund and David Atienza and Didier Bouvet and Adrian M. Ionescu and Yusuf Leblebici and Giovanni De Micheli}
}
@article{journals/tcad/ZhengYB16,
  title = {SeMIA: Self-Similarity-Based IC Integrity Analysis},
  pages = {37-48},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2449231},
  author = {Yu Zheng and Shuo Yang and Swarup Bhunia}
}
@article{journals/tcad/WanSL88,
  title = {Device and circuit simulation interface for an integrated VLSI design environment},
  pages = {998-1004},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7798},
  author = {Chung-Ping Wan and Bing J. Sheu and Shih-Lien Lu}
}
@article{journals/tcad/HuangLY11,
  title = {On the Construction of Optimal Obstacle-Avoiding Rectilinear Steiner Minimum Trees},
  pages = {718-731},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2098930},
  author = {Tao Huang and Liang Li and Evangeline F. Y. Young}
}
@article{journals/tcad/MukhopadhyayMR08,
  title = {Reduction of Parametric Failures in Sub-100-nm SRAM Array Using Body Bias},
  pages = {174-183},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.906995},
  author = {Saibal Mukhopadhyay and Hamid Mahmoodi and Kaushik Roy}
}
@article{journals/tcad/WeiCH11,
  title = {Reliability-Driven Energy-Efficient Task Scheduling for Multiprocessor Real-Time Systems},
  pages = {1569-1573},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2160178},
  author = {Tongquan Wei and Xiaodao Chen and Shiyan Hu}
}
@article{journals/tcad/ChenTHWL95,
  title = {Combining technology mapping and placement for delay-minimization in FPGA designs},
  pages = {1076-1084},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406709},
  author = {Chau-Shen Chen and Yu-Wen Tsay and TingTing Hwang and Allen C.-H. Wu and Youn-Long Lin}
}
@article{journals/tcad/SundbladS87,
  title = {Fully Dynamic Switch-Level Simulation of CMOS Circuits},
  pages = {282-289},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270272},
  author = {Rolf Sundblad and Christer Svensson}
}
@article{journals/tcad/KumS01,
  title = {Combined word-length optimization and high-level synthesis ofdigital signal processing systems},
  pages = {921-930},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936374},
  author = {Ki-Il Kum and Wonyong Sung}
}
@article{journals/tcad/AgrawalRC14,
  title = {Test-Delivery Optimization in Manycore SOCs},
  pages = {1067-1080},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2311394},
  author = {Mukesh Agrawal and Michael Richter and Krishnendu Chakrabarty}
}
@article{journals/tcad/ZhangYWS15,
  title = {Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias},
  pages = {1977-1990},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440323},
  author = {Chao Zhang and Wenjian Yu and Qing Wang and Yiyu Shi}
}
@article{journals/tcad/LambidonisIA95,
  title = {Fast signature computation for BIST linear compactors},
  pages = {1037-1044},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402503},
  author = {D. Lambidonis and André Ivanov and Vinod K. Agarwal}
}
@article{journals/tcad/McMackenC89,
  title = {CHORD: a modular semiconductor device simulation development tool incorporating external network models},
  pages = {826-836},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31543},
  author = {John R. F. McMacken and Savvas G. Chamberlain}
}
@article{journals/tcad/VerhaeghLAKMW95,
  title = {Improved force-directed scheduling in high-throughput digital signal processing},
  pages = {945-960},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402495},
  author = {Wim F. J. Verhaegh and Paul E. R. Lippens and Emile H. L. Aarts and Jan H. M. Korst and Jef L. van Meerbergen and Albert van der Werf}
}
@article{journals/tcad/YuA05,
  title = {Sequential circuit ATPG using combinational algorithms},
  pages = {1294-1310},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850835},
  author = {Xiaoming Yu and Miron Abramovici}
}
@article{journals/tcad/ChandrakasanPMRB95,
  title = {Optimizing power using transformations},
  pages = {12-31},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363126},
  author = {Anantha P. Chandrakasan and Miodrag Potkonjak and Renu Mehra and Jan M. Rabaey and Robert W. Brodersen}
}
@article{journals/tcad/HuangRRJ06,
  title = {Use of Computation-Unit Integrated Memories in High-Level Synthesis},
  pages = {1969-1989},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862749},
  author = {Chao Huang and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/DasguptaSM14,
  title = {Formal Hardware/Software Co-Verification of Embedded Power Controllers},
  pages = {2025-2029},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2354297},
  author = {Pallab Dasgupta and Mandayam K. Srivas and Rajdeep Mukherjee}
}
@article{journals/tcad/ChenHBW04,
  title = {Logic of constraints: a quantitative performance and functional constraint formalism},
  pages = {1243-1255},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831575},
  author = {Xi Chen and Harry Hsieh and Felice Balarin and Yosinori Watanabe}
}
@article{journals/tcad/ZhuoCSB11,
  title = {Process Variation and Temperature-Aware Full Chip Oxide Breakdown Reliability Analysis},
  pages = {1321-1334},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2142183},
  author = {Cheng Zhuo and Kaviraj Chopra and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/KahngPX08,
  title = {Fast Dual-Graph-Based Hotspot Filtering},
  pages = {1635-1642},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927765},
  author = {Andrew B. Kahng and Chul-Hong Park and Xu Xu}
}
@article{journals/tcad/GhoshMPCM12,
  title = {Estimation of dc Performance of a Lateral Power MOSFET Using Distributed Cell Model},
  pages = {1452-1456},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193578},
  author = {Jyotirmoy Ghosh and Siddhartha Mukhopadhyay and Amit Patra and Barry Culpepper and Tawen Mei}
}
@article{journals/tcad/LeeL05,
  title = {An efficient 3-D spectral-element method for Schro/spl uml/dinger equation in nanodevice simulation},
  pages = {1848-1858},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852675},
  author = {Joon-Ho Lee and Qing Huo Liu}
}
@article{journals/tcad/VankemmelSCM93,
  title = {Scaling considerations of the constitutive equations in a 2-D finite element heterojunction simulator PRISM},
  pages = {1786-1797},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248090},
  author = {Rudi C. Vankemmel and Wim Schoenmaker and Rudi Cartuyvels and Kristin M. De Meyer}
}
@article{journals/tcad/MelamedTHPFSD12,
  title = {Junction-Level Thermal Analysis of 3-D Integrated Circuits Using High Definition Power Blurring},
  pages = {676-689},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2180384},
  author = {Samson Melamed and Thorlindur Thorolfsson and T. Robert Harris and Shivam Priyadarshi and Paul D. Franzon and Michael B. Steer and W. Rhett Davis}
}
@article{journals/tcad/RubioIXK94,
  title = {An approach to the analysis and detection of crosstalk faults in digital VLSI circuits},
  pages = {387-395},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265680},
  author = {Antonio Rubio and Noriyoshi Itazaki and Xiaole Xu and Kozo Kinoshita}
}
@article{journals/tcad/JiangV00,
  title = {IC test using the energy consumption ratio},
  pages = {129-141},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822625},
  author = {Wanli Jiang and Bapiraju Vinnakota}
}
@article{journals/tcad/HsuCC10,
  title = {Multilayer Global Routing With Via and Wire Capacity Considerations},
  pages = {685-696},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043575},
  author = {Chin-Hsiung Hsu and Huang-Yu Chen and Yao-Wen Chang}
}
@article{journals/tcad/ChiangKSXZ07,
  title = {Fast and Efficient Bright-Field AAPSM Conflict Detection and Correction},
  pages = {115-126},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882642},
  author = {Charles Chiang and Andrew B. Kahng and Subarna Sinha and Xu Xu and Alexander Zelikovsky}
}
@article{journals/tcad/LiuO07,
  title = {Statistical Test Development for Analog Circuits Under High Process Variations},
  pages = {1465-1477},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891373},
  author = {Fang Liu and Sule Ozev}
}
@article{journals/tcad/KrishnaACB95,
  title = {Finite element analysis of SiGe heterojunction devices},
  pages = {803-814},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391728},
  author = {G. Hari Rama Krishna and Amit K. Aditya and Nirmal B. Chakrabarti and Swapna Banerjee}
}
@article{journals/tcad/WalkerN90,
  title = {DVLASIC: catastrophic fault yield simulation in a distributed processing environment},
  pages = {655-664},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55195},
  author = {Duncan M. Hank Walker and D. S. Nydick}
}
@article{journals/tcad/DesoukiPM94,
  title = {A CAD procedure for optimizing bipolar devices relative to BiCMOS circuit delays},
  pages = {471-481},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275357},
  author = {Ahmed S. Desouki and Young-June Park and Hong-Shick Min}
}
@article{journals/tcad/KadayifNKS07,
  title = {Reducing Data TLB Power via Compiler-Directed Address Generation},
  pages = {312-324},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.882599},
  author = {Ismail Kadayif and Partho Nath and Mahmut T. Kandemir and Anand Sivasubramaniam}
}
@article{journals/tcad/Al-ArsHGA06,
  title = {Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs},
  pages = {2989-2996},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882492},
  author = {Zaid Al-Ars and Said Hamdioui and A. J. van de Goor and Sultan M. Al-Harbi}
}
@article{journals/tcad/HagenK97,
  title = {Combining problem reduction and adaptive multistart: a new technique for superior iterative partitioning},
  pages = {709-717},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644032},
  author = {Lars W. Hagen and Andrew B. Kahng}
}
@article{journals/tcad/ChenS87a,
  title = {Realistic Yield Simulation for VLSIC Structural Failures},
  pages = {965-980},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270338},
  author = {Ihao Chen and Andrzej J. Strojwas}
}
@article{journals/tcad/ChoPR05,
  title = {On reducing test application time for scan circuits using limited scan operations and transfer sequences},
  pages = {1594-1605},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852285},
  author = {Yonsang Cho and Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/MalburgFF14,
  title = {A Simulation-Based Approach for Automated Feature Localization},
  pages = {1886-1899},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2360462},
  author = {Jan Malburg and Alexander Finder and Görschwin Fey}
}
@article{journals/tcad/HsiehCLH10,
  title = {A Physical-Location-Aware X-Filling Method for IR-Drop Reduction in At-Speed Scan Test},
  pages = {289-298},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035584},
  author = {Wen-Wen Hsieh and S.-L. Chen and I-Sheng Lin and TingTing Hwang}
}
@article{journals/tcad/HillW93,
  title = {The benefits of flexibility in lookup table-based FPGAs},
  pages = {349-353},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205013},
  author = {Dwight D. Hill and Nam Sung Woo}
}
@article{journals/tcad/ZhongKAZ14,
  title = {Efficient Variation-Aware Delay Fault Simulation Methodology for Resistive Open and Bridge Defects},
  pages = {798-810},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2295812},
  author = {Shida Zhong and S. Saqib Khursheed and Bashir M. Al-Hashimi and Wei Zhao}
}
@article{journals/tcad/SunS97a,
  title = {A parallel standard cell placement algorithm},
  pages = {1342-1357},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663824},
  author = {Wern-Jieh Sun and Carl Sechen}
}
@article{journals/tcad/PomeranzR10b,
  title = {On Clustering of Undetectable Single Stuck-At Faults and Test Quality in Full-Scan Circuits},
  pages = {1135-1140},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2046448},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HershensonBL01,
  title = {Optimal design of a CMOS op-amp via geometric programming},
  pages = {1-21},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905671},
  author = {Maria del Mar Hershenson and Stephen P. Boyd and Thomas H. Lee}
}
@article{journals/tcad/MishchenkoB06,
  title = {A theory of nondeterministic networks},
  pages = {977-999},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855978},
  author = {Alan Mishchenko and Robert K. Brayton}
}
@article{journals/tcad/SalekLP02,
  title = {Hierarchical buffered routing tree generation},
  pages = {554-567},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998627},
  author = {Amir H. Salek and Jinan Lou and Massoud Pedram}
}
@article{journals/tcad/ShahookarM90,
  title = {A genetic approach to standard cell placement using meta-genetic parameter optimization},
  pages = {500-511},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55180},
  author = {Khushro Shahookar and Pinaki Mazumder}
}
@article{journals/tcad/AnagnostopoulosC84,
  title = {Foreword},
  pages = {1-2},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270050},
  author = {Constantine N. Anagnostopoulos and Savvas G. Chamberlain}
}
@article{journals/tcad/IshiuraYY87,
  title = {High-Speed Logic Simulation on Vector Processors},
  pages = {305-321},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270276},
  author = {Nagisa Ishiura and Hiroto Yasuura and Shuzo Yajima}
}
@article{journals/tcad/ChenW12,
  title = {Logic Restructuring Using Node Addition and Removal},
  pages = {260-270},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2167327},
  author = {Yung-Chih Chen and Chun-Yao Wang}
}
@article{journals/tcad/ParkP98,
  title = {Event suppression by optimizing VHDL programs},
  pages = {682-691},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712100},
  author = {Kwang-Il Park and Kyu Ho Park}
}
@article{journals/tcad/LiRS90,
  title = {Long and short covering edges in combination logic circuits},
  pages = {1245-1253},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62769},
  author = {Wing Ning Li and Sudhakar M. Reddy and Sartaj Sahni}
}
@article{journals/tcad/ChenSMW11,
  title = {An Effective Formulation of Coupled Electromagnetic-TCAD Simulation for Extremely High Frequency Onward},
  pages = {866-876},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2103270},
  author = {Quan Chen and Wim Schoenmaker and Peter Meuris and Ngai Wong}
}
@article{journals/tcad/ChenH05,
  title = {Piecewise linear model for transmission line with capacitive loading and ramp input},
  pages = {928-937},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847895},
  author = {Jun Chen and Lei He}
}
@article{journals/tcad/Kajitani83,
  title = {Order of Channels for Safe Routing and Optimal Compaction of Routing Area},
  pages = {293-300},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270047},
  author = {Yoji Kajitani}
}
@article{journals/tcad/AlmukhaizimS09,
  title = {Dynamic Scan Chain Partitioning for Reducing Peak Shift Power During Test},
  pages = {298-302},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009159},
  author = {Sobeeh Almukhaizim and Ozgur Sinanoglu}
}
@article{journals/tcad/Morin-AlloryBBZ10,
  title = {Validating Assertion Language Rewrite Rules and Semantics With Automated Theorem Provers},
  pages = {1436-1448},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049150},
  author = {Katell Morin-Allory and Marc Boule and Dominique Borrione and Zeljko Zilic}
}
@article{journals/tcad/MayaramP92,
  title = {Coupling algorithms for mixed-level circuit and device simulation},
  pages = {1003-1012},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149771},
  author = {Kartikeya Mayaram and Donald O. Pederson}
}
@article{journals/tcad/RuanVB90,
  title = {Logic simulation with current-limited switches},
  pages = {133-141},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46779},
  author = {Genhong Ruan and Jirí Vlach and James A. Barby}
}
@article{journals/tcad/PantHGC01,
  title = {Path delay fault diagnosis in combinational circuits with implicitfault enumeration},
  pages = {1226-1235},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952739},
  author = {Pankaj Pant and Yuan-Chieh Hsu and Sandeep K. Gupta and Abhijit Chatterjee}
}
@article{journals/tcad/SongC88,
  title = {Two-stage channel routing for CMOS gate arrays},
  pages = {439-450},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3179},
  author = {J.-N. Song and Y.-K. Chen}
}
@article{journals/tcad/LeePHY15,
  title = {LUTSim: A Look-Up Table-Based Thermal Simulator for 3-D ICs},
  pages = {1250-1263},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2401578},
  author = {Yu-Min Lee and Chi-Wen Pan and Pei-Yu Huang and Chi-Ping Yang}
}
@article{journals/tcad/PomeranzR05a,
  title = {On fault equivalence, fault dominance, and incompletely specified test sets},
  pages = {1271-1274},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850822},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LiM05,
  title = {Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs},
  pages = {1748-1759},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852457},
  author = {Chien-Mo James Li and Edward J. McCluskey}
}
@article{journals/tcad/LeeS98,
  title = {A framework for comparing models of computation},
  pages = {1217-1229},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736561},
  author = {Edward A. Lee and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/LiLLL14,
  title = {Capture-Power-Safe Test Pattern Determination for At-Speed Scan-Based Testing},
  pages = {127-138},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282281},
  author = {Yi-Hua Li and Wei-Cheng Lien and Ing-Chao Lin and Kuen-Jong Lee}
}
@article{journals/tcad/WeyC90,
  title = {An efficient output phase assignment for PLA minimization},
  pages = {1-7},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45851},
  author = {Chin-Long Wey and Tsin-Yuan Chang}
}
@article{journals/tcad/LaiFW96,
  title = {Hinted quad trees for VLSI geometry DRC based on efficient searching for neighbors},
  pages = {317-324},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489102},
  author = {Glenn G. Lai and Donald S. Fussell and Martin D. F. Wong}
}
@article{journals/tcad/LeeCHF95,
  title = {Circuit-level dictionaries of CMOS bridging faults},
  pages = {596-603},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384422},
  author = {Terry Lee and Weitong Chuang and Ibrahim N. Hajj and W. Kent Fuchs}
}
@article{journals/tcad/LiuHML00,
  title = {Testing and testable designs for one-time programmable FPGAs},
  pages = {1370-1375},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892860},
  author = {Tong Liu and Wei-Kang Huang and Fred J. Meyer and Fabrizio Lombardi}
}
@article{journals/tcad/GaoW99,
  title = {Optimal shape function for a bidirectional wire under Elmore delay model},
  pages = {994-999},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771180},
  author = {Youxin Gao and Martin D. F. Wong}
}
@article{journals/tcad/KavousianosKN08,
  title = {Test Data Compression Based on Variable-to-Variable Huffman Encoding With Codeword Reusability},
  pages = {1333-1338},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923100},
  author = {Xrysovalantis Kavousianos and Emmanouil Kalligeros and Dimitris Nikolos}
}
@article{journals/tcad/TamB15,
  title = {LASIC: Layout Analysis for Systematic IC-Defect Identification Using Clustering},
  pages = {1278-1290},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2406854},
  author = {Wing Chiu Jason Tam and Ronald Shawn Blanton}
}
@article{journals/tcad/Cong91,
  title = {Pin assignment with global routing for general cell designs},
  pages = {1401-1412},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97619},
  author = {Jason Cong}
}
@article{journals/tcad/FranklinS96,
  title = {Testing reconfigured RAM's and scrambled address RAM's for pattern sensitive faults},
  pages = {1081-1087},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536714},
  author = {Manoj Franklin and Kewal K. Saluja}
}
@article{journals/tcad/MalikSBS93,
  title = {Performance optimization of pipelined logic circuits using peripheral retiming and resynthesis},
  pages = {568-578},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277605},
  author = {Sharad Malik and Kanwar Jit Singh and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/NurvitadhiHKL11,
  title = {Automatic Pipelining From Transactional Datapath Specifications},
  pages = {441-454},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2088950},
  author = {Eriko Nurvitadhi and James C. Hoe and Timothy Kam and Shih-Lien Lu}
}
@article{journals/tcad/MathonyB88,
  title = {CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits},
  pages = {346-355},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3168},
  author = {Hans-Jorg Mathony and Utz G. Baitinger}
}
@article{journals/tcad/WangV02,
  title = {Algorithms for minimizing standby power in deep submicrometer, dual-Vt CMOS circuits},
  pages = {306-318},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986424},
  author = {Qi Wang and Sarma B. K. Vrudhula}
}
@article{journals/tcad/GhioneF93,
  title = {A computationally efficient unified approach to the numerical analysis of the sensitivity and noise of semiconductor devices},
  pages = {425-438},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215004},
  author = {Giovanni Ghione and Fabio Filicori}
}
@article{journals/tcad/YangW97,
  title = {Circuit clustering for delay minimization under area and pin constraints},
  pages = {976-986},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658566},
  author = {Hannah Honghua Yang and Martin D. F. Wong}
}
@article{journals/tcad/VanbekbergenGCM92,
  title = {Optimized synthesis of asynchronous control circuits from graph-theoretic specifications},
  pages = {1426-1438},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177405},
  author = {Peter Vanbekbergen and Gert Goossens and Francky Catthoor and Hugo De Man}
}
@article{journals/tcad/BenkoskiS87,
  title = {A New Approach to Hierarchical and Statistical Timing Simulations},
  pages = {1039-1052},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270345},
  author = {Jacques Benkoski and Andrzej J. Strojwas}
}
@article{journals/tcad/RoseKW90,
  title = {Temperature measurement and equilibrium dynamics of simulated annealing placements},
  pages = {253-259},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46801},
  author = {Jonathan Rose and Wolfgang Klebsch and Jürgen Wolf}
}
@article{journals/tcad/PastorCKR98,
  title = {Structural methods for the synthesis of speed-independent circuits},
  pages = {1108-1129},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736185},
  author = {Enric Pastor and Jordi Cortadella and Alex Kondratyev and Oriol Roig}
}
@article{journals/tcad/LinWG10,
  title = {Exploring FPGA Routing Architecture Stochastically},
  pages = {1509-1522},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061530},
  author = {Mingjie Lin and John Wawrzynek and Abbas El Gamal}
}
@article{journals/tcad/NiermannRPA92,
  title = {Test compaction for sequential circuits},
  pages = {260-267},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124404},
  author = {Thomas M. Niermann and Rabindra K. Roy and Janak H. Patel and Jacob A. Abraham}
}
@article{journals/tcad/ZhouDP03,
  title = {Lossy transmission line simulation based on closed-form triangle impulse responses},
  pages = {748-755},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811445},
  author = {Tingdong Zhou and Steven L. Dvorak and John L. Prince}
}
@article{journals/tcad/LowD91,
  title = {A new methodology for the design centering of IC fabrication processes},
  pages = {895-903},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87599},
  author = {K. K. Low and Stephen W. Director}
}
@article{journals/tcad/RenovellC92,
  title = {Electrical analysis and modeling of floating-gate fault},
  pages = {1450-1458},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177407},
  author = {Michel Renovell and Gaston Cambon}
}
@article{journals/tcad/SchaumontHV05,
  title = {Platform-based design for an embedded-fingerprint-authentication device},
  pages = {1929-1936},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.853709},
  author = {Patrick Schaumont and David Hwang and Ingrid Verbauwhede}
}
@article{journals/tcad/BerkelaarBJ96,
  title = {Computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator},
  pages = {1424-1434},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543774},
  author = {Michel R. C. M. Berkelaar and Pim H. W. Buurman and Jochen A. G. Jess}
}
@article{journals/tcad/Brand93,
  title = {Exhaustive simulation need not require an exponential number of tests},
  pages = {1635-1641},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248074},
  author = {Daniel Brand}
}
@article{journals/tcad/SylvesterK00,
  title = {A global wiring paradigm for deep submicron design},
  pages = {242-252},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828553},
  author = {Dennis Sylvester and Kurt Keutzer}
}
@article{journals/tcad/MoC01,
  title = {Hybrid dynamic/quadratic programming algorithm for interconnecttree optimization},
  pages = {680-686},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920705},
  author = {Yu-Yen Mo and Chris C. N. Chu}
}
@article{journals/tcad/PelkaMM88,
  title = {Simulation of dry etch processes by COMPOSITE},
  pages = {154-159},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3144},
  author = {Joachim Pelka and K. P. Muller and Hermann Mader}
}
@article{journals/tcad/LiuP04,
  title = {A Markov chain sequence generator for power macromodeling},
  pages = {1048-1062},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829819},
  author = {Xun Liu and Marios C. Papaefthymiou}
}
@article{journals/tcad/RaghunathanDJ99,
  title = {Register transfer level power optimization with emphasis on glitch analysis and reduction},
  pages = {1114-1131},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775632},
  author = {Anand Raghunathan and Sujit Dey and Niraj K. Jha}
}
@article{journals/tcad/MarculescuMP98,
  title = {Probabilistic modeling of dependencies during switching activity analysis},
  pages = {73-83},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681258},
  author = {Radu Marculescu and Diana Marculescu and Massoud Pedram}
}
@article{journals/tcad/VaraprasadPJA04,
  title = {A new ATPG technique (MultiDetect) for testing of analog macros in mixed-signal circuits},
  pages = {273-287},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822110},
  author = {B. K. S. V. L. Varaprasad and Lalit M. Patnaik and Hirisave S. Jamadagni and V. K. Agrawal}
}
@article{journals/tcad/ChengCW08,
  title = {DDBDD: Delay-Driven BDD Synthesis for FPGAs},
  pages = {1203-1213},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923088},
  author = {Lei Cheng and Deming Chen and Martin D. F. Wong}
}
@article{journals/tcad/FerrandiFMPS00,
  title = {Symbolic optimization of interacting controllers based onredundancy identification and removal},
  pages = {760-772},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851991},
  author = {Fabrizio Ferrandi and Franco Fummi and Enrico Macii and Massimo Poncino and Donatella Sciuto}
}
@article{journals/tcad/PhillipsDS03,
  title = {Guaranteed passive balancing transformations for model order reduction},
  pages = {1027-1041},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814949},
  author = {Joel R. Phillips and Luca Daniel and Luis Miguel Silveira}
}
@article{journals/tcad/PerkinsR88,
  title = {An algorithm for identifying and selecting the primed implicants of a multiple-output Boolean function},
  pages = {1215-1218},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9191},
  author = {Sharon R. Perkins and Tom Rhyne}
}
@article{journals/tcad/LiuS93,
  title = {An efficient algorithm for bipartite PLA folding},
  pages = {1839-1847},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251147},
  author = {Chun-Yeh Liu and Kewal K. Saluja}
}
@article{journals/tcad/WangCT05,
  title = {A new multilevel Green's function interpolation method for large-scale low-frequency EM simulations},
  pages = {1427-1443},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850804},
  author = {Hao Gang Wang and Chi Hou Chan and Leung Tsang}
}
@article{journals/tcad/KrishnamoorthyT03,
  title = {Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs},
  pages = {545-559},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810743},
  author = {Srini Krishnamoorthy and Russell Tessier}
}
@article{journals/tcad/GrayLC94,
  title = {Timing constraints for wave-pipelined systems},
  pages = {987-1004},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298035},
  author = {C. Thomas Gray and Wentai Liu and Ralph K. Cavin III}
}
@article{journals/tcad/LiLGP07,
  title = {Asymptotic Probability Extraction for Nonnormal Performance Distributions},
  pages = {16-37},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882593},
  author = {Xin Li 0001 and Jiayong Le and Padmini Gopalakrishnan and Lawrence T. Pileggi}
}
@article{journals/tcad/YihM90,
  title = {A neural network design for circuit partitioning},
  pages = {1265-1271},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62771},
  author = {Jih-Shyr Yih and Pinaki Mazumder}
}
@article{journals/tcad/KundarewichR04,
  title = {Synthetic circuit generation using clustering and iteration},
  pages = {869-887},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828132},
  author = {Paul D. Kundarewich and Jonathan Rose}
}
@article{journals/tcad/PellegriniCVR96,
  title = {AC analysis of amorphous silicon devices},
  pages = {1324-1331},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543765},
  author = {Aurelio Pellegrini and Luigi Colalongo and Marina Valdinoci and Massimo Rudan}
}
@article{journals/tcad/OlivierO89,
  title = {Design of concurrent error-detecting systolic arrays using |g 3N|M codes},
  pages = {1089-1099},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39070},
  author = {James L. Olivier and Füsun Özgüner}
}
@article{journals/tcad/LombardiSS89,
  title = {Reconfiguration of VLSI arrays by covering},
  pages = {952-965},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35547},
  author = {Fabrizio Lombardi and Mariagiovanna Sami and Renato Stefanelli}
}
@article{journals/tcad/BallewS92,
  title = {Board-level boundary scan: regaining observability with an additional IC},
  pages = {68-75},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108619},
  author = {W. David Ballew and Lauren M. Streb}
}
@article{journals/tcad/CoxBYH89,
  title = {New implicit integration method for efficient latency exploitation in circuit simulation},
  pages = {1051-1064},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39067},
  author = {Paul F. Cox and Richard Burch and Ping Yang and Dale E. Hocevar}
}
@article{journals/tcad/PotkonjakR00,
  title = {Maximally and arbitrarily fast implementation of linear andfeedback linear computations},
  pages = {30-43},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822618},
  author = {Miodrag Potkonjak and Jan M. Rabaey}
}
@article{journals/tcad/ChenX10,
  title = {A Novel Test Application Scheme for High Transition Fault Coverage and Low Test Cost},
  pages = {966-976},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048359},
  author = {Zhen Chen and Dong Xiang}
}
@article{journals/tcad/SarbisheiTAF09,
  title = {A Formal Approach for Debugging Arithmetic Circuits},
  pages = {742-754},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2013998},
  author = {O. Sarbishei and Mahmoud Tabandeh and Bijan Alizadeh and Masahiro Fujita}
}
@article{journals/tcad/ChouC91,
  title = {Tangential vector finite elements for semiconductor device simulation},
  pages = {1193-1200},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85766},
  author = {Tai-Yu Chou and Zoltan J. Cendes}
}
@article{journals/tcad/TraversaB13,
  title = {Selective Determination of Floquet Quantities for the Efficient Assessment of Limit Cycle Stability and Oscillator Noise},
  pages = {313-317},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2214480},
  author = {Fabio L. Traversa and Fabrizio Bonani}
}
@article{journals/tcad/EnglLD82,
  title = {MEDUSA - A Simulator for Modular Circuits},
  pages = {85-93},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1982.1269998},
  author = {Walter L. Engl and Rainer Laur and Heinz K. Dirks}
}
@article{journals/tcad/ZhouYCZHCSCSC07,
  title = {Efficient Timing Analysis With Known False Paths Using Biclique Covering},
  pages = {959-969},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.885737},
  author = {Shuo Zhou and Bo Yao and Hongyu Chen and Yi Zhu and Michael D. Hutton and Truman Collins and Sridhar Srinivasan and Nan-Chi Chou and Peter Suaris and Chung-Kuan Cheng}
}
@article{journals/tcad/Marek-SadowskaS95,
  title = {The crossing distribution problem [IC layout]},
  pages = {423-433},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372368},
  author = {Malgorzata Marek-Sadowska and Majid Sarrafzadeh}
}
@article{journals/tcad/Brady84,
  title = {An Approach to Topological Pin Assignment},
  pages = {250-255},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270082},
  author = {H. Nelson Brady}
}
@article{journals/tcad/AgostaBS08,
  title = {Static Analysis of Transaction-Level Communication Models},
  pages = {1412-1424},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925791},
  author = {Giovanni Agosta and Francesco Bruschi and Donatella Sciuto}
}
@article{journals/tcad/SenguptaS09,
  title = {Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design},
  pages = {316-326},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013270},
  author = {Dipanjan Sengupta and Resve A. Saleh}
}
@article{journals/tcad/KahngM97,
  title = {An analytical delay model for RLC interconnects},
  pages = {1507-1514},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664231},
  author = {Andrew B. Kahng and Sudhakar Muddu}
}
@article{journals/tcad/LiLCP08,
  title = {Defining Statistical Timing Sensitivity for Logic Circuits With Large-Scale Process and Environmental Variations},
  pages = {1041-1054},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923241},
  author = {Xin Li 0001 and Jiayong Le and Mustafa Celik and Lawrence T. Pileggi}
}
@article{journals/tcad/WelpKK12,
  title = {Hardware Acceleration for Constraint Solving for Random Simulation},
  pages = {779-789},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2179037},
  author = {Tobias Welp and Nathan Kitchen and Andreas Kuehlmann}
}
@article{journals/tcad/PomeranzR00a,
  title = {A diagnostic test generation procedure based on test elimination byvector omission for synchronous sequential circuits},
  pages = {589-600},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845083},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/WagnerBA07,
  title = {Microprocessor Verification via Feedback-Adjusted Markov Models},
  pages = {1126-1138},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.884494},
  author = {Ilya Wagner and Valeria Bertacco and Todd M. Austin}
}
@article{journals/tcad/FangMS95,
  title = {Robust VLSI circuit simulation techniques based on overlapped waveform relaxation},
  pages = {510-518},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372377},
  author = {Wen Fang and M. Ebrahim Mokari-Bolhassan and David Smart}
}
@article{journals/tcad/JunJP89,
  title = {An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation},
  pages = {1027-1032},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35557},
  author = {Young-Hyun Jun and Ki Jun and Song-Bai Park}
}
@article{journals/tcad/NiewczasMS99,
  title = {An algorithm for determining repetitive patterns in very large IC layouts},
  pages = {494-501},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752932},
  author = {Mariusz Niewczas and Wojciech Maly and Andrzej J. Strojwas}
}
@article{journals/tcad/WuWLZLSS13,
  title = {Large-Scale Energy Storage System Design and Optimization for Emerging Electric-Drive Vehicles},
  pages = {325-338},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2228268},
  author = {Jie Wu 0001 and Jia Wang and Kun Li and Hai Zhou and Qin Lv and Li Shang and Yihe Sun}
}
@article{journals/tcad/Brenner13,
  title = {BonnPlace Legalization: Minimizing Movement by Iterative Augmentation},
  pages = {1215-1227},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2253834},
  author = {Ulrich Brenner}
}
@article{journals/tcad/FennibayY012,
  title = {A Heterogeneous Simulation and Modeling Framework for Automation Systems},
  pages = {1642-1655},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2199116},
  author = {Dogan Fennibay and Arda Yurdakul and Alper Sen 0001}
}
@article{journals/tcad/RajsumanMJ89,
  title = {Limitations of switch level analysis for bridging faults},
  pages = {807-811},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31538},
  author = {Rochit Rajsuman and Yashwant K. Malaiya and Anura P. Jayasumana}
}
@article{journals/tcad/Aoyama07,
  title = {Design Methods for Symmetric Function Generators Based on Threshold Elements},
  pages = {1934-1946},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906472},
  author = {Kazuo Aoyama}
}
@article{journals/tcad/ChangCRX04,
  title = {Optimality and scalability study of existing placement algorithms},
  pages = {537-549},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825870},
  author = {Chin-Chih Chang and Jason Cong and Michail Romesis and Min Xie 0004}
}
@article{journals/tcad/JungPL13,
  title = {Chip/Package Mechanical Stress Impact on 3-D IC Reliability and Mobility Variations},
  pages = {1694-1707},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2265372},
  author = {Moongon Jung and David Z. Pan and Sung Kyu Lim}
}
@article{journals/tcad/HagenK92,
  title = {New spectral methods for ratio cut partitioning and clustering},
  pages = {1074-1085},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159993},
  author = {Lars W. Hagen and Andrew B. Kahng}
}
@article{journals/tcad/AltmanBTW06,
  title = {FFTSVD: A Fast Multiscale Boundary-Element Method Solver Suitable for Bio-MEMS and Biomolecule Simulation},
  pages = {274-284},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855946},
  author = {Michael D. Altman and Jaydeep P. Bardhan and Bruce Tidor and Jacob K. White}
}
@article{journals/tcad/Al-YamaniDCGG07,
  title = {Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration},
  pages = {907-918},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884582},
  author = {Ahmad A. Al-Yamani and Narendra Devta-Prasanna and Erik Chmelar and M. Grinchuk and Arun Gunda}
}
@article{journals/tcad/TzengH09,
  title = {QC-Fill: Quick-and-Cool X-Filling for Multicasting-Based Scan Test},
  pages = {1756-1766},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030353},
  author = {Chao-Wen Tzeng and Shi-Yu Huang}
}
@article{journals/tcad/SilgadoOF96,
  title = {FASY: a fuzzy-logic based tool for analog synthesis},
  pages = {705-715},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503939},
  author = {Antonio Jesús Torralba Silgado and Jorge Chávez Orzáez and Leopoldo García Franquelo}
}
@article{journals/tcad/ChenJ09,
  title = {Time-Domain Orthogonal Finite-Element Reduction-Recovery Method for Electromagnetics-Based Analysis of Large-Scale Integrated Circuit and Package Problems},
  pages = {1138-1149},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021010},
  author = {Duo Chen and Dan Jiao}
}
@article{journals/tcad/ChoHMPS96,
  title = {Automatic state space decomposition for approximate FSM traversal based on circuit analysis},
  pages = {1451-1464},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552079},
  author = {Hyunwoo Cho and Gary D. Hachtel and Enrico Macii and Massimo Poncino and Fabio Somenzi}
}
@article{journals/tcad/Zhou03,
  title = {Timing analysis with crosstalk is a fixpoint on a complete lattice},
  pages = {1261-1269},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816211},
  author = {Hai Zhou}
}
@article{journals/tcad/KhlopotineJK13,
  title = {A Variant of Parallel Plane Sweep Algorithm for Multicore Systems},
  pages = {966-970},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2245940},
  author = {Andrei B. Khlopotine and Vikram Jandhyala and Desmond Kirkpatrick}
}
@article{journals/tcad/AlpertDQ99,
  title = {Buffer insertion for noise and delay optimization},
  pages = {1633-1645},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806808},
  author = {Charles J. Alpert and Anirudh Devgan and Stephen T. Quay}
}
@article{journals/tcad/TarngMK84,
  title = {An Efficient Single-Row Routing Algorithm},
  pages = {178-183},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270073},
  author = {Tom Tsan-Kuo Tarng and Malgorzata Marek-Sadowska and Ernest S. Kuh}
}
@article{journals/tcad/TekumallaM01,
  title = {Identification of primitive faults in combinational and sequentialcircuits},
  pages = {1426-1442},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969436},
  author = {Ramesh C. Tekumalla and Premachandran R. Menon}
}
@article{journals/tcad/DaiK09,
  title = {Modeling and Experimental Measurement of Active Substrate-Noise Suppression in Mixed-Signal 0.18µm BiCMOS Technology},
  pages = {826-836},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2016545},
  author = {Haitao Dai and R. W. Knepper}
}
@article{journals/tcad/LiZCL14,
  title = {Placement for Binary-Weighted Capacitive Array in SAR ADC Using Multiple Weighting Methods},
  pages = {1277-1287},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2323217},
  author = {Yongfu Li and Zhe Zhang and Dingjuan Chua and Yong Lian}
}
@article{journals/tcad/ParkKH92,
  title = {A non-quasi-static MOSFET model for SPICE-AC analysis},
  pages = {1247-1257},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170988},
  author = {Hong June Park and Ping Keung Ko and Chenming Hu}
}
@article{journals/tcad/MaddenP08,
  title = {Guest Editorial},
  pages = {608-609},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.918108},
  author = {Patrick H. Madden and David Z. Pan}
}
@article{journals/tcad/BrandoleseSFS02,
  title = {Static power modeling of 32-bit microprocessors},
  pages = {1306-1316},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804104},
  author = {Carlo Brandolese and Fabio Salice and William Fornaciari and Donatella Sciuto}
}
@article{journals/tcad/JiangLHL94,
  title = {Performance-driven interconnection optimization for microarchitecture synthesis},
  pages = {137-149},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259938},
  author = {Yi-Min Jiang and Tsing-Fa Lee and TingTing Hwang and Youn-Long Lin}
}
@article{journals/tcad/XiangCW06,
  title = {An ECO routing algorithm for eliminating coupling-capacitance violations},
  pages = {1754-1762},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857396},
  author = {Hua Xiang and Kai-Yuan Chao and Martin D. F. Wong}
}
@article{journals/tcad/HuangKHSJI10,
  title = {Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies},
  pages = {250-260},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035539},
  author = {Zhangcai Huang and Atsushi Kurokawa and Masanori Hashimoto and Takashi Sato and Minglu Jiang and Yasuaki Inoue}
}
@article{journals/tcad/ZhangYWLX15,
  title = {VeriTrust: Verification for Hardware Trust},
  pages = {1148-1161},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2422836},
  author = {Jie Zhang and Feng Yuan and Lingxiao Wei and Yannan Liu and Qiang Xu}
}
@article{journals/tcad/KahngLMMMPTWW01,
  title = {Constraint-based watermarking techniques for design IP protection},
  pages = {1236-1252},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952740},
  author = {Andrew B. Kahng and John Lach and William H. Mangione-Smith and Stefanus Mantik and Igor L. Markov and Miodrag Potkonjak and Paul Tucker and Huijuan Wang and Gregory Wolfe}
}
@article{journals/tcad/WangYS00,
  title = {Congestion minimization during placement},
  pages = {1140-1148},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875296},
  author = {Maogang Wang and Xiaojian Yang and Majid Sarrafzadeh}
}
@article{journals/tcad/BayrakciDT10,
  title = {Fast Monte Carlo Estimation of Timing Yield With Importance Sampling and Transistor-Level Circuit Simulation},
  pages = {1328-1341},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049042},
  author = {Alp Arslan Bayrakci and Alper Demir and Serdar Tasiran}
}
@article{journals/tcad/McFarlandK90,
  title = {Incorporating bottom-up design into hardware synthesis},
  pages = {938-950},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59070},
  author = {Michael C. McFarland and Thaddeus J. Kowalski}
}
@article{journals/tcad/PichlerJSGP85,
  title = {Simulation of Critical IC-Fabrication Steps},
  pages = {384-397},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270136},
  author = {Peter Pichler and Werner Jüngling and Siegfried Selberherr and Edgar Guerrero and Hans W. Pötzl}
}
@article{journals/tcad/RenD11,
  title = {Effective Power Optimization Under Timing and Voltage-Island Constraints Via Simultaneous Vdd, Vth Assignments, Gate Sizing, and Placement},
  pages = {746-759},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2097330},
  author = {Huan Ren and Shantanu Dutt}
}
@article{journals/tcad/NepalADBMG15,
  title = {Repairing a 3-D Die-Stack Using Available Programmable Logic},
  pages = {849-861},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2399441},
  author = {Kundan Nepal and Soha Alhelaly and Jennifer Dworak and R. Iris Bahar and Theodore W. Manikas and Ping Guikundan}
}
@article{journals/tcad/KimC99,
  title = {On comparing functional fault coverage and defect coverage for memory testing},
  pages = {1676-1683},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806812},
  author = {Von-Kyoung Kim and Tom Chen}
}
@article{journals/tcad/SpecksE93,
  title = {Computer-aided design and scaling of deep submicron CMOS},
  pages = {1357-1367},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240083},
  author = {J. Will Specks and Walter L. Engl}
}
@article{journals/tcad/ChouHHTH11,
  title = {An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis},
  pages = {1045-1057},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2110591},
  author = {Sheng Chou and Cheng-Shen Han and Po-Kai Huang and Ko-Fan Tien and Tsung-Yi Ho}
}
@article{journals/tcad/YieZ93,
  title = {Nonoscillatory streamline upwind formulations for drift-diffusion equation},
  pages = {1535-1541},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256928},
  author = {He Yie and Teng Zhimeng}
}
@article{journals/tcad/ManichGF07,
  title = {Minimizing Test Time in Arithmetic Test-Pattern Generators With Constrained Memory Resources},
  pages = {2046-2058},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906465},
  author = {Salvador Manich and L. Garcia-Deiros and Joan Figueras}
}
@article{journals/tcad/Cirit89,
  title = {The Meyer model revisited: why is charge not conserved? [MOS transistor]},
  pages = {1033-1037},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39064},
  author = {Mehmet A. Cirit}
}
@article{journals/tcad/LiangHT08,
  title = {Testing Transition Delay Faults in Modified Booth Multipliers},
  pages = {1693-1697},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927761},
  author = {H.-C. Liang and P.-H. Huang and Y.-F. Tang}
}
@article{journals/tcad/MayaramCY93,
  title = {Algorithms for transient three-dimensional mixed-level circuit and device simulation},
  pages = {1726-1733},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248083},
  author = {Kartikeya Mayaram and Jue-Hsien Chern and Ping Yang}
}
@article{journals/tcad/ChenL10,
  title = {Performance-Driven Dual-Rail Routing Architecture for Structured ASIC Design Style},
  pages = {2046-2050},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2063111},
  author = {Fu-Wei Chen and Yi-Yu Liu}
}
@article{journals/tcad/XuCYYP15,
  title = {Self-Aligned Double Patterning Aware Pin Access and Standard Cell Layout Co-Optimization},
  pages = {699-712},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2399439},
  author = {Xiaoqing Xu and Brian Cline and Greg Yeric and Bei Yu and David Z. Pan}
}
@article{journals/tcad/AlpertNV03,
  title = {Effective free space management for cut-based placement via analytical constraint generation},
  pages = {1343-1353},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818126},
  author = {Charles J. Alpert and Gi-Joon Nam and Paul G. Villarrubia}
}
@article{journals/tcad/PomeranzR01a,
  title = {On diagnosis and diagnostic test generation for pattern-dependenttransition faults},
  pages = {791-800},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924832},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/QianRKG12,
  title = {Subtractive Router for Tree-Driven-Grid Clocks},
  pages = {868-877},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2182767},
  author = {Haifeng Qian and Phillip J. Restle and Joseph N. Kozhaya and Clifford L. Gunion}
}
@article{journals/tcad/XuRS03,
  title = {sub-SAT: a formulation for relaxed Boolean satisfiability with applications in routing},
  pages = {814-820},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811450},
  author = {Hui Xu and Rob A. Rutenbar and Karem A. Sakallah}
}
@article{journals/tcad/SingheeFMR08,
  title = {Probabilistic Interval-Valued Computation: Toward a Practical Surrogate for Statistics Inside CAD Tools},
  pages = {2317-2330},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006142},
  author = {Amith Singhee and Claire Fang Fang and James D. Ma and Rob A. Rutenbar}
}
@article{journals/tcad/EdirisooriyaR93,
  title = {Test generation to minimize error masking},
  pages = {540-549},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229737},
  author = {Geetani Edirisooriya and John P. Robinson}
}
@article{journals/tcad/KashyapALD04,
  title = {Closed-form expressions for extending step delay and slew metrics to ramp inputs for RC trees},
  pages = {509-516},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825861},
  author = {Chandramouli V. Kashyap and Charles J. Alpert and Frank Liu and Anirudh Devgan}
}
@article{journals/tcad/DevadasKMW94,
  title = {Event suppression: improving the efficiency of timing simulation for synchronous digital circuits},
  pages = {814-822},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285254},
  author = {Srinivas Devadas and Kurt Keutzer and Sharad Malik and Albert R. Wang}
}
@article{journals/tcad/LeeCH99,
  title = {Broadcasting test patterns to multiple circuits},
  pages = {1793-1802},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811328},
  author = {Kuen-Jong Lee and Jih-Jeen Chen and Cheng-Hua Huang}
}
@article{journals/tcad/WangDZ09,
  title = {Gate Sizing by Lagrangian Relaxation Revisited},
  pages = {1071-1084},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018872},
  author = {Jia Wang and Debasish Das and Hai Zhou}
}
@article{journals/tcad/BlantonDD06,
  title = {Defect Modeling Using Fault Tuples},
  pages = {2450-2464},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870836},
  author = {Ronald D. Blanton and Kumar N. Dwarakanath and Rao Desineni}
}
@article{journals/tcad/Papadopoulou11,
  title = {Net-Aware Critical Area Extraction for Opens in VLSI Circuits Via Higher-Order Voronoi Diagrams},
  pages = {704-717},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2100550},
  author = {Evanthia Papadopoulou}
}
@article{journals/tcad/ThurnerS90,
  title = {Three-dimensional effects due to the field oxide in MOS devices analyzed with MINIMOS 5},
  pages = {856-867},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57786},
  author = {Martin Thurner and Siegfried Selberherr}
}
@article{journals/tcad/Maurer03,
  title = {Efficient event-driven simulation by exploiting the output observability of gate clusters},
  pages = {1471-1486},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818305},
  author = {Peter M. Maurer}
}
@article{journals/tcad/JingFHHHY07,
  title = {lambda-OAT: lambda-Geometry Obstacle-Avoiding Tree Construction With O(nlog n) Complexity},
  pages = {2073-2079},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.896291},
  author = {Tom Tong Jing and Zhe Feng 0002 and Yu Hu and Xianlong Hong and Xiaodong Hu and Guiying Yan}
}
@article{journals/tcad/BovaC95,
  title = {A Taylor-Galerkin finite element method for the hydrodynamic semiconductor equations},
  pages = {1437-1444},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476574},
  author = {Steven Bova and Graham F. Carey}
}
@article{journals/tcad/HeiserPWF91,
  title = {Three-dimensional numerical semiconductor device simulation: algorithms, architectures, results},
  pages = {1218-1230},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88918},
  author = {Gernot Heiser and Claude Pommerell and Jürgen Weis and Wolfgang Fichtner}
}
@article{journals/tcad/ChangR01,
  title = {A timing-driven pseudoexhaustive testing for VLSI circuits},
  pages = {147-158},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905682},
  author = {Shih-Chieh Chang and Jiann-Chyi Rau}
}
@article{journals/tcad/Chowdhury89,
  title = {Analytical approaches to the combinatorial optimization in linear placement problems},
  pages = {630-639},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31519},
  author = {S. Chowdhury}
}
@article{journals/tcad/GhoneimaIKTD06,
  title = {Formal derivation of optimal active shielding for low-power on-chip buses},
  pages = {821-836},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855974},
  author = {Maged Ghoneima and Yehea I. Ismail and Muhammad M. Khellah and James Tschanz and Vivek De}
}
@article{journals/tcad/PomeranzR98a,
  title = {Design-for-testability for path delay faults in large combinational circuits using test points},
  pages = {333-343},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703823},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/XuRHFB15,
  title = {Reliable Physical Unclonable Functions Using Data Retention Voltage of SRAM Cells},
  pages = {903-914},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2418288},
  author = {Xiaolin Xu and Amir Rahmati and Daniel E. Holcomb and Kevin Fu and Wayne P. Burleson}
}
@article{journals/tcad/Shi96,
  title = {A fast algorithm for area minimization of slicing floorplans},
  pages = {1525-1532},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552085},
  author = {Weiping Shi}
}
@article{journals/tcad/Ayres90,
  title = {Completely automatic completion of VLSI designs},
  pages = {194-202},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46786},
  author = {Ronald F. Ayres}
}
@article{journals/tcad/Ciriani03,
  title = {Synthesis of SPP three-level logic networks using affine spaces},
  pages = {1310-1323},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818121},
  author = {Valentina Ciriani}
}
@article{journals/tcad/AjamiBP05,
  title = {Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects},
  pages = {849-861},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847944},
  author = {Amir H. Ajami and Kaustav Banerjee and Massoud Pedram}
}
@article{journals/tcad/Lugli90,
  title = {The Monte Carlo method for semiconductor device and process modeling},
  pages = {1164-1176},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62753},
  author = {Paolo Lugli}
}
@article{journals/tcad/AgarwalZB03,
  title = {Statistical timing analysis using bounds and selective enumeration},
  pages = {1243-1260},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816217},
  author = {Aseem Agarwal and Vladimir Zolotov and David T. Blaauw}
}
@article{journals/tcad/HuangX10,
  title = {Economic Analysis of Testing Homogeneous Manycore Chips},
  pages = {1257-1270},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049052},
  author = {Lin Huang and Qiang Xu}
}
@article{journals/tcad/LinWC09,
  title = {Dependent-Latch Identification in Reachable State Space},
  pages = {1113-1126},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2020720},
  author = {Chen-Hsuan Lin and Chun-Yao Wang and Yung-Chih Chen}
}
@article{journals/tcad/XiongH07,
  title = {Probabilistic Transitive-Closure Ordering and Its Application on Variational Buffer Insertion},
  pages = {739-742},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.891360},
  author = {Jinjun Xiong and Lei He}
}
@article{journals/tcad/BraunNHSLM04,
  title = {A universal technique for fast and flexible instruction-set architecture simulation},
  pages = {1625-1639},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836734},
  author = {Gunnar Braun and Achim Nohl and Andreas Hoffmann and Oliver Schliebusch and Rainer Leupers and Heinrich Meyr}
}
@article{journals/tcad/TsividisM84,
  title = {Problems in Precision Modeling of the MOS Transistor for Analog Applications},
  pages = {72-79},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270059},
  author = {Yannis P. Tsividis and Guido Masetti}
}
@article{journals/tcad/LiuLJ13,
  title = {Software Workarounds for Hardware Errors: Instruction Patch Synthesis},
  pages = {1992-2003},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2276395},
  author = {Tsung-Po Liu and Shuo-Ren Lin and Jie-Hong R. Jiang}
}
@article{journals/tcad/JanickiKMMRT12,
  title = {EDT Bandwidth Management in SoC Designs},
  pages = {1894-1907},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2205385},
  author = {Jakub Janicki and Mark Kassab and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/VerhaeghAGL01a,
  title = {Correction to "a two-stage solution approach to multidimensional periodic scheduling"},
  pages = {1479-1479},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2001.969442},
  author = {Wim F. J. Verhaegh and Emile H. L. Aarts and Paul C. N. van Gorp and Paul E. R. Lippens}
}
@article{journals/tcad/VittalCMWY99,
  title = {Crosstalk in VLSI interconnections},
  pages = {1817-1824},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811330},
  author = {Ashok Vittal and Lauren Hui Chen and Malgorzata Marek-Sadowska and Kai-Ping Wang and Sherry Yang}
}
@article{journals/tcad/DoboliV03a,
  title = {Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies},
  pages = {1556-1568},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818374},
  author = {Alex Doboli and Ranga Vemuri}
}
@article{journals/tcad/SoveikoNA10,
  title = {Comparison Study of Performance of Parallel Steady State Solver on Different Computer Architectures},
  pages = {65-77},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034499},
  author = {Nick Soveiko and Michel S. Nakhla and Ramachandra Achar}
}
@article{journals/tcad/PomeranzR03,
  title = {Test enrichment for path delay faults using multiple sets of target faults},
  pages = {82-90},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805726},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/ChanD85,
  title = {Lump Partitioning of IC Bipolar Transistor Models for High-Frequency Applications},
  pages = {143-149},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270107},
  author = {N. N. Chan and Robert W. Dutton}
}
@article{journals/tcad/PomeranzR06,
  title = {Scan-BIST based on transition probabilities for circuits with single and multiple scan chains},
  pages = {591-596},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854634},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/ChuangLLL08,
  title = {Diagnosis of Multiple Scan Chain Timing Faults},
  pages = {1104-1116},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923258},
  author = {Wei-Shun Chuang and Shiu-Ting Lin and Wei-Chih Liu and James Chien-Mo Li}
}
@article{journals/tcad/PedramNP94,
  title = {Design and analysis of segmented routing channels for row-based FPGA's},
  pages = {1470-1479},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331404},
  author = {Massoud Pedram and Bahman S. Nobandegani and Bryan Preas}
}
@article{journals/tcad/IsseninBDD08,
  title = {Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications},
  pages = {1439-1452},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925781},
  author = {Ilya Issenin and Erik Brockmeyer and Bart Durinck and Nikil D. Dutt}
}
@article{journals/tcad/WuW09,
  title = {Incremental Improvement of Voltage Assignment},
  pages = {217-230},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009155},
  author = {Huaizhi Wu and Martin D. F. Wong}
}
@article{journals/tcad/DeySB10,
  title = {A Tag Machine Based Performance Evaluation Method for Job-Shop Schedules},
  pages = {1028-1041},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049067},
  author = {Soumyajit Dey and Dipankar Sarkar and Anupam Basu}
}
@article{journals/tcad/HasanSAP00,
  title = {A behavioral model of a 1.8-V flash A/D converter based on deviceparameters},
  pages = {69-82},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822621},
  author = {Mahbub Hasan and Huan-Hsiang Patrick Shen and David R. Allee and Michael J. Pennell}
}
@article{journals/tcad/AlpertHSV03,
  title = {A practical methodology for early buffer and wire resource allocation},
  pages = {573-583},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810749},
  author = {Charles J. Alpert and Jiang Hu and Sachin S. Sapatnekar and Paul Villarrubia}
}
@article{journals/tcad/JabirPM08,
  title = {GfXpress: A Technique for Synthesis and Optimization of GF(2m) Polynomials},
  pages = {698-711},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917586},
  author = {Abusaleh M. Jabir and Dhiraj K. Pradhan and Jimson Mathew}
}
@article{journals/tcad/WolfKKAW96,
  title = {An analysis of fault partitioned parallel test generation},
  pages = {517-534},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506139},
  author = {Joseph M. Wolf and Lori M. Kaufman and Robert H. Klenke and James H. Aylor and Ronald Waxman}
}
@article{journals/tcad/DiJ96,
  title = {An efficient CMOS bridging fault simulator: with SPICE accuracy},
  pages = {1071-1080},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536713},
  author = {Chennian Di and Jochen A. G. Jess}
}
@article{journals/tcad/KempPS88,
  title = {The generation of a mesh for resistance calculation in integrated circuits},
  pages = {1029-1037},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7803},
  author = {Albertus J. Kemp and Jacobus A. Pretorius and Willem Smit}
}
@article{journals/tcad/HsiaoRP98,
  title = {Application of genetically engineered finite-state-machine sequences to sequential circuit ATPG},
  pages = {239-254},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700722},
  author = {Michael S. Hsiao and Elizabeth M. Rudnick and Janak H. Patel}
}
@article{journals/tcad/DelvauxGSV15,
  title = {Helper Data Algorithms for PUF-Based Key Generation: Overview and Analysis},
  pages = {889-902},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2370531},
  author = {Jeroen Delvaux and Dawu Gu and Dries Schellekens and Ingrid Verbauwhede}
}
@article{journals/tcad/ChakravartyHR91,
  title = {Minimum area layout of series-parallel transistor networks is NP-hard},
  pages = {943-949},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87604},
  author = {Sreejit Chakravarty and Xin He and S. S. Ravi}
}
@article{journals/tcad/KudlugiT02,
  title = {Static scheduling of multidomain circuits for fast functional verification},
  pages = {1253-1268},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804086},
  author = {Murali Kudlugi and Russell Tessier}
}
@article{journals/tcad/GurunathB89,
  title = {An algorithm for multiple output minimization},
  pages = {1007-1013},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35553},
  author = {B. Gurunath and Nripendra N. Biswas}
}
@article{journals/tcad/TosunAMO15,
  title = {Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips},
  pages = {1495-1508},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413848},
  author = {Suleyman Tosun and Vahid Babaei Ajabshir and Ozge Mercanoglu and Özcan Özturk}
}
@article{journals/tcad/LeeL11,
  title = {Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3-D ICs},
  pages = {1635-1648},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2157159},
  author = {Young-Joon Lee and Sung Kyu Lim}
}
@article{journals/tcad/HwangOI92,
  title = {Efficiently computing communication complexity for multilevel logic synthesis},
  pages = {545-554},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127616},
  author = {TingTing Hwang and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/HadleyMV92,
  title = {An efficient eigenvector approach for finding netlist partitions},
  pages = {885-892},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144852},
  author = {Scott W. Hadley and Brian L. Mark and Anthony Vannelli}
}
@article{journals/tcad/ShiehL95,
  title = {Modeling hysteretic current-voltage characteristics for resonant tunneling diodes},
  pages = {1098-1103},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406702},
  author = {Ming-Huei Shieh and Hung Chang Lin}
}
@article{journals/tcad/OdawaraHN87,
  title = {Partitioning and Placement Technique for CMOS Gate Arrays},
  pages = {355-363},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270280},
  author = {Gotaro Odawara and Takahisa Hiraide and Osamu Nishina}
}
@article{journals/tcad/DeOrioFBSBHC12,
  title = {A Reliable Routing Architecture and Algorithm for NoCs},
  pages = {726-739},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2181509},
  author = {Andrew DeOrio and David Fick and Valeria Bertacco and Dennis Sylvester and David Blaauw and Jin Hu and Gregory K. Chen}
}
@article{journals/tcad/KhatriSBS04,
  title = {SPFD-based wire removal in standard-cell and network-of-PLA circuits},
  pages = {1020-1030},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829821},
  author = {Sunil P. Khatri and Subarnarekha Sinha and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/FujiwaraI90,
  title = {Optimal granularity of test generation in a distributed system},
  pages = {885-892},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57783},
  author = {Hideo Fujiwara and Tomoo Inoue}
}
@article{journals/tcad/RaoDBS06,
  title = {Analytical yield prediction considering leakage/performance correlation},
  pages = {1685-1695},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858351},
  author = {Rajeev R. Rao and Anirudh Devgan and David Blaauw and Dennis Sylvester}
}
@article{journals/tcad/Kuo93,
  title = {YOR: a yield-optimizing routing algorithm by minimizing critical areas and vias},
  pages = {1303-1311},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240078},
  author = {Sy-Yen Kuo}
}
@article{journals/tcad/HanZ13,
  title = {Accurate Substrate Analysis Based on a Novel Finite Difference Method via Synchronization Method on Layered and Adaptive Meshing},
  pages = {1520-1532},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2261437},
  author = {Youngae Han and Jinsong Zhao}
}
@article{journals/tcad/CongP02,
  title = {Wire width planning for interconnect performance optimization},
  pages = {319-329},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986425},
  author = {Jason Cong and David Zhigang Pan}
}
@article{journals/tcad/Damiani97,
  title = {The state reduction of nondeterministic finite-state machines},
  pages = {1278-1291},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663818},
  author = {Maurizio Damiani}
}
@article{journals/tcad/ZhangEED13,
  title = {Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial Chaos},
  pages = {1533-1545},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2263039},
  author = {Zheng Zhang and Tarek A. El-Moselhy and Ibrahim M. Elfadel and Luca Daniel}
}
@article{journals/tcad/NicoliciABW00,
  title = {BIST hardware synthesis for RTL data paths based on testcompatibility classes},
  pages = {1375-1385},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892861},
  author = {Nicola Nicolici and Bashir M. Al-Hashimi and Andrew D. Brown and Alan Christopher Williams}
}
@article{journals/tcad/GielenS07,
  title = {Guest Editorial [intro. to the special issue on the 2006 IEEE/ACM Design, Automation and Test in Europe Conference]},
  pages = {405-407},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.890147},
  author = {Georges G. E. Gielen and Donatella Sciuto}
}
@article{journals/tcad/RafiqCYJS03,
  title = {Integrated floorplanning with buffer/channel insertion for bus-based designs},
  pages = {730-741},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811443},
  author = {Faran Rafiq and Malgorzata Chrzanowska-Jeske and Hannah Honghua Yang and Marcin Jeske and Naveed A. Sherwani}
}
@article{journals/tcad/ChungLKKK08,
  title = {A Delay Line Circuit Design for Crosstalk Minimization Using Genetic Algorithm},
  pages = {578-583},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915540},
  author = {Chaeho Chung and Soobum Lee and Byung Man Kwak and Gawon Kim and Joungho Kim}
}
@article{journals/tcad/GandikotaCBS10,
  title = {Victim Alignment in Crosstalk-Aware Timing Analysis},
  pages = {261-274},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035484},
  author = {Ravikishore Gandikota and Kaviraj Chopra and David Blaauw and Dennis Sylvester}
}
@article{journals/tcad/DamianiM93,
  title = {Don't care set specifications in combinational and synchronous logic circuits},
  pages = {365-388},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215001},
  author = {Maurizio Damiani and Giovanni De Micheli}
}
@article{journals/tcad/NeophytouMT06,
  title = {Functions for Quality Transition-Fault Tests and Their Applications in Test-Set Enhancement},
  pages = {3026-3035},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882635},
  author = {Stelios Neophytou and Maria K. Michael and Spyros Tragoudas}
}
@article{journals/tcad/RhoS94,
  title = {Don't care sequences and the optimization of interacting finite state machines},
  pages = {865-874},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293943},
  author = {June-Kyung Rho and Fabio Somenzi}
}
@article{journals/tcad/VecchiRS93,
  title = {Numerical simulation of optical devices},
  pages = {1557-1569},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256931},
  author = {Maria Cristina Vecchi and Massimo Rudan and Giovanni Soncini}
}
@article{journals/tcad/YangKAFI11,
  title = {Reliable State Retention-Based Embedded Processors Through Monitoring and Recovery},
  pages = {1773-1785},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2166590},
  author = {Sheng Yang and S. Saqib Khursheed and Bashir M. Al-Hashimi and David Flynn and Sachin Idgunji}
}
@article{journals/tcad/StroobandtVC00,
  title = {Generating synthetic benchmark circuits for evaluating CAD tools},
  pages = {1011-1022},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863641},
  author = {Dirk Stroobandt and Peter Verplaetse and Jan M. Van Campenhout}
}
@article{journals/tcad/HassanASDVY09,
  title = {Multiscale Thermal Analysis for Nanometer-Scale Integrated Circuits},
  pages = {860-873},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017428},
  author = {Zyad Hassan and Nicholas Allec and Li Shang and Robert P. Dick and V. Venkatraman and Ronggui Yang}
}
@article{journals/tcad/LiuX12a,
  title = {On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment},
  pages = {1743-1753},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2201481},
  author = {Xiao Liu and Qiang Xu}
}
@article{journals/tcad/HollandH07,
  title = {Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC},
  pages = {291-295},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887926},
  author = {Mark Holland and Scott Hauck}
}
@article{journals/tcad/RizzoliMCM09,
  title = {Harmonic-Balance Algorithms for the Circuit-Level Nonlinear Analysis of UWB Receivers in the Presence of Interfering Signals},
  pages = {516-527},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014004},
  author = {Vittorio Rizzoli and Franco Mastri and Alessandra Costanzo and Diego Masotti}
}
@article{journals/tcad/SalmanDTKF07,
  title = {Exploiting Setup-Hold-Time Interdependence in Static Timing Analysis},
  pages = {1114-1125},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885834},
  author = {Emre Salman and Ali Dasdan and Feroze Taraporevala and Kayhan Küçükçakar and Eby G. Friedman}
}
@article{journals/tcad/LinC10,
  title = {ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips},
  pages = {1315-1327},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049157},
  author = {Cliff Chiung-Yu Lin and Yao-Wen Chang}
}
@article{journals/tcad/RangavajjhalaBK93,
  title = {Statistical degradation analysis of digital CMOS IC's},
  pages = {837-844},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229759},
  author = {Venkata S. Rangavajjhala and Bharat L. Bhuva and Sherra E. Kerns}
}
@article{journals/tcad/Rubanov03,
  title = {SubIslands: the probabilistic match assignment algorithm for subcircuit recognition},
  pages = {26-38},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805722},
  author = {Nikolay Rubanov}
}
@article{journals/tcad/KahngW05,
  title = {Implementation and extensibility of an analytic placer},
  pages = {734-747},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846366},
  author = {Andrew B. Kahng and Qinke Wang}
}
@article{journals/tcad/TaoLZ016,
  title = {Harvesting Design Knowledge From the Internet: High-Dimensional Performance Tradeoff Modeling for Large-Scale Analog Circuits},
  pages = {23-36},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2449240},
  author = {Jun Tao and Changhai Liao and Xuan Zeng and Xin Li 0001}
}
@article{journals/tcad/XuFM05,
  title = {On the numerical stability of Green's function for substrate coupling in integrated circuits},
  pages = {653-658},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844114},
  author = {Chenggang Xu and Terri S. Fiez and Kartikeya Mayaram}
}
@article{journals/tcad/KimD89,
  title = {Modeling of the distributed gate RC effect in MOSFET's},
  pages = {1365-1367},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44517},
  author = {Lee-Sup Kim and Robert W. Dutton}
}
@article{journals/tcad/NajmMF07,
  title = {A Yield Model for Integrated Circuits and its Application to Statistical Timing Analysis},
  pages = {574-591},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883924},
  author = {Farid N. Najm and Noel Menezes and Imad A. Ferzli}
}
@article{journals/tcad/Hsu83,
  title = {Minimum-Via Topological Routing},
  pages = {235-246},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270041},
  author = {Chi-Ping Hsu}
}
@article{journals/tcad/MaddilaZ89,
  title = {Routing in general junctions},
  pages = {1174-1184},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41503},
  author = {Sanjeev Rao Maddila and Dian Zhou}
}
@article{journals/tcad/PengSPL14,
  title = {Silicon Effect-Aware Full-Chip Extraction and Mitigation of TSV-to-TSV Coupling},
  pages = {1900-1913},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2359578},
  author = {Yarui Peng and Taigon Song and Dusan Petranovic and Sung Kyu Lim}
}
@article{journals/tcad/CornoPRR96,
  title = {GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits},
  pages = {991-1000},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511578},
  author = {Fulvio Corno and Paolo Prinetto and Maurizio Rebaudengo and Matteo Sonza Reorda}
}
@article{journals/tcad/CongFK01,
  title = {DUNE-a multilayer gridless routing system},
  pages = {633-647},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920694},
  author = {Jason Cong and Jie Fang and Kei-Yong Khoo}
}
@article{journals/tcad/ZhaoZTX91,
  title = {A new preconditioner for CGS iteration in solving large sparse nonsymmetric linear equations in semiconductor device simulation},
  pages = {1432-1440},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97622},
  author = {Zhong-Yi Zhao and Qi-Ming Zhang and Gen-Lin Tan and J. M. (Jimmy) Xu}
}
@article{journals/tcad/VillaS90,
  title = {NOVA: state assignment of finite state machines for optimal two-level logic implementation},
  pages = {905-924},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59068},
  author = {Tiziano Villa and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/KolsonND96,
  title = {Elimination of redundant memory traffic in high-level synthesis},
  pages = {1354-1364},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543768},
  author = {David J. Kolson and Alexandru Nicolau and Nikil D. Dutt}
}
@article{journals/tcad/ChenRC00,
  title = {Estimation of power dissipation using a novel power macromodelingtechnique},
  pages = {1363-1369},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892859},
  author = {Zhanping Chen and Kaushik Roy and Edwin K. P. Chong}
}
@article{journals/tcad/EnosHS99,
  title = {Evaluation and optimization of replication algorithms for logic bipartitioning},
  pages = {1237-1248},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784117},
  author = {Morgan Enos and Scott Hauck and Majid Sarrafzadeh}
}
@article{journals/tcad/XiaoDZW13,
  title = {A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition},
  pages = {1228-1239},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2252054},
  author = {Zigang Xiao and Yuelin Du and Hongbo Zhang and Martin D. F. Wong}
}
@article{journals/tcad/GreenW95,
  title = {An algorithm for identifying unstable operating points using SPICE},
  pages = {360-370},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365126},
  author = {Michael M. Green and Alan N. Willson Jr.}
}
@article{journals/tcad/NamRAVK06,
  title = {A Fast Hierarchical Quadratic Placement Algorithm},
  pages = {678-691},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870079},
  author = {Gi-Joon Nam and Sherief Reda and Charles J. Alpert and Paul Villarrubia and Andrew B. Kahng}
}
@article{journals/tcad/TangZBM14,
  title = {Considering Crosstalk Effects in Statistical Timing Analysis},
  pages = {318-322},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2279515},
  author = {Qin Tang and Amir Zjajo and Michel Berkelaar and Nick van der Meijs}
}
@article{journals/tcad/KhursheedACH10,
  title = {Gate-Sizing-Based Single Vdd Test for Bridge Defects in Multivoltage Designs},
  pages = {1409-1421},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059310},
  author = {S. Saqib Khursheed and Bashir M. Al-Hashimi and Krishnendu Chakrabarty and Peter Harrod}
}
@article{journals/tcad/JiangLJ07,
  title = {Observability Analysis on HDL Descriptions for Effective Functional Validation},
  pages = {1509-1521},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891366},
  author = {Tai-Ying Jiang and Chien-Nan Jimmy Liu and Jing-Yang Jou}
}
@article{journals/tcad/LiuLLCCKYC08,
  title = {An Efficient Graph-Based Algorithm for ESD Current Path Analysis},
  pages = {1363-1375},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925779},
  author = {Chih-Hung Liu and Hung-Yi Liu and Chung-Wei Lin and Szu-Jui Chou and Yao-Wen Chang and Sy-Yen Kuo and Shih-Yi Yuan and Yu-Wei Chen}
}
@article{journals/tcad/SilburtBD88,
  title = {Automated parameter extraction and modeling of the MOSFET below threshold},
  pages = {484-488},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3183},
  author = {Allan Silburt and A. R. Boothroyd and M. Digiovanni}
}
@article{journals/tcad/JiangG09,
  title = {Threshold Testing: Improving Yield for Nanoscale VLSI},
  pages = {1883-1895},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2032375},
  author = {Zhigang Jiang and Sandeep K. Gupta}
}
@article{journals/tcad/HoVW90,
  title = {New algorithms for the rectilinear Steiner tree problem},
  pages = {185-193},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46785},
  author = {Jan-Ming Ho and Gopalakrishnan Vijayan and Chak-Kuen Wong}
}
@article{journals/tcad/WangL01,
  title = {Graph-theory-based simplex algorithm for VLSI layout spacingproblems with multiple variable constraints},
  pages = {967-979},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936378},
  author = {Lih-Yang Wang and Yen-Tai Lai}
}
@article{journals/tcad/SenguptaSDKMC05,
  title = {Application-specific worst case corners using response surfaces and statistical models},
  pages = {1372-1380},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852037},
  author = {Manidip Sengupta and Sharad Saxena and Lidia Daldoss and Glen Kramer and Sean Minehane and Jianjun Cheng}
}
@article{journals/tcad/ZhuoHZC08,
  title = {Power Grid Analysis and Optimization Using Algebraic Multigrid},
  pages = {738-751},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917587},
  author = {Cheng Zhuo and Jiang Hu and Min Zhao and Kangsheng Chen}
}
@article{journals/tcad/Beyene07,
  title = {Application of Artificial Neural Networks to Statistical Analysis and Nonlinear Modeling of High-Speed Interconnect Systems},
  pages = {166-176},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882518},
  author = {Wendemagegnehu T. Beyene}
}
@article{journals/tcad/CiricS03,
  title = {Efficient canonical form for Boolean matching of complex functions in large libraries},
  pages = {535-544},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810744},
  author = {Jovanka Ciric and Carl Sechen}
}
@article{journals/tcad/IyengarRW90,
  title = {On computing the sizes of detected delay faults},
  pages = {299-312},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46805},
  author = {Vijay S. Iyengar and Barry K. Rosen and John A. Waicukauski}
}
@article{journals/tcad/CongGL10,
  title = {Evaluating Statistical Power Optimization},
  pages = {1750-1762},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061390},
  author = {Jason Cong and Puneet Gupta and John Lee}
}
@article{journals/tcad/FanLWC03,
  title = {On optimal hyperuniversal and rearrangeable switch box designs},
  pages = {1637-1649},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819430},
  author = {Hongbing Fan and Jiping Liu and Yu-Liang Wu and Chak-Chung Cheung}
}
@article{journals/tcad/JungLK14a,
  title = {Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits},
  pages = {1437-1449},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2331563},
  author = {Seobin Jung and Jiho Lee and Jaeha Kim}
}
@article{journals/tcad/MinLR93,
  title = {Hierarchical test pattern generation: a cost model and implementation},
  pages = {1029-1039},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238039},
  author = {Hyoung B. Min and Hwei-Tsu Ann Luh and William A. Rogers}
}
@article{journals/tcad/HerW97,
  title = {Module implementation selection and its application to transistor placement},
  pages = {645-651},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640622},
  author = {T. W. Her and Martin D. F. Wong}
}
@article{journals/tcad/BoeseKMR95,
  title = {Near-optimal critical sink routing tree constructions},
  pages = {1417-1436},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476573},
  author = {Kenneth D. Boese and Andrew B. Kahng and Bernard A. McCoy and Gabriel Robins}
}
@article{journals/tcad/RabaeyP94,
  title = {Estimating implementation bounds for real time DSP application specific circuits},
  pages = {669-683},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285240},
  author = {Jan M. Rabaey and Miodrag Potkonjak}
}
@article{journals/tcad/MukherjeeFBL12,
  title = {Efficient Identification of Unstable Loops in Large Linear Analog Integrated Circuits},
  pages = {1332-1345},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2194492},
  author = {Parijat Mukherjee and G. Peter Fang and Rod Burt and Peng Li}
}
@article{journals/tcad/YoonCPC13,
  title = {Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance},
  pages = {1906-1919},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2276399},
  author = {Young-Jin Yoon and Nicola Concer and Michele Petracca and Luca P. Carloni}
}
@article{journals/tcad/EbendtGD05,
  title = {Combining ordered best-first search with branch and bound for exact BDD minimization},
  pages = {1515-1529},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852053},
  author = {Rüdiger Ebendt and Wolfgang Günther and Rolf Drechsler}
}
@article{journals/tcad/JavaidSHP14,
  title = {Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications},
  pages = {663-676},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2298196},
  author = {Haris Javaid and Muhammad Shafique and Jörg Henkel and Sri Parameswaran}
}
@article{journals/tcad/KohS14,
  title = {Guest Editorial Special Section on Contemporary and Emerging Issues in Physical Design},
  pages = {493-494},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2304991},
  author = {Cheng-Kok Koh and Chin Ngai Sze}
}
@article{journals/tcad/ChenY95,
  title = {STYLE: a statistical design approach based on nonparametric performance macromodeling},
  pages = {794-802},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391727},
  author = {Julie Chen and Andrew T. Yang}
}
@article{journals/tcad/LittleWMTBY11,
  title = {Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets},
  pages = {617-630},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2097450},
  author = {Scott Little and David Walter and Chris J. Myers and Robert A. Thacker and Satish Batchu and Tomohiro Yoneda}
}
@article{journals/tcad/Kuzmicz86,
  title = {Modeling of Minority Carrier Current in Heavily Doped Regions of Bipolar Regions},
  pages = {204-214},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270188},
  author = {Wieslaw Kuzmicz}
}
@article{journals/tcad/KimZ00,
  title = {Efficient implementation of a planar clock routing with thetreatment of obstacles},
  pages = {1220-1225},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875342},
  author = {Haksu Kim and Dian Zhou}
}
@article{journals/tcad/TsuiPD98,
  title = {Low-power state assignment targeting two- and multilevel logic implementations},
  pages = {1281-1291},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736568},
  author = {Chi-Ying Tsui and Massoud Pedram and Alvin M. Despain}
}
@article{journals/tcad/ZhangCMB06,
  title = {Linear cofactor relationships in Boolean functions},
  pages = {1011-1023},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855951},
  author = {Jin S. Zhang and Malgorzata Chrzanowska-Jeske and Alan Mishchenko and Jerry R. Burch}
}
@article{journals/tcad/MacInnes91,
  title = {The use of small pivot perturbation in circuit analysis},
  pages = {1441-1446},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97623},
  author = {Craig MacInnes}
}
@article{journals/tcad/ReevesI87,
  title = {Fast Methods for Switch-Level Verification of MOS Circuits},
  pages = {766-779},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270320},
  author = {Douglas S. Reeves and Mary Jane Irwin}
}
@article{journals/tcad/ChouW97,
  title = {Efficient formulation and model-order reduction for the transient simulation of three-dimensional VLSI interconnect},
  pages = {1454-1476},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664228},
  author = {Mike Chou and Jacob K. White}
}
@article{journals/tcad/CiuprinaIJH15,
  title = {MEEC Models for RFIC Design Based on Coupled Electric and Magnetic Circuits},
  pages = {395-408},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387863},
  author = {Gabriela Ciuprina and Daniel Ioan and Rick Janssen and Edwin van der Heijden}
}
@article{journals/tcad/WangZKSPW12,
  title = {Passivity Enforcement for Descriptor Systems Via Matrix Pencil Perturbation},
  pages = {532-545},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2174638},
  author = {Yuanzhe Wang and Zheng Zhang and Cheng-Kok Koh and Guoyong Shi and Grantham K. H. Pang and Ngai Wong}
}
@article{journals/tcad/MukherjeePRT10,
  title = {High Volume Diagnosis in Memory BIST Based on Compressed Failure Data},
  pages = {441-453},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041852},
  author = {Nilanjan Mukherjee and Artur Pogiel and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/CoxBHYE91,
  title = {Direct circuit simulation algorithms for parallel processing [VLSI]},
  pages = {714-725},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137500},
  author = {Paul F. Cox and Richard Burch and Dale E. Hocevar and Ping Yang and Berton D. Epler}
}
@article{journals/tcad/ZhangEED14,
  title = {Calculation of Generalized Polynomial-Chaos Basis Functions and Gauss Quadrature Rules in Hierarchical Uncertainty Quantification},
  pages = {728-740},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2295818},
  author = {Zheng Zhang and Tarek A. El-Moselhy and Ibrahim M. Elfadel and Luca Daniel}
}
@article{journals/tcad/KumarA07,
  title = {Dual-Threshold CAD Framework for Subthreshold Leakage Power Aware FPGAs},
  pages = {53-66},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882595},
  author = {Akhilesh Kumar and Mohab Anis}
}
@article{journals/tcad/YangKS02,
  title = {Congestion estimation during top-down placement},
  pages = {72-80},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974139},
  author = {Xiaojian Yang and Ryan Kastner and Majid Sarrafzadeh}
}
@article{journals/tcad/LorenzPRSSS85,
  title = {COMPOSITE -- A Complete Modeling Program of Silicon Technology},
  pages = {421-430},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270140},
  author = {Jürgen Lorenz and Joachim Pelka and Heiner Ryssel and Albert Sachs and Albert Seidl and Milos Svoboda}
}
@article{journals/tcad/ReynaertMS03,
  title = {A state-space behavioral model for CMOS class E power amplifiers},
  pages = {132-138},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806602},
  author = {Patrick Reynaert and Koen L. R. Mertens and Michiel Steyaert}
}
@article{journals/tcad/LenoxT14,
  title = {Adapting an Implicit Path Delay Grading Method for Parallel Architectures},
  pages = {1965-1976},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2356438},
  author = {Joseph Lenox and Spyros Tragoudas}
}
@article{journals/tcad/YangZCW00,
  title = {Applying a robust heteroscedastic probabilistic neural network toanalog fault detection and classification},
  pages = {142-151},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822626},
  author = {Zheng Rong Yang and Mark Zwolinski and Chris D. Chalk and Alan Christopher Williams}
}
@article{journals/tcad/CongL90,
  title = {Over-the-cell channel routing},
  pages = {408-418},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45872},
  author = {Jason Cong and C. L. Liu}
}
@article{journals/tcad/PatilDLWM08,
  title = {Design Methods for Misaligned and Mispositioned Carbon-Nanotube Immune Circuits},
  pages = {1725-1736},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003278},
  author = {Nishant Patil and Jie Deng and Albert Lin and H.-S. Philip Wong and Subhasish Mitra}
}
@article{journals/tcad/GuptaN00,
  title = {Analytical models for RTL power estimation of combinational andsequential circuits},
  pages = {808-814},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851996},
  author = {Subodh Gupta and Farid N. Najm}
}
@article{journals/tcad/MohanSMH95,
  title = {Device and circuit simulation of quantum electronic devices},
  pages = {653-662},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387727},
  author = {Sundarar Mohan and Jian Ping Sun and Pinaki Mazumder and George I. Haddad}
}
@article{journals/tcad/AsharM95,
  title = {Functional timing analysis using ATPG},
  pages = {1025-1030},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402501},
  author = {Pranav Ashar and Sharad Malik}
}
@article{journals/tcad/NguyenDNW00,
  title = {Transient sensitivity computation in controlled explicit piecewiselinear simulation},
  pages = {98-110},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822623},
  author = {Tuyen V. Nguyen and Anirudh Devgan and Ognen J. Nastov and David W. Winston}
}
@article{journals/tcad/ChatterjeePK98,
  title = {LOT: Logic Optimization with Testability. New transformations for logic synthesis},
  pages = {386-399},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703921},
  author = {Mitrajit Chatterjee and Dhiraj K. Pradhan and Wolfgang Kunz}
}
@article{journals/tcad/TomizawaYY88,
  title = {Nonstationary carrier dynamics in quarter-micron Si MOSFETs},
  pages = {254-258},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3156},
  author = {Masaaki Tomizawa and Kiyoyuki Yokoyama and Akira Yoshii}
}
@article{journals/tcad/HwangS93,
  title = {Restructuring and logic minimization for testable PLA},
  pages = {488-496},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229732},
  author = {Gwo Haur Hwang and Wen Zen Shen}
}
@article{journals/tcad/TungA85,
  title = {A Boundary Integral Equation Approach to Oxidation Modeling},
  pages = {398-403},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270137},
  author = {Thye-Lai Tung and Dimitri A. Antoniadis}
}
@article{journals/tcad/UmimotoONE89,
  title = {Numerical modeling of nonplanar oxidation coupled with stress effects},
  pages = {599-607},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31516},
  author = {Hiroyuki Umimoto and Shinji Odanaka and Ichiro Nakao and Hideya Esaki}
}
@article{journals/tcad/Chang93,
  title = {Efficient algorithms of wiring channels with movable terminals},
  pages = {1059-1063},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238042},
  author = {Kuo-En Chang}
}
@article{journals/tcad/CaiW93,
  title = {On minimizing the number of L-shaped channels in building-block layout [VLSI]},
  pages = {757-769},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229750},
  author = {Yang Cai and Martin D. F. Wong}
}
@article{journals/tcad/TannirK11,
  title = {Adjoint Sensitivity Analysis of Nonlinear Distortion in Radio Frequency Circuits},
  pages = {934-939},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2108559},
  author = {Dani Tannir and Roni Khazaka}
}
@article{journals/tcad/DebnathV03,
  title = {A fast algorithm for OR-AND-OR synthesis},
  pages = {1166-1176},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816216},
  author = {Debatosh Debnath and Zvonko G. Vranesic}
}
@article{journals/tcad/ChuW99a,
  title = {A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing},
  pages = {787-798},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766728},
  author = {Chris C. N. Chu and Martin D. F. Wong}
}
@article{journals/tcad/Ferris-Prabhu92,
  title = {On the assumptions contained in semiconductor yield models},
  pages = {966-975},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149768},
  author = {Albert V. Ferris-Prabhu}
}
@article{journals/tcad/HongKQPS99,
  title = {Power optimization of variable-voltage core-based systems},
  pages = {1702-1714},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811318},
  author = {Inki Hong and Darko Kirovski and Gang Qu and Miodrag Potkonjak and Mani B. Srivastava}
}
@article{journals/tcad/RollinsC88,
  title = {Mixed-mode PISCES-SPICE coupled circuit and device solver},
  pages = {862-867},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3217},
  author = {J. Gregory Rollins and John Choma Jr.}
}
@article{journals/tcad/HoLC13,
  title = {Escape Routing for Staggered-Pin-Array PCBs},
  pages = {1347-1356},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2259539},
  author = {Yuan-Kai Ho and Hsu-Chieh Lee and Yao-Wen Chang}
}
@article{journals/tcad/ParkPSWXPC13,
  title = {Accurate Modeling of the Delay and Energy Overhead of Dynamic Voltage and Frequency Scaling in Modern Microprocessors},
  pages = {695-708},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2235126},
  author = {Sangyoung Park and Jaehyun Park and Donghwa Shin and Yanzhi Wang and Qing Xie and Massoud Pedram and Naehyuck Chang}
}
@article{journals/tcad/ShrivastavaPEDNP07,
  title = {Automatic Design Space Exploration of Register Bypasses in Embedded Processors},
  pages = {2102-2115},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907066},
  author = {Aviral Shrivastava and Sanghyun Park and Eugene Earlie and Nikil D. Dutt and Alexandru Nicolau and Yunheung Paek}
}
@article{journals/tcad/HatamiABMA04,
  title = {Accurate and efficient modeling of SOI MOSFET with technology independent neural networks},
  pages = {1580-1587},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836725},
  author = {Safar Hatami and M. Yaser Azizi and Hamid-Reza Bahrami and Davoud Motavalizadeh-Naeini and Ali Afzali-Kusha}
}
@article{journals/tcad/BachDME91,
  title = {A new nonlinear relaxation scheme for solving semiconductor device equations},
  pages = {1175-1186},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85764},
  author = {Karl H. Bach and Heinz K. Dirks and Bernd Meinerzhagen and Walter L. Engl}
}
@article{journals/tcad/MonteiroDG98,
  title = {Sequential logic optimization for low power using input-disabling precomputation architectures},
  pages = {279-284},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700725},
  author = {José C. Monteiro and Srinivas Devadas and Abhijit Ghosh}
}
@article{journals/tcad/CamuratiGGP88,
  title = {ESTA: an expert system for DFT rule verification},
  pages = {1172-1180},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9187},
  author = {Paolo Camurati and P. Gianoglio and R. Gianoglio and Paolo Prinetto}
}
@article{journals/tcad/YangW98,
  title = {Optimal min-area min-cut replication in partitioned circuits},
  pages = {1175-1183},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736190},
  author = {Hannah Honghua Yang and Martin D. F. Wong}
}
@article{journals/tcad/LahiriRD04a,
  title = {Design space exploration for optimizing on-chip communication architectures},
  pages = {952-961},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828127},
  author = {Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tcad/DevadasKM93,
  title = {Computation of floating mode delay in combinational circuits: theory and algorithms},
  pages = {1913-1923},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251155},
  author = {Srinivas Devadas and Kurt Keutzer and Sharad Malik}
}
@article{journals/tcad/MeurisSM01,
  title = {Strategy for electromagnetic interconnect modeling},
  pages = {753-762},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924828},
  author = {Peter Meuris and Wim Schoenmaker and Wim Magnus}
}
@article{journals/tcad/Nair87,
  title = {A Simple Yet Effective Technique for Global Wiring},
  pages = {165-172},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270260},
  author = {Ravi Nair}
}
@article{journals/tcad/HashemiG10,
  title = {Versatile Task Assignment for Heterogeneous Soft Dual-Processor Platforms},
  pages = {414-425},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041856},
  author = {Matin Hashemi and Soheil Ghiasi}
}
@article{journals/tcad/LeblebiciK92,
  title = {Modeling of nMOS transistors for simulation of hot-carrier-induced device and circuit degradation},
  pages = {235-246},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124402},
  author = {Yusuf Leblebici and Sung-Mo Kang}
}
@article{journals/tcad/NoiaC13,
  title = {Pre-Bond Probing of Through-Silicon Vias in 3-D Stacked ICs},
  pages = {547-558},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2226455},
  author = {Brandon Noia and Krishnendu Chakrabarty}
}
@article{journals/tcad/YehCL95,
  title = {Optimization by iterative improvement: an experimental evaluation on two-way partitioning},
  pages = {145-153},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370430},
  author = {Ching-Wei Yeh and Chung-Kuan Cheng and Ting-Ting Y. Lin}
}
@article{journals/tcad/ZhouSBC93,
  title = {A 2-D boundary element method approach to the simulation of DMOS transistors},
  pages = {810-816},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229755},
  author = {Ming-Jiang Zhou and Herbert De Smet and Anita De Bruycker and André Van Calster}
}
@article{journals/tcad/PaleskoA83,
  title = {Logic Partitioning for Minimizing Gate Arrays},
  pages = {117-121},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270028},
  author = {Chet A. Palesko and Lex A. Akers}
}
@article{journals/tcad/PalermoSZ09,
  title = {ReSPIR: A Response Surface-Based Pareto Iterative Refinement for Application-Specific Design Space Exploration},
  pages = {1816-1829},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2028681},
  author = {Gianluca Palermo and Cristina Silvano and Vittorio Zaccaria}
}
@article{journals/tcad/SuHSN04,
  title = {A methodology for the simultaneous design of supply and signal networks},
  pages = {1614-1624},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837728},
  author = {Haihua Su and Jiang Hu and Sachin S. Sapatnekar and Sani R. Nassif}
}
@article{journals/tcad/LakN12,
  title = {On Using On-Chip Clock Tuning Elements to Address Delay Degradation Due to Circuit Aging},
  pages = {1845-1856},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2209883},
  author = {Zahra Lak and Nicola Nicolici}
}
@article{journals/tcad/WangXWCWWYD15,
  title = {An Analytical Study of Power Delivery Systems for Many-Core Processors Using On-Chip and Off-Chip Voltage Regulators},
  pages = {1401-1414},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413400},
  author = {Xuan Wang and Jiang Xu and Zhe Wang and Kevin J. Chen and Xiaowen Wu and Zhehui Wang and Peng Yang and Luan H. K. Duong}
}
@article{journals/tcad/HertzSV13,
  title = {Mining Hardware Assertions With Guidance From Static Analysis},
  pages = {952-965},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2241176},
  author = {Samuel Hertz and David Sheridan and Shobha Vasudevan}
}
@article{journals/tcad/Pomeranz11b,
  title = {Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults},
  pages = {1579-1583},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2157158},
  author = {Irith Pomeranz}
}
@article{journals/tcad/KeutzerLS95,
  title = {Synthesis for testability techniques for asynchronous circuits},
  pages = {1569-1577},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476586},
  author = {Kurt Keutzer and Luciano Lavagno and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/LiBGP14,
  title = {LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip},
  pages = {826-838},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2320510},
  author = {Cheng Li and Mark Browning and Paul V. Gratz and Samuel Palermo}
}
@article{journals/tcad/Miskov-ZivanovM10,
  title = {Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach},
  pages = {1614-1627},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061131},
  author = {Natasa Miskov-Zivanov and Diana Marculescu}
}
@article{journals/tcad/Pomeranz13,
  title = {Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences},
  pages = {442-452},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2227258},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ZhuD96,
  title = {High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models},
  pages = {1106-1118},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536716},
  author = {Qing Zhu and Wayne Wei-Ming Dai}
}
@article{journals/tcad/TellezS97,
  title = {Minimal buffer insertion in clock trees with skew and slew rate constraints},
  pages = {333-342},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602470},
  author = {Gustavo E. Téllez and Majid Sarrafzadeh}
}
@article{journals/tcad/LiJBR06,
  title = {Compact modeling of on-chip ESD protection devices using Verilog-A},
  pages = {1047-1063},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855948},
  author = {Junjun Li and S. Joshi and R. Barnes and E. Rosenbaum}
}
@article{journals/tcad/BeattieP04,
  title = {Parasitics extraction with multipole refinement},
  pages = {288-292},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822109},
  author = {Michael W. Beattie and Lawrence T. Pileggi}
}
@article{journals/tcad/CohoonRS90,
  title = {An optimal Steiner tree algorithm for a net whose terminals lie on the perimeter of a rectangle},
  pages = {398-407},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45871},
  author = {James P. Cohoon and Dana S. Richards and Jeffrey S. Salowe}
}
@article{journals/tcad/MarculescuG08,
  title = {Process-Driven Variability Analysis of Single and Multiple Voltage-Frequency Island Latency-Constrained Systems},
  pages = {893-905},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917969},
  author = {Diana Marculescu and Siddharth Garg}
}
@article{journals/tcad/LiuH10,
  title = {A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment},
  pages = {223-234},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035575},
  author = {Yifang Liu and Jiang Hu}
}
@article{journals/tcad/OzdalH11,
  title = {An Algorithmic Study of Exact Route Matching for Integrated Circuits},
  pages = {1842-1855},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2165068},
  author = {Muhammet Mustafa Ozdal and Renato Fernandes Hentschke}
}
@article{journals/tcad/DraganKMMZ02,
  title = {Provably good global buffering by generalized multiterminalmulticommodity flow approximation},
  pages = {263-274},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986421},
  author = {Feodor F. Dragan and Andrew B. Kahng and Ion I. Mandoiu and Sudhakar Muddu and Alexander Zelikovsky}
}
@article{journals/tcad/MyersRM99,
  title = {POSET timing and its application to the synthesis and verification of gate-level timed circuits},
  pages = {769-786},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766727},
  author = {Chris J. Myers and Tomas Rokicki and Teresa H. Y. Meng}
}
@article{journals/tcad/DagenaisR89,
  title = {On the calculation of optimal clocking parameters in synchronous circuits with level-sensitive latches},
  pages = {268-278},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21846},
  author = {Michel Dagenais and Nicholas C. Rumin}
}
@article{journals/tcad/HuSMH08,
  title = {Exploiting Symmetries to Speed Up SAT-Based Boolean Matching for Logic Synthesis of FPGAs},
  pages = {1751-1760},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003272},
  author = {Yu Hu and Victor Shih and Rupak Majumdar and Lei He}
}
@article{journals/tcad/QinM09,
  title = {A Universal Placement Technique of Compressed Instructions for Efficient Parallel Decompression},
  pages = {1224-1236},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021730},
  author = {Xiaoke Qin and Prabhat Mishra}
}
@article{journals/tcad/RadivojevicB96,
  title = {A new symbolic technique for control-dependent scheduling},
  pages = {45-57},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486271},
  author = {Ivan P. Radivojevic and Forrest Brewer}
}
@article{journals/tcad/HajraM15,
  title = {Reaching the Limit of Nonprofiling DPA},
  pages = {915-927},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2387830},
  author = {Suvadeep Hajra and Debdeep Mukhopadhyay}
}
@article{journals/tcad/Miskov-ZivanovM06,
  title = {Circuit Reliability Analysis Using Symbolic Techniques},
  pages = {2638-2649},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882592},
  author = {Natasa Miskov-Zivanov and Diana Marculescu}
}
@article{journals/tcad/DeRB94,
  title = {A portable parallel algorithm for logic synthesis using transduction},
  pages = {566-580},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277630},
  author = {Kaushik De and Balkrishna Ramkumar and Prithviraj Banerjee}
}
@article{journals/tcad/ChuW99b,
  title = {An efficient and optimal algorithm for simultaneous buffer and wire sizing},
  pages = {1297-1304},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784121},
  author = {Chris C. N. Chu and Martin D. F. Wong}
}
@article{journals/tcad/RuanVB88,
  title = {Current-limited switch-level timing simulator for MOS logic networks},
  pages = {659-667},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3205},
  author = {Genhong Ruan and Jirí Vlach and James A. Barby}
}
@article{journals/tcad/FuchsPR94,
  title = {RESIST: a recursive test pattern generation algorithm for path delay faults considering various test classes},
  pages = {1550-1562},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331411},
  author = {Karl Fuchs and Michael Pabst and Torsten Rössel}
}
@article{journals/tcad/ParkKH91,
  title = {A charge sheet capacitance model of short channel MOSFETs for SPICE},
  pages = {376-389},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67791},
  author = {Hong June Park and Ping Keung Ko and Chenming Hu}
}
@article{journals/tcad/WangCW09,
  title = {Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip},
  pages = {1251-1264},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021731},
  author = {Zhanglei Wang and Krishnendu Chakrabarty and Seongmoon Wang}
}
@article{journals/tcad/MaffezzoniCD06,
  title = {Event-Driven Time-Domain Simulation of Closed-Loop Switched Circuits},
  pages = {2413-2426},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.882121},
  author = {Paolo Maffezzoni and Lorenzo Codecasa and Dario D'Amore}
}
@article{journals/tcad/ZhuC05,
  title = {Context sensitive symbolic pointer analysis},
  pages = {516-531},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844092},
  author = {Jianwen Zhu and Silvian Calman}
}
@article{journals/tcad/ChengCDL94,
  title = {The role of long and short paths in circuit performance optimization},
  pages = {857-864},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293942},
  author = {Siu-Wing Cheng and Hsi-Chuan Chen and David Hung-Chang Du and Andrew Lim}
}
@article{journals/tcad/PadmanabanMT03,
  title = {Exact path delay fault coverage with fundamental ZBDD operations},
  pages = {305-316},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807891},
  author = {Saravanan Padmanaban and Maria K. Michael and Spyros Tragoudas}
}
@article{journals/tcad/KimS96,
  title = {A performance-driven logic emulation system: FPGA network design and performance-driven partitioning},
  pages = {560-568},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506143},
  author = {Chunghee Kim and Hyunchul Shin}
}
@article{journals/tcad/DeschachtRAA93,
  title = {Post-layout timing simulation of CMOS circuits},
  pages = {1170-1177},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238609},
  author = {Denis Deschacht and Michel Robert and Nadine Azémard-Crestani and Daniel Auvergne}
}
@article{journals/tcad/HuangCC99,
  title = {AutoFix: a hybrid tool for automatic logic rectification},
  pages = {1376-1384},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784128},
  author = {Shi-Yu Huang and Kuang-Chien Chen and Kwang-Ting Cheng}
}
@article{journals/tcad/Maurer91,
  title = {Scheduling blocks of hierarchical compiled simulation of combinational circuits},
  pages = {184-192},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68405},
  author = {Peter M. Maurer}
}
@article{journals/tcad/LeeKPM01,
  title = {Simple frequency-domain analysis of MOSFET-includingnonquasi-static effect},
  pages = {867-876},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931011},
  author = {Kyu-Il Lee and Jinsoo Kim and Young June Park and Hong Shick Min}
}
@article{journals/tcad/RoyM08,
  title = {High-Performance Routing at the Nanometer Scale},
  pages = {1066-1077},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923255},
  author = {Jarrod A. Roy and Igor L. Markov}
}
@article{journals/tcad/LeeW03,
  title = {Timing-driven routing for FPGAs based on Lagrangian relaxation},
  pages = {506-510},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809645},
  author = {Seokjin Lee and Martin D. F. Wong}
}
@article{journals/tcad/WangC08,
  title = {Test-Quality/Cost Optimization Using Output-Deviation-Based Reordering of Test Patterns},
  pages = {352-365},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907228},
  author = {Zhanglei Wang and Krishnendu Chakrabarty}
}
@article{journals/tcad/JiangV02,
  title = {Statistical threshold formulation for dynamic Idd test},
  pages = {694-705},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004313},
  author = {Wanli Jiang and Bapiraju Vinnakota}
}
@article{journals/tcad/BiswasB11,
  title = {Reducing Test Execution Cost of Integrated, Heterogeneous Systems Using Continuous Test Data},
  pages = {148-158},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2066630},
  author = {Sounil Biswas and Ronald D. Blanton}
}
@article{journals/tcad/YanSS05,
  title = {Sparse transformations and preconditioners for 3-D capacitance extraction},
  pages = {1420-1426},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850824},
  author = {Shu Yan and Vivek Sarin and Weiping Shi}
}
@article{journals/tcad/FeldmannD93,
  title = {Integrated circuit quality optimization using surface integrals},
  pages = {1868-1879},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251150},
  author = {Peter Feldmann and Stephen W. Director}
}
@article{journals/tcad/LinC11,
  title = {Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips},
  pages = {817-828},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2108010},
  author = {Cliff Chiung-Yu Lin and Yao-Wen Chang}
}
@article{journals/tcad/ChoudhuryS93a,
  title = {Constraint-based channel routing for analog and mixed analog/digital circuits},
  pages = {497-510},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229733},
  author = {Umakanta Choudhury and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/YaoPAFH13,
  title = {Modeling and Application of Multi-Port TSV Networks in 3-D IC},
  pages = {487-496},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2228740},
  author = {Wei Yao and Siming Pan and Brice Achkir and Jun Fan and Lei He}
}
@article{journals/tcad/GowdaVKB11,
  title = {Identification of Threshold Functions and Synthesis of Threshold Networks},
  pages = {665-677},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2100232},
  author = {Tejaswi Gowda and Sarma B. K. Vrudhula and Niranjan Kulkarni and Krzysztof S. Berezowski}
}
@article{journals/tcad/Zhang92,
  title = {Dynamic and static load balancing for solving block bordered circuit equations on multiprocessors},
  pages = {1086-1094},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159994},
  author = {Xiaodong Zhang}
}
@article{journals/tcad/MarchokEMR96,
  title = {A complexity analysis of sequential ATPG},
  pages = {1409-1423},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543773},
  author = {Thomas E. Marchok and Aiman H. El-Maleh and Wojciech Maly and Janusz Rajski}
}
@article{journals/tcad/LukSTTWW87,
  title = {A Hierarchical Global Wiring Algorithm for Custom Chip Design},
  pages = {518-533},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270300},
  author = {W. K. Luk and Paolo Sipala and Markku Tamminen and Donald T. Tang and Lin S. Woo and Chak-Kuen Wong}
}
@article{journals/tcad/TouatiB93,
  title = {Computing the initial states of retimed circuits},
  pages = {157-162},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184852},
  author = {Hervé J. Touati and Robert K. Brayton}
}
@article{journals/tcad/HolcombS14,
  title = {Compositional Performance Verification of Network-on-Chip Designs},
  pages = {1370-1383},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2331342},
  author = {Daniel E. Holcomb and Sanjit A. Seshia}
}
@article{journals/tcad/LuoJ07,
  title = {Power-Efficient Scheduling for Heterogeneous Distributed Real-Time Embedded Systems},
  pages = {1161-1170},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885736},
  author = {Jiong Luo and Niraj K. Jha}
}
@article{journals/tcad/DiamantarasJ91,
  title = {A new transition count method for testing of logic circuits},
  pages = {407-410},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67794},
  author = {Konstantinos I. Diamantaras and Niraj K. Jha}
}
@article{journals/tcad/YuS97,
  title = {Efficient approximation of symbolic network functions using matroid intersection algorithms},
  pages = {1073-1081},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662671},
  author = {Qicheng Yu and Carl Sechen}
}
@article{journals/tcad/CordoneFSC01,
  title = {An efficient heuristic approach to solve the unate covering problem},
  pages = {1377-1388},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969431},
  author = {Roberto Cordone and Fabrizio Ferrandi and Donatella Sciuto and Roberto Wolfler Calvo}
}
@article{journals/tcad/MeiRCHD05,
  title = {Robust, stable time-domain methods for solving MPDEs of fast/slow systems},
  pages = {226-239},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.841073},
  author = {Ting Mei and Jaijeet S. Roychowdhury and Todd S. Coffey and Scott A. Hutchinson and David M. Day}
}
@article{journals/tcad/EldibWTS15,
  title = {Quantitative Masking Strength: Quantifying the Power Side-Channel Resistance of Software Code},
  pages = {1558-1568},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424951},
  author = {Hassan Eldib and Chao Wang and Mostafa M. I. Taha and Patrick Schaumont}
}
@article{journals/tcad/KuehlmannPKG02,
  title = {Robust Boolean reasoning for equivalence checking and functional property verification},
  pages = {1377-1394},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804386},
  author = {Andreas Kuehlmann and Viresh Paruthi and Florian Krohm and Malay K. Ganai}
}
@article{journals/tcad/SwinkelsH90,
  title = {Schematic generation with an expert system},
  pages = {1289-1306},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62774},
  author = {Godfried M. Swinkels and Louis J. Hafer}
}
@article{journals/tcad/ZweidingerLF93,
  title = {Compact modeling of BJT self-heating in SPICE},
  pages = {1368-1375},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240084},
  author = {David T. Zweidinger and Sang-Gug Lee and Robert M. Fox}
}
@article{journals/tcad/CongKL98,
  title = {Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design},
  pages = {24-39},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673630},
  author = {Jason Cong and Andrew B. Kahng and Kwok-Shing Leung}
}
@article{journals/tcad/AsharDN91a,
  title = {Irredundant interacting sequential machines via optimal logic synthesis},
  pages = {311-325},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67785},
  author = {Pranav Ashar and Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/CzajkowskiB10,
  title = {Decomposition-Based Vectorless Toggle Rate Computation for FPGA Circuits},
  pages = {1723-1735},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061250},
  author = {Tomasz S. Czajkowski and Stephen Dean Brown}
}
@article{journals/tcad/McDonaldP92,
  title = {Smallest paths in simple rectilinear polygons},
  pages = {864-875},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144850},
  author = {Kenneth M. McDonald and Joseph G. Peters}
}
@article{journals/tcad/RebaudengoR96,
  title = {GALLO: a genetic algorithm for floorplan area optimization},
  pages = {943-951},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511573},
  author = {Maurizio Rebaudengo and Matteo Sonza Reorda}
}
@article{journals/tcad/PullelaMP96,
  title = {Post-processing of clock trees via wiresizing and buffering for robust design},
  pages = {691-701},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503938},
  author = {Satyamurthy Pullela and Noel Menezes and Lawrence T. Pileggi}
}
@article{journals/tcad/Giles89,
  title = {Defect-coupled diffusion at high concentrations},
  pages = {460-467},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24874},
  author = {Martin D. Giles}
}
@article{journals/tcad/YoshimuraK82,
  title = {Efficient Algorithms for Channel Routing},
  pages = {25-35},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1982.1269993},
  author = {Takeshi Yoshimura and Ernest S. Kuh}
}
@article{journals/tcad/Lewis91,
  title = {A hierarchical compiled code event-driven logic simulator},
  pages = {726-737},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137501},
  author = {David M. Lewis}
}
@article{journals/tcad/Mowchenko89,
  title = {A lower bound on channel density after global routing},
  pages = {574-577},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24886},
  author = {J. T. Mowchenko}
}
@article{journals/tcad/RinghoferS88,
  title = {A modified Gummel method for the basic semiconductor device equations},
  pages = {251-253},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3155},
  author = {Christian A. Ringhofer and Christian Schmeiser}
}
@article{journals/tcad/LakshminarayanaKJ99,
  title = {Wavesched: a novel scheduling technique for control-flow intensive designs},
  pages = {505-523},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759064},
  author = {Ganesh Lakshminarayana and Kamal S. Khouri and Niraj K. Jha}
}
@article{journals/tcad/BernardoBLNSW92,
  title = {Integrated circuit design optimization using a sequential strategy},
  pages = {361-372},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124423},
  author = {Maria C. Bernardo and Robert J. Buck and Lihsin Liu and William A. Nazaret and Jerome Sacks and William J. Welch}
}
@article{journals/tcad/LintonB89,
  title = {A fast, general three-dimensional device simulator and its application in a submicron EPROM design study},
  pages = {508-515},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24879},
  author = {Thomas D. Linton Jr. and P. A. Blakey}
}
@article{journals/tcad/CongW98,
  title = {An efficient algorithm for performance-optimal FPGA technology mapping with retiming},
  pages = {738-748},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720312},
  author = {Jason Cong and Chang Wu}
}
@article{journals/tcad/IyengarC02,
  title = {System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints},
  pages = {1088-1094},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801102},
  author = {Vikram Iyengar and Krishnendu Chakrabarty}
}
@article{journals/tcad/Baeg07,
  title = {Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated Clocks},
  pages = {2215-2221},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907017},
  author = {Sanghyeon Baeg}
}
@article{journals/tcad/Ciesielski85,
  title = {Two-Dimensional Routing for the Silc Silicon Compiler},
  pages = {198-203},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270115},
  author = {Maciej J. Ciesielski}
}
@article{journals/tcad/MamidipakaKDA04,
  title = {IDAP: a tool for high-level power estimation of custom array structures},
  pages = {1361-1369},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833609},
  author = {Mahesh Mamidipaka and Kamal S. Khouri and Nikil D. Dutt and Magdy S. Abadir}
}
@article{journals/tcad/SarbisheiRZ12,
  title = {Analytical Optimization of Bit-Widths in Fixed-Point LTI Systems},
  pages = {343-355},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2170988},
  author = {Omid Sarbishei and Katarzyna Radecka and Zeljko Zilic}
}
@article{journals/tcad/JangP11,
  title = {Application-Aware NoC Design for Efficient SDRAM Access},
  pages = {1521-1533},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2160176},
  author = {Wooyoung Jang and David Z. Pan}
}
@article{journals/tcad/HassounNS03,
  title = {Guest Editorial},
  pages = {662-664},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.813395},
  author = {Soha Hassoun and Steven M. Nowick and Leon Stok}
}
@article{journals/tcad/TessierBNEG07,
  title = {Power-Efficient RAM Mapping Algorithms for FPGA Embedded Memory Blocks},
  pages = {278-290},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887924},
  author = {Russell Tessier and Vaughn Betz and David Neto and Aaron Egier and Thiagaraja Gopalsamy}
}
@article{journals/tcad/Chakrabarty00,
  title = {Test scheduling for core-based systems using mixed-integer linearprogramming},
  pages = {1163-1174},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875306},
  author = {Krishnendu Chakrabarty}
}
@article{journals/tcad/BasithKRA13,
  title = {Charge-Controlled Readout and BIST Circuit for MEMS Sensors},
  pages = {433-441},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2218602},
  author = {Iftekhar Ibne Basith and Nabeeh Kandalaft and Rashid Rashidzadeh and Majid Ahmadi}
}
@article{journals/tcad/PrakashKMA03,
  title = {A high-performance architecture and BDD-based synthesis methodology for packet classification},
  pages = {698-709},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811449},
  author = {Amit Prakash and Ramakrishna Kotla and Tanmoy Mandal and Adnan Aziz}
}
@article{journals/tcad/TanS04,
  title = {Efficient approximation of symbolic expressions for analog behavioral modeling and analysis},
  pages = {907-918},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828135},
  author = {Sheldon X.-D. Tan and C.-J. Richard Shi}
}
@article{journals/tcad/JacometG93,
  title = {Layout-dependent fault analysis and test synthesis for CMOS circuits},
  pages = {888-899},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229763},
  author = {Marcel Jacomet and Walter Guggenbühl}
}
@article{journals/tcad/JinPM91,
  title = {Mixed particle Monte Carlo method for deep submicron semiconductor device simulator},
  pages = {1534-1541},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103503},
  author = {Gyo-Young Jin and Young-June Park and Hong-Shick Min}
}
@article{journals/tcad/ZhouWLA00,
  title = {Simultaneous routing and buffer insertion with restrictions onbuffer locations},
  pages = {819-824},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851998},
  author = {Hai Zhou and Martin D. F. Wong and I-Min Liu and Adnan Aziz}
}
@article{journals/tcad/TakanoYD90,
  title = {A nonequilibrium one-dimensional quantum-mechanical simulation for AlGaAs/GaAs HEMT structures},
  pages = {1217-1224},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62759},
  author = {Chiaki Takano and Zhiping Yu and Robert W. Dutton}
}
@article{journals/tcad/MrugalskiRT00,
  title = {Cellular automata-based test pattern generators with phase shifters},
  pages = {878-893},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856975},
  author = {Grzegorz Mrugalski and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/WirthlinM03,
  title = {Web-based IP evaluation and distribution using applets},
  pages = {985-994},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814946},
  author = {Michael J. Wirthlin and Brian McMurtrey}
}
@article{journals/tcad/ChengJ92,
  title = {A functional fault model for sequential machines},
  pages = {1065-1073},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159992},
  author = {Kwang-Ting Cheng and Jing-Yang Jou}
}
@article{journals/tcad/ShinK06,
  title = {Dynamic voltage scaling of mixed task sets in priority-driven systems},
  pages = {438-453},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853706},
  author = {Dongkun Shin and Jihong Kim}
}
@article{journals/tcad/Yeh95,
  title = {On the acceleration of flow-oriented circuit clustering},
  pages = {1305-1308},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466346},
  author = {Ching-Wei Yeh}
}
@article{journals/tcad/ContiOTSZ96,
  title = {Analytical device modeling for MOS analog IC's based on regularization and Bayesian estimation},
  pages = {1309-1323},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543764},
  author = {Massimo Conti and Simone Orcioni and Claudio Turchetti and Giovanni Soncini and Nicola Zorzi}
}
@article{journals/tcad/AlpertCGHHKQ04,
  title = {Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique},
  pages = {136-141},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819910},
  author = {Charles J. Alpert and Chris C. N. Chu and Gopal Gandham and Milos Hrkic and Jiang Hu and Chandramouli V. Kashyap and Stephen T. Quay}
}
@article{journals/tcad/ChenHCLD14,
  title = {Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models},
  pages = {1859-1872},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2356469},
  author = {Weiwei Chen and Xu Han and Che-Wei Chang and Guantao Liu and Rainer Dömer}
}
@article{journals/tcad/WangWWFCSGJ10,
  title = {Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock Domains},
  pages = {299-312},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035483},
  author = {Laung-Terng Wang and Xiaoqing Wen and Shianling Wu and Hiroshi Furukawa and Hao-Jan Chao and Boryau Sheu and Jianghao Guo and Wen-Ben Jone}
}
@article{journals/tcad/HsiehBLS01,
  title = {Synchronous approach to the functional equivalence of embeddedsystem implementations},
  pages = {1016-1033},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936382},
  author = {Harry Hsieh and Felice Balarin and Luciano Lavagno and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/DongAL15,
  title = {Delay-Driven and Antenna-Aware Layer Assignment in Global Routing Under Multitier Interconnect Structure},
  pages = {740-752},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2404871},
  author = {Sheqin Dong and Jianchang Ao and Fuqi Luo}
}
@article{journals/tcad/ShinPMC15,
  title = {A Statistical Model-Based Cell-to-Cell Variability Management of Li-ion Battery Pack},
  pages = {252-265},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2384506},
  author = {Donghwa Shin and Massimo Poncino and Enrico Macii and Naehyuck Chang}
}
@article{journals/tcad/AntreichS87,
  title = {Accelerated Fault Simulation and Fault Grading in Combinational Circuits},
  pages = {704-712},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270316},
  author = {Kurt Antreich and Michael H. Schulz}
}
@article{journals/tcad/LinR87,
  title = {On Delay Fault Testing in Logic Circuits},
  pages = {694-703},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270315},
  author = {Chin Jen Lin and Sudhakar M. Reddy}
}
@article{journals/tcad/YoonBD06,
  title = {A Pattern-Mining Method for High-Throughput Lab-on-a-Chip Data Analysis},
  pages = {358-377},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855960},
  author = {Sungroh Yoon and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/RahimiS03,
  title = {Layout driven synthesis of multiple scan chains},
  pages = {317-326},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807886},
  author = {Kianosh Rahimi and Mani Soma}
}
@article{journals/tcad/VerhaeghAGL01,
  title = {A two-stage solution approach to multidimensional periodicscheduling},
  pages = {1185-1199},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952736},
  author = {Wim F. J. Verhaegh and Emile H. L. Aarts and Paul C. N. van Gorp and Paul E. R. Lippens}
}
@article{journals/tcad/PradhanC99,
  title = {GLFSR-a new test pattern generator for built-in-self-test},
  pages = {238-247},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743744},
  author = {Dhiraj K. Pradhan and Mitrajit Chatterjee}
}
@article{journals/tcad/HongPK89,
  title = {A heuristic algorithm for ordering the columns in one-dimensional logica arrays},
  pages = {547-562},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24883},
  author = {Youn-Sik Hong and Kyu Ho Park and Myunghwan Kim}
}
@article{journals/tcad/BhattacharyaH90,
  title = {Designing for high-level test generation},
  pages = {752-766},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55212},
  author = {Debashis Bhattacharya and John P. Hayes}
}
@article{journals/tcad/SegerJOMABS05,
  title = {An industrially effective environment for formal hardware verification},
  pages = {1381-1405},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850814},
  author = {Carl-Johan H. Seger and Robert B. Jones and John W. O'Leary and Thomas F. Melham and Mark Aagaard and Clark Barrett and Don Syme}
}
@article{journals/tcad/Sasao93,
  title = {EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued-input two-valued-output functions},
  pages = {621-632},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277608},
  author = {Tsutomu Sasao}
}
@article{journals/tcad/HsiehLB11,
  title = {An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement},
  pages = {930-934},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2113690},
  author = {Tong-Yu Hsieh and Kuen-Jong Lee and Melvin A. Breuer}
}
@article{journals/tcad/ZhouL04,
  title = {Retiming for wire pipelining in system-on-chip},
  pages = {1338-1345},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833615},
  author = {Hai Zhou and Chuan Lin}
}
@article{journals/tcad/SaxenaG03,
  title = {On integrating power and signal routing for shield count minimization in congested regions},
  pages = {437-445},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809654},
  author = {Prashant Saxena and Satyanarayan Gupta}
}
@article{journals/tcad/ChenY08,
  title = {Fixed-Outline Floorplanning: Block-Position Enumeration and a New Method for Calculating Area Costs},
  pages = {858-871},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917968},
  author = {Song Chen and Takeshi Yoshimura}
}
@article{journals/tcad/BalachandranB05,
  title = {A priori wirelength and interconnect estimation based on circuit characteristic},
  pages = {1054-1065},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850868},
  author = {Shankar Balachandran and Dinesh Bhatia}
}
@article{journals/tcad/LinCLCY08,
  title = {Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs},
  pages = {643-653},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917583},
  author = {Chung-Wei Lin and Szu-Yu Chen and Chi-Feng Li and Yao-Wen Chang and Chia-Lin Yang}
}
@article{journals/tcad/HuS08,
  title = {Simulation of Closely Related Dynamic Nonlinear Systems With Application to Process-Voltage-Temperature Corner Analysis},
  pages = {883-892},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917593},
  author = {Bo Hu and C.-J. Richard Shi}
}
@article{journals/tcad/DingCF01,
  title = {Scheduling of microfluidic operations for reconfigurabletwo-dimensional electrowetting arrays},
  pages = {1463-1468},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969439},
  author = {Jie Ding and Krishnendu Chakrabarty and Richard B. Fair}
}
@article{journals/tcad/LinCM99,
  title = {Logic synthesis for engineering change},
  pages = {282-292},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748158},
  author = {Chih-Chang Lin and Kuang-Chien Chen and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/JiangB06,
  title = {Inductive fault analysis of surface-micromachined MEMS},
  pages = {1104-1116},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855926},
  author = {Tao Jiang and R. D. (Shawn) Blanton}
}
@article{journals/tcad/DevadasMNS89,
  title = {A synthesis and optimization procedure for fully and easily testable sequential machines},
  pages = {1100-1107},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39071},
  author = {Srinivas Devadas and Hi-Keung Tony Ma and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/VandenbergheBG98,
  title = {Optimizing dominant time constant in RC circuits},
  pages = {110-125},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681261},
  author = {Lieven Vandenberghe and Stephen P. Boyd and Abbas A. El Gamal}
}
@article{journals/tcad/YiannacourasSR07,
  title = {Exploration and Customization of FPGA-Based Soft Processors},
  pages = {266-277},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887921},
  author = {Peter Yiannacouras and J. Gregory Steffan and Jonathan Rose}
}
@article{journals/tcad/KimH01,
  title = {Realization-independent ATPG for designs with unimplemented blocks},
  pages = {290-306},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908472},
  author = {Hyungwon Kim and John P. Hayes}
}
@article{journals/tcad/TangTW06,
  title = {Minimizing wire length in floorplanning},
  pages = {1744-1753},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858266},
  author = {Xiaoping Tang and Ruiqi Tian and Martin D. F. Wong}
}
@article{journals/tcad/LanLLHC11,
  title = {A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel},
  pages = {427-440},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2086930},
  author = {Ying-Cherng Lan and Yueh-Chi Lin and Shih-Hsin Lo and Yu Hen Hu and Sao-Jie Chen}
}
@article{journals/tcad/Shelar12,
  title = {A Fast and Near-Optimal Clustering Algorithm for Low-Power Clock Tree Synthesis},
  pages = {1781-1786},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2206592},
  author = {Rupesh S. Shelar}
}
@article{journals/tcad/FavalliDO96,
  title = {Modeling and simulation of broken connections in CMOS IC's},
  pages = {808-814},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503947},
  author = {Michele Favalli and Marcello Dalpasso and Piero Olivo}
}
@article{journals/tcad/SauerhoffW96,
  title = {On the complexity of minimizing the OBDD size for incompletely specified functions},
  pages = {1435-1437},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543775},
  author = {Martin Sauerhoff and Ingo Wegener}
}
@article{journals/tcad/HarutyunyanRMS09,
  title = {Simulation of Mutually Coupled Oscillators Using Nonlinear Phase Macromodels},
  pages = {1456-1466},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026359},
  author = {Davit Harutyunyan and Joost Rommes and Jan ter Maten and Wil H. A. Schilders}
}
@article{journals/tcad/KumarA10,
  title = {IR-Drop Management in FPGAs},
  pages = {988-993},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2043593},
  author = {Akhilesh Kumar and Mohab Anis}
}
@article{journals/tcad/PilarskiKI93,
  title = {Sequential faults and aliasing},
  pages = {1068-1074},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238044},
  author = {Slawomir Pilarski and Tiko Kameda and André Ivanov}
}
@article{journals/tcad/EickG12,
  title = {MARS: Matching-Driven Analog Sizing},
  pages = {1145-1158},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190069},
  author = {Michael Eick and Helmut E. Graeb}
}
@article{journals/tcad/McCluskeyMMW88,
  title = {Probability models for pseudorandom test sequences},
  pages = {68-74},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3131},
  author = {Edward J. McCluskey and Samy Makar and Samiha Mourad and Kenneth D. Wagner}
}
@article{journals/tcad/GuoV06,
  title = {An algorithmic technique for diagnosis of faulty scan chains},
  pages = {1861-1868},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858267},
  author = {Ruifeng Guo and Srikanth Venkataraman}
}
@article{journals/tcad/WengYC87,
  title = {A Predictor/CAD Model for Buried-Channel MOS Transistors},
  pages = {4-16},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270240},
  author = {K. C.-K. Weng and Ping Yang and Jue-Hsien Chern}
}
@article{journals/tcad/TsengS99,
  title = {A gridless multilayer router for standard cell circuits using CTMcells},
  pages = {1462-1479},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790623},
  author = {Hsiao-Ping Tseng and Carl Sechen}
}
@article{journals/tcad/Cosentino88,
  title = {Concurrent error correction in systolic architectures},
  pages = {117-125},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3139},
  author = {Ronald J. Cosentino}
}
@article{journals/tcad/LiZMORC06,
  title = {An automated and efficient substrate noise analysis tool},
  pages = {454-468},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854628},
  author = {Hongmei Li and Cole E. Zemke and Giorgos Manetas and Vladimir I. Okhmatovski and Elyse Rosenbaum and Andreas C. Cangellaris}
}
@article{journals/tcad/CiesielskiAL02,
  title = {Analytical approach to layout generation of datapath cells},
  pages = {1480-1488},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804376},
  author = {Maciej J. Ciesielski and Serkan Askar and Samuel Levitin}
}
@article{journals/tcad/Li10,
  title = {Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint},
  pages = {618-626},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042896},
  author = {Katherine Shu-Min Li}
}
@article{journals/tcad/DuttonS00,
  title = {Perspectives on technology and technology-driven CAD},
  pages = {1544-1560},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898831},
  author = {Robert W. Dutton and Andrzej J. Strojwas}
}
@article{journals/tcad/JiaoMFDD15,
  title = {Analog Circuit Design Knowledge Mining: Discovering Topological Similarities and Uncovering Design Reasoning Strategies},
  pages = {1045-1058},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2418287},
  author = {Fanshu Jiao and Sergio Montano and Cristian Ferent and Alex Doboli and Simona Doboli}
}
@article{journals/tcad/TaylorFS82,
  title = {A Description of MOS Internodal Capacitances for Transient Simulations},
  pages = {150-156},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270005},
  author = {G. W. Taylor and Wolfgang Fichtner and J. G. Simmons}
}
@article{journals/tcad/BurchCLMD94,
  title = {Symbolic model checking for sequential circuit verification},
  pages = {401-424},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275352},
  author = {Jerry R. Burch and Edmund M. Clarke and David E. Long and Kenneth L. McMillan and David L. Dill}
}
@article{journals/tcad/Tetelbaum95,
  title = {Generalized optimum path search},
  pages = {1586-1590},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476588},
  author = {Alexander Y. Tetelbaum}
}
@article{journals/tcad/XavierAIA92,
  title = {Using an asymmetric error model to study aliasing in signature analysis registers},
  pages = {16-25},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108615},
  author = {Dhiren Xavier and Robert C. Aitken and André Ivanov and Vinod K. Agarwal}
}
@article{journals/tcad/SrivastavaKS01,
  title = {On the complexity of gate duplication},
  pages = {1170-1176},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945312},
  author = {Ankur Srivastava and Ryan Kastner and Majid Sarrafzadeh}
}
@article{journals/tcad/MetraFOR97,
  title = {On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits},
  pages = {770-776},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644039},
  author = {Cecilia Metra and Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/tcad/ZhangYOKD15,
  title = {Enabling High-Dimensional Hierarchical Uncertainty Quantification by ANOVA and Tensor-Train Decomposition},
  pages = {63-76},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2369505},
  author = {Zheng Zhang and Xiu Yang and Ivan V. Oseledets and George E. Karniadakis and Luca Daniel}
}
@article{journals/tcad/BrockmanD95,
  title = {The schema-based approach to workflow management},
  pages = {1257-1267},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466341},
  author = {Jay B. Brockman and Stephen W. Director}
}
@article{journals/tcad/LinM84,
  title = {Signal Delay in General RC Networks},
  pages = {331-349},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270090},
  author = {Tzu-Mu Lin and Carver Mead}
}
@article{journals/tcad/MarianiPZS12,
  title = {OSCAR: An Optimization Methodology Exploiting Spatial Correlation in Multicore Design Spaces},
  pages = {740-753},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2177457},
  author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano}
}
@article{journals/tcad/Vahid99,
  title = {Techniques for minimizing and balancing I/O during functional partitioning},
  pages = {69-75},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739060},
  author = {Frank Vahid}
}
@article{journals/tcad/HanP08,
  title = {FIR Filter Synthesis Considering Multiple Adder Graphs for a Coefficient},
  pages = {958-962},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917581},
  author = {Jeong-Ho Han and In-Cheol Park}
}
@article{journals/tcad/SinghK93,
  title = {On optimizing VLSI testing for product quality using die-yield prediction},
  pages = {695-709},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277614},
  author = {Adit D. Singh and C. Mani Krishna}
}
@article{journals/tcad/ZhongRRJ06,
  title = {RTL-Aware Cycle-Accurate Functional Power Estimation},
  pages = {2103-2117},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859504},
  author = {Lin Zhong and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/JafarzadehPEHA15,
  title = {Low Energy yet Reliable Data Communication Scheme for Network-on-Chip},
  pages = {1892-1904},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440311},
  author = {Nima Jafarzadeh and Maurizio Palesi and Saeedeh Eskandari and Shaahin Hessabi and Ali Afzali-Kusha}
}
@article{journals/tcad/SuarisK89,
  title = {A quadrisection-based combined place and route scheme for standard cells},
  pages = {234-244},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21843},
  author = {Peter Ramyalal Suaris and Gershon Kedem}
}
@article{journals/tcad/TanRJ03,
  title = {A simulation framework for energy-consumption analysis of OS-driven embedded applications},
  pages = {1284-1294},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816207},
  author = {Tat Kee Tan and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/KimL10,
  title = {A Functional Unit and Register Binding Algorithm for Interconnect Reduction},
  pages = {641-646},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042903},
  author = {Taemin Kim and Xun Liu}
}
@article{journals/tcad/McAndrewBW93,
  title = {A Cinfinity-continuous depletion capacitance model},
  pages = {825-828},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229757},
  author = {Colin C. McAndrew and Bijan K. Bhattacharyya and Omar Wing}
}
@article{journals/tcad/KundertS86,
  title = {Simulation of Nonlinear Circuits in the Frequency Domain},
  pages = {521-535},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270223},
  author = {Kenneth S. Kundert and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/CoughranPS88,
  title = {Computation of steady-state CMOS latchup characteristics},
  pages = {307-323},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3162},
  author = {William M. Coughran Jr. and Mark R. Pinto and R. Kent Smith}
}
@article{journals/tcad/SunRRJ06,
  title = {Application-specific heterogeneous multiprocessor synthesis using extensible processors},
  pages = {1589-1602},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858269},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/LoHDW10,
  title = {SOC Test Architecture and Method for 3-D ICs},
  pages = {1645-1649},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2051732},
  author = {Chih-Yen Lo and Yu-Tsao Hsing and Li-Ming Denq and Cheng-Wen Wu}
}
@article{journals/tcad/ForemanHCV12,
  title = {A Novel Method for Reducing Metal Variation With Statistical Static Timing Analysis},
  pages = {1293-1297},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190068},
  author = {Eric A. Foreman and Peter A. Habitz and Ming-C. Cheng and Chandu Visweswariah}
}
@article{journals/tcad/WimerKC89,
  title = {Optimal aspect ratios of building blocks in VLSI},
  pages = {139-145},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21832},
  author = {Shmuel Wimer and Israel Koren and Israel Cederbaum}
}
@article{journals/tcad/KavousianosCJP12,
  title = {Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands},
  pages = {1754-1766},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2203600},
  author = {Xrysovalantis Kavousianos and Krishnendu Chakrabarty and Arvind Jain and Rubin A. Parekhji}
}
@article{journals/tcad/CharbonMCFS99,
  title = {Modeling digital substrate noise injection in mixed-signal IC's},
  pages = {301-310},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748160},
  author = {Edoardo Charbon and Paolo Miliozzi and Luca P. Carloni and Alberto Ferrari and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ManohararajahBV06,
  title = {Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping},
  pages = {2331-2340},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.882119},
  author = {Valavan Manohararajah and Stephen Dean Brown and Zvonko G. Vranesic}
}
@article{journals/tcad/ZhanSOTN014,
  title = {Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems},
  pages = {1632-1643},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2347921},
  author = {Jia Zhan and Nikolay Stoimenov and Jin Ouyang and Lothar Thiele and Vijaykrishnan Narayanan and Yuan Xie 0001}
}
@article{journals/tcad/MaffezzoniBZD15,
  title = {Analysis and Design of Weakly Coupled LC Oscillator Arrays Based on Phase-Domain Macromodels},
  pages = {77-85},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2365360},
  author = {Paolo Maffezzoni and Bichoy Bahr and Zheng Zhang and Luca Daniel}
}
@article{journals/tcad/LoTRN92,
  title = {An SFS Berger check prediction ALU and its application to self-checking processor designs},
  pages = {525-540},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125100},
  author = {Jien-Chung Lo and Suchai Thanawastien and T. R. N. Rao and Michael Nicolaidis}
}
@article{journals/tcad/AbramoviciMR92,
  title = {Dynamic redundancy identification in automatic test generation},
  pages = {404-407},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124427},
  author = {Miron Abramovici and David T. Miller and Rabindra K. Roy}
}
@article{journals/tcad/VeetilCBS11,
  title = {Fast Statistical Static Timing Analysis Using Smart Monte Carlo Techniques},
  pages = {852-865},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2108030},
  author = {Vineeth Veetil and Kaviraj Chopra and David Blaauw and Dennis Sylvester}
}
@article{journals/tcad/RamachandranJ05,
  title = {Xtream-fit: an energy-delay efficient data memory subsystem for embedded media processing},
  pages = {832-848},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.844081},
  author = {Anand Ramachandran and Margarida F. Jacome}
}
@article{journals/tcad/WeyL87,
  title = {On the Repair of Redundant RAM's},
  pages = {222-231},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270266},
  author = {Chin-Long Wey and Fabrizio Lombardi}
}
@article{journals/tcad/SongTZW00,
  title = {Wire space estimation and routability analysis},
  pages = {624-628},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845089},
  author = {Xiaoyu Song and Qian-Yu Tang and Dian Zhou and Yuke Wang}
}
@article{journals/tcad/KayR01,
  title = {Wire packing - a strong formulation of crosstalk-aware chip-leveltrack/layer assignment with an efficient integer programming solution},
  pages = {672-679},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920702},
  author = {Rony Kay and Rob A. Rutenbar}
}
@article{journals/tcad/LinZ06,
  title = {Optimal wire retiming without binary search},
  pages = {1577-1588},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858268},
  author = {Chuan Lin and Hai Zhou}
}
@article{journals/tcad/PitaksanonkulTL89,
  title = {Comparisons of quad trees and 4-D trees: new results [VLSI layout]},
  pages = {1157-1164},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41501},
  author = {Anucha Pitaksanonkul and Suchai Thanawastien and Chidchanok Lursinsap}
}
@article{journals/tcad/BhardwajV08,
  title = {Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations},
  pages = {445-455},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.916341},
  author = {Sarvesh Bhardwaj and Sarma B. K. Vrudhula}
}
@article{journals/tcad/Chung89,
  title = {A charge-based capacitance model of short-channel MOSFETs},
  pages = {1-7},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21813},
  author = {S. S.-S. Chung}
}
@article{journals/tcad/Castro-LopezGRF08,
  title = {An Integrated Layout-Synthesis Approach for Analog ICs},
  pages = {1179-1189},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923417},
  author = {R. Castro-López and Oscar Guerra and Elisenda Roca and Francisco V. Fernández}
}
@article{journals/tcad/HuYHC14,
  title = {Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration},
  pages = {1463-1475},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2336215},
  author = {Kai Hu and Feiqiao Yu and Tsung-Yi Ho and Krishnendu Chakrabarty}
}
@article{journals/tcad/BrennerR03,
  title = {An effective congestion-driven placement framework},
  pages = {387-394},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809662},
  author = {Ulrich Brenner and André Rohe}
}
@article{journals/tcad/FallahDK01a,
  title = {OCCOM-efficient computation of observability-based code coveragemetrics for functional verification},
  pages = {1003-1015},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936381},
  author = {Farzan Fallah and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/AgarwalSB04,
  title = {A library compatible driver output model for on-chip RLC transmission lines},
  pages = {128-136},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819889},
  author = {Kanak Agarwal and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/MiettinenHRV11,
  title = {PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits},
  pages = {374-387},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2090751},
  author = {Pekka Miettinen and Mikko Honkala and Janne Roos and Martti Valtonen}
}
@article{journals/tcad/RamkumarB97,
  title = {ProperTEST: a portable parallel test generator for sequential circuits},
  pages = {555-569},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631220},
  author = {Balkrishna Ramkumar and Prithviraj Banerjee}
}
@article{journals/tcad/OdentCM90,
  title = {Acceleration of relaxation-based circuit simulation using a multiprocessor system},
  pages = {1063-1072},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62732},
  author = {Patrick Odent and Luc J. M. Claesen and Hugo De Man}
}
@article{journals/tcad/ChengW06,
  title = {Floorplan Design for Multimillion Gate FPGAs},
  pages = {2795-2805},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882481},
  author = {Lei Cheng and Martin D. F. Wong}
}
@article{journals/tcad/ChenCC08,
  title = {Effective Wire Models for X-Architecture Placement},
  pages = {654-658},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917959},
  author = {Tung-Chieh Chen and Yi-Lin Chuang and Yao-Wen Chang}
}
@article{journals/tcad/TheobaldN98,
  title = {Fast heuristic and exact algorithms for two-level hazard-free logic minimization},
  pages = {1130-1147},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736186},
  author = {Michael Theobald and Steven M. Nowick}
}
@article{journals/tcad/LaoP14,
  title = {Statistical Analysis of MUX-Based Physical Unclonable Functions},
  pages = {649-662},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2296525},
  author = {Yingjie Lao and Keshab K. Parhi}
}
@article{journals/tcad/MicheliS83,
  title = {Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications},
  pages = {151-167},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270033},
  author = {Giovanni De Micheli and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MaffezzoniD11,
  title = {Analysis of Phase Diffusion Process in Oscillators Due to White and Colored-Noise Sources},
  pages = {1574-1578},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2157919},
  author = {Paolo Maffezzoni and Dario D'Amore}
}
@article{journals/tcad/ZhangPM09,
  title = {Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits},
  pages = {1307-1320},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023197},
  author = {Jie Zhang 0007 and Nishant Patil and Subhasish Mitra}
}
@article{journals/tcad/SameshimaKF94,
  title = {Multiple signature analysis method using fault simulation},
  pages = {1434-1437},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329274},
  author = {Yasunori Sameshima and Yoshihiro Kitamura and Tomoo Fukazawa}
}
@article{journals/tcad/HuDTH09,
  title = {Design and Synthesis of Programmable Logic Block With Mixed LUT and Macrogate},
  pages = {591-595},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014001},
  author = {Yu Hu and Satyaki Das and Steven Trimberger and Lei He}
}
@article{journals/tcad/AsharDM95,
  title = {Exploiting multicycle false paths in the performance optimization of sequential logic circuits},
  pages = {1067-1075},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406708},
  author = {Pranav Ashar and Sujit Dey and Sharad Malik}
}
@article{journals/tcad/DevadasKW92,
  title = {Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation},
  pages = {373-383},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124424},
  author = {Srinivas Devadas and Kurt Keutzer and Jacob K. White}
}
@article{journals/tcad/YangGZDS07,
  title = {ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis},
  pages = {86-99},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882589},
  author = {Yonghong Yang and Zhenyu (Peter) Gu and Changyun Zhu and Robert P. Dick and Li Shang}
}
@article{journals/tcad/RajskiT93,
  title = {Test responses compaction in accumulators with rotate carry adders},
  pages = {531-539},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229736},
  author = {Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/Chakrabarty98,
  title = {Zero-aliasing space compaction using linear compactors with bounded overhead},
  pages = {452-457},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703941},
  author = {Krishnendu Chakrabarty}
}
@article{journals/tcad/HongXHCK97,
  title = {TIGER: an efficient timing-driven global router for gate array and standard cell layout design},
  pages = {1323-1331},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663822},
  author = {Xianlong Hong and Tianxiong Xue and Jin Huang and Chung-Kuan Cheng and Ernest S. Kuh}
}
@article{journals/tcad/LeeH92,
  title = {Comments on `A method of fault simulation based on stem regions'},
  pages = {407-408},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124428},
  author = {Hyung K. Lee and Dong S. Ha}
}
@article{journals/tcad/HuangB93,
  title = {Intractability in linear switch-level simulation},
  pages = {829-836},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229758},
  author = {Lawrence P. Huang and Randal E. Bryant}
}
@article{journals/tcad/AgyekumN12,
  title = {Error-Correcting Unordered Codes and Hardware Support for Robust Asynchronous Global Communication},
  pages = {75-88},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2165070},
  author = {Melinda Y. Agyekum and Steven M. Nowick}
}
@article{journals/tcad/CongKRSW92,
  title = {Provably good performance-driven global routing},
  pages = {739-752},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137519},
  author = {Jason Cong and Andrew B. Kahng and Gabriel Robins and Majid Sarrafzadeh and Chak-Kuen Wong}
}
@article{journals/tcad/LaiL88,
  title = {Algorithms for floorplan design via rectangular dualization},
  pages = {1278-1289},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16806},
  author = {Yen-Tai Lai and Sany M. Leinwand}
}
@article{journals/tcad/YeagerD89,
  title = {Improvement in norm-reducing Newton methods for circuit simulation},
  pages = {538-546},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24882},
  author = {Hal R. Yeager and Robert W. Dutton}
}
@article{journals/tcad/TangRZBM14,
  title = {Statistical Transistor-Level Timing Analysis Using a Direct Random Differential Equation Solver},
  pages = {210-223},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2287179},
  author = {Qin Tang and Javier Rodríguez and Amir Zjajo and Michel Berkelaar and Nick van der Meijs}
}
@article{journals/tcad/ChoiKDR10,
  title = {Timed Input Pattern Generation for an Accurate Delay Calculation Under Multiple Input Switching},
  pages = {497-502},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2035482},
  author = {Seung Hoon Choi and Kunhyuk Kang and Florentin Dartu and Kaushik Roy}
}
@article{journals/tcad/LinLL93,
  title = {Automatic grid refinement and higher order flux discretization for diffusion modeling},
  pages = {1209-1216},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238613},
  author = {Chih-Chuan Lin and Mark E. Law and Rex E. Lowther}
}
@article{journals/tcad/LeeTLC12,
  title = {$2^n$ Pattern Run-Length for Test Data Compression},
  pages = {644-648},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176733},
  author = {Lung-Jen Lee and Wang-Dauh Tseng and Rung-Bin Lin and Cheng-Ho Chang}
}
@article{journals/tcad/YunD99,
  title = {Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations)},
  pages = {101-117},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743711},
  author = {Kenneth Y. Yun and David L. Dill}
}
@article{journals/tcad/Sapatnekar10,
  title = {Editorial},
  pages = {1},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2037282},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/AgarwalSB04a,
  title = {A simple metric for slew rate of RC circuits based on two circuit moments},
  pages = {1346-1354},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833607},
  author = {Kanak Agarwal and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/AllegrettoSHLR94,
  title = {Numerical modeling of a micromachined thermal conductivity gas pressure sensor},
  pages = {1247-1256},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317468},
  author = {Walter Allegretto and Bing Shen and P. Haswell and Zhongsheng Lai and Alexander M. Robinson}
}
@article{journals/tcad/QuanH03,
  title = {Minimal energy fixed-priority scheduling for variable voltage processors},
  pages = {1062-1071},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814948},
  author = {Gang Quan and Xiaobo Sharon Hu}
}
@article{journals/tcad/JungLK14,
  title = {Variability-Aware, Discrete Optimization for Analog Circuits},
  pages = {1117-1130},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2313452},
  author = {Seobin Jung and Jiho Lee and Jaeha Kim}
}
@article{journals/tcad/KahngT96,
  title = {Planar-DME: a single-layer zero-skew clock tree router},
  pages = {8-19},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486268},
  author = {Andrew B. Kahng and Chung-Wen Albert Tsao}
}
@article{journals/tcad/HurJL00,
  title = {Timing-driven maze routing},
  pages = {234-241},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828552},
  author = {Sung-Woo Hur and Ashok Jagannathan and John Lillis}
}
@article{journals/tcad/SuzukiMTO86,
  title = {A Hardware Maze Router with Application to Interactive Rip-Up and Reroute},
  pages = {466-476},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270218},
  author = {Kei Suzuki and Yusuke Matsunaga and Masayoshi Tachibana and Tatsuo Ohtsuki}
}
@article{journals/tcad/KimD92,
  title = {Multilevel logic synthesis with extended arrays},
  pages = {142-157},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124395},
  author = {Bo-Gwan Kim and Donald L. Dietmeyer}
}
@article{journals/tcad/DrusinskyH89,
  title = {Using statecharts for hardware description and synthesis},
  pages = {798-807},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31537},
  author = {Doron Drusinsky and David Harel}
}
@article{journals/tcad/SrivastavaMCS05,
  title = {On effective slack management in postscheduling phase},
  pages = {645-653},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844115},
  author = {Ankur Srivastava and Seda Ogrenci Memik and Bo-Kyung Choi and Majid Sarrafzadeh}
}
@article{journals/tcad/LucasBT87,
  title = {A Parallel Solution Method for Large Sparse Systems of Equations},
  pages = {981-991},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270339},
  author = {Robert F. Lucas and Tom Blank and Jerome J. Tiemann}
}
@article{journals/tcad/SavizW93,
  title = {Circuit simulation by hierarchical waveform relaxation},
  pages = {845-860},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229760},
  author = {Peter Saviz and Omar Wing}
}
@article{journals/tcad/CattellM96,
  title = {Synthesis of one-dimensional linear hybrid cellular automata},
  pages = {325-335},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489103},
  author = {Kevin Cattell and Jon C. Muzio}
}
@article{journals/tcad/000210,
  title = {Compositional Reachability Analysis for Efficient Modular Verification of Asynchronous Designs},
  pages = {329-340},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2035544},
  author = {Hao Zheng 0002}
}
@article{journals/tcad/RogersGA87,
  title = {Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations},
  pages = {848-862},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270328},
  author = {William A. Rogers and John F. Guzolek and Jacob A. Abraham}
}
@article{journals/tcad/FaschingTS94,
  title = {VISTA-the data level},
  pages = {72-81},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273748},
  author = {Franz Fasching and Walter Tuppa and Siegfried Selberherr}
}
@article{journals/tcad/VitkovskiySN12,
  title = {A Dynamically Adjusting Gracefully Degrading Link-Level Fault-Tolerant Mechanism for NoCs},
  pages = {1235-1248},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2188801},
  author = {Arseniy Vitkovskiy and Vassos Soteriou and Chrysostomos Nicopoulos}
}
@article{journals/tcad/JeromeS95,
  title = {Transport effects and characteristic modes in the modeling and simulation of submicron devices},
  pages = {917-923},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402490},
  author = {Joseph W. Jerome and Chi-Wang Shu}
}
@article{journals/tcad/GrosseKD08,
  title = {Analyzing Functional Coverage in Bounded Model Checking},
  pages = {1305-1314},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.925790},
  author = {Daniel Große and Ulrich Kühne and Rolf Drechsler}
}
@article{journals/tcad/LeeW92,
  title = {A performance-aimed cell compactor with automatic jogs},
  pages = {1495-1507},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180263},
  author = {Jin-fuw Lee and Chak-Kuen Wong}
}
@article{journals/tcad/KoukabBD04,
  title = {Modeling techniques and verification methodologies for substrate coupling effects in mixed-signal system-on-chip designs},
  pages = {823-836},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828117},
  author = {Adil Koukab and Kaustav Banerjee and Michel J. Declercq}
}
@article{journals/tcad/ZengRG06,
  title = {Memory performance prediction for high-performance microprocessors at deep submicrometer technologies},
  pages = {1705-1718},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858346},
  author = {Annie (Yujuan) Zeng and Kenneth Rose and Ronald J. Gutmann}
}
@article{journals/tcad/HwangLH91,
  title = {A formal approach to the scheduling problem in high level synthesis},
  pages = {464-475},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75629},
  author = {Cheng-Tsung Hwang and Jiahn-Humg Lee and Yu-Chin Hsu}
}
@article{journals/tcad/ChenSYD93,
  title = {Modeling of the charge balance condition on floating gates and simulation of EEPROMs},
  pages = {1499-1502},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256923},
  author = {Datong Chen and Satoshi Sugino and Zhiping Yu and Robert W. Dutton}
}
@article{journals/tcad/ChinW92,
  title = {A new methodology for two-dimensional numerical simulation of semiconductor devices},
  pages = {1508-1521},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180264},
  author = {Shan-Ping Chin and Ching-Yuan Wu}
}
@article{journals/tcad/DongZC15,
  title = {Online Algorithms for Automotive Idling Reduction With Effective Statistics},
  pages = {1742-1755},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2469779},
  author = {Chuansheng Dong and Haibo Zeng and Minghua Chen}
}
@article{journals/tcad/LiuM05,
  title = {A study of netlist structure and placement efficiency},
  pages = {762-772},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846364},
  author = {Qinghua Liu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/WangLM06,
  title = {Composable Behavioral Models and Schematic-Based Simulation of Electrokinetic Lab-on-a-Chip Systems},
  pages = {258-273},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855942},
  author = {Yi Wang and Qiao Lin and Tamal Mukherjee}
}
@article{journals/tcad/QianRZB11,
  title = {Transforming Probabilities With Combinational Logic},
  pages = {1279-1292},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2144630},
  author = {Weikang Qian and Marc D. Riedel and Hongchao Zhou and Jehoshua Bruck}
}
@article{journals/tcad/FangTW85,
  title = {Time- and Frequency-Domain Analysis of Linear Switched-Capacitor Networks Using State Charge Variables},
  pages = {651-661},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270165},
  author = {San-Chin Fang and Yannis P. Tsividis and Omar Wing}
}
@article{journals/tcad/SastryM91,
  title = {Test efficiency analysis of random self-test of sequential circuits},
  pages = {390-398},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67792},
  author = {Sarma Sastry and Amitava Majumdar}
}
@article{journals/tcad/ZhangW10,
  title = {An Efficient Projector-Based Passivity Test for Descriptor Systems},
  pages = {1203-1214},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049048},
  author = {Zheng Zhang and Ngai Wong}
}
@article{journals/tcad/TanGQ05,
  title = {Hierarchical approach to exact symbolic analysis of large analog circuits},
  pages = {1241-1250},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850812},
  author = {Sheldon X.-D. Tan and Weikun Guo and Zhenyu Qi}
}
@article{journals/tcad/WangYW96,
  title = {A parallel multipole accelerated 3-D capacitance simulator based on an improved model},
  pages = {1441-1450},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552078},
  author = {Zeyi Wang and Yanhong Yuan and Qiming Wu}
}
@article{journals/tcad/WolfeWP02,
  title = {Watermarking graph partitioning solutions},
  pages = {1196-1204},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802277},
  author = {Gregory Wolfe and Jennifer L. Wong and Miodrag Potkonjak}
}
@article{journals/tcad/SaxenaMCK04,
  title = {Repeater scaling and its impact on CAD},
  pages = {451-463},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825841},
  author = {Prashant Saxena and Noel Menezes and Pasquale Cocchini and Desmond Kirkpatrick}
}
@article{journals/tcad/SuC07,
  title = {An Optimal Jumper-Insertion Algorithm for Antenna Avoidance/Fixing},
  pages = {1818-1829},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.896307},
  author = {Bor-Yiing Su and Yao-Wen Chang}
}
@article{journals/tcad/TheWC91,
  title = {A layout modification approach to via minimization},
  pages = {536-541},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75637},
  author = {Khe-Sing The and Martin D. F. Wong and Jason Cong}
}
@article{journals/tcad/KamVBS97a,
  title = {Theory and algorithms for state minimization of nondeterministic FSMs},
  pages = {1311-1322},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663820},
  author = {Timothy Kam and Tiziano Villa and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ShiLKY02,
  title = {A fast hierarchical algorithm for three-dimensional capacitanceextraction},
  pages = {330-336},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986426},
  author = {Weiping Shi and Jianguo Liu 0001 and Naveen Kakani and Tiejun Yu}
}
@article{journals/tcad/LiuW98,
  title = {Network-flow-based multiway partitioning with area and pin constraints},
  pages = {50-59},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673632},
  author = {Huiqun Liu and Martin D. F. Wong}
}
@article{journals/tcad/SchaferW10,
  title = {Design Space Exploration Acceleration Through Operation Clustering},
  pages = {153-157},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2035579},
  author = {Benjamin Carrión Schäfer and Kazutoshi Wakabayashi}
}
@article{journals/tcad/AmelifardP09,
  title = {Optimal Design of the Power-Delivery Network for Multiple Voltage-Island System-on-Chips},
  pages = {888-900},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017437},
  author = {Behnam Amelifard and Massoud Pedram}
}
@article{journals/tcad/YangC02,
  title = {BDS: a BDD-based logic optimization system},
  pages = {866-876},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013899},
  author = {Congguang Yang and Maciej J. Ciesielski}
}
@article{journals/tcad/NeffN87,
  title = {A Ranking Algorithm for MOS Circuit Layouts},
  pages = {17-21},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270241},
  author = {C. Andrew Neff and Ravi Nair}
}
@article{journals/tcad/ShelarSSW05,
  title = {A predictive distributed congestion metric with application to technology mapping},
  pages = {696-710},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846368},
  author = {Rupesh S. Shelar and Sachin S. Sapatnekar and Prashant Saxena and Xinning Wang}
}
@article{journals/tcad/KimKE12,
  title = {Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect Lines},
  pages = {1536-1545},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2196277},
  author = {Dongchul Kim and Hyewon Kim and Yungseon Eo}
}
@article{journals/tcad/ZemanianC99,
  title = {Exterior templates for capacitance computations [interconnections]},
  pages = {248-251},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743747},
  author = {Armen H. Zemanian and Victor A. Chang}
}
@article{journals/tcad/ChungLDLC02,
  title = {Value-sensitive automatic code specialization for embedded software},
  pages = {1051-1067},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801096},
  author = {Eui-Young Chung and Luca Benini and Giovanni De Micheli and Gabriele Luculli and Marco Carilli}
}
@article{journals/tcad/SmyTB91,
  title = {Ballistic deposition simulation of via metallization using a quasi-three-dimensional model},
  pages = {130-135},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62798},
  author = {Tom Smy and R. Niall Tait and Michael J. Brett}
}
@article{journals/tcad/YeZP09,
  title = {Incremental Large-Scale Electrostatic Analysis},
  pages = {1641-1653},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030267},
  author = {Zuochang Ye and Zhenhai Zhu and Joel R. Phillips}
}
@article{journals/tcad/YeapS93,
  title = {A unified approach to floorplan sizing and enumeration},
  pages = {1858-1867},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251149},
  author = {Gary K. H. Yeap and Majid Sarrafzadeh}
}
@article{journals/tcad/SikdarGC05,
  title = {Fault diagnosis of VLSI circuits with cellular automata based pattern classifier},
  pages = {1115-1131},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850902},
  author = {Biplab K. Sikdar and Niloy Ganguly and Parimal Pal Chaudhuri}
}
@article{journals/tcad/StrasserS95,
  title = {Algorithms and models for cellular based topography simulation},
  pages = {1104-1114},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406712},
  author = {Ernst Strasser and Siegfried Selberherr}
}
@article{journals/tcad/HuangW89,
  title = {Gate matrix partitioning},
  pages = {756-767},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31533},
  author = {Shuo Huang and Omar Wing}
}
@article{journals/tcad/ChanSZ96,
  title = {Spectral-based multiway FPGA partitioning},
  pages = {554-560},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506142},
  author = {Pak K. Chan and Martine D. F. Schlag and Jason Y. Zien}
}
@article{journals/tcad/LiG92,
  title = {SSCNAP: a program for symbolic analysis of switched capacitor circuits},
  pages = {334-340},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124420},
  author = {Bixia Li and Deren Gu}
}
@article{journals/tcad/GizdarskiF02,
  title = {SPIRIT: a highly robust combinational test generation algorithm},
  pages = {1446-1458},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804387},
  author = {Emil Gizdarski and Hideo Fujiwara}
}
@article{journals/tcad/Dai89,
  title = {Hierarchical placement and floorplanning in BEAR},
  pages = {1335-1349},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44514},
  author = {Wayne Wei-Ming Dai}
}
@article{journals/tcad/HuangL88,
  title = {On an improved design approach for C-testable orthogonal iterative arrays},
  pages = {609-615},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3199},
  author = {Wei-Kang Huang and Fabrizio Lombardi}
}
@article{journals/tcad/LienemannGK06,
  title = {Modeling, Simulation, and Optimization of Electrowetting},
  pages = {234-247},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855890},
  author = {Jan Lienemann and Andreas Greiner and Jan G. Korvink}
}
@article{journals/tcad/Vogel85,
  title = {Analytical MOSFET Model with Easily Extracted Parameters},
  pages = {127-134},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270105},
  author = {R. F. Vogel}
}
@article{journals/tcad/Andersson91,
  title = {Design representation in Movie},
  pages = {335-345},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67787},
  author = {Per Andersson}
}
@article{journals/tcad/YingW89,
  title = {An analytical approach to floorplanning for hierarchical building blocks layout [VLSI]},
  pages = {403-412},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29594},
  author = {Chang-Sheng Ying and Joshua Sook-Leung Wong}
}
@article{journals/tcad/HsiehZPY13,
  title = {VAST: Virtually Associative Sector Translation for MLC Storage Systems},
  pages = {1137-1150},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2250582},
  author = {Jen-Wei Hsieh and Yu-Cheng Zheng and Yong-Sheng Peng and Po-Hung Yeh}
}
@article{journals/tcad/NishizekiSS85,
  title = {A Linear-Time Routing Algorithm for Convex Grids},
  pages = {68-76},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270099},
  author = {Takao Nishizeki and Nobuji Saito and Kiminobu Suzuki}
}
@article{journals/tcad/XuSSB12,
  title = {Fast High-Frequency Impedance Extraction of Horizontal Interconnects and Inductors in 3-D ICs With Multiple Substrates},
  pages = {1698-1710},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2203598},
  author = {Chuan Xu and Navin Srivastava and Roberto Suaya and Kaustav Banerjee}
}
@article{journals/tcad/TangL86,
  title = {MONTE: A Program to Simulate the Heterojunction Devices in Two Dimensions},
  pages = {645-652},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270234},
  author = {Jeffrey Y.-F. Tang and Steven E. Laux}
}
@article{journals/tcad/BainG87,
  title = {Methodology Verification of Hierarchically Described VLSI Circuits},
  pages = {111-115},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270253},
  author = {Issac L. Bain and Lance A. Glasser}
}
@article{journals/tcad/IvanovA89,
  title = {An analysis of the probabilistic behavior of linear feedback signature registers},
  pages = {1074-1088},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39069},
  author = {André Ivanov and Vinod K. Agarwal}
}
@article{journals/tcad/BhattacharyaJS06,
  title = {Multilevel symmetry-constraint generation for retargeting large analog layouts},
  pages = {945-960},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855982},
  author = {Sambuddha Bhattacharya and Nuttorn Jangkrajarng and C.-J. Richard Shi}
}
@article{journals/tcad/ElhuniVK86,
  title = {C-Testability of Two-Dimensional Iterative Arrays},
  pages = {573-581},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270228},
  author = {Hasan Elhuni and Anastasios Vergis and Larry L. Kinney}
}
@article{journals/tcad/XiangTW03,
  title = {Min-cost flow-based algorithm for simultaneous pin assignment and routing},
  pages = {870-878},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814258},
  author = {Hua Xiang and Xiaoping Tang and Martin D. F. Wong}
}
@article{journals/tcad/BeerelHW96,
  title = {Estimation of energy consumption in speed-independent control circuits},
  pages = {672-680},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503936},
  author = {Peter A. Beerel and Cheng-Ta Hsieh and Suhrid A. Wadekar}
}
@article{journals/tcad/PandeyUW99,
  title = {VHDL semantics and validating transformations},
  pages = {936-955},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771177},
  author = {Sheetanshu L. Pandey and Kothanda Umamageswaran and Philip A. Wilsey}
}
@article{journals/tcad/MitraBDGK13,
  title = {Formal Guarantees for Localized Bug Fixes},
  pages = {1274-1287},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2252055},
  author = {Srobona Mitra and Ansuman Banerjee and Pallab Dasgupta and Priyankar Ghosh and Harish Kumar}
}
@article{journals/tcad/KarimiC13,
  title = {Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs},
  pages = {1395-1408},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2255127},
  author = {Naghmeh Karimi and Krishnendu Chakrabarty}
}
@article{journals/tcad/JinF92,
  title = {Non-quasi-static modeling/implementation of BJT current crowding for seminumerical mixed-mode device/circuit simulation},
  pages = {759-767},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137521},
  author = {Joohyun Jin and Jerry G. Fossum}
}
@article{journals/tcad/FujiiHKY87,
  title = {A Heuristic Algorithm for Gate Assignment in One-Dimensional Array Approach},
  pages = {159-164},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270259},
  author = {Takashi Fujii and Hideya Horikawa and Tohru Kikuno and Noriyoshi Yoshida}
}
@article{journals/tcad/GlezosR96,
  title = {A fast electron beam lithography simulator based on the Boltzmann transport equation},
  pages = {92-102},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486275},
  author = {Nikos Glezos and Ioannis Raptis}
}
@article{journals/tcad/ShenQWXZL10,
  title = {Synthesizing Complementary Circuits Automatically},
  pages = {1191-1202},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049152},
  author = {ShengYu Shen and Ying Qin and Kefei Wang and Liquan Xiao and Jianmin Zhang and Sikun Li}
}
@article{journals/tcad/BoubezariCKN99,
  title = {Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST},
  pages = {1327-1340},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784124},
  author = {Samir Boubezari and Eduard Cerny and Bozena Kaminska and Benoit Nadeau-Dostie}
}
@article{journals/tcad/PomeranzR94,
  title = {An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuits},
  pages = {240-250},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259947},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/SchecklerTPN93,
  title = {An efficient volume-removal algorithm for practical three-dimensional lithography simulation with experimental verification},
  pages = {1345-1356},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240082},
  author = {Edward W. Scheckler and Nelson N. Tam and Anton K. Pfau and Andrew R. Neureuther}
}
@article{journals/tcad/YoungCS03,
  title = {Twin binary sequences: a nonredundant representation for general nonslicing floorplan},
  pages = {457-469},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809651},
  author = {Evangeline F. Y. Young and Chris C. N. Chu and Zion Cien Shen}
}
@article{journals/tcad/NingD88,
  title = {SPIDER: capacitance modelling for VLSI interconnections},
  pages = {1221-1228},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16800},
  author = {Zhen-qiu Ning and Patrick Dewilde}
}
@article{journals/tcad/KrishnaD95,
  title = {The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability},
  pages = {1557-1568},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476585},
  author = {Kannan Krishna and Stephen W. Director}
}
@article{journals/tcad/ChowdharyKSSG99,
  title = {Extraction of functional regularity in datapath circuits},
  pages = {1279-1296},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784120},
  author = {Amit Chowdhary and Sudhakar Kale and Phani K. Saripella and Naresh Sehgal and Rajesh K. Gupta}
}
@article{journals/tcad/HsuCHCLCC14,
  title = {NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit Designs},
  pages = {1914-1927},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2360453},
  author = {Meng-Kai Hsu and Yi-Fang Chen and Chau-Chin Huang and Sheng Chou and Tzu-Hen Lin and Tung-Chieh Chen and Yao-Wen Chang}
}
@article{journals/tcad/SongNBG06,
  title = {Timing analysis for full-custom circuits using symbolic DC formulations},
  pages = {1815-1830},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859510},
  author = {Hui-Yuan Song and Kundan Nepal and R. Iris Bahar and Joel Grodstein}
}
@article{journals/tcad/XiaBW10,
  title = {Automated Model Generation Algorithm for High-Level Fault Modeling},
  pages = {1140-1145},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2045556},
  author = {Likun Xia and Ian M. Bell and Antony J. Wilkinson}
}
@article{journals/tcad/GonciariAN03,
  title = {Variable-length input Huffman coding for system-on-a-chip test},
  pages = {783-796},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811451},
  author = {Paul Theo Gonciari and Bashir M. Al-Hashimi and Nicola Nicolici}
}
@article{journals/tcad/ChenB85,
  title = {Automatic Design for Testability Via Testability Measures},
  pages = {3-11},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270093},
  author = {Ting-Hua Chen and Melvin A. Breuer}
}
@article{journals/tcad/SongPM93,
  title = {Divergence and scheduling in functional level concurrent fault simulation},
  pages = {734-736},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277619},
  author = {O. Y. Song and Bong-Hee Park and Premachandran R. Menon}
}
@article{journals/tcad/Rubanov06,
  title = {A High-Performance Subcircuit Recognition Method Based on the Nonlinear Graph Optimization},
  pages = {2353-2363},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881335},
  author = {Nikolay Rubanov}
}
@article{journals/tcad/SeomunSS12,
  title = {Synthesis of Active-Mode Power-Gating Circuits},
  pages = {391-403},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2171963},
  author = {Jun Seomun and Insup Shin and Youngsoo Shin}
}
@article{journals/tcad/SuvakD10,
  title = {Quadratic Approximations for the Isochrons of Oscillators: A General Theory, Advanced Numerical Methods, and Accurate Phase Computations},
  pages = {1215-1228},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049056},
  author = {Onder Suvak and Alper Demir}
}
@article{journals/tcad/PatelMBS06,
  title = {CARH: service-oriented architecture for validating system-level designs},
  pages = {1458-1474},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857315},
  author = {Hiren D. Patel and Deepak Mathaikutty and David Berner and Sandeep K. Shukla}
}
@article{journals/tcad/OgrasBM10,
  title = {An Analytical Approach for Network-on-Chip Performance Analysis},
  pages = {2001-2013},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061613},
  author = {Ümit Y. Ogras and Paul Bogdan and Radu Marculescu}
}
@article{journals/tcad/ChuangKSC11,
  title = {Pulsed-Latch Aware Placement for Timing-Integrity Optimization},
  pages = {1856-1869},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2165717},
  author = {Yi-Lin Chuang and Sangmin Kim and Youngsoo Shin and Yao-Wen Chang}
}
@article{journals/tcad/BeniniC11,
  title = {Guest Editorial: Special Section on the ACM/IEEE Symposium on Networks-on-Chip 2010},
  pages = {492-493},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2115270},
  author = {Luca Benini and Luca P. Carloni}
}
@article{journals/tcad/BhatiaJ96,
  title = {Synthesis for parallel scan: applications to partial scan and robust path-delay fault testability},
  pages = {228-243},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486668},
  author = {Sandeep Bhatia and Niraj K. Jha}
}
@article{journals/tcad/XieF00,
  title = {Phase noise on a 2-GHz CMOS LC oscillator},
  pages = {773-778},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851992},
  author = {Dingming Xie and Leonard Forbes}
}
@article{journals/tcad/BernasconiCDV08,
  title = {Logic Minimization and Testability of 2-SPP Networks},
  pages = {1190-1202},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923072},
  author = {Anna Bernasconi and Valentina Ciriani and Rolf Drechsler and Tiziano Villa}
}
@article{journals/tcad/DevganR94,
  title = {Adaptively controlled explicit simulation},
  pages = {746-762},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285249},
  author = {Anirudh Devgan and Ronald A. Rohrer}
}
@article{journals/tcad/ZhaoTML12,
  title = {Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits},
  pages = {1222-1234},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190825},
  author = {Xin Zhao and Jeremy R. Tolbert and Saibal Mukhopadhyay and Sung Kyu Lim}
}
@article{journals/tcad/HassanANR92,
  title = {BIST of PCB interconnects using boundary-scan architecture},
  pages = {1278-1288},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170990},
  author = {Abu S. M. Hassan and Vinod K. Agarwal and Benoit Nadeau-Dostie and Janusz Rajski}
}
@article{journals/tcad/ChaudharyCHNRW07,
  title = {Fabricatable Interconnect and Molecular QCA Circuits},
  pages = {1978-1991},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906467},
  author = {Amitabh Chaudhary and Danny Z. Chen and Xiaobo Sharon Hu and Michael T. Niemier and Ramprasad Ravichandran and Kevin Whitton}
}
@article{journals/tcad/FujiwaraY93,
  title = {Parity-scan design to reduce the cost of test application},
  pages = {1604-1611},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256936},
  author = {Hideo Fujiwara and Akihiro Yamamoto}
}
@article{journals/tcad/ZhaoC12,
  title = {Simultaneous Optimization of Droplet Routing and Control-Pin Mapping to Electrodes in Digital Microfluidic Biochips},
  pages = {242-254},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2177836},
  author = {Yang Zhao and Krishnendu Chakrabarty}
}
@article{journals/tcad/ChouHL13,
  title = {A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy},
  pages = {572-583},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2222882},
  author = {Che-Wei Chou and Yu-Jen Huang and Jin-Fu Li}
}
@article{journals/tcad/AbouzeidBPS93,
  title = {Input-driven partitioning methods and application to synthesis on table-lookup-based FPGAs},
  pages = {913-925},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238028},
  author = {Pierre Abouzeid and Belgacem Babba and Michel Crastes de Paulet and Gabriele Saucier}
}
@article{journals/tcad/ChangHHWMCC04,
  title = {Fast postplacement optimization using functional symmetries},
  pages = {102-118},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819904},
  author = {Chih-Wei Jim Chang and Ming-Fu Hsiao and Bo Hu and Kai Wang and Malgorzata Marek-Sadowska and Chung-Kuan Cheng and Sao-Jie Chen}
}
@article{journals/tcad/FukudaN98,
  title = {An interpolated flux scheme for cellular automaton device simulation},
  pages = {553-560},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709393},
  author = {Koichi Fukuda and Kenji Nishi}
}
@article{journals/tcad/MehlhornR90,
  title = {Compaction on the torus [VLSI layout]},
  pages = {389-397},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45870},
  author = {Kurt Mehlhorn and Wolfgang Rülling}
}
@article{journals/tcad/NamS10,
  title = {Guest Editorial},
  pages = {169-170},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2037283},
  author = {Gi-Joon Nam and Prashant Saxena}
}
@article{journals/tcad/AloulSS03,
  title = {Satometer: how much have we searched?},
  pages = {995-1004},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814960},
  author = {Fadi A. Aloul and Brian D. Sierawski and Karem A. Sakallah}
}
@article{journals/tcad/MaHDCCG05,
  title = {Buffer planning as an Integral part of floorplanning with consideration of routing congestion},
  pages = {609-621},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844103},
  author = {Yuchun Ma and Xianlong Hong and Sheqin Dong and Song Chen and Chung-Kuan Cheng and Jun Gu}
}
@article{journals/tcad/KunzPR96,
  title = {A novel framework for logic verification in a synthesis environment},
  pages = {20-32},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486269},
  author = {Wolfgang Kunz and Dhiraj K. Pradhan and Sudhakar M. Reddy}
}
@article{journals/tcad/DasS10,
  title = {A Scalable Test Structure for Multicore Chip},
  pages = {127-137},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034349},
  author = {Sukanta Das and Biplab K. Sikdar}
}
@article{journals/tcad/ChathakSK08,
  title = {Automated Techniques for Synthesis of Application-Specific Network-on-Chip Architectures},
  pages = {1425-1438},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925775},
  author = {Karam S. Chatha and Krishnan Srinivasan and Goran Konjevod}
}
@article{journals/tcad/SharmaC13,
  title = {Formulations for the Estimation of IMD Levels in an Envelope Feedback RFIC Amplifier: An Extension to Dynamic AM and PM Behavior},
  pages = {2019-2023},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2270284},
  author = {Smarjeet Sharma and Nicolas G. Constantin}
}
@article{journals/tcad/Barke84,
  title = {A Network Comparison Algorithm for Layout Verification of Integrated Circuits},
  pages = {135-141},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270067},
  author = {Erich Barke}
}
@article{journals/tcad/ChenYCHL08,
  title = {MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs},
  pages = {1621-1634},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927760},
  author = {Tung-Chieh Chen and Ping-Hung Yuh and Yao-Wen Chang and Few-Juh Huang and T.-Y. Liu}
}
@article{journals/tcad/Micheli87,
  title = {Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits},
  pages = {751-765},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270319},
  author = {Giovanni De Micheli}
}
@article{journals/tcad/MalikLBS92,
  title = {Symbolic minimization of multilevel logic and the input encoding problem},
  pages = {825-843},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144847},
  author = {Sharad Malik and Luciano Lavagno and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ParkK15,
  title = {Synthesis of TSV Fault-Tolerant 3-D Clock Trees},
  pages = {266-279},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379645},
  author = {Heechun Park and Taewhan Kim}
}
@article{journals/tcad/MacMillenCHW00,
  title = {An industrial view of electronic design automation},
  pages = {1428-1448},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898825},
  author = {Don MacMillen and Raul Camposano and Dwight D. Hill and Thomas W. Williams}
}
@article{journals/tcad/JoshiCSBA10,
  title = {Mechanical Stress Aware Optimization for Leakage Power Reduction},
  pages = {722-736},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2042893},
  author = {Vivek Joshi and Brian Cline and Dennis Sylvester and David Blaauw and Kanak Agarwal}
}
@article{journals/tcad/LinG88,
  title = {LES: a layout expert system},
  pages = {868-876},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3218},
  author = {Youn-Long Lin and Daniel D. Gajski}
}
@article{journals/tcad/DickJ98,
  title = {MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems},
  pages = {920-935},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728914},
  author = {Robert P. Dick and Niraj K. Jha}
}
@article{journals/tcad/WangGS98,
  title = {Probabilistic fault detection and the selection of measurements for analog integrated circuits},
  pages = {862-872},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720321},
  author = {Zhihua Wang and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/BriskDJS06,
  title = {Optimal register sharing for high-level synthesis of SSA form programs},
  pages = {772-779},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870409},
  author = {Philip Brisk and Foad Dabiri and Roozbeh Jafari and Majid Sarrafzadeh}
}
@article{journals/tcad/YuanYP10,
  title = {Double Patterning Layout Decomposition for Simultaneous Conflict and Stitch Minimization},
  pages = {185-196},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035577},
  author = {Kun Yuan and Jae-Seok Yang and David Z. Pan}
}
@article{journals/tcad/LiuTCC10,
  title = {Accurate and Analytical Statistical Spatial Correlation Modeling Based on Singular Value Decomposition for VLSI DFM Applications},
  pages = {580-589},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042890},
  author = {Jui-Hsiang Liu and Ming-Feng Tsai and Lumdo Chen and Charlie Chung-Ping Chen}
}
@article{journals/tcad/LarssonAFP04,
  title = {Efficient test solutions for core-based designs},
  pages = {758-775},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826560},
  author = {Erik Larsson and Klas Arvidsson and Hideo Fujiwara and Zebo Peng}
}
@article{journals/tcad/OnozawaCK95,
  title = {Performance driven spacing algorithms using attractive and repulsive constraints for submicron LSI's},
  pages = {707-719},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387731},
  author = {Akira Onozawa and Kamal Chaudhary and Ernest S. Kuh}
}
@article{journals/tcad/ChenCEH03,
  title = {Performance-driven mapping for CPLD architectures},
  pages = {1424-1431},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818120},
  author = {Deming Chen and Jason Cong and Milos D. Ercegovac and Zhijun Huang}
}
@article{journals/tcad/RhyneSKS89,
  title = {Comments on 'Simulation of nonlinear circuits in the frequency domain' [with reply]},
  pages = {927-929},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31553},
  author = {George W. Rhyne and Michael Steer and K. S. Kundent and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MukhopadhyayKCR06,
  title = {Modeling and Analysis of Leakage Currents in Double-Gate Technologies},
  pages = {2052-2061},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873892},
  author = {Saibal Mukhopadhyay and Keunwoo Kim and Ching-Te Chuang and Kaushik Roy}
}
@article{journals/tcad/VisweswariahHC00,
  title = {Noise considerations in circuit optimization},
  pages = {679-690},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848089},
  author = {Chandramouli Visweswariah and Ruud A. Haring and Andrew R. Conn}
}
@article{journals/tcad/JhaA85,
  title = {Design of Testable CMOS Logic Circuits Under Arbitrary Delays},
  pages = {264-269},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270122},
  author = {Niraj K. Jha and Jacob A. Abraham}
}
@article{journals/tcad/LimTS97,
  title = {Planar topological routing},
  pages = {651-656},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640623},
  author = {Andrew Lim and Venkat Thanvantri and Sartaj Sahni}
}
@article{journals/tcad/AlamNF15,
  title = {Power Efficient High-Level Synthesis by Centralized and Fine-Grained Clock Gating},
  pages = {1954-1963},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2445734},
  author = {Mohsen Riahi Alam and Mostafa Ersali Salehi Nasab and Sied Mehdi Fakhraie}
}
@article{journals/tcad/PaschalisG05,
  title = {Effective software-based self-test strategies for on-line periodic testing of embedded processors},
  pages = {88-99},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839486},
  author = {Antonis M. Paschalis and Dimitris Gizopoulos}
}
@article{journals/tcad/WangW92,
  title = {A two-dimensional resistance simulator using the boundary element method},
  pages = {497-504},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125097},
  author = {Zeyi Wang and Qiming Wu}
}
@article{journals/tcad/HuC90,
  title = {GM Plan: a gate matrix layout algorithm based on artificial intelligence planning techniques},
  pages = {836-845},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57791},
  author = {Yu Hen Hu and Sao-Jie Chen}
}
@article{journals/tcad/Landis92,
  title = {A test methodology for wafer scale system},
  pages = {76-82},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108620},
  author = {David L. Landis}
}
@article{journals/tcad/PatelSK85,
  title = {Hierarchical VLSI Routing - An Approximate Routing Procedure},
  pages = {121-126},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270104},
  author = {Arvind M. Patel and Norman L. Soong and Robert K. Korn}
}
@article{journals/tcad/JeongLHLK10,
  title = {An Advanced BIRA for Memories With an Optimal Repair Rate and Fast Analysis Speed by Using a Branch Analyzer},
  pages = {2014-2026},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2062830},
  author = {Woosik Jeong and Joohwan Lee and Taewoo Han and Kaangchil Lee and Sungho Kang}
}
@article{journals/tcad/YeZCG14,
  title = {Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning},
  pages = {279-290},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2287184},
  author = {Fangming Ye and Zhaobo Zhang and Krishnendu Chakrabarty and Xinli Gu}
}
@article{journals/tcad/PuriG93,
  title = {An efficient algorithm to search for minimal closed covers in sequential machines},
  pages = {737-745},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229748},
  author = {Ruchir Puri and Jun Gu}
}
@article{journals/tcad/JhaveriRLPSH10,
  title = {Co-Optimization of Circuits, Layout and Lithography for Predictive Technology Scaling Beyond Gratings},
  pages = {509-527},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042882},
  author = {Tejas Jhaveri and Vyacheslav Rovner and Lars Liebmann and Larry T. Pileggi and Andrzej J. Strojwas and Jason Hibbeler}
}
@article{journals/tcad/ZhengLI96,
  title = {Finding obstacle-avoiding shortest paths using implicit connection graphs},
  pages = {103-110},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486276},
  author = {Si-Qing Zheng and Joon Shik Lim and S. Sitharama Iyengar}
}
@article{journals/tcad/ChowdhuryB90,
  title = {Estimation of maximum currents in MOS IC logic circuits},
  pages = {642-654},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55194},
  author = {S. Chowdhury and J. S. Barkatullah}
}
@article{journals/tcad/PomeranzR03b,
  title = {Test data compression based on input-output dependence},
  pages = {1450-1455},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818122},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/BalarinP07,
  title = {Specification, Synthesis, and Simulation of Transactor Processes},
  pages = {1749-1762},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895792},
  author = {Felice Balarin and Roberto Passerone}
}
@article{journals/tcad/0002W12,
  title = {NP-Completeness and an Approximation Algorithm for Rectangle Escape Problem With Application to PCB Routing},
  pages = {1356-1365},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193581},
  author = {Qiang Ma 0002 and Martin D. F. Wong}
}
@article{journals/tcad/MintarnoSZVCBDM11,
  title = {Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging},
  pages = {760-773},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2100531},
  author = {Evelyn Mintarno and Joëlle Skaf and Rui Zheng and Jyothi Velamala and Yu Cao and Stephen P. Boyd and Robert W. Dutton and Subhasish Mitra}
}
@article{journals/tcad/FilesP00,
  title = {New multivalued functional decomposition algorithms based on MDDs},
  pages = {1081-1086},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863648},
  author = {Craig M. Files and Marek A. Perkowski}
}
@article{journals/tcad/Lin00,
  title = {On the design of fast large fan-in CMOS multiplexers},
  pages = {963-967},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856981},
  author = {Ming-Bo Lin}
}
@article{journals/tcad/LiuCCH14,
  title = {ACER: An Agglomerative Clustering Based Electrode Addressing and Routing Algorithm for Pin-Constrained EWOD Chips},
  pages = {1316-1327},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2329415},
  author = {Shih-Ying Sean Liu and Chung-Hung Chang and Hung-Ming Chen and Tsung-Yi Ho}
}
@article{journals/tcad/ChessL99,
  title = {Creating small fault dictionaries [logic circuit fault diagnosis]},
  pages = {346-356},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748164},
  author = {Brian Chess and Tracy Larrabee}
}
@article{journals/tcad/OkumuraST90,
  title = {An efficient small signal frequency analysis method of nonlinear circuits with two frequency excitations},
  pages = {225-235},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46798},
  author = {Makiko Okumura and Tsutomu Sugawara and Hiroshi Tanimoto}
}
@article{journals/tcad/AlpertHHKK95,
  title = {Prim-Dijkstra tradeoffs for improved performance-driven routing tree design},
  pages = {890-896},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391737},
  author = {Charles J. Alpert and T. C. Hu and Dennis J.-H. Huang and Andrew B. Kahng and David R. Karger}
}
@article{journals/tcad/MarculescuJ10,
  title = {Guest Editorial: Special Section on the ACM/IEEE Symposium on Networks-on-Chip 2009},
  pages = {853-854},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048595},
  author = {Radu Marculescu and Axel Jantsch}
}
@article{journals/tcad/GilesBCDKLMNRWWW94,
  title = {Semiconductor wafer representation for TCAD},
  pages = {82-95},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273747},
  author = {Martin D. Giles and Duane S. Boning and Goodwin R. Chin and Walter C. Dietrich Jr. and Michael S. Karasick and Mark E. Law and Purnendu K. Mozumder and Lee R. Nackman and V. T. Rajan and Duncan M. Hank Walker and Robert H. Wang and Alexander S. Wong}
}
@article{journals/tcad/Jones92,
  title = {An incremental zero/integer delay switch-level simulation environment},
  pages = {1131-1139},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159999},
  author = {Larry G. Jones}
}
@article{journals/tcad/HuangLH10,
  title = {A Contamination Aware Droplet Routing Algorithm for the Synthesis of Digital Microfluidic Biochips},
  pages = {1682-1695},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2062770},
  author = {Tsung-Wei Huang and Chun-Hsien Lin and Tsung-Yi Ho}
}
@article{journals/tcad/SeoKL06,
  title = {Optimal intratask dynamic voltage-scaling technique and its practical extensions},
  pages = {47-57},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853703},
  author = {Jaewon Seo and Taewhan Kim and Joonwon Lee}
}
@article{journals/tcad/FangLCW07,
  title = {A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design},
  pages = {1417-1429},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891364},
  author = {Jia-Wei Fang and I-Jye Lin and Yao-Wen Chang and Jyh-Herng Wang}
}
@article{journals/tcad/Wilton00,
  title = {Heterogeneous technology mapping for area reduction in FPGAs withembedded memory arrays},
  pages = {56-68},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822620},
  author = {Steven J. E. Wilton}
}
@article{journals/tcad/MicheliBS86,
  title = {Correction to "Optimal State Assignment for Finite State Machines"},
  pages = {239},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270192},
  author = {Giovanni De Micheli and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/KahngMRXZ06,
  title = {Computer-Aided Optimization of DNA Array Design and Manufacturing},
  pages = {305-320},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855940},
  author = {Andrew B. Kahng and Ion I. Mandoiu and Sherief Reda and Xu Xu and Alexander Zelikovsky}
}
@article{journals/tcad/YamaguchiSNHRI04,
  title = {Skew measurements in clock distribution circuits using an analytic signal method},
  pages = {997-1009},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829814},
  author = {Takahiro J. Yamaguchi and Mani Soma and Jim Nissen and David Halter and Rajesh Raina and Masahiro Ishida}
}
@article{journals/tcad/Micheli09,
  title = {An Outlook on Design Technologies for Future Integrated Systems},
  pages = {777-790},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2021008},
  author = {Giovanni De Micheli}
}
@article{journals/tcad/KayssiS95,
  title = {Timing models for gallium arsenide direct-coupled FET logic circuits},
  pages = {384-393},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365129},
  author = {Ayman I. Kayssi and Karem A. Sakallah}
}
@article{journals/tcad/RhodesW01,
  title = {RAGS-real-analysis ALAP-guided synthesis},
  pages = {931-941},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936375},
  author = {David L. Rhodes and Wayne Wolf}
}
@article{journals/tcad/WangLCSC09,
  title = {Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint},
  pages = {716-727},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015741},
  author = {Sying-Jyan Wang and Katherine Shu-Min Li and Shih-Cheng Chen and Huai-Yan Shiu and Yun-Lung Chu}
}
@article{journals/tcad/PomeranzR02,
  title = {Property-based test generation for scan designs and the effects ofthe test application scheme and scan selection on the number ofdetectable faults},
  pages = {628-637},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998633},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/RajskiTMCMK08,
  title = {X-Press: Two-Stage X-Tolerant Compactor With Programmable Selector},
  pages = {147-159},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907276},
  author = {Janusz Rajski and Jerzy Tyszer and Grzegorz Mrugalski and Wu-Tung Cheng and Nilanjan Mukherjee and Mark Kassab}
}
@article{journals/tcad/GrayL85,
  title = {A Numerical Solution of Poisson's Equation with Application to C-V Analysis of III-V Heterojunction Capacitors},
  pages = {546-553},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270156},
  author = {Jeffrey L. Gray and Mark S. Lundstrom}
}
@article{journals/tcad/DickJ04,
  title = {COWLS: hardware-software cosynthesis of wireless low-power distributed embedded client-server systems},
  pages = {2-16},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819884},
  author = {Robert P. Dick and Niraj K. Jha}
}
@article{journals/tcad/Brown86,
  title = {Multiple Storage Quad Trees: A Simpler Faster Alternative to Bisector List Quad Trees},
  pages = {413-419},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270210},
  author = {Randy Lee Brown}
}
@article{journals/tcad/JeppsonCH93,
  title = {Formal definitions of edge-based geometric design rules},
  pages = {59-69},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184843},
  author = {Kjell O. Jeppson and Sven Christensson and Nils Hedenstierna}
}
@article{journals/tcad/KunikiyoMFUK94,
  title = {Reverse short-channel effect due to lateral diffusion of point-defect induced by source/drain ion implantation},
  pages = {507-514},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275360},
  author = {Tatsuya Kunikiyo and Katsuyoshi Mitsui and Masato Fujinaga and Tetsuya Uchida and Norihiko Kotani}
}
@article{journals/tcad/MolinaRGH09,
  title = {Frequent-Pattern-Guided Multilevel Decomposition of Behavioral Specifications},
  pages = {60-73},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009140},
  author = {María C. Molina and Rafael Ruiz-Sautua and Pedro Garcia-Repetto and Román Hermida}
}
@article{journals/tcad/YuenY03,
  title = {Slicing floorplan with clustering constraint},
  pages = {652-658},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810738},
  author = {Wing Seung Yuen and Evangeline F. Y. Young}
}
@article{journals/tcad/Mishchenko03,
  title = {Fast computation of symmetries in Boolean functions},
  pages = {1588-1593},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818371},
  author = {Alan Mishchenko}
}
@article{journals/tcad/StankovicS01,
  title = {A discussion on the history of research in arithmetic andReed-Muller expressions},
  pages = {1177-1179},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945313},
  author = {Radomir S. Stankovic and Tsutomu Sasao}
}
@article{journals/tcad/LeviLTR12,
  title = {Application of IP-Based Analog Platforms in the Design of Neuromimetic Integrated Circuits},
  pages = {1629-1641},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2204992},
  author = {Timothée Levi and Noëlle Lewis and Jean Tomas and Sylvie Renaud}
}
@article{journals/tcad/LillisC99,
  title = {Timing optimization for multisource nets: characterization andoptimal repeater insertion},
  pages = {322-331},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748162},
  author = {John Lillis and Chung-Kuan Cheng}
}
@article{journals/tcad/WoolardTLK94,
  title = {The implementation of physical boundary conditions in the Monte Carlo simulation of electron devices},
  pages = {1241-1246},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317467},
  author = {Dwight L. Woolard and Hong Tian and Michael A. Littlejohn and K. W. Kim}
}
@article{journals/tcad/LiLH07,
  title = {Field Programmability of Supply Voltages for FPGA Power Reduction},
  pages = {752-764},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884848},
  author = {Fei Li and Yan Lin and Lei He}
}
@article{journals/tcad/LawGC08,
  title = {Asynchronous Control Network Optimization Using Fast Minimum-Cycle-Time Analysis},
  pages = {985-998},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923238},
  author = {Chong-Fatt Law and Bah-Hwee Gwee and Joseph Sylvester Chang}
}
@article{journals/tcad/KanounMAS14,
  title = {Online Energy-Efficient Task-Graph Scheduling for Multicore Platforms},
  pages = {1194-1207},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2316094},
  author = {Karim Kanoun and Nicholas Mastronarde and David Atienza and Mihaela van der Schaar}
}
@article{journals/tcad/TennakoonS08,
  title = {Nonconvex Gate Delay Modeling and Delay Optimization},
  pages = {1583-1594},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927758},
  author = {Hiran Tennakoon and Carl Sechen}
}
@article{journals/tcad/HerWW95,
  title = {Performance-driven channel pin assignment algorithms},
  pages = {849-857},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391732},
  author = {T. W. Her and Ting-Chi Wang and Martin D. F. Wong}
}
@article{journals/tcad/ZhaoL15,
  title = {Heuristics-Aided Tightness Evaluation of Analytical Bounds in Networks-on-Chip},
  pages = {986-999},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2402176},
  author = {Xueqian Zhao and Zhonghai Lu}
}
@article{journals/tcad/PomeranzR10,
  title = {TOV: Sequential Test Generation by Ordering of Test Vectors},
  pages = {454-465},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041985},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/TuanRDTK07,
  title = {A 90-nm Low-Power FPGA for Battery-Powered Applications},
  pages = {296-300},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.885731},
  author = {Tim Tuan and Arifur Rahman and Satyaki Das and Steven Trimberger and Sean Kao}
}
@article{journals/tcad/SerafyS15,
  title = {TSV Replacement and Shield Insertion for TSV-TSV Coupling Reduction in 3-D Global Placement},
  pages = {554-562},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2385754},
  author = {Caleb Serafy and Ankur Srivastava}
}
@article{journals/tcad/Dierks99,
  title = {Synthesizing controllers from real-time specifications},
  pages = {33-43},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739057},
  author = {Henning Dierks}
}
@article{journals/tcad/CaiW93a,
  title = {Efficient via shifting algorithms in channel compaction},
  pages = {1848-1857},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251148},
  author = {Yang Cai and Martin D. F. Wong}
}
@article{journals/tcad/WuZN06,
  title = {Dynamic-range estimation},
  pages = {1618-1636},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859507},
  author = {Bin Wu and Jianwen Zhu and Farid N. Najm}
}
@article{journals/tcad/MartensG06,
  title = {Analyzing continuous-time Delta-Sigma-Modulators with generic behavioral models},
  pages = {924-932},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855970},
  author = {Ewout Martens and Georges G. E. Gielen}
}
@article{journals/tcad/EpsteinCM93,
  title = {Fault detection and classification in linear integrated circuits: an application of discrimination analysis and hypothesis testing},
  pages = {102-113},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184847},
  author = {Benjamin R. Epstein and Martin H. Czigler and Steven R. Miller}
}
@article{journals/tcad/HoSVW90a,
  title = {Layer assignment for multichip modules},
  pages = {1272-1277},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62772},
  author = {Jan-Ming Ho and Majid Sarrafzadeh and Gopalakrishnan Vijayan and Chak-Kuen Wong}
}
@article{journals/tcad/LatorreBN04,
  title = {Design of CMOS MEMS based on mechanical resonators using a RF simulation approach},
  pages = {962-967},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828113},
  author = {Laurent Latorre and Vincent Beroulle and Pascal Nouet}
}
@article{journals/tcad/JiangB06a,
  title = {Retiming and Resynthesis: A Complexity Perspective},
  pages = {2674-2686},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882520},
  author = {Jie-Hong Roland Jiang and Robert K. Brayton}
}
@article{journals/tcad/FujiwaraIYO08,
  title = {A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models},
  pages = {1535-1544},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927757},
  author = {Hideo Fujiwara and Hiroyuki Iwata and Tomokazu Yoneda and Chia Yee Ooi}
}
@article{journals/tcad/ShekharKE07,
  title = {Equivalence Verification of Polynomial Datapaths Using Ideal Membership Testing},
  pages = {1320-1330},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888277},
  author = {Namrata Shekhar and Sudhakar Kalla and Florian Enescu}
}
@article{journals/tcad/WangG06,
  title = {LT-RTPG: a new test-per-scan BIST TPG for low switching activity},
  pages = {1565-1574},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855927},
  author = {Seongmoon Wang and Sandeep K. Gupta}
}
@article{journals/tcad/DeutschC14,
  title = {Contactless Pre-Bond TSV Test and Diagnosis Using Ring Oscillators and Multiple Voltage Levels},
  pages = {774-785},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2298198},
  author = {Sergej Deutsch and Krishnendu Chakrabarty}
}
@article{journals/tcad/BedekarWKSS06,
  title = {System-Level Simulation of Flow-Induced Dispersion in Lab-on-a-Chip Systems},
  pages = {294-304},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.858354},
  author = {Anand S. Bedekar and Yi Wang and S. Krishnamoorthy and Sachin S. Siddhaye and Shankar Sundaram}
}
@article{journals/tcad/Mitros93,
  title = {Empirical model of MOSFET breakdown voltages},
  pages = {511-515},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229734},
  author = {Jozef C. Mitros}
}
@article{journals/tcad/Tan05,
  title = {A general hierarchical circuit modeling and simulation algorithm},
  pages = {418-434},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842815},
  author = {Sheldon X.-D. Tan}
}
@article{journals/tcad/Maffezzoni12,
  title = {Stochastic Analysis of Switched-Capacitor Circuits for Sampled Data Converters},
  pages = {432-436},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2170570},
  author = {Paolo Maffezzoni}
}
@article{journals/tcad/CoelhoPS04,
  title = {A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data},
  pages = {293-301},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822107},
  author = {Carlos P. Coelho and Joel R. Phillips and Luis Miguel Silveira}
}
@article{journals/tcad/MaheshwariS99,
  title = {Optimizing large multiphase level-clocked circuits},
  pages = {1249-1264},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784118},
  author = {Naresh Maheshwari and Sachin S. Sapatnekar}
}
@article{journals/tcad/DinhYH15,
  title = {An Optimal Pin-Count Design With Logic Optimization for Digital Microfluidic Biochips},
  pages = {629-641},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394502},
  author = {Trung Anh Dinh and Shigeru Yamashita and Tsung-Yi Ho}
}
@article{journals/tcad/TamB14,
  title = {Design-for-Manufacturability Assessment for Integrated Circuits Using RADAR},
  pages = {1559-1572},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2336216},
  author = {Wing Chiu Tam and R. D. (Shawn) Blanton}
}
@article{journals/tcad/TurchettiPMPV86,
  title = {A Meyer-Like Approach for the Transient Analysis of Digital MOS IC's},
  pages = {499-507},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270221},
  author = {Claudio Turchetti and P. Prioretti and Guido Masetti and E. Profumo and Massimo Vanzi}
}
@article{journals/tcad/RadeckaRT97,
  title = {Arithmetic built-in self-test for DSP cores},
  pages = {1358-1369},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663825},
  author = {Katarzyna Radecka and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/WinterM87,
  title = {Hierarchical Loose Routing for Gate Arrays},
  pages = {810-819},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270324},
  author = {K. Winter and Dieter A. Mlynski}
}
@article{journals/tcad/AagaardL94,
  title = {PBS: proven Boolean simplification},
  pages = {459-470},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275356},
  author = {Mark Aagaard and Miriam Leeser}
}
@article{journals/tcad/RobinsonS88,
  title = {Simultaneous signature and syndrome compression},
  pages = {584-589},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3196},
  author = {John P. Robinson and Nirmal R. Saxena}
}
@article{journals/tcad/SaxenaL01,
  title = {Optimization of the maximum delay of global interconnects duringlayer assignment},
  pages = {503-515},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918209},
  author = {Prashant Saxena and C. L. Liu}
}
@article{journals/tcad/MelstrandOSD84,
  title = {A Data Base Driven Automated System for MOS Device Characterization, Parameter Optimization and Modeling},
  pages = {47-51},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270056},
  author = {O. Melstrand and Eamonn O'Neill and Gerald E. Sobelman and D. Dokos}
}
@article{journals/tcad/HuTXZZS11,
  title = {Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation},
  pages = {584-592},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2097307},
  author = {Jingtong Hu and Wei-Che Tseng and Chun Jason Xue and Qingfeng Zhuge and Yingchao Zhao and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/YuYDP15,
  title = {Layout Decomposition for Triple Patterning Lithography},
  pages = {433-446},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387840},
  author = {Bei Yu and Kun Yuan and Duo Ding and David Z. Pan}
}
@article{journals/tcad/DattaBMR06,
  title = {Delay Modeling and Statistical Design of Pipelined Circuit Under Process Variation},
  pages = {2427-2436},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873886},
  author = {Animesh Datta and Swarup Bhunia and Saibal Mukhopadhyay and Kaushik Roy}
}
@article{journals/tcad/SeidlKSOR88,
  title = {CAPCAL-a 3-D capacitance solver for support of CAD systems},
  pages = {549-556},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3192},
  author = {Albert Seidl and Helmut Klose and Milos Svoboda and Joachim Oberndorfer and Wolfgang Rösner}
}
@article{journals/tcad/HeKTX07,
  title = {Simultaneous Buffer Insertion and Wire Sizing Considering Systematic CMP Variation and Random Leff Variation},
  pages = {845-857},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884869},
  author = {Lei He and Andrew B. Kahng and King Ho Tam and Jinjun Xiong}
}
@article{journals/tcad/WuD09,
  title = {PaRS: Parallel and Near-Optimal Grid-Based Cell Sizing for Library-Based Design},
  pages = {1666-1678},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2028682},
  author = {Tai-Hsuan Wu and Azadeh Davoodi}
}
@article{journals/tcad/AmrouchEH14,
  title = {RESI: Register-Embedded Self-Immunity for Reliability Enhancement},
  pages = {677-690},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2295799},
  author = {Hussam Amrouch and Thomas Ebi and Jörg Henkel}
}
@article{journals/tcad/HowesRNMRB94,
  title = {An SOS MOSFET model based on calculation of the surface potential},
  pages = {494-506},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275359},
  author = {Rupert Howes and William Redman-White and Ken G. Nichols and Peter J. Mole and Michael J. Robinson and Simon Bird}
}
@article{journals/tcad/DasguptaK98,
  title = {High-reliability, low-energy microarchitecture synthesis},
  pages = {1273-1280},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736567},
  author = {Aurobindo Dasgupta and Ramesh Karri}
}
@article{journals/tcad/SalehN89,
  title = {The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulation},
  pages = {1286-1298},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44509},
  author = {Resve A. Saleh and A. Richard Newton}
}
@article{journals/tcad/HeHXTY13,
  title = {Ripple: A Robust and Effective Routability-Driven Placer},
  pages = {1546-1556},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2265371},
  author = {Xu He and Tao Huang and Linfu Xiao and Haitong Tian and Evangeline F. Y. Young}
}
@article{journals/tcad/LasbouyguesWAM07,
  title = {Temperature- and Voltage-Aware Timing Analysis},
  pages = {801-815},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884860},
  author = {B. Lasbouygues and Robin Wilson and Nadine Azémard and Philippe Maurine}
}
@article{journals/tcad/SathyamurthySF98,
  title = {Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization},
  pages = {173-182},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681267},
  author = {Harsha Sathyamurthy and Sachin S. Sapatnekar and John P. Fishburn}
}
@article{journals/tcad/HabalG11,
  title = {Constraint-Based Layout-Driven Sizing of Analog Circuits},
  pages = {1089-1102},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2158732},
  author = {Husni M. Habal and Helmut Graeb}
}
@article{journals/tcad/ChenYS02,
  title = {Predicting potential performance for digital circuits},
  pages = {253-262},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986420},
  author = {Chunhong Chen and Xiaojian Yang and Majid Sarrafzadeh}
}
@article{journals/tcad/CongFHYZ04,
  title = {Architecture and synthesis for on-chip multicycle communication},
  pages = {550-564},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825872},
  author = {Jason Cong and Yiping Fan and Guoling Han and Xun Yang and Zhiru Zhang}
}
@article{journals/tcad/LinB11,
  title = {METER: Measuring Test Effectiveness Regionally},
  pages = {1058-1071},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2113670},
  author = {Yen-Tzu Lin and R. D. (Shawn) Blanton}
}
@article{journals/tcad/JenningsJ96,
  title = {A discrete syntax for level-sensitive latched circuits having n clocks and m phases},
  pages = {111-126},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486277},
  author = {Glenn Jennings and Esther Jennings}
}
@article{journals/tcad/KannanB06,
  title = {Interconnect estimation for FPGAs},
  pages = {1523-1534},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857312},
  author = {PariVallal Kannan and Dinesh Bhatia}
}
@article{journals/tcad/CortadellaKLS06,
  title = {Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications},
  pages = {1904-1921},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860958},
  author = {Jordi Cortadella and Alex Kondratyev and Luciano Lavagno and Christos P. Sotiriou}
}
@article{journals/tcad/SongM93,
  title = {Acceleration of trace-based fault simulation of combinational circuits},
  pages = {1413-1419},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240089},
  author = {Ohyoung Song and Premachandran R. Menon}
}
@article{journals/tcad/VinodL05,
  title = {On the implementation of efficient channel filters for wideband receivers by optimizing common subexpression elimination methods},
  pages = {295-304},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.840552},
  author = {A. Prasad Vinod and Edmund Ming-Kit Lai}
}
@article{journals/tcad/TaskinK06,
  title = {Delay Insertion Method in Clock Skew Scheduling},
  pages = {651-663},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870072},
  author = {Baris Taskin and Ivan S. Kourtev}
}
@article{journals/tcad/ZhuWLLZF15,
  title = {Efficient Transient Analysis of Power Delivery Network With Clock/Power Gating by Sparse Approximation},
  pages = {409-421},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2015.2391256},
  author = {Hengliang Zhu and Yuanzhe Wang and Frank Liu and Xin Li 0001 and Xuan Zeng and Peter Feldmann}
}
@article{journals/tcad/KimVY10,
  title = {Convex Piecewise-Linear Modeling Method for Circuit Optimization via Geometric Programming},
  pages = {1823-1827},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2053151},
  author = {Jintae Kim and Lieven Vandenberghe and Chih-Kong Ken Yang}
}
@article{journals/tcad/WangWD92,
  title = {An approach to construct pre-conditioning matrices for block iteration of linear equations},
  pages = {1334-1343},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177397},
  author = {Ze-Yi Wang and Ke-Chih Wu and Robert W. Dutton}
}
@article{journals/tcad/TuanT91,
  title = {On river routing with minimum number of jogs},
  pages = {271-273},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68415},
  author = {Tai-Ching Tuan and Kim-Heng Teo}
}
@article{journals/tcad/HuangHSTC13,
  title = {Oscillation-Based Prebond TSV Test},
  pages = {1440-1444},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2259626},
  author = {Li-Ren Huang and Shi-Yu Huang and Stephen K. Sunter and Kun-Han Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/CordoneRRSS09,
  title = {Partitioning and Scheduling of Task Graphs on Partially Dynamically Reconfigurable FPGAs},
  pages = {662-675},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015739},
  author = {Roberto Cordone and Francesco Redaelli and Massimo Redaelli and Marco D. Santambrogio and Donatella Sciuto}
}
@article{journals/tcad/AsharDN91,
  title = {Optimum and heuristic algorithms for an approach to finite state machine decomposition},
  pages = {296-310},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67784},
  author = {Pranav Ashar and Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/LingB90,
  title = {Systolic temporal arithmetic: a new formalism for specification and verification of systolic arrays},
  pages = {804-820},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57788},
  author = {Nam Ling and Magdy A. Bayoumi}
}
@article{journals/tcad/VenturiSSPR89,
  title = {A general purpose device simulator coupling Poisson and Monte Carlo transport with applications to deep submicron MOSFETs},
  pages = {360-369},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29590},
  author = {Franco Venturi and R. Kent Smith and Enrico Sangiorgi and Mark R. Pinto and Bruno Riccò}
}
@article{journals/tcad/ThalhammerW04a,
  title = {Corrections to "Physically Rigorous Modeling of Internal Laser-Probing Techniques for Microstructured Semiconductor Devices"},
  pages = {581-582},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825598},
  author = {Robert K. Thalhammer and Gerhard K. M. Wachutka}
}
@article{journals/tcad/ManneyNZ94,
  title = {Analysis of nonuniform, frequency-dependent high-speed interconnects using numerical inversion of Laplace transform},
  pages = {1513-1525},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331408},
  author = {Sanjay L. Manney and Michel S. Nakhla and Qi-Jun Zhang}
}
@article{journals/tcad/TeeneER82,
  title = {WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits},
  pages = {213-219},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270013},
  author = {A. R. Teene and Mohamed I. Elmasry and David J. Roulston}
}
@article{journals/tcad/LiuX13,
  title = {On Multiplexed Signal Tracing for Post-Silicon Validation},
  pages = {748-759},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2232350},
  author = {Xiao Liu and Qiang Xu}
}
@article{journals/tcad/WuLC01,
  title = {Generic ILP-based approaches for time-multiplexed FPGA partitioning},
  pages = {1266-1274},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952745},
  author = {Guang-Ming Wu and Jai-Ming Lin and Yao-Wen Chang}
}
@article{journals/tcad/OzturkKI09,
  title = {Using Data Compression for Increasing Memory System Utilization},
  pages = {901-914},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017430},
  author = {Ozcan Ozturk and Mahmut T. Kandemir and Mary Jane Irwin}
}
@article{journals/tcad/ChenLS91,
  title = {Single-fault fault-collapsing analysis in sequential logic circuits},
  pages = {1559-1568},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103505},
  author = {Jwu E. Chen and Chung-Len Lee and Wen-Zen Shen}
}
@article{journals/tcad/QianNS05,
  title = {Early-stage power grid analysis for uncertain working modes},
  pages = {676-682},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846370},
  author = {Haifeng Qian and Sani R. Nassif and Sachin S. Sapatnekar}
}
@article{journals/tcad/BrownBW97,
  title = {On-line testing of statically and dynamically scheduled synthesized systems},
  pages = {47-57},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559331},
  author = {Andrew D. Brown and Keith R. Baker and Alan Christopher Williams}
}
@article{journals/tcad/Mencer06,
  title = {ASC: a stream compiler for computing with FPGAs},
  pages = {1603-1617},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857377},
  author = {Oskar Mencer}
}
@article{journals/tcad/SchlieckerRNRJE09,
  title = {System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures},
  pages = {979-992},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2013286},
  author = {Simon Schliecker and Jonas Rox and Mircea Negrean and Kai Richter and Marek Jersak and Rolf Ernst}
}
@article{journals/tcad/KrishnanH88,
  title = {A normalized-area measure for VLSI layouts},
  pages = {411-419},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3174},
  author = {Musaravakkam S. Krishnan and John P. Hayes}
}
@article{journals/tcad/FangW97,
  title = {A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations},
  pages = {1188-1195},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662680},
  author = {Wen-Jong Fang and Allen C.-H. Wu}
}
@article{journals/tcad/Huisman04,
  title = {Diagnosing arbitrary defects in logic designs using single location at a time (SLAT)},
  pages = {91-101},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816206},
  author = {Leendert M. Huisman}
}
@article{journals/tcad/KinsmanN10,
  title = {Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory},
  pages = {405-413},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041839},
  author = {Adam B. Kinsman and Nicola Nicolici}
}
@article{journals/tcad/KnudsenM99,
  title = {Integrating communication protocol selection with hardware/software codesign},
  pages = {1077-1095},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775629},
  author = {Peter Voigt Knudsen and Jan Madsen}
}
@article{journals/tcad/HedenstiernaJ93a,
  title = {The halo algorithm-an algorithm for hierarchical design of rule checking of VLSI circuits},
  pages = {265-272},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205006},
  author = {Nils Hedenstierna and Kjell O. Jeppson}
}
@article{journals/tcad/LungSHSC13,
  title = {Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs},
  pages = {1100-1109},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2245375},
  author = {Chiao-Ling Lung and Yu-Shih Su and Hsih-Hsiu Huang and Yiyu Shi and Shih-Chieh Chang}
}
@article{journals/tcad/CasinoviY94,
  title = {Multi-level simulation of large analog systems containing behavioral models},
  pages = {1391-1399},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329267},
  author = {Giorgio Casinovi and Jeen-Mo Yang}
}
@article{journals/tcad/ShiB93,
  title = {An efficient algorithm for constrained encoding and its applications},
  pages = {1813-1826},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251145},
  author = {Chuan-Jin Shi and Janusz A. Brzozswski}
}
@article{journals/tcad/AthikulwongseYPL13,
  title = {Impact of Mechanical Stress on the Full Chip Timing for Through-Silicon-Via-based 3-D ICs},
  pages = {905-917},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2237770},
  author = {Krit Athikulwongse and Jae-Seok Yang and David Z. Pan and Sung Kyu Lim}
}
@article{journals/tcad/PadmanabanT05,
  title = {Efficient identification of (critical) testable path delay faults using decision diagrams},
  pages = {77-87},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839488},
  author = {Saravanan Padmanaban and Spyros Tragoudas}
}
@article{journals/tcad/CarmonaCCG06,
  title = {Synthesis of asynchronous controllers using integer linear programming},
  pages = {1637-1651},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859516},
  author = {Josep Carmona and José Manuel Colom and Jordi Cortadella and Fernando García-Vallés}
}
@article{journals/tcad/LennardN96,
  title = {On estimation accuracy for guiding low-power resynthesis},
  pages = {644-664},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503934},
  author = {Christopher K. Lennard and A. Richard Newton}
}
@article{journals/tcad/ZhouWS07,
  title = {CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits},
  pages = {1270-1282},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888266},
  author = {Lili Zhou and Cherry Wakayama and C.-J. Richard Shi}
}
@article{journals/tcad/WunderlichH92,
  title = {The pseudoexhaustive test of sequential circuits},
  pages = {26-33},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108616},
  author = {Hans-Joachim Wunderlich and Sybille Hellebrand}
}
@article{journals/tcad/GyvezJ89,
  title = {On the design and implementation of a wafer yield editor},
  pages = {920-925},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31551},
  author = {José Pineda de Gyvez and Jochen A. G. Jess}
}
@article{journals/tcad/ChenG96,
  title = {Design of efficient BIST test pattern generators for delay testing},
  pages = {1568-1575},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552090},
  author = {Chih-Ang Chen and Sandeep K. Gupta}
}
@article{journals/tcad/SinghS05,
  title = {Congestion-aware topology optimization of structured power/ground networks},
  pages = {683-695},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846369},
  author = {Jaskirat Singh and Sachin S. Sapatnekar}
}
@article{journals/tcad/SrinivasaiahB03,
  title = {Mixed-mode simulation approach to characterize the circuit delay sensitivity to implant dose variations},
  pages = {742-747},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811453},
  author = {H. C. Srinivasaiah and Navakanta Bhat}
}
@article{journals/tcad/WuHCW02,
  title = {Fault simulation and test algorithm generation for random accessmemories},
  pages = {480-490},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992771},
  author = {Chi-Feng Wu and Chih-Tsun Huang and Kuo-Liang Cheng and Cheng-Wen Wu}
}
@article{journals/tcad/ChuHT09,
  title = {An Optimal Solution for the Heterogeneous Multiprocessor Single-Level Voltage-Setup Problem},
  pages = {1705-1718},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2028683},
  author = {Edward T.-H. Chu and Tai-Yi Huang and Yu-Che Tsai}
}
@article{journals/tcad/LiuKLLWY12,
  title = {Obstacle-Avoiding Rectilinear Steiner Tree Construction: A Steiner-Point-Based Algorithm},
  pages = {1050-1060},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2185050},
  author = {Chih-Hung Liu and Sy-Yen Kuo and D. T. Lee and Chun-Syun Lin and Jung-Hung Weng and Shih-Yi Yuan}
}
@article{journals/tcad/BraunBRSMDM88,
  title = {Techniques for multilayer channel routing},
  pages = {698-712},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3209},
  author = {Douglas Braun and Jeffrey L. Burns and Fabio Romeo and Alberto L. Sangiovanni-Vincentelli and Kartikeya Mayaram and Srinivas Devadas and Hi-Keung Tony Ma}
}
@article{journals/tcad/NahviNJ13,
  title = {Piece-wise Quasi-linear Approximation for Nonlinear Model Reduction},
  pages = {2009-2013},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2275260},
  author = {Shahkar Ahmad Nahvi and Mashuq Un Nabi and S. Janardhanan}
}
@article{journals/tcad/ChenHLW05,
  title = {Simultaneous power supply planning and noise avoidance in floorplan design},
  pages = {578-587},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844088},
  author = {Hung-Ming Chen and Li-Da Huang and I-Min Liu and Martin D. F. Wong}
}
@article{journals/tcad/VillaSBS97,
  title = {Symbolic two-level minimization},
  pages = {692-708},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644031},
  author = {Tiziano Villa and Alexander Saldanha and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Berman91,
  title = {Circuit width, register allocation, and ordered binary decision diagrams},
  pages = {1059-1066},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85742},
  author = {C. Leonard Berman}
}
@article{journals/tcad/TamHHJZ08,
  title = {Dual-Vdd Buffer Insertion for Power Reduction},
  pages = {1498-1502},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925784},
  author = {King Ho Tam and Yu Hu and Lei He and Tom Tong Jing and Xinyi Zhang}
}
@article{journals/tcad/SadovnikovRC96,
  title = {Extraction of SPICE BJT model parameters in BIPOLE3 using optimization methods},
  pages = {1332-1339},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543766},
  author = {Alexei D. Sadovnikov and David J. Roulston and D. Celi}
}
@article{journals/tcad/JaffariA08,
  title = {Variability-Aware Bulk-MOS Device Design},
  pages = {205-216},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907234},
  author = {Javid Jaffari and Mohab Anis}
}
@article{journals/tcad/JiangC12,
  title = {Application of General Orthogonal Polynomials to Fast Simulation of Nonlinear Descriptor Systems Through Piecewise-Linear Approximation},
  pages = {804-808},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2179879},
  author = {Yao-Lin Jiang and Hai-Bao Chen}
}
@article{journals/tcad/ChoK88,
  title = {A heuristic standard cell placement algorithm using constrained multistage graph model},
  pages = {1205-1214},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9190},
  author = {Hwan Gue Cho and C. M. Kyung}
}
@article{journals/tcad/Marek-SadowskaT83,
  title = {Single-Layer Routing for VLSI: Analysis and Algorithms},
  pages = {246-259},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270042},
  author = {Malgorzata Marek-Sadowska and Tom Tsan-Kuo Tarng}
}
@article{journals/tcad/KumpD88,
  title = {The efficient simulation of coupled point defect and impurity diffusion},
  pages = {191-204},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3149},
  author = {Michael R. Kump and Robert W. Dutton}
}
@article{journals/tcad/SrivastavaB95,
  title = {SIERA: a unified framework for rapid-prototyping of system-level hardware and software},
  pages = {676-693},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387729},
  author = {Mani B. Srivastava and Robert W. Brodersen}
}
@article{journals/tcad/Maly85,
  title = {Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits},
  pages = {166-177},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270112},
  author = {Wojciech Maly}
}
@article{journals/tcad/DeutschCM15,
  title = {Robust Optimization of Test-Access Architectures Under Realistic Scenarios},
  pages = {1873-1884},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432139},
  author = {Sergej Deutsch and Krishnendu Chakrabarty and Erik Jan Marinissen}
}
@article{journals/tcad/GiraultLL99,
  title = {Hierarchical finite state machines with multiple concurrency models},
  pages = {742-760},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766725},
  author = {Alain Girault and Bilung Lee and Edward A. Lee}
}
@article{journals/tcad/CiesielskiY92,
  title = {PLADE: a two-stage PLA decomposition},
  pages = {943-954},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149766},
  author = {Maciej J. Ciesielski and Seiyang Yang}
}
@article{journals/tcad/Marwedel01,
  title = {Guest editorial},
  pages = {1281-1282},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2001.959856},
  author = {Peter Marwedel}
}
@article{journals/tcad/Biswas86,
  title = {Computer-Aided Minimization Procedure for Boolean Functions},
  pages = {303-304},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270199},
  author = {Nripendra N. Biswas}
}
@article{journals/tcad/YuZZHL13,
  title = {RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects},
  pages = {353-366},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2224346},
  author = {Wenjian Yu and Hao Zhuang and Chao Zhang and Gang Hu and Zhi Liu}
}
@article{journals/tcad/ZhongHFDP05,
  title = {A study of a hybrid phase-pole macromodel for transient simulation of complex interconnects structures},
  pages = {1250-1261},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850817},
  author = {Bing Zhong and Tao Hu and Dawei Fu and Steven L. Dvorak and John L. Prince}
}
@article{journals/tcad/CornoGPRVV99,
  title = {SymFony: a hybrid topological-symbolic ATPG exploiting RT-level information},
  pages = {191-202},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743731},
  author = {Fulvio Corno and Uwe Gläser and Paolo Prinetto and Matteo Sonza Reorda and Heinrich Theodor Vierhaus and Massimo Violante}
}
@article{journals/tcad/GhaidaG12,
  title = {DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies},
  pages = {1379-1392},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2192477},
  author = {Rani S. Ghaida and Puneet Gupta}
}
@article{journals/tcad/SzaboLE87,
  title = {Symbolic Layout for Bipolar and MOS VLSI},
  pages = {202-210},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270264},
  author = {Kevin S. B. Szabo and James M. Leask and Mohamed I. Elmasry}
}
@article{journals/tcad/KarfaSMK08,
  title = {An Equivalence-Checking Method for Scheduling Verification in High-Level Synthesis},
  pages = {556-569},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2007.913390},
  author = {Chandan Karfa and Dipankar Sarkar and Chitta Mandal and P. Kumar}
}
@article{journals/tcad/SavirP93,
  title = {Scan-based transition test},
  pages = {1232-1241},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238615},
  author = {Jacob Savir and Srinivas Patil}
}
@article{journals/tcad/KobayashiD85,
  title = {Efficient Algorithms for Routing Interchangeable Terminals},
  pages = {204-207},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270116},
  author = {Hideaki Kobayashi and Charles E. Drozd}
}
@article{journals/tcad/Kovacs-VajnaR91,
  title = {Boundary fitted coordinated generation for device analysis on composite and complicated geometries},
  pages = {1242-1250},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88920},
  author = {Zsolt Miklós Kovács-Vajna and Massimo Rudan}
}
@article{journals/tcad/ChenY95a,
  title = {A pin permutation algorithm for improving over-the-cell channel routing},
  pages = {1030-1037},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402506},
  author = {C. Y. Roger Chen and Cliff Yungchin Hou}
}
@article{journals/tcad/DharchoudhuryK95,
  title = {Worst-case analysis and optimization of VLSI circuit performances},
  pages = {481-492},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372370},
  author = {Abhijit Dharchoudhury and Sung-Mo Kang}
}
@article{journals/tcad/HajjS87,
  title = {Switch-Level Logic Simulation of Digital Bipolar Circuits},
  pages = {251-258},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270269},
  author = {Ibrahim N. Hajj and Daniel G. Saab}
}
@article{journals/tcad/Pedram12,
  title = {Energy-Efficient Datacenters},
  pages = {1465-1484},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2212898},
  author = {Massoud Pedram}
}
@article{journals/tcad/KravitzR87,
  title = {Placement by Simulated Annealing on a Multiprocessor},
  pages = {534-549},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270301},
  author = {Saul A. Kravitz and Rob A. Rutenbar}
}
@article{journals/tcad/DaiAK85,
  title = {Routing Region Definition and Ordering Scheme for Building-Block Layout},
  pages = {189-197},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270114},
  author = {Wayne Wei-Ming Dai and Tetsuo Asano and Ernest S. Kuh}
}
@article{journals/tcad/PomeranzR08,
  title = {Unspecified Transition Faults: A Transition Fault Model for At-Speed Fault Simulation and Test Generation},
  pages = {137-146},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907000},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/JanickiKMMRT14,
  title = {Erratum to "Test Time Reduction in EDT Bandwidth Management for SoC Designs"},
  pages = {167},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2292631},
  author = {Jakub Janicki and Mark Kassab and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/PeczalskiSHLV86,
  title = {Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic},
  pages = {266-273},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270195},
  author = {Andrzej Peczalski and Michael S. Shur and Choong H. Hyun and Kang W. Lee and Tho Truong Vu}
}
@article{journals/tcad/ValainisKLS90,
  title = {Two-dimensional IC layout compaction based on topological design rule checking},
  pages = {260-275},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46802},
  author = {John Valainis and Sinan Kaptanoglu and Erwin Liu and Roberto Suaya}
}
@article{journals/tcad/LiuOB06,
  title = {Identifying the Source of BW Failures in High-Frequency Linear Analog Circuits Based on S-Parameter Measurements},
  pages = {2594-2605},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.871619},
  author = {Fang Liu and Sule Ozev and Martin A. Brooke}
}
@article{journals/tcad/LeeC03,
  title = {The power grid transient simulation in linear time based on 3-D alternating-direction-implicit method},
  pages = {1545-1550},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818373},
  author = {Yu-Min Lee and Charlie Chung-Ping Chen}
}
@article{journals/tcad/PitchumaniZ87,
  title = {A Mixed HVH-VHV Algorithm for Three-Layer Channel Routing},
  pages = {497-502},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270297},
  author = {Vijay Pitchumani and Qisui Zhang}
}
@article{journals/tcad/YoderGKF97,
  title = {Optimized terminal current calculation for Monte Carlo device simulation},
  pages = {1082-1087},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662672},
  author = {P. Douglas Yoder and Klaus Gärtner and Ulrich Krumbein and Wolfgang Fichtner}
}
@article{journals/tcad/VytyazLHMM08,
  title = {Sensitivity Analysis for Oscillators},
  pages = {1521-1534},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927731},
  author = {Igor Vytyaz and David C. Lee and Pavan Kumar Hanumolu and Un-Ku Moon and Kartikeya Mayaram}
}
@article{journals/tcad/SunRRJ07,
  title = {A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors},
  pages = {2035-2045},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906457},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/BeniniMPS00,
  title = {Architectures and synthesis algorithms for power-efficient businterfaces},
  pages = {969-980},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863637},
  author = {Luca Benini and Alberto Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tcad/CostaCS99,
  title = {Efficient techniques for accurate modeling and simulation ofsubstrate coupling in mixed-signal IC's},
  pages = {597-607},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759076},
  author = {Joao Paulo Costa and Mike Chou and Luis Miguel Silveira}
}
@article{journals/tcad/DasekingGW82,
  title = {VISTA: A VLSI CAD System},
  pages = {36-52},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1982.1269994},
  author = {Hal W. Daseking and Robert I. Gardner and Paul B. Weil}
}
@article{journals/tcad/PathakL09,
  title = {Performance and Thermal-Aware Steiner Routing for 3-D Stacked ICs},
  pages = {1373-1386},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024707},
  author = {Mohit Pathak and Sung Kyu Lim}
}
@article{journals/tcad/WenZC0014,
  title = {PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method},
  pages = {1644-1656},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351581},
  author = {Wujie Wen and Yaojun Zhang and Yiran Chen and Yu Wang 0002 and Yuan Xie 0001}
}
@article{journals/tcad/RoyMMP15,
  title = {Clock Tree Resynthesis for Multi-Corner Multi-Mode Timing Closure},
  pages = {589-602},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394310},
  author = {Subhendu Roy and Pavlos M. Mattheakis and Laurent Masse-Navette and David Z. Pan}
}
@article{journals/tcad/WuWLW07,
  title = {Placement-Proximity-Based Voltage Island Grouping Under Performance Requirement},
  pages = {1256-1269},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888270},
  author = {Huaizhi Wu and Martin D. F. Wong and I-Min Liu and Yusu Wang}
}
@article{journals/tcad/ChoiK03,
  title = {Address assignment in DSP code generation - an integrated approach},
  pages = {976-984},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814955},
  author = {Yoonseo Choi and Taewhan Kim}
}
@article{journals/tcad/Weise90,
  title = {Multilevel verification of MOS circuits},
  pages = {341-351},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45866},
  author = {Daniel Weise}
}
@article{journals/tcad/FergusonS88,
  title = {A CMOS fault extractor for inductive fault analysis},
  pages = {1181-1194},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9188},
  author = {F. Joel Ferguson and John Paul Shen}
}
@article{journals/tcad/ShepardK01,
  title = {Body-voltage estimation in digital PD-SOI circuits and itsapplication to static timing analysis},
  pages = {888-901},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931033},
  author = {Kenneth L. Shepard and Dae-Jin Kim}
}
@article{journals/tcad/WangJWH09,
  title = {Modeling Approaches for Functional Verification of RF-SoCs: Limits and Future Requirements},
  pages = {769-773},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2014533},
  author = {Yifan Wang and Stefan Joeres and Ralf Wunderlich and Stefan Heinen}
}
@article{journals/tcad/ZhangBLBSSR13,
  title = {Efficient Spatial Pattern Analysis for Variation Decomposition Via Robust Sparse Regression},
  pages = {1072-1085},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2245942},
  author = {Wangyang Zhang and Karthik Balakrishnan and Xin Li 0001 and Duane S. Boning and Sharad Saxena and Andrzej J. Strojwas and Rob A. Rutenbar}
}
@article{journals/tcad/ChouLCDL95,
  title = {Local ratio cut and set covering partitioning for huge logic emulation systems},
  pages = {1085-1092},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406710},
  author = {Nan-Chi Chou and Lung-Tien Liu and Chung-Kuan Cheng and Wei-Jin Dai and Rodney Lindelof}
}
@article{journals/tcad/XueKW97,
  title = {Post global routing crosstalk synthesis},
  pages = {1418-1430},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664224},
  author = {Tianxiong Xue and Ernest S. Kuh and Dongsheng Wang}
}
@article{journals/tcad/ChungXZA12a,
  title = {Testability-Driven Statistical Path Selection},
  pages = {1275-1287},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190067},
  author = {Jaeyong Chung and Jinjun Xiong and Vladimir Zolotov and Jacob A. Abraham}
}
@article{journals/tcad/CasinoviS88,
  title = {A new aggregation technique for the solution of large systems of algebraic equations [IC simulation]},
  pages = {976-986},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7795},
  author = {Giorgio Casinovi and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/GuptaKKS07,
  title = {Self-Compensating Design for Reduction of Timing and Leakage Sensitivity to Systematic Pattern-Dependent Variation},
  pages = {1614-1624},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895759},
  author = {Puneet Gupta and Andrew B. Kahng and Youngmin Kim and Dennis Sylvester}
}
@article{journals/tcad/SunS95,
  title = {Efficient and effective placement for very large circuits},
  pages = {349-359},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365125},
  author = {Wern-Jieh Sun and Carl Sechen}
}
@article{journals/tcad/IyerSEJ06,
  title = {On partitioning and symbolic model checking},
  pages = {780-788},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870410},
  author = {Subramanian K. Iyer and Debashis Sahoo and E. Allen Emerson and Jawahar Jain}
}
@article{journals/tcad/FerzliCN10,
  title = {Verification and Codesign of the Package and Die Power Delivery System Using Wavelets},
  pages = {92-102},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034563},
  author = {Imad A. Ferzli and Eli Chiprout and Farid N. Najm}
}
@article{journals/tcad/SarmadiKR14,
  title = {Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm},
  pages = {1105-1109},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2307002},
  author = {Siavash Bayat Sarmadi and Mehran Mozaffari Kermani and Arash Reyhani-Masoleh}
}
@article{journals/tcad/ChoudhuryS95,
  title = {Automatic generation of analytical models for interconnect capacitances},
  pages = {470-480},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372374},
  author = {Umakanta Choudhury and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/BloughKO97,
  title = {Optimal algorithms for recovery point insertion in recoverable microarchitectures},
  pages = {945-955},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658563},
  author = {Douglas M. Blough and Fadi J. Kurdahi and Seong Yong Ohm}
}
@article{journals/tcad/SwaminathanC03,
  title = {Energy-conscious, deterministic I/O device scheduling in hard real-time systems},
  pages = {847-858},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814245},
  author = {Vishnu Swaminathan and Krishnendu Chakrabarty}
}
@article{journals/tcad/BrownRV93,
  title = {A stochastic model to predict the routability of field-programmable gate arrays},
  pages = {1827-1838},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251146},
  author = {Stephen Dean Brown and Jonathan Rose and Zvonko G. Vranesic}
}
@article{journals/tcad/Sanchez-SinencioR85,
  title = {AROMA: An Area Optimized CAD Program for Cascade SC Filter Design},
  pages = {296-303},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270125},
  author = {Edgar Sánchez-Sinencio and Jaime Ramírez-Angulo}
}
@article{journals/tcad/WuWLH14,
  title = {A Counterexample-Guided Interpolant Generation Algorithm for SAT-Based Model Checking},
  pages = {1846-1858},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363395},
  author = {Cheng-Yin Wu and Chi-An Wu and Chien-Yu Lai and Chung-Yang R. Haung}
}
@article{journals/tcad/WuA99,
  title = {Scan-based BIST fault diagnosis},
  pages = {203-211},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743733},
  author = {Yuejian Wu and Saman Adham}
}
@article{journals/tcad/WangHC96,
  title = {Exploiting communication complexity for Boolean matching},
  pages = {1249-1256},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541444},
  author = {Kuo-Hua Wang and TingTing Hwang and Cheng Chen}
}
@article{journals/tcad/PendurkarTC99,
  title = {Single-probe traversal optimization for testing of MCM substrate interconnections},
  pages = {1178-1191},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775636},
  author = {Rajesh Pendurkar and Craig A. Tovey and Abhijit Chatterjee}
}
@article{journals/tcad/MesmanTMJ99,
  title = {Constraint analysis for DSP code generation},
  pages = {44-57},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739058},
  author = {Bart Mesman and Adwin H. Timmer and Jef L. van Meerbergen and Jochen A. G. Jess}
}
@article{journals/tcad/BolandC11,
  title = {Bounding Variable Values and Round-Off Effects Using Handelman Representations},
  pages = {1691-1704},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2161307},
  author = {David Boland and George A. Constantinides}
}
@article{journals/tcad/KurdahiP89,
  title = {Techniques for area estimation of VLSI layouts},
  pages = {81-92},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21821},
  author = {Fadi J. Kurdahi and Alice C. Parker}
}
@article{journals/tcad/ZhengMM03,
  title = {Modular verification of timed circuits using automatic abstraction},
  pages = {1138-1153},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816214},
  author = {Hao Zheng 0001 and Eric Mercer and Chris J. Myers}
}
@article{journals/tcad/MandalV01,
  title = {CMOS op-amp sizing using a geometric programming formulation},
  pages = {22-38},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905672},
  author = {Pradip Mandal and V. Visvanathan}
}
@article{journals/tcad/LiuC04,
  title = {Identification of error-capturing scan cells in scan-BIST with applications to system-on-chip},
  pages = {1447-1459},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833620},
  author = {Chunsheng Liu and Krishnendu Chakrabarty}
}
@article{journals/tcad/WongPD04,
  title = {Optimizing designs using the addition of deflection operations},
  pages = {50-59},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819894},
  author = {Jennifer L. Wong and Miodrag Potkonjak and Sujit Dey}
}
@article{journals/tcad/SuC06,
  title = {Defect Tolerance Based on Graceful Degradation and Dynamic Reconfiguration for Digital Microfluidics-Based Biochips},
  pages = {2944-2953},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882480},
  author = {Fei Su and Krishnendu Chakrabarty}
}
@article{journals/tcad/ThaikLK92,
  title = {A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays},
  pages = {1479-1494},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180262},
  author = {Richard W. Thaik and Ngee Lek and Sung-Mo Kang}
}
@article{journals/tcad/BounceurMS11,
  title = {Estimation of Analog Parametric Test Metrics Using Copulas},
  pages = {1400-1410},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2149522},
  author = {Ahcène Bounceur and Salvador Mir and Haralampos-G. D. Stratigopoulos}
}
@article{journals/tcad/MaslovDM05,
  title = {Toffoli network synthesis with templates},
  pages = {807-817},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847911},
  author = {Dmitri Maslov and Gerhard W. Dueck and D. Michael Miller}
}
@article{journals/tcad/YaoSR11,
  title = {Power and Thermal Constrained Test Scheduling Under Deep Submicron Technologies},
  pages = {317-322},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2079350},
  author = {Chunhua Yao and Kewal K. Saluja and Parameswaran Ramanathan}
}
@article{journals/tcad/OrshanskyMCKH02,
  title = {Impact of spatial intrachip gate length variability on theperformance of high-speed digital circuits},
  pages = {544-553},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998626},
  author = {Michael Orshansky and Linda Milor and Pinhong Chen and Kurt Keutzer and Chenming Hu}
}
@article{journals/tcad/WongML07,
  title = {Decoupling-Capacitor Planning and Sizing for Noise and Leakage Reduction},
  pages = {2023-2034},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906463},
  author = {Eric Wong and Jacob R. Minz and Sung Kyu Lim}
}
@article{journals/tcad/BachtoldEKB97,
  title = {An error indicator and automatic adaptive meshing for electrostatic boundary element simulations},
  pages = {1439-1446},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664226},
  author = {Martin Bächtold and Markus Emmenegger and Jan G. Korvink and Henry Baltes}
}
@article{journals/tcad/Maffezzoni08,
  title = {Unified Computation of Parameter Sensitivity and Signal-Injection Sensitivity in Nonlinear Oscillators},
  pages = {781-790},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917596},
  author = {Paolo Maffezzoni}
}
@article{journals/tcad/YuZYQ13,
  title = {Fast 3-D Thermal Simulation for Integrated Circuits With Domain Decomposition Method},
  pages = {2014-2018},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2273987},
  author = {Wenjian Yu and Tao Zhang and Xiaolong Yuan and Haifeng Qian}
}
@article{journals/tcad/KocO89,
  title = {Schwarz-Christoffel transformation for the simulation of two-dimensional capacitance [VLSI circuits]},
  pages = {1025-1027},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35556},
  author = {Çetin Kaya Koç and P. F. Ordung}
}
@article{journals/tcad/KarriIK02,
  title = {Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis},
  pages = {877-888},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800450},
  author = {Ramesh Karri and Balakrishnan Iyer and Israel Koren}
}
@article{journals/tcad/HoppeNSS90,
  title = {Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation},
  pages = {236-247},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46799},
  author = {Bernhard Hoppe and Gerd Neuendorf and Doris Schmitt-Landsiedel and J. Will Specks}
}
@article{journals/tcad/NewtonS84,
  title = {Relaxation-Based Electrical Simulation},
  pages = {308-331},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270089},
  author = {A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/GoldbergVBS98,
  title = {Theory and algorithms for face hypercube embedding},
  pages = {472-488},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703829},
  author = {Evguenii I. Goldberg and Tiziano Villa and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MaricauG10,
  title = {Efficient Variability-Aware NBTI and Hot Carrier Circuit Reliability Analysis},
  pages = {1884-1893},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2062870},
  author = {Elie Maricau and Georges G. E. Gielen}
}
@article{journals/tcad/PetersonM93,
  title = {The design and implementation of a concurrent circuit simulation program for multicomputers},
  pages = {1004-1014},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238037},
  author = {Lean Peterson and Sven Marrisson}
}
@article{journals/tcad/JingHZZ07,
  title = {A Novel Optimization Method for Parametric Yield: Uniform Design Mapping Distance Algorithm},
  pages = {1149-1155},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885833},
  author = {Ming-e Jing and Yue Hao and Dian Zhou and Xuan Zeng}
}
@article{journals/tcad/HauckB97,
  title = {An evaluation of bipartitioning techniques},
  pages = {849-866},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644609},
  author = {Scott Hauck and Gaetano Borriello}
}
@article{journals/tcad/TuunaIT06,
  title = {Analytical model for crosstalk and intersymbol interference in point-to-point buses},
  pages = {1400-1410},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855973},
  author = {Sampo Tuuna and Jouni Isoaho and Hannu Tenhunen}
}
@article{journals/tcad/HapkeRGRRHKSF14,
  title = {Cell-Aware Test},
  pages = {1396-1409},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2323216},
  author = {Friedrich Hapke and Wilfried Redemund and Andreas Glowatz and Janusz Rajski and Michael Reese and Marek Hustava and Martin Keim and Juergen Schloeffel and Anja Fast}
}
@article{journals/tcad/SuCF06,
  title = {Microfluidics-Based Biochips: Technology Issues, Implementation Platforms, and Design-Automation Challenges},
  pages = {211-223},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855956},
  author = {Fei Su and Krishnendu Chakrabarty and Richard B. Fair}
}
@article{journals/tcad/WalkerG97,
  title = {On the nature and inadequacies of transport timing delay constructs in VHDL descriptions},
  pages = {894-915},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644615},
  author = {Peter A. Walker and Sumit Ghosh}
}
@article{journals/tcad/LeeWKC10,
  title = {Optimal Double Via Insertion With On-Track Preference},
  pages = {318-323},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035581},
  author = {Kuang-Yao Lee and Ting-Chi Wang and Cheng-Kok Koh and Kai-Yuan Chao}
}
@article{journals/tcad/FujiyoschiKN97,
  title = {Design of minimum and uniform bipartites for optimum connection blocks of FPGA},
  pages = {1377-1383},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663827},
  author = {Kunihiro Fujiyoshi and Yoji Kajitani and Hiroshi Niitsu}
}
@article{journals/tcad/ApteL92,
  title = {Comparison of iterative methods for AC analysis in PISCES-IIB},
  pages = {671-673},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127627},
  author = {Deodatta R. Apte and Mark E. Law}
}
@article{journals/tcad/NajmHY91,
  title = {An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits},
  pages = {1372-1381},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97616},
  author = {Farid N. Najm and Ibrahim N. Hajj and Ping Yang}
}
@article{journals/tcad/YaoCDNL95,
  title = {A cell-based hierarchical pitchmatching compaction using minimal LP},
  pages = {523-526},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372379},
  author = {So-Zen Yao and Chung-Kuan Cheng and Debaprosad Dutt and Surendra Nahar and Chi-Yuan Lo}
}
@article{journals/tcad/ChenMS07,
  title = {Fast Identification of Custom Instructions for Extensible Processors},
  pages = {359-368},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.883915},
  author = {Xiaoyong Chen and Douglas L. Maskell and Yang Sun}
}
@article{journals/tcad/KernsY98,
  title = {Preservation of passivity during RLC network reduction via split congruence transformations},
  pages = {582-591},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709396},
  author = {Kevin J. Kerns and Andrew T. Yang}
}
@article{journals/tcad/GhoshBR07,
  title = {CRISTA: A New Paradigm for Low-Power, Variation-Tolerant, and Adaptive Circuit Synthesis Using Critical Path Isolation},
  pages = {1947-1956},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.896305},
  author = {Swaroop Ghosh and Swarup Bhunia and Kaushik Roy}
}
@article{journals/tcad/JacobsonM02,
  title = {Efficient algorithms for exact two-level hazard-free logic minimization},
  pages = {1269-1283},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804103},
  author = {Hans M. Jacobson and Chris J. Myers}
}
@article{journals/tcad/DingTP11,
  title = {High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning},
  pages = {1621-1634},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2164537},
  author = {Duo Ding and J. Andres Torres and David Z. Pan}
}
@article{journals/tcad/NajmH90,
  title = {The complexity of fault detection in MOS VLSI circuits},
  pages = {995-1001},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59075},
  author = {Farid N. Najm and Ibrahim N. Hajj}
}
@article{journals/tcad/Sapatnekar13,
  title = {Editorial},
  pages = {1},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2233032},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/Yoeli91,
  title = {A robust channel router},
  pages = {212-219},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68409},
  author = {Uzi Yoeli}
}
@article{journals/tcad/NagayamaS05,
  title = {On the optimization of heterogeneous MDDs},
  pages = {1645-1659},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852290},
  author = {Shinobu Nagayama and Tsutomu Sasao}
}
@article{journals/tcad/KaoH94,
  title = {Eliminating redundant DC equations for asymptotic waveform evaluation},
  pages = {396-397},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265681},
  author = {Russell Kao and Mark Horowitz}
}
@article{journals/tcad/BarrioMMMH11,
  title = {A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis},
  pages = {350-363},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2089565},
  author = {Alberto A. Del Barrio and Seda Ogrenci Memik and María C. Molina and Jose Manuel Mendias and Román Hermida}
}
@article{journals/tcad/BernasconiCLP03,
  title = {Three-level logic minimization based on function regularities},
  pages = {1005-1016},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814950},
  author = {Anna Bernasconi and Valentina Ciriani and Fabrizio Luccio and Linda Pagli}
}
@article{journals/tcad/ParkYL12,
  title = {A Multistep Tag Comparison Method for a Low-Power L2 Cache},
  pages = {559-572},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2177458},
  author = {Hyunsun Park and Sungjoo Yoo and Sunggu Lee}
}
@article{journals/tcad/HuangH11,
  title = {A Two-Stage Integer Linear Programming-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips},
  pages = {215-228},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2097190},
  author = {Tsung-Wei Huang and Tsung-Yi Ho}
}
@article{journals/tcad/LeeLSPM05,
  title = {Efficient frequency-domain simulation technique for short-channel MOSFET},
  pages = {862-868},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847896},
  author = {Kyu-Il Lee and Chanho Lee and Hyungsoon Shin and Young June Park and Hong Shick Min}
}
@article{journals/tcad/MalavasiCFS96,
  title = {Automation of IC layout with analog constraints},
  pages = {923-942},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511572},
  author = {Enrico Malavasi and Edoardo Charbon and Eric Felt and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChenZ06,
  title = {Statistical timing verification for transparently latched circuits},
  pages = {1847-1855},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857395},
  author = {Ruiming Chen and Hai Zhou}
}
@article{journals/tcad/BeattieP99,
  title = {Error bounds for capacitance extraction via window techniques},
  pages = {311-321},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748161},
  author = {Michael W. Beattie and Lawrence T. Pileggi}
}
@article{journals/tcad/Ghosh87,
  title = {A Distributed Approach to Timing Verification of Synchronous and Asynchronous Digital Designs},
  pages = {666-677},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270312},
  author = {Sumit Ghosh}
}
@article{journals/tcad/HoeA04,
  title = {Operation-centric hardware description and synthesis},
  pages = {1277-1288},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833614},
  author = {James C. Hoe and Arvind}
}
@article{journals/tcad/KahngST08,
  title = {Chip Optimization Through STI-Stress-Aware Placement Perturbations and Fill Insertion},
  pages = {1241-1252},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923083},
  author = {Andrew B. Kahng and Puneet Sharma and Rasit Onur Topaloglu}
}
@article{journals/tcad/AcarDP02,
  title = {TETA: transistor-level waveform evaluation for timing analysis},
  pages = {605-616},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998631},
  author = {Emrah Acar and Florentin Dartu and Lawrence T. Pileggi}
}
@article{journals/tcad/QiuZLFX14,
  title = {Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems},
  pages = {329-342},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288692},
  author = {Keni Qiu and Mengying Zhao and Qing'an Li and Chenchen Fu and Chun Jason Xue}
}
@article{journals/tcad/LowL96,
  title = {Minimum fault coverage in memory arrays: a fast algorithm and probabilistic analysis},
  pages = {681-690},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503937},
  author = {Chor Ping Low and Hon Wai Leong}
}
@article{journals/tcad/LeeB92,
  title = {Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults},
  pages = {659-670},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127626},
  author = {Kuen-Jong Lee and Melvin A. Breuer}
}
@article{journals/tcad/MrugalskiPRT07,
  title = {Fault Diagnosis With Convolutional Compactors},
  pages = {1478-1494},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891361},
  author = {Grzegorz Mrugalski and Artur Pogiel and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/LiuSTCW14,
  title = {Compact Lateral Thermal Resistance Model of TSVs for Fast Finite-Difference Based Thermal Analysis of 3-D Stacked ICs},
  pages = {1490-1502},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2334321},
  author = {Zao Liu and Sahana Swarup and Sheldon X.-D. Tan and Hai-Bao Chen and Hai Wang}
}
@article{journals/tcad/FarrahiS94,
  title = {Complexity of the lookup-table minimization problem for FPGA technology mapping},
  pages = {1319-1332},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329262},
  author = {Amir H. Farrahi and Majid Sarrafzadeh}
}
@article{journals/tcad/Simoudis89,
  title = {A knowledge-based system for the evaluation and redesign of digital circuit networks},
  pages = {302-315},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21849},
  author = {Evangelos Simoudis}
}
@article{journals/tcad/YanC10,
  title = {DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm},
  pages = {367-381},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041850},
  author = {Jackey Z. Yan and Chris Chu}
}
@article{journals/tcad/YueAYT93,
  title = {Improved universal MOSFET electron mobility degradation models for circuit simulation},
  pages = {1542-1546},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256929},
  author = {C. Patrick Yue and Victor Martin Agostinelli Jr. and Gregory Munson Yeric and A. F. Tasch Jr.}
}
@article{journals/tcad/RanKTWM05,
  title = {Eliminating false positives in crosstalk noise analysis},
  pages = {1406-1419},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850829},
  author = {Yajun Ran and Alex Kondratyev and Kenneth H. Tseng and Yosinori Watanabe and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/HyunSC86,
  title = {Simulation and Design Analysis of (A1Ga)As/GaAs MODFET Integrated Circuits},
  pages = {284-292},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270197},
  author = {Choong H. Hyun and Michael S. Shur and Nicholas C. Cirillo Jr.}
}
@article{journals/tcad/TsaiWC98,
  title = {NEWS: a net-even-wiring system for the routing on a multilayer PGA package},
  pages = {182-189},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681268},
  author = {Chia-Chun Tsai and Chwan-Ming Wang and Sao-Jie Chen}
}
@article{journals/tcad/RaffertyPD85,
  title = {Iterative Methods in Semiconductor Device Simulation},
  pages = {462-471},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270144},
  author = {Conor S. Rafferty and Mark R. Pinto and Robert W. Dutton}
}
@article{journals/tcad/TragoudasK99,
  title = {A fast nonenumerative automatic test pattern generator for pathdelay faults},
  pages = {1050-1057},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771185},
  author = {Spyros Tragoudas and Dimitrios Karayiannis}
}
@article{journals/tcad/RosingerAN02,
  title = {Power profile manipulation: a new approach for reducing test application time under power constraints},
  pages = {1217-1225},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802256},
  author = {Paul M. Rosinger and Bashir M. Al-Hashimi and Nicola Nicolici}
}
@article{journals/tcad/MarchiBFS07,
  title = {Wavelet Adaptivity for 3-D Device Simulation},
  pages = {1967-1977},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906474},
  author = {Luca De Marchi and Emanuele Baravelli and Francesco Franzè and Nicolò Speciale}
}
@article{journals/tcad/Ousterhout84,
  title = {Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools},
  pages = {87-100},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270061},
  author = {John K. Ousterhout}
}
@article{journals/tcad/MakC14,
  title = {E-Beam Lithography Character and Stencil Co-Optimization},
  pages = {741-751},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2296496},
  author = {Wai-Kei Mak and Chris Chu}
}
@article{journals/tcad/LevitanMKDKBC03,
  title = {System simulation of mixed-signal multi-domain microsystems with piecewise linear models},
  pages = {139-154},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806604},
  author = {Steven P. Levitan and Jose A. Martinez and Timothy P. Kurzweg and Abhijit Davare and Mark Kahrs and Michael Bails and Donald M. Chiarulli}
}
@article{journals/tcad/Kagaris16,
  title = {MOTO-X: A Multiple-Output Transistor-Level Synthesis CAD Tool},
  pages = {114-127},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2448675},
  author = {Dimitri Kagaris}
}
@article{journals/tcad/PandeyB99,
  title = {Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation},
  pages = {918-935},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771176},
  author = {Manish Pandey and Randal E. Bryant}
}
@article{journals/tcad/FerzliN06,
  title = {Analysis and verification of power grids considering process-induced leakage-current variations},
  pages = {126-143},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852665},
  author = {Imad A. Ferzli and Farid N. Najm}
}
@article{journals/tcad/ChangC99a,
  title = {Efficient Boolean division and substitution using redundancy addition and removing},
  pages = {1096-1106},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775630},
  author = {Shih-Chieh Chang and David Ihsin Cheng}
}
@article{journals/tcad/LiLC07,
  title = {An Efficient Tile-Based ECO Router Using Routing Graph Reduction and Enhanced Global Routing Flow},
  pages = {345-358},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.883923},
  author = {Yih-Lang Li and Jin-Yih Li and Wen-Bin Chen}
}
@article{journals/tcad/WanS89,
  title = {Temperature dependence modeling for MOS VLSI circuit simulation},
  pages = {1065-1073},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39068},
  author = {C.-P. Wan and B. J. Sheu}
}
@article{journals/tcad/LopezCN07,
  title = {Improved Interval-Based Characterization of Fixed-Point LTI Systems With Feedback Loops},
  pages = {1923-1933},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.896306},
  author = {Juan A. López and Carlos Carreras and Octavio Nieto-Taladriz}
}
@article{journals/tcad/WangTJ02,
  title = {On automatic-verification pattern generation for SoC withport-order fault model},
  pages = {466-479},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992770},
  author = {Chun-Yao Wang and Shing-Wu Tung and Jing-Yang Jou}
}
@article{journals/tcad/CortadellaKKLY97,
  title = {A region-based theory for state assignment in speed-independent circuits},
  pages = {793-812},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644602},
  author = {Jordi Cortadella and Michael Kishinevsky and Alex Kondratyev and Luciano Lavagno and Alexandre Yakovlev}
}
@article{journals/tcad/ChuangLC11,
  title = {Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs},
  pages = {1649-1662},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2163071},
  author = {Yi-Lin Chuang and Po-Wei Lee and Yao-Wen Chang}
}
@article{journals/tcad/CuiM12,
  title = {A Fast High-Level Event-Driven Thermal Estimator for Dynamic Thermal Aware Scheduling},
  pages = {904-917},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2183371},
  author = {Jin Cui and Douglas L. Maskell}
}
@article{journals/tcad/KirchauerS97,
  title = {Rigorous three-dimensional photoresist exposure and development simulation over nonplanar topography},
  pages = {1431-1438},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664225},
  author = {Heinrich Kirchauer and Siegfried Selberherr}
}
@article{journals/tcad/EschermannW92,
  title = {Optimized synthesis techniques for testable sequential circuits},
  pages = {301-312},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124417},
  author = {Bernhard Eschermann and Hans-Joachim Wunderlich}
}
@article{journals/tcad/WebberTGTS91,
  title = {A massively parallel algorithm for three-dimensional device simulation},
  pages = {1201-1209},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85767},
  author = {Donald M. Webber and Eric Tomacruz and Roberto Guerrieri and Toru Toyabe and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MoctarLB15,
  title = {Fast and Memory-Efficient Routing Algorithms for Field Programmable Gate Arrays With Sparse Intracluster Routing Crossbars},
  pages = {1928-1941},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2445739},
  author = {Yehdhih Ould Mohammed Moctar and Guy G. F. Lemieux and Philip Brisk}
}
@article{journals/tcad/SalehAS96,
  title = {Multilevel and mixed-domain simulation of analog circuits and systems},
  pages = {68-82},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486273},
  author = {Resve A. Saleh and Brian A. A. Antao and Jaidip Singh}
}
@article{journals/tcad/TsukiyamaKS83,
  title = {On the Layering Problem of Multilayer PWB Wiring},
  pages = {30-38},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270018},
  author = {Shuji Tsukiyama and Ernest S. Kuh and Isao Shirakawa}
}
@article{journals/tcad/ChangDS95,
  title = {Maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability},
  pages = {1526-1545},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476583},
  author = {Chuan-Hua Chang and Edward S. Davidson and Karem A. Sakallah}
}
@article{journals/tcad/LienLHA13,
  title = {An Efficient On-Chip Test Generation Scheme Based on Programmable and Multiple Twisted-Ring Counters},
  pages = {1254-1264},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2253155},
  author = {Wei-Cheng Lien and Kuen-Jong Lee and Tong-Yu Hsieh and Wee-Lung Ang}
}
@article{journals/tcad/Budde88,
  title = {Modular testprocessor for VLSI chips and high-density PC boards},
  pages = {1118-1124},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7811},
  author = {Wolfgang O. Budde}
}
@article{journals/tcad/EvenSS96,
  title = {Retiming revisited and reversed},
  pages = {348-357},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489105},
  author = {Guy Even and Ilan Y. Spillinger and Leon Stok}
}
@article{journals/tcad/KimAS05,
  title = {Combinational automatic test pattern generation for acyclic sequential circuits},
  pages = {948-956},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847894},
  author = {Yong Chang Kim and Vishwani D. Agrawal and Kewal K. Saluja}
}
@article{journals/tcad/PomeranzR01b,
  title = {Forward-looking fault simulation for improved static compaction},
  pages = {1262-1265},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952743},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/JenningsHM84,
  title = {A Highly Routable ULM Gate Array and Its Automated Customizaton},
  pages = {27-40},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270054},
  author = {P. I. Jennings and S. L. Hurst and A. McDonald}
}
@article{journals/tcad/KeM95a,
  title = {Delay-testable implementations of symmetric functions},
  pages = {772-775},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387738},
  author = {Wuudiann Ke and Premachandran R. Menon}
}
@article{journals/tcad/Elfadel09,
  title = {Convergence of Transverse Waveform Relaxation for the Electrical Analysis of Very Wide Transmission Line Buses},
  pages = {1150-1161},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021729},
  author = {Ibrahim M. Elfadel}
}
@article{journals/tcad/ClementRCT99,
  title = {Methodology for electromigration critical threshold design rule evaluation},
  pages = {576-581},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759073},
  author = {J. Joseph Clement and Stefan P. Riege and Radenko Cvijetic and Carl V. Thompson}
}
@article{journals/tcad/AmyMM14,
  title = {Polynomial-Time T-Depth Optimization of Clifford+T Circuits Via Matroid Partitioning},
  pages = {1476-1489},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2341953},
  author = {Matthew Amy and Dmitri Maslov and Michele Mosca}
}
@article{journals/tcad/UshidaYNKI02,
  title = {An efficient algorithm for finding multiple DC solutions based onthe SPICE-oriented Newton homotopy method},
  pages = {337-348},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986427},
  author = {Akio Ushida and Yoshihiro Yamagami and Yoshifumi Nishio and Ikkei Kinouchi and Yasuaki Inoue}
}
@article{journals/tcad/SarrafzadehKT97,
  title = {A delay budgeting algorithm ensuring maximum flexibility in placement},
  pages = {1332-1341},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663823},
  author = {Majid Sarrafzadeh and David A. Knol and Gustavo E. Téllez}
}
@article{journals/tcad/Saint-Laurent07,
  title = {A Model for Interlevel Coupling Noise in Multilevel Interconnect Structures},
  pages = {834-844},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884485},
  author = {Martin Saint-Laurent}
}
@article{journals/tcad/SunLMW08,
  title = {Chebyshev Affine-Arithmetic-Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty},
  pages = {1852-1865},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003300},
  author = {Jin Sun and Jun Li and Dongsheng Ma and Janet Meiling Wang}
}
@article{journals/tcad/TilleED10,
  title = {Incremental Solving Techniques for SAT-based ATPG},
  pages = {1125-1130},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2044673},
  author = {Daniel Tille and Stephan Eggersglüß and Rolf Drechsler}
}
@article{journals/tcad/BanerjeeSS11,
  title = {Floorplanning for Partially Reconfigurable FPGAs},
  pages = {8-17},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2079390},
  author = {Pritha Banerjee and Megha Sangtani and Susmita Sur-Kolay}
}
@article{journals/tcad/TangI95,
  title = {Discretization of flux densities in device simulations using optimum artificial diffusivity},
  pages = {1309-1315},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469658},
  author = {Ting-Wei Tang and Mei-Kei Ieong}
}
@article{journals/tcad/KakadeK07,
  title = {Minimization of Linear Dependencies Through the Use of Phase Shifters},
  pages = {1877-1882},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.896316},
  author = {Jayawant Kakade and Dimitrios Kagaris}
}
@article{journals/tcad/HuAHKLSS07,
  title = {Fast Algorithms for Slew-Constrained Minimum Cost Buffering},
  pages = {2009-2022},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906477},
  author = {Shiyan Hu and Charles J. Alpert and Jiang Hu and Shrirang K. Karandikar and Zhuo Li 0001 and Weiping Shi and Chin Ngai Sze}
}
@article{journals/tcad/MicheliBS85,
  title = {Optimal State Assignment for Finite State Machines},
  pages = {269-285},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270123},
  author = {Giovanni De Micheli and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/HossainZA96,
  title = {Reducing power dissipation in CMOS circuits by signal probability based transistor reordering},
  pages = {361-368},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489107},
  author = {Razak Hossain and Menghui Zheng and Alexander Albicki}
}
@article{journals/tcad/CernyG85,
  title = {Simulation of MOS Circuits by Decision Diagrams},
  pages = {685-693},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270168},
  author = {Eduard Cerny and Jan Gecsei}
}
@article{journals/tcad/ChenC07,
  title = {Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction},
  pages = {1041-1053},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.884492},
  author = {Tai-Chen Chen and Yao-Wen Chang}
}
@article{journals/tcad/LiCLSC07,
  title = {Multilevel Full-Chip Routing With Testability and Yield Enhancement},
  pages = {1625-1636},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895587},
  author = {Katherine Shu-Min Li and Yao-Wen Chang and Chung-Len Lee and Chauchin Su and Jwu E. Chen}
}
@article{journals/tcad/Allan00,
  title = {Yield prediction by sampling IC layout},
  pages = {359-371},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833204},
  author = {Gerard A. Allan}
}
@article{journals/tcad/LakshminarayanaRKJD04,
  title = {Common-case computation: a high-level energy and performance optimization technique},
  pages = {33-49},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819893},
  author = {Ganesh Lakshminarayana and Anand Raghunathan and Kamal S. Khouri and Niraj K. Jha and Sujit Dey}
}
@article{journals/tcad/RohrerNH84,
  title = {Quasi-Static Control of Explicit Algorithms for Transient Analysis},
  pages = {226-234},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270079},
  author = {Ronald A. Rohrer and Hassan Nosrati and Kenneth W. Heizer}
}
@article{journals/tcad/SmedtG03,
  title = {WATSON: design space boundary exploration and model generation for analog and RFIC design},
  pages = {213-224},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806598},
  author = {Bart De Smedt and Georges G. E. Gielen}
}
@article{journals/tcad/SmithPHB97,
  title = {A smoothed boundary condition for reducing nonphysical field effects},
  pages = {420-423},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602478},
  author = {Arlynn W. Smith and Joseph W. Parks Jr. and Joe N. Haralson III and Kevin F. Brennan}
}
@article{journals/tcad/BergnerK90,
  title = {SITAR-an efficient 3-D simulator for optimization of nonplanar trench structures},
  pages = {1184-1188},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62755},
  author = {Wolfgang Bergner and Roland Kircher}
}
@article{journals/tcad/KimK13,
  title = {Resource Allocation and Design Techniques of Prebond Testable 3-D Clock Tree},
  pages = {138-151},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2212193},
  author = {Tak-Yung Kim and Taewhan Kim}
}
@article{journals/tcad/FunabikiN96,
  title = {A neural network model for multilayer topological via minimization in a switchbox},
  pages = {1012-1020},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511580},
  author = {Nobuo Funabiki and Seishi Nishikawa}
}
@article{journals/tcad/MaslovS11,
  title = {Reversible Circuit Optimization Via Leaving the Boolean Domain},
  pages = {806-816},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2105555},
  author = {Dmitri Maslov and Mehdi Saeedi}
}
@article{journals/tcad/XieWKPC13,
  title = {Charge Allocation in Hybrid Electrical Energy Storage Systems},
  pages = {1003-1016},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2250583},
  author = {Qing Xie and Yanzhi Wang and Younghyun Kim and Massoud Pedram and Naehyuck Chang}
}
@article{journals/tcad/TakahashiNTS95,
  title = {Min-cut placement with global objective functions for large scale sea-of-gates arrays},
  pages = {434-446},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372369},
  author = {Kazuhiro Takahashi and Kazuo Nakajima and Masayuki Terai and Koji Sato}
}
@article{journals/tcad/LiuW13,
  title = {Autonomous Volterra Algorithm for Steady-State Analysis of Nonlinear Circuits},
  pages = {858-868},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2232349},
  author = {Haotian Liu and Ngai Wong}
}
@article{journals/tcad/AnisAE03,
  title = {Design and optimization of multithreshold CMOS (MTCMOS) circuits},
  pages = {1324-1342},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818127},
  author = {Mohab Anis and Shawki Areibi and Mohamed I. Elmasry}
}
@article{journals/tcad/LiangL94,
  title = {An object-oriented approach to device simulation-FLOODS},
  pages = {1235-1240},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317466},
  author = {Minchang Liang and Mark E. Law}
}
@article{journals/tcad/ChakradharBA90,
  title = {Toward massively parallel automatic test generation},
  pages = {981-994},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59074},
  author = {Srimat T. Chakradhar and Michael L. Bushnell and Vishwani D. Agrawal}
}
@article{journals/tcad/ChuW98,
  title = {A matrix synthesis approach to thermal placement},
  pages = {1166-1174},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736189},
  author = {Chris C. N. Chu and Martin D. F. Wong}
}
@article{journals/tcad/DhimanR09,
  title = {System-Level Power Management Using Online Learning},
  pages = {676-689},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015740},
  author = {Gaurav Dhiman and Tajana Simunic Rosing}
}
@article{journals/tcad/BahukudumbiC09,
  title = {Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs},
  pages = {111-120},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009150},
  author = {Sudarshan Bahukudumbi and Krishnendu Chakrabarty}
}
@article{journals/tcad/TolC91,
  title = {Buried-channel MOSFET model for SPICE},
  pages = {1015-1035},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85739},
  author = {Michael J. Van der Tol and Savvas G. Chamberlain}
}
@article{journals/tcad/AnholtS89,
  title = {A process and device model for GaAs MESFET technology: GATES},
  pages = {350-359},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29589},
  author = {Robert Anholt and Thomas W. Sigmon}
}
@article{journals/tcad/CarloniMS01,
  title = {Theory of latency-insensitive design},
  pages = {1059-1076},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945302},
  author = {Luca P. Carloni and Kenneth L. McMillan and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Wachutka90,
  title = {Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modeling},
  pages = {1141-1149},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62751},
  author = {Gerhard K. M. Wachutka}
}
@article{journals/tcad/ChangWPTM15,
  title = {Highly Efficient and Effective Approach for Synchronization-Function-Level Parallel Multicore Instruction-Set Simulations},
  pages = {1822-1835},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2434954},
  author = {Jyun-Hao Chang and Hsin-I. Wu and Hsien-Lun Pai and Ren-Song Tsay and Wai-Kei Mak}
}
@article{journals/tcad/TanPKS88,
  title = {ADIC-2.C a general-purpose optimization program suitable for integrated circuit design applications using the pseudo objective function substitution method (POSM)},
  pages = {1150-1163},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9185},
  author = {Gen-Lin Tan and Shao-Wei Pan and Walter H. Ku and An-Jui Shey}
}
@article{journals/tcad/Al-ArsG03,
  title = {Test generation and optimization for DRAM cell defects using electrical simulation},
  pages = {1371-1384},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818125},
  author = {Zaid Al-Ars and A. J. van de Goor}
}
@article{journals/tcad/PomeranzR06a,
  title = {Transparent DFT: a design for testability and test generation approach for synchronous sequential circuits},
  pages = {1170-1175},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855947},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/TzengH10,
  title = {Split-Masking: An Output Masking Scheme for Effective Compound Defect Diagnosis in Scan Architecture With Test Compression},
  pages = {834-839},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043758},
  author = {Chao-Wen Tzeng and Shi-Yu Huang}
}
@article{journals/tcad/MasudaMISA91,
  title = {A submicrometer MOS transistor I-V model for circuit simulation},
  pages = {161-170},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68403},
  author = {Hiroo Masuda and Jun'ichi Mano and Ryuichi Ikematsu and Hitoshi Sugihara and Yukio Aoki}
}
@article{journals/tcad/GonzalezK89,
  title = {An approximation algorithm for the via placement problem},
  pages = {219-228},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21841},
  author = {Teofilo F. Gonzalez and Shashishekhar Kurki-Gowdara}
}
@article{journals/tcad/HuangRRJ05,
  title = {Generation of distributed logic-memory architectures through high-level synthesis},
  pages = {1694-1711},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852276},
  author = {Chao Huang and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/WiederholdBS82,
  title = {A Database Approach to Communication in VLSI Design},
  pages = {57-63},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1982.1269995},
  author = {Gio Wiederhold and Anne F. Beetem and Garrett E. Short}
}
@article{journals/tcad/BiswasDPI07,
  title = {Introduction of Architecturally Visible Storage in Instruction Set Extensions},
  pages = {435-446},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.890582},
  author = {Partha Biswas and Nikil D. Dutt and Laura Pozzi and Paolo Ienne}
}
@article{journals/tcad/HuAQG03,
  title = {Buffer insertion with adaptive blockage avoidance},
  pages = {492-498},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809647},
  author = {Jiang Hu and Charles J. Alpert and Stephen T. Quay and Gopal Gandham}
}
@article{journals/tcad/CortadellaPGM14,
  title = {A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing},
  pages = {409-422},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2292514},
  author = {Jordi Cortadella and Jordi Petit and Sergio Gómez and Francesc Moll}
}
@article{journals/tcad/Diaz-OlavarrietaIZ93,
  title = {Goal-oriented decomposition of switching functions},
  pages = {655-665},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277610},
  author = {Liliana Díaz-Olavarrieta and K. Illanko and Safwat G. Zaky}
}
@article{journals/tcad/Scheffer03,
  title = {Some conditions under which hierarchical verification is O(N)},
  pages = {643-646},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810740},
  author = {Louis Scheffer}
}
@article{journals/tcad/ConcerBSLC10,
  title = {The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip},
  pages = {869-882},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048592},
  author = {Nicola Concer and Luciano Bononi and Michael Soulie and Riccardo Locatelli and Luca P. Carloni}
}
@article{journals/tcad/ManquinhoM02,
  title = {Search pruning techniques in SAT-based branch-and-bound algorithmsfor the binate covering problem},
  pages = {505-516},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998623},
  author = {Vasco M. Manquinho and João P. Marques Silva}
}
@article{journals/tcad/LiuZRG14,
  title = {GASPAD: A General and Efficient mm-Wave Integrated Circuit Synthesis Method Based on Surrogate Model Assisted Evolutionary Algorithm},
  pages = {169-182},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284109},
  author = {Bo Liu and Dixian Zhao and Patrick Reynaert and Georges G. E. Gielen}
}
@article{journals/tcad/SchulzTS88,
  title = {SOCRATES: a highly efficient automatic test pattern generation system},
  pages = {126-137},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3140},
  author = {Michael H. Schulz and Erwin Trischler and Thomas M. Sarfert}
}
@article{journals/tcad/AlpertCKM00,
  title = {Hypergraph partitioning with fixed vertices [VLSI CAD]},
  pages = {267-272},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828555},
  author = {Charles J. Alpert and Andrew E. Caldwell and Andrew B. Kahng and Igor L. Markov}
}
@article{journals/tcad/KocanG05,
  title = {On the ZBDD-based nonenumerative path delay fault coverage calculation},
  pages = {1137-1143},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850851},
  author = {Fatih Kocan and Mehmet Hadi Gunes}
}
@article{journals/tcad/LahaKMRDK15,
  title = {A New Frontier in Ultralow Power Wireless Links: Network-on-Chip and Chip-to-Chip Interconnects},
  pages = {186-198},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379640},
  author = {Soumyasanta Laha and Savas Kaya and David W. Matolak and William Rayess and Dominic DiTomaso and Avinash Karanth Kodi}
}
@article{journals/tcad/Tarnick95,
  title = {Controllable self-checking checkers for conditional concurrent checking},
  pages = {547-553},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384415},
  author = {Steffen Tarnick}
}
@article{journals/tcad/AgrawalCW15,
  title = {Reuse-Based Optimization for Prebond and Post-Bond Testing of 3-D-Stacked ICs},
  pages = {122-135},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2369747},
  author = {Mukesh Agrawal and Krishnendu Chakrabarty and Randy Widialaksono}
}
@article{journals/tcad/PradhanS95,
  title = {A novel scheme to reduce test application time in circuits with full scan},
  pages = {1577-1586},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476587},
  author = {Dhiraj K. Pradhan and Jayashree Saxena}
}
@article{journals/tcad/YuJEB97,
  title = {Diagnosis of CMOS op-amps with gate oxide short faults using multilayer perceptrons},
  pages = {930-935},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644623},
  author = {S. Yu and Barrie W. Jervis and Kevin R. Eckersall and Ian M. Bell}
}
@article{journals/tcad/FangCWG12,
  title = {Reproduction and Detection of Board-Level Functional Failure},
  pages = {630-643},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2175391},
  author = {Hongxia Fang and Krishnendu Chakrabarty and Zhiyuan Wang and Xinli Gu}
}
@article{journals/tcad/KarandikarS08,
  title = {Technology Mapping Using Logical Effort for Solving the Load-Distribution Problem},
  pages = {45-58},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907067},
  author = {Shrirang K. Karandikar and Sachin S. Sapatnekar}
}
@article{journals/tcad/KangIP07,
  title = {A Synthesis Approach for Coarse-Grained Antifuse-Based FPGAs},
  pages = {1564-1575},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895781},
  author = {Chang Woo Kang and Ali Iranli and Massoud Pedram}
}
@article{journals/tcad/SmithSMF91,
  title = {Numerical modeling of two-dimensional device structures using Brandt's multilevel acceleration scheme: application to Poisson's equation},
  pages = {822-824},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137510},
  author = {J. H. Smith and Kenneth M. Steer and Timothy F. Miller and Stephen J. Fonash}
}
@article{journals/tcad/Kundu04,
  title = {Pitfalls of hierarchical fault simulation},
  pages = {312-314},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822099},
  author = {Sandip Kundu}
}
@article{journals/tcad/CasottoS93,
  title = {Automated design management using traces},
  pages = {1077-1095},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238602},
  author = {Andrea Casotto and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Nicolaidis94,
  title = {Fault secure property versus strongly code disjoint checkers},
  pages = {651-658},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277640},
  author = {Michael Nicolaidis}
}
@article{journals/tcad/EganL84,
  title = {Bipartite Folding and Partitioning of a PLA},
  pages = {191-199},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270075},
  author = {J. R. Egan and C. L. Liu}
}
@article{journals/tcad/LiangLC97,
  title = {Identifying invalid states for sequential circuit test generation},
  pages = {1025-1033},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658570},
  author = {Hsing-Chung Liang and Chung-Len Lee and Jwu E. Chen}
}
@article{journals/tcad/KimD91,
  title = {Multilevel logic synthesis of symmetric switching functions},
  pages = {436-446},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75627},
  author = {Bo-Gwan Kim and Donald L. Dietmeyer}
}
@article{journals/tcad/PatelHM04,
  title = {Fault testing for reversible circuits},
  pages = {1220-1230},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831576},
  author = {Ketan N. Patel and John P. Hayes and Igor L. Markov}
}
@article{journals/tcad/FengM06,
  title = {Module relocation to obtain feasible constrained floorplans},
  pages = {856-866},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855981},
  author = {Yan Feng and Dinesh P. Mehta}
}
@article{journals/tcad/WingHW85,
  title = {Gate Matrix Layout},
  pages = {220-231},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270118},
  author = {Omar Wing and Shuo Huang and Rui Wang}
}
@article{journals/tcad/WongB07,
  title = {Fast Positive-Real Balanced Truncation Via Quadratic Alternating Direction Implicit Iteration},
  pages = {1725-1731},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895617},
  author = {Ngai Wong and Venkataramanan Balakrishnan}
}
@article{journals/tcad/WangYW06,
  title = {Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile},
  pages = {3035-3042},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882487},
  author = {Xiren Wang and Wenjian Yu and Zeyi Wang}
}
@article{journals/tcad/BaharCHMS97,
  title = {Symbolic timing analysis and resynthesis for low power of combinational circuits containing false paths},
  pages = {1101-1115},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662674},
  author = {R. Iris Bahar and Hyunwoo Cho and Gary D. Hachtel and Enrico Macii and Fabio Somenzi}
}
@article{journals/tcad/LinW04,
  title = {Second-order approximations for RLC trees},
  pages = {1124-1128},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829794},
  author = {Ching-An Lin and Chien-Hsien Wu}
}
@article{journals/tcad/ChangLHLR13,
  title = {Compact Test Pattern Selection for Small Delay Defect},
  pages = {971-975},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2237946},
  author = {Chia-Yuan Chang and Kuan-Yu Liao and Sheng-Chang Hsu and James Chien-Mo Li and Jiann-Chyi Rau}
}
@article{journals/tcad/EmbabiD94,
  title = {Delay models for CMOS, BiCMOS and BiNMOS circuits and their applications for timing simulations},
  pages = {1132-1142},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310902},
  author = {Sherif H. K. Embabi and R. Damodaran}
}
@article{journals/tcad/MohanM93a,
  title = {Analytical and simulation studies of failure modes in SRAMs using high electron mobility transistors},
  pages = {1885-1896},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251152},
  author = {Sundarar Mohan and Pinaki Mazumder}
}
@article{journals/tcad/ParameswaranS94,
  title = {Computer-aided selection of components for technology-independent specifications},
  pages = {1333-1350},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329263},
  author = {S. Parameswaran and M. F. Schulz}
}
@article{journals/tcad/Dietmeyer93,
  title = {Generating minimal covers of symmetric functions},
  pages = {710-713},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277615},
  author = {Donald L. Dietmeyer}
}
@article{journals/tcad/YeXHWZWNWLW13,
  title = {3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip},
  pages = {584-596},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2228739},
  author = {Yaoyao Ye and Jiang Xu and Baihan Huang and Xiaowen Wu and Wei Zhang 0012 and Xuan Wang and Mahdi Nikdast and Zhehui Wang and Weichen Liu and Zhe Wang}
}
@article{journals/tcad/BhattacharjeeP04,
  title = {LPRAM: a novel low-power high-performance RAM design with testability and scalability},
  pages = {637-651},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826581},
  author = {Subhasis Bhattacharjee and Dhiraj K. Pradhan}
}
@article{journals/tcad/GuptaK05,
  title = {Intrabus crosstalk estimation using word-level statistics},
  pages = {469-478},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842799},
  author = {Suvodeep Gupta and Srinivas Katkoori}
}
@article{journals/tcad/PintoCS09,
  title = {A Methodology for Constraint-Driven Synthesis of On-Chip Communications},
  pages = {364-377},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013273},
  author = {Alessandro Pinto and Luca P. Carloni and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/KosikFHPS00,
  title = {On the interplay between meshing and discretization inthree-dimensional diffusion simulation},
  pages = {1233-1240},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892848},
  author = {Robert Kosik and Peter Fleischmann and Bernhard Haindl and Paola Pietra and Siegfried Selberherr}
}
@article{journals/tcad/LeeGCMLC06,
  title = {Accuracy-Guaranteed Bit-Width Optimization},
  pages = {1990-2000},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873887},
  author = {Dong-U Lee and Altaf Abdul Gaffar and Ray C. C. Cheung and Oskar Mencer and Wayne Luk and George A. Constantinides}
}
@article{journals/tcad/TiriV06,
  title = {A digital design flow for secure integrated circuits},
  pages = {1197-1208},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855939},
  author = {Kris Tiri and Ingrid Verbauwhede}
}
@article{journals/tcad/HwangHL93,
  title = {PLS: a scheduler for pipeline synthesis},
  pages = {1279-1286},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240075},
  author = {Cheng-Tsung Hwang and Yu-Chin Hsu and Youn-Long Lin}
}
@article{journals/tcad/EinspahrMS99,
  title = {A synthesis for testability scheme for finite state machines using clock control},
  pages = {1780-1792},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811327},
  author = {Kent L. Einspahr and Shashank K. Mehta and Sharad C. Seth}
}
@article{journals/tcad/HachtelMPS96,
  title = {Markovian analysis of large finite state machines},
  pages = {1479-1493},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552081},
  author = {Gary D. Hachtel and Enrico Macii and Abelardo Pardo and Fabio Somenzi}
}
@article{journals/tcad/Duvall88,
  title = {An interchange format for process and device simulation},
  pages = {741-754},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3945},
  author = {Steven G. Duvall}
}
@article{journals/tcad/GopalakrishnanOPR02,
  title = {An analysis of the wire-load model uncertainty problem},
  pages = {23-31},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974134},
  author = {Padmini Gopalakrishnan and Altan Odabasioglu and Lawrence T. Pileggi and Salil Raje}
}
@article{journals/tcad/RosaLP05,
  title = {Implementation of a UMTS turbo decoder on a dynamically reconfigurable platform},
  pages = {100-106},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839466},
  author = {Alberto La Rosa and Luciano Lavagno and Claudio Passerone}
}
@article{journals/tcad/SokolovBY07,
  title = {Direct Mapping of Low-Latency Asynchronous Controllers From STGs},
  pages = {993-1009},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.884416},
  author = {Danil Sokolov and Alexandre V. Bystrov and Alexandre Yakovlev}
}
@article{journals/tcad/CamposanoP00,
  title = {Electronic design automation at the turn of the century: accomplishments and vision of the future},
  pages = {1401-1403},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2000.898823},
  author = {Raul Camposano and Massoud Pedram}
}
@article{journals/tcad/BernMS96a,
  title = {Global rebuilding of OBDD's avoiding memory requirement maxima},
  pages = {131-134},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486279},
  author = {Jochen Bern and Christoph Meinel and Anna Slobodová}
}
@article{journals/tcad/MicheliS84,
  title = {Correction to "Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications"},
  pages = {256},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270083},
  author = {Giovanni De Micheli and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/SaabR91,
  title = {Combinatorial optimization by stochastic evolution},
  pages = {525-535},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75636},
  author = {Youssef Saab and Vasant B. Rao}
}
@article{journals/tcad/LiMS11,
  title = {Transient Analysis of CMOS-Gate-Driven RLGC Interconnects Based on FDTD},
  pages = {574-583},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2095650},
  author = {Xiao-Chun Li and Jun-Fa Mao and Madhavan Swaminathan}
}
@article{journals/tcad/NanyaG89,
  title = {The Byzantine hardware fault model},
  pages = {1226-1231},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41508},
  author = {Takashi Nanya and Hendrik A. Goosen}
}
@article{journals/tcad/ChouL02,
  title = {Effective enforcement of path-delay constraints inperformance-driven placement},
  pages = {15-22},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974133},
  author = {Yih-Chih Chou and Youn-Long Lin}
}
@article{journals/tcad/NathanBA90,
  title = {Review of physical models for numerical simulation of semiconductor microsensors},
  pages = {1198-1208},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62757},
  author = {Arokia Nathan and Henry Baltes and Walter Allegretto}
}
@article{journals/tcad/DickJ99,
  title = {Corrections to "mogac: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems"},
  pages = {1527-1527},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.1999.790630},
  author = {Robert P. Dick and Niraj K. Jha}
}
@article{journals/tcad/PalusinskiLV93,
  title = {Comments on `Simulation of lossless symmetrical three conductor systems' by W. Guggenbuhl et al},
  pages = {1617-1619},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256942},
  author = {Olgierd A. Palusinski and Dongjin Lee and Lozios Vakanas}
}
@article{journals/tcad/TaharSCZLM99,
  title = {Modeling and formal verification of the Fairisle ATM switch fabricusing MDGs},
  pages = {956-972},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771178},
  author = {Sofiène Tahar and Xiaoyu Song and Eduard Cerny and Zijian Zhou and Michel Langevin and Otmane Aït Mohamed}
}
@article{journals/tcad/ShiT00,
  title = {Canonical symbolic analysis of large analog circuits withdeterminant decision diagrams},
  pages = {1-18},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822616},
  author = {C.-J. Richard Shi and Sheldon X.-D. Tan}
}
@article{journals/tcad/VenkateswaranMS92,
  title = {Restructuring WSI hexagonal processor arrays},
  pages = {1574-1585},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180268},
  author = {Raja Venkateswaran and Pinaki Mazumder and K. G. Shin}
}
@article{journals/tcad/RavishankarAK12,
  title = {FPGA Power Reduction by Guarded Evaluation Considering Logic Architecture},
  pages = {1305-1318},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2192478},
  author = {Chirag Ravishankar and Jason Helge Anderson and Andrew A. Kennings}
}
@article{journals/tcad/KuI07,
  title = {On the Scaling of Temperature-Dependent Effects},
  pages = {1882-1888},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895774},
  author = {Ja Chun Ku and Yehea I. Ismail}
}
@article{journals/tcad/NassifSD86,
  title = {A Methodology for Worst-Case Analysis of Integrated Circuits},
  pages = {104-113},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270181},
  author = {Sani R. Nassif and Andrzej J. Strojwas and Stephen W. Director}
}
@article{journals/tcad/ChakradharD99,
  title = {Resynthesis and retiming for optimum partial scan},
  pages = {621-630},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759078},
  author = {Srimat T. Chakradhar and Sujit Dey}
}
@article{journals/tcad/OngLL04,
  title = {A parallel fast Fourier transform on multipoles (FFTM) algorithm for electrostatics analysis of three-dimensional structures},
  pages = {1063-1072},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829798},
  author = {Eng Teo Ong and Heow Pueh Lee and Kian Meng Lim}
}
@article{journals/tcad/El-MalehA04,
  title = {An efficient test relaxation technique for synchronous sequential circuits},
  pages = {933-940},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828110},
  author = {Aiman H. El-Maleh and Khaled Al-Utaibi}
}
@article{journals/tcad/ZhangMM96,
  title = {Notes on "Complexity of the lookup-table minimization problem for FPGA technology mapping"},
  pages = {1588-1590},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552093},
  author = {Shujian Zhang and D. Michael Miller and Jon C. Muzio}
}
@article{journals/tcad/LinHT89,
  title = {SILK: a simulated evolution router},
  pages = {1108-1114},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39072},
  author = {Youn-Long Lin and Yu-Chin Hsu and Fur-Shing Tsai}
}
@article{journals/tcad/SinghSKH16,
  title = {Resource and Throughput Aware Execution Trace Analysis for Efficient Run-Time Mapping on MPSoCs},
  pages = {72-85},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2446938},
  author = {Amit Kumar Singh and Muhammad Shafique and Akash Kumar and Jörg Henkel}
}
@article{journals/tcad/TaniguchiSH90,
  title = {Process modeling and simulation: boundary conditions for point defect-based impurity diffusion model},
  pages = {1177-1183},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62754},
  author = {Kenji Taniguchi 0001 and Yoshiaki Shibata and Chihiro Hamaguchi}
}
@article{journals/tcad/RoyD11,
  title = {Transient Simulation of Distributed Networks Using Delay Extraction Based Numerical Convolution},
  pages = {364-373},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2090065},
  author = {Sourajeet Roy and Anestis Dounavis}
}
@article{journals/tcad/Styblinski86,
  title = {Problems of Yield Gradient Estimation for Truncated Probability Density Functions},
  pages = {30-38},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270175},
  author = {M. A. Styblinski}
}
@article{journals/tcad/DobrovolnyVWD03,
  title = {Analysis and compact behavioral modeling of nonlinear distortion in analog communication circuits},
  pages = {1215-1227},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816220},
  author = {Petr Dobrovolný and Gerd Vandersteen and Piet Wambacq and Stéphane Donnay}
}
@article{journals/tcad/CortadellaKLPW05,
  title = {Quasi-static scheduling of independent tasks for reactive systems},
  pages = {1492-1514},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852038},
  author = {Jordi Cortadella and Alex Kondratyev and Luciano Lavagno and Claudio Passerone and Yosinori Watanabe}
}
@article{journals/tcad/Adler91,
  title = {Switch-level simulation using dynamic graph algorithms},
  pages = {346-355},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67788},
  author = {Dan Adler}
}
@article{journals/tcad/HwangDB86,
  title = {A Best-First Search Algorithm for Optimal PLA Folding},
  pages = {433-442},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270213},
  author = {Sun Young Hwang and Robert W. Dutton and Tom Blank}
}
@article{journals/tcad/SmithCC10,
  title = {FPGA Architecture Optimization Using Geometric Programming},
  pages = {1163-1176},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049046},
  author = {Alastair M. Smith and George A. Constantinides and Peter Y. K. Cheung}
}
@article{journals/tcad/RamanathanIG02,
  title = {An analysis of system level power management algorithms and theireffects on latency},
  pages = {291-305},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986423},
  author = {Dinesh Ramanathan and Sandy Irani and Rajesh K. Gupta}
}
@article{journals/tcad/SarkarK01,
  title = {Routability-driven repeater block planning for interconnect-centricfloorplanning},
  pages = {660-671},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920700},
  author = {Probir Sarkar and Cheng-Kok Koh}
}
@article{journals/tcad/WuK02,
  title = {Algorithm level recomputing using allocation diversity: a registertransfer level approach to time redundancy-based concurrent errordetection},
  pages = {1077-1087},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801110},
  author = {Kaijie Wu and Ramesh Karri}
}
@article{journals/tcad/PaikS93,
  title = {Optimal folding of bit sliced stacks},
  pages = {1679-1685},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248078},
  author = {Doowon Paik and Sartaj Sahni}
}
@article{journals/tcad/ChandraP89,
  title = {Experimental evaluation of testability measures for test generation (logic circuits)},
  pages = {93-97},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21822},
  author = {Susheel J. Chandra and Janak H. Patel}
}
@article{journals/tcad/PrakashP13,
  title = {An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture},
  pages = {1819-1823},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269768},
  author = {Aayush Prakash and Hiren D. Patel}
}
@article{journals/tcad/NarayananAD15,
  title = {Editorial},
  pages = {1},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2380491},
  author = {Vijaykrishnan Narayanan and Charles J. Alpert and Sara Dailey}
}
@article{journals/tcad/SinhaRVBSA09,
  title = {Feasible Aggressor-Set Identification Under Constraints for Maximum Coupling Noise},
  pages = {1096-1100},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018779},
  author = {Debjit Sinha and Alex Rubin and Chandu Visweswariah and Frank Borkam and Gregory Schaeffer and Soroush Abbaspour}
}
@article{journals/tcad/KahngLM04,
  title = {Nontree routing for reliability and yield improvement [IC layout]},
  pages = {148-156},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819426},
  author = {Andrew B. Kahng and Bao Liu and Ion I. Mandoiu}
}
@article{journals/tcad/Simoudis90,
  title = {Learning redesign knowledge circuit redesign},
  pages = {1047-1062},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62731},
  author = {Evangelos Simoudis}
}
@article{journals/tcad/ChenWH13,
  title = {Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays},
  pages = {1473-1483},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2267453},
  author = {Yung-Chih Chen and Chun-Yao Wang and Ching-Yi Huang}
}
@article{journals/tcad/VarmaT89,
  title = {Design automation tools for efficient implementation of logic functions by decomposition},
  pages = {901-916},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31549},
  author = {Devadas Varma and E. A. Trachtenberg}
}
@article{journals/tcad/MujumdarJS96,
  title = {Incorporating performance and testability constraints during binding in high-level synthesis},
  pages = {1212-1225},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541441},
  author = {Ashutosh Mujumdar and Rajiv Jain and Kewal K. Saluja}
}
@article{journals/tcad/BinderHS04,
  title = {A study on global and local optimization techniques for TCAD analysis tasks},
  pages = {814-822},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828130},
  author = {Thomas Binder and Clemens Heitzinger and Siegfried Selberherr}
}
@article{journals/tcad/LuLQWS05,
  title = {Longest-path selection for delay test under process variation},
  pages = {1924-1929},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852674},
  author = {Xiang Lu and Zhuo Li 0001 and Wangqi Qiu and D. M. H. Walker and Weiping Shi}
}
@article{journals/tcad/YeDLN11,
  title = {Hierarchical Multialgorithm Parallel Circuit Simulation},
  pages = {45-58},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2067870},
  author = {Xiaoji Ye and Wei Dong and Peng Li and Sani R. Nassif}
}
@article{journals/tcad/LehmanWGH97,
  title = {Logic decomposition during technology mapping},
  pages = {813-834},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644605},
  author = {Eric Lehman and Yosinatori Watanabe and Joel Grodstein and Heather Harkness}
}
@article{journals/tcad/FuchsFS91,
  title = {DYNAMITE: an efficient automatic test pattern generation system for path delay faults},
  pages = {1323-1335},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88928},
  author = {Karl Fuchs and Franz Fink and Michael H. Schulz}
}
@article{journals/tcad/HeraguABP97,
  title = {Improving a nonenumerative method to estimate path delay fault coverage},
  pages = {759-762},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644037},
  author = {Keerthi Heragu and Vishwani D. Agrawal and Michael L. Bushnell and Janak H. Patel}
}
@article{journals/tcad/RakaiFWB14,
  title = {Variation-Aware Geometric Programming Models for the Clock Network Buffer Sizing Problem},
  pages = {532-545},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293067},
  author = {Logan M. Rakai and Amin Farshidi and David T. Westwick and Laleh Behjat}
}
@article{journals/tcad/GuptaM97,
  title = {Specification and analysis of timing constraints for embedded systems},
  pages = {240-256},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594830},
  author = {Rajesh K. Gupta and Giovanni De Micheli}
}
@article{journals/tcad/CardenLC96,
  title = {A global router with a theoretical bound on the optimal solution},
  pages = {208-216},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486666},
  author = {Robert C. Carden IV and Jianmin Li and Chung-Kuan Cheng}
}
@article{journals/tcad/DalpassoF97,
  title = {A method for increasing the IDDQ testability},
  pages = {1186-1188},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662679},
  author = {Marcello Dalpasso and Michele Favalli}
}
@article{journals/tcad/WuYH14,
  title = {A High-Throughput and Arbitrary-Distribution Pattern Generator for the Constrained Random Verification},
  pages = {139-152},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282776},
  author = {Bo-Han Wu and Chun-Ju Yang and Chung-Yang Huang}
}
@article{journals/tcad/ThakkerSBP10,
  title = {A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance},
  pages = {627-631},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042899},
  author = {Rajesh Amratlal Thakker and Chaitanya Sathe and Maryam Shojaei Baghini and Mahesh B. Patil}
}
@article{journals/tcad/YangHZH08,
  title = {Automatic Verification of External Interrupt Behaviors for Microprocessor Design},
  pages = {1670-1683},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927737},
  author = {Fu-Ching Yang and Wen-Kai Huang and Jing-Kun Zhong and Ing-Jer Huang}
}
@article{journals/tcad/DevadasKMW93,
  title = {Computation of floating mode delay in combinational circuits: practice and implementation},
  pages = {1924-1936},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251156},
  author = {Srinivas Devadas and Kurt Keutzer and Sharad Malik and Albert R. Wang}
}
@article{journals/tcad/MakY03,
  title = {Temporal logic replication for dynamically reconfigurable FPGA partitioning},
  pages = {952-959},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814237},
  author = {Wai-Kei Mak and Evangeline F. Y. Young}
}
@article{journals/tcad/StephanBS96,
  title = {Combinational test generation using satisfiability},
  pages = {1167-1176},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536723},
  author = {Paul R. Stephan and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/PadmanabhanWH08,
  title = {Robust Clock Tree Routing in the Presence of Process Variations},
  pages = {1385-1397},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925776},
  author = {Uday Padmanabhan and Janet Meiling Wang and Jiang Hu}
}
@article{journals/tcad/TragoudasN05,
  title = {On-chip embedding mechanisms for large sets of vectors for delay test},
  pages = {488-497},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842800},
  author = {Spyros Tragoudas and Vijay Nagarandal}
}
@article{journals/tcad/MaheshV08,
  title = {A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters},
  pages = {217-229},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907064},
  author = {R. Mahesh and A. Prasad Vinod}
}
@article{journals/tcad/NagR98,
  title = {Performance-driven simultaneous placement and routing for FPGA's},
  pages = {499-518},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703831},
  author = {Sudip Nag and Rob A. Rutenbar}
}
@article{journals/tcad/FengLZ09,
  title = {An On-the-Fly Parameter Dimension Reduction Approach to Fast Second-Order Statistical Static Timing Analysis},
  pages = {141-153},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2009148},
  author = {Zhuo Feng and Peng Li and Yaping Zhan}
}
@article{journals/tcad/BlaquiereDS96,
  title = {Timing analysis speed-up using a hierarchical and a multimode approach},
  pages = {244-255},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486669},
  author = {Yves Blaquière and Michel Dagenais and Yvon Savaria}
}
@article{journals/tcad/SunDC98,
  title = {Efficient timing analysis for CMOS circuits considering data dependent delays},
  pages = {546-552},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703835},
  author = {Shangzhi Sun and David Hung-Chang Du and Hsi-Chuan Chen}
}
@article{journals/tcad/LarmoreGW92,
  title = {Layout placement for sliced architecture},
  pages = {102-114},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108623},
  author = {Lawrence L. Larmore and Daniel D. Gajski and Allen C.-H. Wu}
}
@article{journals/tcad/KagarisKN06,
  title = {On Obtaining Maximum-Length Sequences for Accumulator-Based Serial TPG},
  pages = {2578-2586},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870860},
  author = {Dimitrios Kagaris and P. Karpodinis and Dimitris Nikolos}
}
@article{journals/tcad/ChuW99,
  title = {Greedy wire-sizing is linear time},
  pages = {398-405},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752924},
  author = {Chris C. N. Chu and Martin D. F. Wong}
}
@article{journals/tcad/LeckyMA89,
  title = {Graph theoretic algorithms for the PLA folding problem},
  pages = {1014-1021},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35554},
  author = {J. E. (Ned) Lecky and O. J. Murphy and Richard Absher}
}
@article{journals/tcad/KondoOT98,
  title = {Model-adaptable MOSFET parameter-extraction method using an intermediate model},
  pages = {400-405},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703924},
  author = {Masaki Kondo and Hidetoshi Onodera and Keikichi Tamaru}
}
@article{journals/tcad/GopalakrishnanBMN94,
  title = {A correctness criterion for asynchronous circuit validation and optimization},
  pages = {1309-1318},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329261},
  author = {Ganesh Gopalakrishnan and Erik Brunvand and Nick Michell and Steven M. Nowick}
}
@article{journals/tcad/JoyC93,
  title = {Clock period minimization with wave pipelining},
  pages = {461-472},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229730},
  author = {Donald A. Joy and Maciej J. Ciesielski}
}
@article{journals/tcad/ChengC96,
  title = {Classification and identification of nonrobust untestable path delay faults},
  pages = {845-853},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511566},
  author = {Kwang-Ting Cheng and Hsi-Chuan Chen}
}
@article{journals/tcad/FarhatF93,
  title = {A beta model for estimating the testability and coverage distributions of a VLSI circuit},
  pages = {550-554},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229738},
  author = {Hassan A. Farhat and Steven G. From}
}
@article{journals/tcad/BolchiniCGQS15,
  title = {An Expert CAD Flow for Incremental Functional Diagnosis of Complex Electronic Boards},
  pages = {835-848},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2396997},
  author = {Cristiana Bolchini and Luca Cassano and Paolo Garza and Elisa Quintarelli and Fabio Salice}
}
@article{journals/tcad/LiJ96,
  title = {Pseudorandom test-length analysis using differential solutions},
  pages = {815-825},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503948},
  author = {Dan Li and Wen-Ben Jone}
}
@article{journals/tcad/ChoPH94,
  title = {PARALLEX: a parallel approach to switchbox routing},
  pages = {684-693},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285241},
  author = {Tae Won Cho and Sam S. Pyo and J. Robert Heath}
}
@article{journals/tcad/SuissaRDHG10,
  title = {Empirical Method Based on Neural Networks for Analog Power Modeling},
  pages = {839-844},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043759},
  author = {Abraham Suissa and Olivier Romain and Julien Denoulet and Khalil Hachicha and Patrick Garda}
}
@article{journals/tcad/LeeC02,
  title = {Power grid transient simulation in linear time based on transmission-line-modeling alternating-direction-implicit method},
  pages = {1343-1352},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804082},
  author = {Yu-Min Lee and Charlie Chung-Ping Chen}
}
@article{journals/tcad/ChiouCL09,
  title = {System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm},
  pages = {1213-1223},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021733},
  author = {Lih-Yih Chiou and Yi-Siou Chen and Chih-Hsien Lee}
}
@article{journals/tcad/ChatterjeeFN15,
  title = {Redundancy-Aware Power Grid Electromigration Checking Under Workload Uncertainties},
  pages = {1509-1522},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2419215},
  author = {Sandeep Chatterjee and Mohammad Fawaz and Farid N. Najm}
}
@article{journals/tcad/LeeLH11,
  title = {Test Response Compaction via Output Bit Selection},
  pages = {1534-1544},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2159116},
  author = {Kuen-Jong Lee and Wei-Cheng Lien and Tong-Yu Hsieh}
}
@article{journals/tcad/VecchiK83,
  title = {Global Wiring by Simulated Annealing},
  pages = {215-222},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270039},
  author = {Mario P. Vecchi and Scott Kirkpatrick}
}
@article{journals/tcad/OhP01,
  title = {Gated clock routing for low-power microprocessor design},
  pages = {715-722},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924825},
  author = {Jaewon Oh and Massoud Pedram}
}
@article{journals/tcad/MarianiPZS15,
  title = {DeSpErate++: An Enhanced Design Space Exploration Framework Using Predictive Simulation Scheduling},
  pages = {293-306},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379634},
  author = {Giovanni Mariani and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano}
}
@article{journals/tcad/AmellalK94,
  title = {Functional synthesis of digital systems with TASS},
  pages = {537-552},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277628},
  author = {Said Amellal and Bozena Kaminska}
}
@article{journals/tcad/XuFM06,
  title = {An error control method for application of the discrete cosine transform to extraction of substrate parasitics in ICs},
  pages = {932-938},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855959},
  author = {Chenggang Xu and Terri S. Fiez and Kartikeya Mayaram}
}
@article{journals/tcad/ChristenV88,
  title = {NETOPT-a program for multiobjective design of linear networks},
  pages = {567-577},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3194},
  author = {Ernst Christen and Jirí Vlach}
}
@article{journals/tcad/ZhanFWXGCW04,
  title = {ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism},
  pages = {1421-1428},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833613},
  author = {Rouying Zhan and Haigang Feng and Qiong Wu and Haolu Xie and Xiaokang Guan and Guang Chen and Albert Z. Wang}
}
@article{journals/tcad/HanS09,
  title = {Inductance and Resistance Calculations in Three-Dimensional Packaging Using Cylindrical Conduction-Mode Basis Functions},
  pages = {846-859},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2016642},
  author = {Ki Jin Han and Madhavan Swaminathan}
}
@article{journals/tcad/SanchetiS96,
  title = {Optimal design of macrocells for low power and high speed},
  pages = {1160-1166},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536722},
  author = {Piyush K. Sancheti and Sachin S. Sapatnekar}
}
@article{journals/tcad/MiTCH08,
  title = {Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace Method},
  pages = {1996-2006},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006077},
  author = {Ning Mi and Sheldon X.-D. Tan and Yici Cai and Xianlong Hong}
}
@article{journals/tcad/Sheehan07,
  title = {Realizable Reduction of RC Networks},
  pages = {1393-1407},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891374},
  author = {Bernard N. Sheehan}
}
@article{journals/tcad/KrasniewskiP89,
  title = {Circular self-test path: a low-cost BIST technique for VLSI circuits},
  pages = {46-55},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21818},
  author = {Andrzej Krasniewski and Slawomir Pilarski}
}
@article{journals/tcad/ChunKK09,
  title = {ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults},
  pages = {1401-1413},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2028165},
  author = {Sunghoon Chun and Taejin Kim and Sungho Kang}
}
@article{journals/tcad/CaiW91,
  title = {Optimal channel pin assignment},
  pages = {1413-1424},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97620},
  author = {Yang Cai and Martin D. F. Wong}
}
@article{journals/tcad/JungEF06,
  title = {SPICE-based mixed-mode S-parameter calculations for four-port and three-port circuits},
  pages = {909-913},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855924},
  author = {Kooho Jung and William R. Eisenstadt and Robert M. Fox}
}
@article{journals/tcad/SarrafzadehLW94,
  title = {Single-layer global routing},
  pages = {38-47},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273751},
  author = {Majid Sarrafzadeh and Kuo-Feng Liao and Chak-Kuen Wong}
}
@article{journals/tcad/KoN09,
  title = {Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug},
  pages = {285-297},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009158},
  author = {Ho Fai Ko and Nicola Nicolici}
}
@article{journals/tcad/MenonXT06,
  title = {Design-specific path delay testing in lookup-table-based FPGAs},
  pages = {867-877},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855955},
  author = {Premachandran R. Menon and Weifeng Xu and Russell Tessier}
}
@article{journals/tcad/GhaidaANYLG13,
  title = {Layout Decomposition and Legalization for Double-Patterning Technology},
  pages = {202-215},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2232710},
  author = {Rani S. Ghaida and Kanak B. Agarwal and Sani R. Nassif and Xin Yuan and Lars Liebmann and Puneet Gupta}
}
@article{journals/tcad/ThomasBR87,
  title = {Linking the Behavioral and Structural Domains of Representation for Digital System Design},
  pages = {103-110},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270252},
  author = {Donald E. Thomas and Robert L. Blackburn and Jayanth V. Rajan}
}
@article{journals/tcad/TianTYS12,
  title = {Postgrid Clock Routing for High Performance Microprocessor Designs},
  pages = {255-259},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2170688},
  author = {Haitong Tian and Wai-Chung Tang and Evangeline F. Y. Young and Cliff C. N. Sze}
}
@article{journals/tcad/ChakrabortyP13,
  title = {Skew Management of NBTI Impacted Gated Clock Trees},
  pages = {918-927},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2195002},
  author = {Ashutosh Chakraborty and David Z. Pan}
}
@article{journals/tcad/HuangC99,
  title = {ErrorTracer: design error diagnosis based on fault simulation techniques},
  pages = {1341-1352},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784125},
  author = {Shi-Yu Huang and Kwang-Ting Cheng}
}
@article{journals/tcad/BanerjeeSB09,
  title = {Fast Unified Floorplan Topology Generation and Sizing on Heterogeneous FPGAs},
  pages = {651-661},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015738},
  author = {Pritha Banerjee and Susmita Sur-Kolay and Arijit Bishnu}
}
@article{journals/tcad/YangT12a,
  title = {X-Canceling MISR Architectures for Output Response Compaction With Unknown Values},
  pages = {1417-1427},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193579},
  author = {Joon-Sung Yang and Nur A. Touba}
}
@article{journals/tcad/KhandelwalADCDC15,
  title = {Modeling STI Edge Parasitic Current for Accurate Circuit Simulations},
  pages = {1291-1294},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2419626},
  author = {Sourabh Khandelwal and Harshit Agarwal and Juan Pablo Duarte and Kaiman Chan and Sagnik Dey and Yogesh Singh Chauhan and Chenming Hu}
}
@article{journals/tcad/McDonaldB01,
  title = {CMOS circuit verification with symbolic switch-level timingsimulation},
  pages = {458-474},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913762},
  author = {Clayton B. McDonald and Randal E. Bryant}
}
@article{journals/tcad/MeinerzhagenDE85,
  title = {Quasi-Simultaneous Solution Method: A New Highly Efficient Strategy for Numerical MOST Simulations},
  pages = {575-582},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270159},
  author = {Bernd Meinerzhagen and Heinz K. Dirks and Walter L. Engl}
}
@article{journals/tcad/CallandMPRV98,
  title = {Retiming DAGs [direct acyclic graph]},
  pages = {1319-1325},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736571},
  author = {Pierre-Yves Calland and Anne Mignotte and Olivier Peyran and Yves Robert and Frédéric Vivien}
}
@article{journals/tcad/BachtoldSLL00,
  title = {A system for full-chip and critical net parasitic extraction for ULSI interconnects using a fast 3-D field solver},
  pages = {325-338},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833201},
  author = {Martin Bächtold and Mirko Spasojevic and Christian Lage and Per B. Ljung}
}
@article{journals/tcad/VijayanCW89,
  title = {On VHV-routing in channels with irregular boundaries},
  pages = {146-152},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21833},
  author = {Gopalakrishnan Vijayan and H. H. Chen and Chak-Kuen Wong}
}
@article{journals/tcad/ZhuW98,
  title = {Switch bound allocation for maximizing routability in timing-driven routing of FPGA's},
  pages = {316-323},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703821},
  author = {Kai Zhu and Martin D. F. Wong}
}
@article{journals/tcad/PomeranzR98,
  title = {Low-complexity fault simulation under the multiple observation time and the restricted multiple observation time testing approaches},
  pages = {269-278},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700724},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/KurataN92,
  title = {An explicit method of numerical integration for the complete set of semiconductor device equations},
  pages = {1013-1023},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149772},
  author = {Mamoru Kurata and Shin Nakamura}
}
@article{journals/tcad/YuWYW08,
  title = {Efficient Extraction of Frequency-Dependent Substrate Parasitics Using Direct Boundary Element Method},
  pages = {1508-1513},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925787},
  author = {Wenjian Yu and Xiren Wang and Zuochang Ye and Zeyi Wang}
}
@article{journals/tcad/MaslovD04,
  title = {Reversible cascades with minimal garbage},
  pages = {1497-1509},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836735},
  author = {Dmitri Maslov and Gerhard W. Dueck}
}
@article{journals/tcad/BursteinP83,
  title = {Hierarchical Wire Routing},
  pages = {223-234},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270040},
  author = {Michael Burstein and Richard N. Pelavin}
}
@article{journals/tcad/MoiseevKW10,
  title = {Interconnect Bundle Sizing Under Discrete Design Rules},
  pages = {1650-1654},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2051633},
  author = {Konstantin Moiseev and Avinoam Kolodny and Shmuel Wimer}
}
@article{journals/tcad/BurkeS13,
  title = {Thermal Models for Optical Circuit Simulation Using a Finite Cloud Method and Model Reduction Techniques},
  pages = {1177-1186},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2253835},
  author = {Dan Burke and Tom Smy}
}
@article{journals/tcad/FangCC14,
  title = {A Novel Layout Decomposition Algorithm for Triple Patterning Lithography},
  pages = {397-408},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288678},
  author = {Shao-Yun Fang and Yao-Wen Chang and Wei-Yu Chen}
}
@article{journals/tcad/ChouBY99,
  title = {Average-case technology mapping of asynchronous burst-mode circuits},
  pages = {1418-1434},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790619},
  author = {Wei-Chun Chou and Peter A. Beerel and Kenneth Y. Yun}
}
@article{journals/tcad/ArumiRF08,
  title = {Experimental Characterization of CMOS Interconnect Open Defects},
  pages = {123-136},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907255},
  author = {Daniel Arumí and Rosa Rodríguez-Montañés and Joan Figueras}
}
@article{journals/tcad/ForteS13,
  title = {Improving the Quality of Delay-Based PUFs via Optical Proximity Correction},
  pages = {1879-1891},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2274940},
  author = {Domenic Forte and Ankur Srivastava}
}
@article{journals/tcad/AgostinelliYT93,
  title = {Universal MOSFET hole mobility degradation models for circuit simulation},
  pages = {439-445},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215005},
  author = {Victor Martin Agostinelli Jr. and Greg M. Yeric and A. F. Tasch Jr.}
}
@article{journals/tcad/ZhangLPWWWM12,
  title = {Carbon Nanotube Robust Digital VLSI},
  pages = {453-471},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2187527},
  author = {Jie Zhang 0007 and Albert Lin and Nishant Patil and Hai Wei and Lan Wei and H.-S. Philip Wong and Subhasish Mitra}
}
@article{journals/tcad/Pilarski95,
  title = {Comments on "Test efficiency analysis of random self-test of sequential circuits"},
  pages = {1044-1045},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402504},
  author = {Slawomir Pilarski}
}
@article{journals/tcad/BaiCDS04,
  title = {Interconnect coupling-aware driver modeling in static noise analysis for nanometer circuits},
  pages = {1256-1263},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831568},
  author = {Xiaoliang Bai and Rajit Chandra and Sujit Dey and P. V. Srinivas}
}
@article{journals/tcad/KrsticJC01,
  title = {Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects},
  pages = {416-425},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913759},
  author = {Angela Krstic and Yi-Min Jiang and Kwang-Ting Cheng}
}
@article{journals/tcad/JuRS91,
  title = {Consistency checking and optimization of macromodels},
  pages = {957-967},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85733},
  author = {Yun-Cheng Ju and Vasant B. Rao and Resve A. Saleh}
}
@article{journals/tcad/BuyuksahinN05,
  title = {Early power estimation for VLSI circuits},
  pages = {1076-1088},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850904},
  author = {Kavel M. Büyüksahin and Farid N. Najm}
}
@article{journals/tcad/HuangLHH13,
  title = {Match and Replace: A Functional ECO Engine for Multierror Circuit Rectification},
  pages = {467-478},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2226456},
  author = {Shao-Lun Huang and Wei-Hsun Lin and Po-Kai Huang and Chung-Yang Huang}
}
@article{journals/tcad/KravitzBR91,
  title = {Massively parallel switch-level simulation: a feasibility study},
  pages = {871-894},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87598},
  author = {Saul A. Kravitz and Randal E. Bryant and Rob A. Rutenbar}
}
@article{journals/tcad/WangGYS15,
  title = {Endurance-Aware Allocation of Data Variables on NVM-Based Scratchpad Memory in Real-Time Embedded Systems},
  pages = {1600-1612},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2422846},
  author = {Zhu Wang and Zonghua Gu and Min Yao and Zili Shao}
}
@article{journals/tcad/KongP12,
  title = {FIR Filter Synthesis Based on Interleaved Processing of Coefficient Generation and Multiplier-Block Synthesis},
  pages = {1169-1179},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190826},
  author = {Byeong Yong Kong and In-Cheol Park}
}
@article{journals/tcad/GnaniGVCR02,
  title = {Automatic 2-D and 3-D simulation of parasitic structures insmart-power integrated circuits},
  pages = {791-798},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013892},
  author = {Elena Gnani and Vincenzo Giudicissi and Radu Vissarion and Claudio Contiero and Massimo Rudan}
}
@article{journals/tcad/Abu-RahmaA08,
  title = {A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations},
  pages = {1983-1995},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006096},
  author = {Mohamed H. Abu-Rahma and Mohab Anis}
}
@article{journals/tcad/LinM97,
  title = {On designing universal logic blocks and their application to FPGA design},
  pages = {519-527},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631214},
  author = {Chih-Chang Lin and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/WeytenP89,
  title = {Quad list quad trees: a geometrical data structure with improved performance for large region queries},
  pages = {229-233},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21842},
  author = {Ludo Weyten and Wim De Pauw}
}
@article{journals/tcad/InnocentWDTSM03,
  title = {An analytic Volterra-series-based model for a MEMS variable capacitor},
  pages = {124-131},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806603},
  author = {Manuel Innocent and Piet Wambacq and Stéphane Donnay and Harrie A. C. Tilmans and Willy M. C. Sansen and Hugo De Man}
}
@article{journals/tcad/XuN06,
  title = {Multifrequency TAM design for hierarchical SOCs},
  pages = {181-196},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852440},
  author = {Qiang Xu and Nicola Nicolici}
}
@article{journals/tcad/GlaserV96,
  title = {Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm},
  pages = {410-423},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494704},
  author = {Uwe Gläser and Heinrich Theodor Vierhaus}
}
@article{journals/tcad/Gannett90,
  title = {SHORTFINDER: a graphical CAD tool for locating net-to-net shorts in VLSI chip layouts},
  pages = {669-674},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55197},
  author = {Joel W. Gannett}
}
@article{journals/tcad/MehlhornN90,
  title = {A faster compaction algorithm with automatic jog insertion},
  pages = {158-166},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46782},
  author = {Kurt Mehlhorn and Stefan Näher}
}
@article{journals/tcad/LiaoW83,
  title = {An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints},
  pages = {62-69},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270022},
  author = {Yuh-Zen Liao and Chak-Kuen Wong}
}
@article{journals/tcad/GrahamP93,
  title = {Interpolation of MOSFET table data in width, length, and temperature},
  pages = {1880-1884},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251151},
  author = {Mark G. Graham and John J. Paulos}
}
@article{journals/tcad/BabbTDHHA97,
  title = {Logic emulation with virtual wires},
  pages = {609-626},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640619},
  author = {Jonathan Babb and Russell Tessier and Matthew Dahl and Silvina Hanono and David M. Hoki and Anant Agarwal}
}
@article{journals/tcad/AliSSK15,
  title = {Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures},
  pages = {808-821},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2398423},
  author = {Sk Subidh Ali and Samah Mohamed Saeed and Ozgur Sinanoglu and Ramesh Karri}
}
@article{journals/tcad/BecerVOP04,
  title = {Crosstalk noise control in an SoC physical design flow},
  pages = {488-497},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825855},
  author = {Murat R. Becer and Ravi Vaidyanathan and Chanhee Oh and Rajendran Panda}
}
@article{journals/tcad/RothermelM83,
  title = {Automatic Variable-Width Routing for VLSI},
  pages = {271-284},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270045},
  author = {Hans-Jürgen Rothermel and Dieter A. Mlynski}
}
@article{journals/tcad/EckhardtM99,
  title = {Hierarchical algorithm partitioning at system level for an improved utilization of memory structures},
  pages = {14-24},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739055},
  author = {Uwe Eckhardt and Renate Merker}
}
@article{journals/tcad/MoB03,
  title = {PLA-based regular structures and their synthesis},
  pages = {723-729},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811454},
  author = {Fan Mo and Robert K. Brayton}
}
@article{journals/tcad/BeltrameSS07,
  title = {Multi-Accuracy Power and Performance Transaction-Level Modeling},
  pages = {1830-1842},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895790},
  author = {Giovanni Beltrame and Donatella Sciuto and Cristina Silvano}
}
@article{journals/tcad/TakamatsuK89,
  title = {CONT: a concurrent test generation system},
  pages = {966-972},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35548},
  author = {Yuzo Takamatsu and Kozo Kinoshita}
}
@article{journals/tcad/BanerjeeKCCR09,
  title = {Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering},
  pages = {1127-1137},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2022197},
  author = {Nilanjan Banerjee and Georgios Karakonstantis and Jung Hwan Choi and Chaitali Chakrabarti and Kaushik Roy}
}
@article{journals/tcad/GortA12,
  title = {Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010},
  pages = {61-74},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2165715},
  author = {Marcel Gort and Jason Helge Anderson}
}
@article{journals/tcad/HsiehHC12,
  title = {A Reagent-Saving Mixing Algorithm for Preparing Multiple-Target Biochemical Samples Using Digital Microfluidics},
  pages = {1656-1669},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2202396},
  author = {Yi-Ling Hsieh and Tsung-Yi Ho and Krishnendu Chakrabarty}
}
@article{journals/tcad/WeytenP89a,
  title = {Performance prediction for adaptive quad tree graphical data structures},
  pages = {1218-1222},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41506},
  author = {Ludo Weyten and Wim De Pauw}
}
@article{journals/tcad/LinCL09,
  title = {Analog Placement Based on Symmetry-Island Formulation},
  pages = {791-804},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017433},
  author = {Mark Po-Hung Lin and Yao-Wen Chang and Shyh-Chang Lin}
}
@article{journals/tcad/QiuMM14,
  title = {Characterizing VeSFET-Based ICs With CMOS-Oriented EDA Infrastructure},
  pages = {495-506},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293539},
  author = {Xiang Qiu and Malgorzata Marek-Sadowska and Wojciech P. Maly}
}
@article{journals/tcad/ChiangJK85,
  title = {A Simulation Method to Completely Model the Various Transistor I-V Operational Modes of Long Channel Depletion MOSFET's},
  pages = {322-328},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270128},
  author = {Min-Wen Chiang and J. C. Junior and Chuck Kao}
}
@article{journals/tcad/LinMM10,
  title = {Layout Generator for Transistor-Level High-Density Regular Circuits},
  pages = {197-210},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035580},
  author = {Yi-Wei Lin and Malgorzata Marek-Sadowska and Wojciech Maly}
}
@article{journals/tcad/AndriamisainaCCC10,
  title = {High-Level Synthesis for Designing Multimode Architectures},
  pages = {1736-1749},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2062751},
  author = {Caaliph Andriamisaina and Philippe Coussy and Emmanuel Casseau and Cyrille Chavet}
}
@article{journals/tcad/MarLY82,
  title = {Substrate Current Modeling for Circuit Simulation},
  pages = {183-186},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270009},
  author = {J. Mar and Sheau-Suey Li and Swei-Yam Yu}
}
@article{journals/tcad/Divekar84,
  title = {DC Statistical Circuit Analysis for Bipolar IC's Using Parameter Correlations-An Experimental Example},
  pages = {101-103},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270062},
  author = {Dileep A. Divekar}
}
@article{journals/tcad/IrturkMOSK11,
  title = {Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic Generation of Application Specific Architectures},
  pages = {1173-1183},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2120990},
  author = {Ali Irturk and Janarbek Matai and Jason Oberg and Jeffrey Su and Ryan Kastner}
}
@article{journals/tcad/SvenssonT88,
  title = {Switch-level simulation and the pass transistor EXOR gate},
  pages = {994-997},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7797},
  author = {Christer Svensson and Robert Tjärnström}
}
@article{journals/tcad/Trickey87,
  title = {Flamel: A High-Level Hardware Compiler},
  pages = {259-269},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270270},
  author = {Howard Trickey}
}
@article{journals/tcad/Rajsuman94,
  title = {A new testing method for EEPLA},
  pages = {935-939},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293950},
  author = {Rochit Rajsuman}
}
@article{journals/tcad/YoungWY00,
  title = {Slicing floorplans with range constraint},
  pages = {272-278},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828556},
  author = {Evangeline F. Y. Young and Martin D. F. Wong and Hannah Honghua Yang}
}
@article{journals/tcad/SarfertMST92,
  title = {A hierarchical test pattern generation system based on high-level primitives},
  pages = {34-44},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108617},
  author = {Thomas M. Sarfert and Remo G. Markgraf and Michael H. Schulz and Erwin Trischler}
}
@article{journals/tcad/KangP05,
  title = {SAT-based unbounded symbolic model checking},
  pages = {129-140},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.841068},
  author = {Hyeong-Ju Kang and In-Cheol Park}
}
@article{journals/tcad/WeiS86,
  title = {PLATYPUS: A PLA Test Pattern Generation Tool},
  pages = {633-644},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270233},
  author = {Ruey-Sing Wei and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Kuo90,
  title = {Representing large cell maps},
  pages = {1238-1241},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62761},
  author = {Yue-Sun Kuo}
}
@article{journals/tcad/HuBH94,
  title = {Minimizing the number of delay buffers in the synchronization of pipelined systems},
  pages = {1441-1449},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331401},
  author = {Xiaobo Sharon Hu and Steven C. Bass and Ronald G. Harber}
}
@article{journals/tcad/ZhanFWXGCW03,
  title = {ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction},
  pages = {1362-1370},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818140},
  author = {Rouying Zhan and Haigang Feng and Qiong Wu and Haolu Xie and Xiaokang Guan and Guang Chen and Albert Z. Wang}
}
@article{journals/tcad/ZhangGJ07,
  title = {Majority and Minority Network Synthesis With Application to QCA-, SET-, and TPL-Based Nanotechnologies},
  pages = {1233-1245},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888267},
  author = {Rui Zhang and Pallav Gupta and Niraj K. Jha}
}
@article{journals/tcad/TanRLJ02,
  title = {High-level energy macromodeling of embedded software},
  pages = {1037-1050},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801094},
  author = {Tat Kee Tan and Anand Raghunathan and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/TienCT02,
  title = {Crosstalk alleviation for dynamic PLAs},
  pages = {1416-1424},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804384},
  author = {Tzyy-Kuen Tien and Shih-Chieh Chang and Tong-Kai Tsai}
}
@article{journals/tcad/Larrabee92,
  title = {Test pattern generation using Boolean satisfiability},
  pages = {4-15},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108614},
  author = {Tracy Larrabee}
}
@article{journals/tcad/ChengDD90,
  title = {'Defensive programming' in the rapid development of a parallel scientific program},
  pages = {665-669},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55196},
  author = {D. Y. Cheng and J. T. Deutsch and Robert W. Dutton}
}
@article{journals/tcad/OzdalWH08,
  title = {Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards},
  pages = {84-95},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907274},
  author = {Muhammet Mustafa Ozdal and Martin D. F. Wong and Philip S. Honsinger}
}
@article{journals/tcad/Vijayan90,
  title = {Partitioning logic on graph structures to minimize routing cost},
  pages = {1326-1334},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62777},
  author = {Gopalakrishnan Vijayan}
}
@article{journals/tcad/WeiC91,
  title = {Ratio cut partitioning for hierarchical designs},
  pages = {911-921},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87601},
  author = {Yen-Chuen A. Wei and Chung-Kuan Cheng}
}
@article{journals/tcad/ChangMC96,
  title = {Perturb and simplify: multilevel Boolean network optimizer},
  pages = {1494-1504},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552082},
  author = {Shih-Chieh Chang and Malgorzata Marek-Sadowska and Kwang-Ting Cheng}
}
@article{journals/tcad/PowerL92,
  title = {An enhanced SPICE MOSFET model suitable for analog applications},
  pages = {1418-1425},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177404},
  author = {James A. Power and W. A. Lane}
}
@article{journals/tcad/XieD11,
  title = {Bound-Based Statistically-Critical Path Extraction Under Process Variations},
  pages = {59-71},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2072670},
  author = {Lin Xie and Azadeh Davoodi}
}
@article{journals/tcad/SherlekarS88,
  title = {Conditionally robust two-pattern tests and CMOS design for testability},
  pages = {325-332},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3165},
  author = {Sunil D. Sherlekar and P. S. Subramanian}
}
@article{journals/tcad/WeiDT07,
  title = {Systematic Methodology for Designing Reconfigurable DeltaSigma Modulator Topologies for Multimode Communication Systems},
  pages = {480-496},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.885734},
  author = {Ying Wei and Alex Doboli and Hua Tang}
}
@article{journals/tcad/MammoBDW15,
  title = {Post-Silicon Validation of Multiprocessor Memory Consistency},
  pages = {1027-1037},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2402171},
  author = {Biruk W. Mammo and Valeria Bertacco and Andrew DeOrio and Ilya Wagner}
}
@article{journals/tcad/BarrioHMMM12,
  title = {Multispeculative Addition Applied to Datapath Synthesis},
  pages = {1817-1830},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2208966},
  author = {Alberto A. Del Barrio and Román Hermida and Seda Ogrenci Memik and José M. Mendías and María C. Molina}
}
@article{journals/tcad/SpjutKKB09,
  title = {TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing},
  pages = {1802-1815},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2028981},
  author = {Josef B. Spjut and Andrew E. Kensler and Daniel Kopta and Erik Brunvand}
}
@article{journals/tcad/ChengGH09,
  title = {Efficient Additive Statistical Leakage Estimation},
  pages = {1777-1781},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030433},
  author = {Lerong Cheng and Puneet Gupta and Lei He}
}
@article{journals/tcad/ChangMB08,
  title = {Fixing Design Errors With Counterexamples and Resynthesis},
  pages = {184-188},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907257},
  author = {Kai-Hui Chang and Igor L. Markov and Valeria Bertacco}
}
@article{journals/tcad/GerstlauerSPDG07,
  title = {Automatic Layer-Based Generation of System-On-Chip Bus Communication Models},
  pages = {1676-1687},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895794},
  author = {Andreas Gerstlauer and Dongwan Shin and Junyu Peng and Rainer Dömer and Daniel Gajski}
}
@article{journals/tcad/BandyW96,
  title = {A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way},
  pages = {475-483},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506135},
  author = {William R. Bandy and Raymond S. Winton}
}
@article{journals/tcad/KannanKKS15,
  title = {Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor Memories},
  pages = {822-834},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2394434},
  author = {Sachhidh Kannan and Naghmeh Karimi and Ramesh Karri and Ozgur Sinanoglu}
}
@article{journals/tcad/CongL95,
  title = {Optimal wiresizing under Elmore delay model},
  pages = {321-336},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365123},
  author = {Jason Cong and Kwok-Shing Leung}
}
@article{journals/tcad/HuangPS94,
  title = {Timed Boolean calculus and its applications in timing analysis},
  pages = {318-337},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265674},
  author = {Shiang-Tang Huang and Tai-Ming Parng and Jyuo-Min Shyu}
}
@article{journals/tcad/GunupudiNA00,
  title = {Simulation of high-speed distributed interconnects using Krylov-space techniques},
  pages = {799-808},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851995},
  author = {Pavan K. Gunupudi and Michel S. Nakhla and Ramachandra Achar}
}
@article{journals/tcad/ConstantinidesCL03,
  title = {Wordlength optimization for linear digital signal processing},
  pages = {1432-1442},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818119},
  author = {George A. Constantinides and Peter Y. K. Cheung and Wayne Luk}
}
@article{journals/tcad/LaiCAG14,
  title = {SlackProbe: A Flexible and Efficient In Situ Timing Slack Monitoring Methodology},
  pages = {1168-1179},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2323195},
  author = {Liangzhen Lai and Vikas Chandra and Robert C. Aitken and Puneet Gupta}
}
@article{journals/tcad/Lewis90,
  title = {Device model approximation using 2N trees},
  pages = {30-38},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45854},
  author = {David M. Lewis}
}
@article{journals/tcad/CarlsonL95,
  title = {Delay optimization of digital CMOS VLSI circuits by transistor reordering},
  pages = {1183-1192},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466335},
  author = {Bradley S. Carlson and Suh-Juch Lee}
}
@article{journals/tcad/LifaEP16,
  title = {A Reconfigurable Framework for Performance Enhancement With Dynamic FPGA Configuration Prefetching},
  pages = {100-113},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2448694},
  author = {Adrian Alin Lifa and Petru Eles and Zebo Peng}
}
@article{journals/tcad/SakallahMBD93,
  title = {Synchronization of pipelines},
  pages = {1132-1146},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238606},
  author = {Karem A. Sakallah and Trevor N. Mudge and Timothy M. Burks and Edward S. Davidson}
}
@article{journals/tcad/ParkKH91a,
  title = {A charge conserving non-quasi-state (NQS) MOSFET model for SPICE transient analysis},
  pages = {629-642},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79500},
  author = {Hong June Park and Ping Keung Ko and Chenming Hu}
}
@article{journals/tcad/CongM07,
  title = {Optimality Study of Logic Synthesis for LUT-Based FPGAs},
  pages = {230-239},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887922},
  author = {Jason Cong and Kirill Minkovich}
}
@article{journals/tcad/BryanDK92,
  title = {Necessary and sufficient conditions for hazard-free robust transistor stuck-open-fault testability in multilevel networks},
  pages = {800-803},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137525},
  author = {Michael J. Bryan and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/WatanabeGB96,
  title = {Permissible functions for multioutput components in combinational logic optimization},
  pages = {732-744},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503942},
  author = {Yosinori Watanabe and Lisa M. Guerra and Robert K. Brayton}
}
@article{journals/tcad/Oliveira01,
  title = {Techniques for the creation of digital watermarks in sequentialcircuit designs},
  pages = {1101-1117},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945306},
  author = {Arlindo L. Oliveira}
}
@article{journals/tcad/Kagaris02,
  title = {Linear dependencies in extended LFSMs},
  pages = {852-859},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013897},
  author = {Dimitrios Kagaris}
}
@article{journals/tcad/WangY09,
  title = {High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability},
  pages = {1583-1596},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026360},
  author = {Sying-Jyan Wang and Tung-Hua Yeh}
}
@article{journals/tcad/ReedSS85,
  title = {A New Symbolic Channel Router: YACR2},
  pages = {208-219},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270117},
  author = {James Reed and Alberto L. Sangiovanni-Vincentelli and Mauro Santomauro}
}
@article{journals/tcad/LiuFC15,
  title = {Stitch-Aware Routing for Multiple E-Beam Lithography},
  pages = {471-482},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2385761},
  author = {Iou-Jen Liu and Shao-Yun Fang and Yao-Wen Chang}
}
@article{journals/tcad/LiuC03,
  title = {Failing vector identification based on overlapping intervals of test vectors in a scan-BIST environment},
  pages = {593-604},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810739},
  author = {Chunsheng Liu and Krishnendu Chakrabarty}
}
@article{journals/tcad/BoothW90,
  title = {Simulation of a MOS transistor with spatially nonuniform channel parameters},
  pages = {1354-1357},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62780},
  author = {Richard Booth and Marvin White}
}
@article{journals/tcad/WuHWM09,
  title = {Power Supply Noise Reduction for At-Speed Scan Testing in Linear-Decompression Environment},
  pages = {1767-1776},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030440},
  author = {Meng-Fan Wu and Jiun-Lang Huang and Xiaoqing Wen and Kohei Miyase}
}
@article{journals/tcad/AugePDG05,
  title = {Platform-based design from parallel C specifications},
  pages = {1811-1826},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852431},
  author = {Ivan Augé and Frédéric Pétrot and François Donnet and Pascal Gomez}
}
@article{journals/tcad/LinLCST12,
  title = {An Efficient Pre-Assignment Routing Algorithm for Flip-Chip Designs},
  pages = {878-889},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2181511},
  author = {Chung-Wei Lin and Po-Wei Lee and Yao-Wen Chang and Chin-Fang Shen and Wei-Chih Tseng}
}
@article{journals/tcad/ChunO10,
  title = {DiSC: A New Diagnosis Method for Multiple Scan Chain Failures},
  pages = {2051-2055},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061110},
  author = {Sunghoon Chun and Alex Orailoglu}
}
@article{journals/tcad/SpanosD86,
  title = {Parameter Extraction for Statistical IC Process Characterization},
  pages = {66-78},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270178},
  author = {Costas J. Spanos and Stephen W. Director}
}
@article{journals/tcad/LuHHN13,
  title = {Synergistic Reliability and Yield Enhancement Techniques for Embedded SRAMs},
  pages = {165-169},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2210420},
  author = {Shyue-Kung Lu and Huan-Hua Huang and Jiun-Lang Huang and Pony Ning}
}
@article{journals/tcad/SousaGTMCW96,
  title = {Defect level evaluation in an IC design environment},
  pages = {1286-1293},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541448},
  author = {José T. de Sousa and Fernando M. Gonçalves and João Paulo Teixeira and Cristoforo Marzocca and Francesco Corsi and Thomas W. Williams}
}
@article{journals/tcad/ChakrabortyAB97,
  title = {On variable clock methods for path delay testing of sequential circuits},
  pages = {1237-1249},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663815},
  author = {Tapan J. Chakraborty and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/tcad/LuoC13,
  title = {Design of Pin-Constrained General-Purpose Digital Microfluidic Biochips},
  pages = {1307-1320},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2260192},
  author = {Yan Luo and Krishnendu Chakrabarty}
}
@article{journals/tcad/LiYM06,
  title = {Comments on "Modeling of Metallic Carbon-Nanotube Interconnects for Circuit Simulations and a Comparison With Cu Interconnects for Sealed Technologies"},
  pages = {3042-3044},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.883920},
  author = {Hong Li and Wen-Yan Yin and Junfa Mao}
}
@article{journals/tcad/LinHC11,
  title = {Post-Placement Power Optimization With Multi-Bit Flip-Flops},
  pages = {1870-1882},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2165716},
  author = {Mark Po-Hung Lin and Chih-Cheng Hsu and Yao-Tsung Chang}
}
@article{journals/tcad/ChatterjeeMBWK06,
  title = {Reducing Structural Bias in Technology Mapping},
  pages = {2894-2903},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882484},
  author = {Satrajit Chatterjee and Alan Mishchenko and Robert K. Brayton and Xinning Wang and Timothy Kam}
}
@article{journals/tcad/ChenK96,
  title = {A unified triode/saturation model with an improved continuity in the output conductance suitable for CAD of VLSI circuits using deep sub-0.1 µm NMOS devices},
  pages = {256-258},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486670},
  author = {Y. G. Chen and James B. Kuo}
}
@article{journals/tcad/Oh00,
  title = {Accurate transient simulation of transmission lines with the skineffect},
  pages = {389-396},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833207},
  author = {Kyung Suk Oh}
}
@article{journals/tcad/WuH89,
  title = {Switching network logic approach to sequential MOS circuit design},
  pages = {782-794},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31535},
  author = {Min-You Wu and Ibrahim N. Hajj}
}
@article{journals/tcad/CostaCCB91,
  title = {Symbolic generation of constrained random logic cells},
  pages = {220-231},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68408},
  author = {Raffaele Costa and Francesco Curatelli and Daniele D. Caviglia and Giacomo M. Bisio}
}
@article{journals/tcad/Jone93,
  title = {Defect level estimation of circuit testing using sequential statistical analysis},
  pages = {336-348},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205012},
  author = {Wen-Ben Jone}
}
@article{journals/tcad/WalkeySCMM04,
  title = {Compact, netlist-based representation of thermal transient coupling using controlled sources},
  pages = {1593-1596},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836722},
  author = {David J. Walkey and Tom J. Smy and Dritan Celo and Tom W. MacElwee and Michael C. Maliepaard}
}
@article{journals/tcad/TurgisA98,
  title = {A novel macromodel for power estimation in CMOS structures},
  pages = {1090-1098},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736183},
  author = {S. Turgis and Daniel Auvergne}
}
@article{journals/tcad/QianPP94,
  title = {Modeling the "Effective capacitance" for the RC interconnect of CMOS gates},
  pages = {1526-1535},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331409},
  author = {Jessica Qian and Satyamurthy Pullela and Lawrence T. Pillage}
}
@article{journals/tcad/WangM07,
  title = {Accelerated Chip-Level Thermal Analysis Using Multilayer Green's Function},
  pages = {325-344},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.883919},
  author = {Baohua Wang and Pinaki Mazumder}
}
@article{journals/tcad/StallmannHL90,
  title = {Unconstrained via minimization for topological multilayer routing},
  pages = {970-980},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59073},
  author = {Matthias F. M. Stallmann and Thomas A. Hughes and Wentai Liu}
}
@article{journals/tcad/ChenGNA07,
  title = {Analysis of Frequency-Dependent Interconnects Using Integrated Congruence Transform},
  pages = {1139-1149},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.884489},
  author = {Changzhong Chen and Emad Gad and Natalie Nakhla and Ramachandra Achar}
}
@article{journals/tcad/LiGXP07,
  title = {Robust Analog/RF Circuit Design With Projection-Based Performance Modeling},
  pages = {2-15},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882513},
  author = {Xin Li 0001 and Padmini Gopalakrishnan and Yang Xu and Lawrence T. Pileggi}
}
@article{journals/tcad/EkpanyapongMWLL06,
  title = {Profile-guided microarchitectural floor planning for deep submicron processor design},
  pages = {1289-1300},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855971},
  author = {Mongkol Ekpanyapong and Jacob R. Minz and Thaisiri Watewai and Hsien-Hsin S. Lee and Sung Kyu Lim}
}
@article{journals/tcad/Deutsch89,
  title = {Two new and 'more difficult' channel routing problems},
  pages = {448},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29597},
  author = {David N. Deutsch}
}
@article{journals/tcad/MargarinoRGCA87,
  title = {A Tile-Expansion Router},
  pages = {507-517},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270299},
  author = {A. Margarino and A. Romano and Alessandro De Gloria and Francesco Curatelli and P. Antognetti}
}
@article{journals/tcad/XieB00,
  title = {Implicit enumeration of strongly connected components and anapplication to formal verification},
  pages = {1225-1230},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875347},
  author = {Aiguo Xie and Peter A. Beerel}
}
@article{journals/tcad/KedemW84,
  title = {Graph-Optimization Techniques for IC Layout and Compaction},
  pages = {12-20},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270052},
  author = {Gershon Kedem and Hiroyuki Watanabe}
}
@article{journals/tcad/YamamotoKOMTS87,
  title = {A Two-Dimensional Etching Profile Simulator: ESPRIT},
  pages = {417-422},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270287},
  author = {S. Yamamoto and T. Kure and M. Ohgo and Teruo Matsuzawa and S. Tachi and H. Sunami}
}
@article{journals/tcad/Hong12,
  title = {A Static Linear Behavior Analog Fault Model for Switched-Capacitor Circuits},
  pages = {597-609},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2173492},
  author = {Hao-Chiao Hong}
}
@article{journals/tcad/LevantinoM12,
  title = {Computing the Perturbation Projection Vector of Oscillators via Frequency Domain Analysis},
  pages = {1499-1507},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2194493},
  author = {Salvatore Levantino and Paolo Maffezzoni}
}
@article{journals/tcad/PomeranzR08c,
  title = {On the Saturation of n-Detection Test Generation by Different Definitions With Increased n},
  pages = {946-957},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917577},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HwangD89,
  title = {Improved physical modeling of submicron MOSFETs based on parameter extraction using 2-D simulation},
  pages = {370-379},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29591},
  author = {Chang G. Hwang and Robert W. Dutton}
}
@article{journals/tcad/ChaiK05,
  title = {A fast pseudo-Boolean constraint solver},
  pages = {305-317},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842808},
  author = {Donald Chai and Andreas Kuehlmann}
}
@article{journals/tcad/HachtelM89,
  title = {Linear complexity algorithms for hierarchical routing},
  pages = {64-80},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21820},
  author = {Gary D. Hachtel and Christopher R. Morrison}
}
@article{journals/tcad/SinghS08,
  title = {A Scalable Statistical Static Timing Analyzer Incorporating Correlated Non-Gaussian and Gaussian Parameter Variations},
  pages = {160-173},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907241},
  author = {Jaskirat Singh and Sachin S. Sapatnekar}
}
@article{journals/tcad/SovianiHE09,
  title = {Synthesis and Optimization of Pipelined Packet Processors},
  pages = {231-244},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009168},
  author = {Cristian Soviani and Ilija Hadzic and Stephen A. Edwards}
}
@article{journals/tcad/SmyG12,
  title = {Robust Simulation of Opto-Electronic Systems by Alternating Complex Envelope Representations},
  pages = {1139-1143},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2113770},
  author = {Tom Smy and Pavan K. Gunupudi}
}
@article{journals/tcad/KodaKF07,
  title = {Linear Programming-Based Cell Placement With Symmetry Constraints for Analog IC Layout},
  pages = {659-668},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.891365},
  author = {Shinichi Koda and Chikaaki Kodama and Kunihiro Fujiyoshi}
}
@article{journals/tcad/MohanC96,
  title = {EARTH: combined state assignment of PLA-based FSM's targeting area and testability},
  pages = {727-731},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503941},
  author = {Chunduri Rama Mohan and Partha Pratim Chakrabarti}
}
@article{journals/tcad/OborilT14,
  title = {Aging-Aware Design of Microprocessor Instruction Pipelines},
  pages = {704-716},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2298333},
  author = {Fabian Oboril and Mehdi Baradaran Tahoori}
}
@article{journals/tcad/LombardiMSV88,
  title = {A physically based mobility model for numerical simulation of nonplanar devices},
  pages = {1164-1171},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9186},
  author = {Claudio Lombardi and Stefano Manzini and Antonio Saporito and Massimo Vanzi}
}
@article{journals/tcad/Konuk99,
  title = {Voltage- and current-based fault simulation for interconnect open defects},
  pages = {1768-1779},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811326},
  author = {Haluk Konuk}
}
@article{journals/tcad/Fisher88,
  title = {An enhanced power meter for SPICE2 circuit simulation},
  pages = {641-643},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3201},
  author = {Gregory J. Fisher}
}
@article{journals/tcad/KagarisTK97,
  title = {Improved nonenumerative path-delay fault-coverage estimation based on optimal polynomial-time algorithms},
  pages = {309-315},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594836},
  author = {Dimitrios Kagaris and Spyros Tragoudas and Dimitrios Karayiannis}
}
@article{journals/tcad/TangS88,
  title = {Yield optimization for nondifferentiable density functions using convolution techniques},
  pages = {1053-1067},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7805},
  author = {Tian-Shen Tang and M. A. Styblinski}
}
@article{journals/tcad/MartinsLH13,
  title = {LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits},
  pages = {1641-1654},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269050},
  author = {Ricardo Martins and Nuno C. Lourenço and Nuno Horta}
}
@article{journals/tcad/ChaRN99,
  title = {SEGRA: a very fast general area router for multichip modules},
  pages = {659-665},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759082},
  author = {Young-Jun Cha and Chong S. Rim and Kazuo Nakajima}
}
@article{journals/tcad/YangX08,
  title = {State-Sensitive X-Filling Scheme for Scan Capture Power Reduction},
  pages = {1338-1343},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923418},
  author = {Jing-Ling Yang and Qiang Xu}
}
@article{journals/tcad/Abdel-MalekH91,
  title = {The ellipsoidal technique for design centering and region approximation},
  pages = {1006-1014},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85738},
  author = {Hany L. Abdel-Malek and Abdel-Karim S. O. Hassan}
}
@article{journals/tcad/Maurer92,
  title = {Two new techniques for unit-delay compiled simulation},
  pages = {1120-1130},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159998},
  author = {Peter M. Maurer}
}
@article{journals/tcad/ChangD87,
  title = {Efficient Algorithms for Layer Assignment Problem},
  pages = {67-78},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270247},
  author = {K. C. Chang and David Hung-Chang Du}
}
@article{journals/tcad/QuadeRS91,
  title = {Hydrodynamic simulation of impact-ionization effects in p-n junctions},
  pages = {1287-1294},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88924},
  author = {Wolfgang Quade and Massimo Rudan and Eckehard Scholl}
}
@article{journals/tcad/ChakradharIA95,
  title = {Energy models for delay testing},
  pages = {728-739},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387733},
  author = {Srimat T. Chakradhar and Mahesh A. Iyer and Vishwani D. Agrawal}
}
@article{journals/tcad/AyoubIR11,
  title = {Temperature Aware Dynamic Workload Scheduling in Multisocket CPU Servers},
  pages = {1359-1372},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2153852},
  author = {Raid Zuhair Ayoub and Krishnam Raju Indukuri and Tajana Simunic Rosing}
}
@article{journals/tcad/RajagopalanRMRAT01,
  title = {A retargetable VLIW compiler framework for DSPs withinstruction-level parallelism},
  pages = {1319-1328},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959861},
  author = {Subramanian Rajagopalan and Sreeranga P. Rajan and Sharad Malik and Sandro Rigo and Guido Araujo and Koichiro Takayama}
}
@article{journals/tcad/NiemannWMTD16,
  title = {QMDDs: Efficient Quantum Function Representation and Manipulation},
  pages = {86-99},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2459034},
  author = {Philipp Niemann and Robert Wille and D. Michael Miller and Mitchell A. Thornton and Rolf Drechsler}
}
@article{journals/tcad/CarterB83,
  title = {Efficient Single-Layer Routing Along a Line of Points},
  pages = {259-266},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270043},
  author = {Harold W. Carter and Melvin A. Breuer}
}
@article{journals/tcad/ErdmanR92,
  title = {Newton waveform relaxation techniques for tightly coupled systems},
  pages = {598-606},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127621},
  author = {Donald J. Erdman and Donald J. Rose}
}
@article{journals/tcad/PanditBMP08,
  title = {A Fast Exploration Procedure for Analog High-Level Specification Translation},
  pages = {1493-1497},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925785},
  author = {Soumya Pandit and Sumit K. Bhattacharya and Chittaranjan A. Mandal and Amit Patra}
}
@article{journals/tcad/DuLCPTW15,
  title = {Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators},
  pages = {1223-1235},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2419628},
  author = {Zidong Du and Avinash Lingamneni and Yunji Chen and Krishna V. Palem and Olivier Temam and Chengyong Wu}
}
@article{journals/tcad/VlachBVTS91,
  title = {Group delay as an estimate of delay in logic},
  pages = {949-953},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87605},
  author = {Jirí Vlach and James A. Barby and Anthony Vannelli and T. Talkhan and C.-J. Richard Shi}
}
@article{journals/tcad/ZhouLZT11,
  title = {A Fast Analog Circuit Analysis Algorithm for Design Modification and Verification},
  pages = {308-313},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2081750},
  author = {Tracey Y. Zhou and Hang Liu and Dian Zhou and Tuna B. Tarim}
}
@article{journals/tcad/HuKH09,
  title = {Gate Sizing for Cell-Library-Based Designs},
  pages = {818-825},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2015735},
  author = {Shiyan Hu and Mahesh Ketkar and Jiang Hu}
}
@article{journals/tcad/BabighianBM05,
  title = {A scalable algorithm for RTL insertion of gated clocks based on ODCs computation},
  pages = {29-42},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839489},
  author = {Pietro Babighian and Luca Benini and Enrico Macii}
}
@article{journals/tcad/RewienskiW03,
  title = {A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices},
  pages = {155-170},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806601},
  author = {Michal Rewienski and Jacob K. White}
}
@article{journals/tcad/BanerjeeA85,
  title = {A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits},
  pages = {312-321},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270127},
  author = {Prithviraj Banerjee and Jacob A. Abraham}
}
@article{journals/tcad/BriaireK00,
  title = {Principles of substrate crosstalk generation in CMOS circuits},
  pages = {645-653},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848086},
  author = {J. Briaire and K. S. Krisch}
}
@article{journals/tcad/HossingerLS00,
  title = {Parallelization of a Monte Carlo ion implantation simulator},
  pages = {560-567},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845080},
  author = {Andreas Hössinger and Erasmus Langer and Siegfried Selberherr}
}
@article{journals/tcad/ChoS98,
  title = {Four-bend top-down global routing},
  pages = {793-802},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720316},
  author = {Jun Dong Cho and Majid Sarrafzadeh}
}
@article{journals/tcad/HocevarLT84,
  title = {An Extrapolated Yield Approximation Technique for Use in Yield Maximization},
  pages = {279-287},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270086},
  author = {Dale E. Hocevar and Michael R. Lightner and Timothy N. Trick}
}
@article{journals/tcad/VenerisH99,
  title = {Design error diagnosis and correction via test vector simulation},
  pages = {1803-1816},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811329},
  author = {Andreas G. Veneris and Ibrahim N. Hajj}
}
@article{journals/tcad/LiaoS94,
  title = {Correction to "Boundary single-layer routing with movable terminals"},
  pages = {638},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277637},
  author = {Kuo-Feng Liao and Majid Sarrafzadeh}
}
@article{journals/tcad/YiLSS08,
  title = {A Preconditioned Hierarchical Algorithm for Impedance Extraction of Three-Dimensional Structures With Multiple Dielectrics},
  pages = {1918-1927},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006089},
  author = {Yang Yi and Peng Li and Vivek Sarin and Weiping Shi}
}
@article{journals/tcad/SzeW03,
  title = {Optimal circuit clustering for delay minimization under a more general delay model},
  pages = {646-651},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810746},
  author = {Cliff C. N. Sze and Ting-Chi Wang}
}
@article{journals/tcad/RajskiTT00,
  title = {Automated synthesis of phase shifters for built-in self-testapplications},
  pages = {1175-1188},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875312},
  author = {Janusz Rajski and Nagesh Tamarapalli and Jerzy Tyszer}
}
@article{journals/tcad/Pomeranz14e,
  title = {Static Test Compaction for Scan Circuits by Using Restoration to Modify and Remove Tests},
  pages = {1955-1964},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2358932},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ParkK85,
  title = {An Empirical Model for the Threshold Voltage of Enhancement NMOSFET's},
  pages = {629-635},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270163},
  author = {Hong-June Park and Choong-Ki Kim}
}
@article{journals/tcad/Sapatnekar12,
  title = {Editorial},
  pages = {1},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2178171},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/Sapatnekar11,
  title = {Editorial},
  pages = {1},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2097013},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/HungSAD02,
  title = {BDD minimization by scatter search},
  pages = {974-979},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800452},
  author = {William N. N. Hung and Xiaoyu Song and El Mostapha Aboulhamid and Michael A. Driscoll}
}
@article{journals/tcad/StevanovicM09a,
  title = {Corrections to "Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling" [Sep 09 1428-1432]},
  pages = {1896},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2034772},
  author = {Ivica Stevanovic and Colin C. McAndrew}
}
@article{journals/tcad/HouLT11,
  title = {Memory Built-in Self-Repair Planning Framework for RAMs in SoCs},
  pages = {1731-1743},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2160174},
  author = {Chih-Sheng Hou and Jin-Fu Li and Tsu-Wei Tseng}
}
@article{journals/tcad/YangMD96,
  title = {Scheduling and control generation with environmental constraints based on automata representations},
  pages = {166-183},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486663},
  author = {Jerry Chih-Yuan Yang and Giovanni De Micheli and Maurizio Damiani}
}
@article{journals/tcad/BroichG15,
  title = {Soft-Core Dataflow Processor Architecture Optimized for Radar Signal Processing},
  pages = {43-51},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2363388},
  author = {Rene Broich and Hans Grobler}
}
@article{journals/tcad/CongHJ11,
  title = {Pattern-Mining for Behavioral Synthesis},
  pages = {939-944},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2106370},
  author = {Jason Cong and Hui Huang 0001 and Wei Jiang}
}
@article{journals/tcad/LamBS96,
  title = {Valid clock frequencies and their computation in wavepipelined circuits},
  pages = {791-807},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503946},
  author = {William K. C. Lam and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/KaushikS08,
  title = {Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects},
  pages = {1150-1154},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923259},
  author = {Brajesh Kumar Kaushik and Sankar Sarkar}
}
@article{journals/tcad/PullelaMP97,
  title = {Moment-sensitivity-based wire sizing for skew reduction in on-chip clock nets},
  pages = {210-215},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573836},
  author = {Satyamurthy Pullela and Noel Menezes and Lawrence T. Pileggi}
}
@article{journals/tcad/El-TurkyP89,
  title = {BLADES: an artificial intelligence approach to analog circuit design},
  pages = {680-692},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31523},
  author = {Fathey M. El-Turky and Elizabeth E. Perry}
}
@article{journals/tcad/Savir98,
  title = {Random pattern testability of memory address logic},
  pages = {1310-1318},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736570},
  author = {Jacob Savir}
}
@article{journals/tcad/KozhayaNN02,
  title = {A multigrid-like technique for power grid analysis},
  pages = {1148-1160},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802271},
  author = {Joseph N. Kozhaya and Sani R. Nassif and Farid N. Najm}
}
@article{journals/tcad/MechaFTSMO96,
  title = {A method for area estimation of data-path in high level synthesis},
  pages = {258-265},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486671},
  author = {Hortensia Mecha and Milagros Fernández and Francisco Tirado and Julio Septién and D. Motes and Katzalin Olcoz}
}
@article{journals/tcad/GardnerJR89,
  title = {Numerical methods for the hydrodynamic device model: subsonic flow},
  pages = {501-507},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24878},
  author = {Carl L. Gardner and Joseph W. Jerome and Donald J. Rose}
}
@article{journals/tcad/SongT94,
  title = {An optimal channel-routing algorithm in the times square model},
  pages = {891-898},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293946},
  author = {Xiaoyu Song and Xuehou Tan}
}
@article{journals/tcad/LiuZRG11,
  title = {Synthesis of Integrated Passive Components for High-Frequency RF ICs Based on Evolutionary Computation and Machine Learning Techniques},
  pages = {1458-1468},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2162067},
  author = {Bo Liu and Dixian Zhao and Patrick Reynaert and Georges G. E. Gielen}
}
@article{journals/tcad/BroccoMA88,
  title = {Macromodeling CMOS circuits for timing simulation},
  pages = {1237-1249},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16802},
  author = {Lynne Michelle Brocco and Steven Paul McCormick and Jonathan Allen}
}
@article{journals/tcad/MohanBGGSS13,
  title = {Modeling Power Consumption of NAND Flash Memories Using FlashPower},
  pages = {1031-1044},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2249557},
  author = {Vidyabhushan Mohan and Trevor Bunker and Laura M. Grupp and Sudhanva Gurumurthi and Mircea R. Stan and Steven Swanson}
}
@article{journals/tcad/LuZSZ10,
  title = {Multicore Parallelization of Min-Cost Flow for CAD Applications},
  pages = {1546-1557},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061150},
  author = {Yinghai Lu and Hai Zhou and Li Shang and Xuan Zeng}
}
@article{journals/tcad/JariwalaL07,
  title = {RBI: Simultaneous Placement and Routing Optimization Technique},
  pages = {127-141},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.883918},
  author = {Devang Jariwala and John Lillis}
}
@article{journals/tcad/ChowdhuryB88,
  title = {Optimum design of IC power/ground nets subject to reliability constraints},
  pages = {787-796},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3949},
  author = {Salim U. Chowdhury and Melvin A. Breuer}
}
@article{journals/tcad/PsarakisGP05,
  title = {Built-in sequential fault self-testing of array multipliers},
  pages = {449-460},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842806},
  author = {Mihalis Psarakis and Dimitris Gizopoulos and Antonis M. Paschalis}
}
@article{journals/tcad/GriffithN92,
  title = {Mixed frequency/time domain analysis of nonlinear circuits},
  pages = {1032-1043},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149774},
  author = {J. Richard Griffith and Michel S. Nakhla}
}
@article{journals/tcad/PhillipsW97,
  title = {A precorrected-FFT method for electrostatic analysis of complicated 3-D structures},
  pages = {1059-1072},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662670},
  author = {Joel R. Phillips and Jacob K. White}
}
@article{journals/tcad/HillNCCM84,
  title = {Hardware Compilation from an RTL to a Storage Logic Array Target},
  pages = {208-217},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270077},
  author = {Fredrick J. Hill and Zainalabedin Navabi and C. H. Chiang and Duan-Ping Chen and M. Masud}
}
@article{journals/tcad/Lewis88,
  title = {Hardware accelerators for timing simulation of VLSI digital circuits},
  pages = {1134-1149},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9184},
  author = {David M. Lewis}
}
@article{journals/tcad/Kang87,
  title = {Metal--Metal Matrix (M /sup 3/) for High-Speed MOS VLSI Layout},
  pages = {886-891},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270331},
  author = {Sung-Mo Kang}
}
@article{journals/tcad/TanSL03,
  title = {Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings},
  pages = {1678-1684},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819429},
  author = {Sheldon X.-D. Tan and C.-J. Richard Shi and Jyh-Chwen Lee}
}
@article{journals/tcad/CelikC97,
  title = {Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques},
  pages = {485-496},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631211},
  author = {Mustafa Celik and Andreas C. Cangellaris}
}
@article{journals/tcad/StojilovicNSBI13,
  title = {Selective Flexibility: Creating Domain-Specific Reconfigurable Arrays},
  pages = {681-694},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2235127},
  author = {Mirjana Stojilovic and David Novo and Lazar Saranovac and Philip Brisk and Paolo Ienne}
}
@article{journals/tcad/SangiorgiRV88,
  title = {MOS2: an efficient MOnte Carlo Simulator for MOS devices},
  pages = {259-271},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3157},
  author = {Enrico Sangiorgi and Bruno Riccò and Franco Venturi}
}
@article{journals/tcad/ChenD01,
  title = {Software-based self-testing methodology for processor cores},
  pages = {369-380},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913755},
  author = {Li Chen and Sujit Dey}
}
@article{journals/tcad/Miura-MattauschFRBS96,
  title = {Unified complete MOSFET model for analysis of digital and analog circuits},
  pages = {1-7},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486267},
  author = {Michiko Miura-Mattausch and Ute Feldmann and Alexander Rahm and Michael Bollu and Dominique Savignac}
}
@article{journals/tcad/YuanAPA04,
  title = {Simplifying Boolean constraint solving for random simulation-vector generation},
  pages = {412-420},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823348},
  author = {Jun Yuan and Adnan Aziz and Carl Pixley and Ken Albin}
}
@article{journals/tcad/ForoozannejadHMBG14,
  title = {Time-Scalable Mapping for Circuit-Switched GALS Chip Multiprocessor Platforms},
  pages = {752-762},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2299958},
  author = {Mohammad H. Foroozannejad and Matin Hashemi and Alireza Mahini and Bevan M. Baas and Soheil Ghiasi}
}
@article{journals/tcad/LiuCLJ12,
  title = {Automatic Decoder Synthesis: Methods and Case Studies},
  pages = {1319-1331},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2191288},
  author = {Hsiou-Yuan Liu and Yen-Cheng Chou and Chen-Hsuan Lin and Jie-Hong R. Jiang}
}
@article{journals/tcad/Micheli91,
  title = {Synchronous logic synthesis: algorithms for cycle-time minimization},
  pages = {63-73},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62792},
  author = {Giovanni De Micheli}
}
@article{journals/tcad/HuM05,
  title = {Energy- and performance-aware mapping for regular NoC architectures},
  pages = {551-562},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844106},
  author = {Jingcao Hu and Radu Marculescu}
}
@article{journals/tcad/BaranowskiKW15,
  title = {Fine-Grained Access Management in Reconfigurable Scan Networks},
  pages = {937-946},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2391266},
  author = {Rafal Baranowski and Michael A. Kochte and Hans-Joachim Wunderlich}
}
@article{journals/tcad/OuCC14,
  title = {Nonuniform Multilevel Analog Routing With Matching Constraints},
  pages = {1942-1954},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363394},
  author = {Hung-Chih Ou and Hsing-Chih Chang Chien and Yao-Wen Chang}
}
@article{journals/tcad/HarounE89,
  title = {Architectural synthesis for DSP silicon compilers},
  pages = {431-447},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29596},
  author = {Baher Haroun and Mohamed I. Elmasry}
}
@article{journals/tcad/SharmaEH06,
  title = {PipeRoute: a pipelining-aware router for reconfigurable architectures},
  pages = {518-532},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853691},
  author = {Akshay Sharma and Carl Ebeling and Scott Hauck}
}
@article{journals/tcad/HamaE99,
  title = {Topological routing path search algorithm with incremental routability test},
  pages = {142-150},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743721},
  author = {Toshiyuki Hama and Hiroaki Etoh}
}
@article{journals/tcad/DollJA94,
  title = {Iterative placement improvement by network flow methods},
  pages = {1189-1200},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317462},
  author = {Konrad Doll and Frank M. Johannes and Kurt Antreich}
}
@article{journals/tcad/YangLY94,
  title = {An efficient nonquasi-static diode model for circuit simulation},
  pages = {231-239},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259946},
  author = {Andrew T. Yang and Yu Liu and Jack T. Yao}
}
@article{journals/tcad/WuLCYHL14,
  title = {Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement},
  pages = {879-892},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2305831},
  author = {Po-Hsun Wu and Mark Po-Hung Lin and Tung-Chieh Chen and Ching-Feng Yeh and Tsung-Yi Ho and Bin-Da Liu}
}
@article{journals/tcad/StenzRRJ00,
  title = {Performance optimization by interacting netlist transformations andplacement},
  pages = {350-358},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833203},
  author = {Guenter Stenz and Bernhard M. Riess and Bernhard Rohfleisch and Frank M. Johannes}
}
@article{journals/tcad/SarrafzadehW92,
  title = {Hierarchical Steiner tree construction in uniform orientations},
  pages = {1095-1103},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159995},
  author = {Majid Sarrafzadeh and Chak-Kuen Wong}
}
@article{journals/tcad/Lin94,
  title = {Constant-time algorithms for the channel assignment problem on processor arrays with reconfigurable bus systems},
  pages = {884-890},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293945},
  author = {Shun-Shii Lin}
}
@article{journals/tcad/DaiK87,
  title = {Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout},
  pages = {828-837},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270326},
  author = {Wayne Wei-Ming Dai and Ernest S. Kuh}
}
@article{journals/tcad/AkiyamaHIMN87,
  title = {Computer Simulation of Impurity Diffusion in Semiconductors by the Monte Carlo Method},
  pages = {185-189},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270262},
  author = {A. Akiyama and T. Hosoi and I. Ishihara and S. Matsumoto and T. Niimi}
}
@article{journals/tcad/WongMF93,
  title = {Designing high-performance digital circuits using wave pipelining: algorithms and practical experiences},
  pages = {25-46},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184841},
  author = {Derek C. Wong and Giovanni De Micheli and Michael J. Flynn}
}
@article{journals/tcad/ParkJHKYY15,
  title = {SSD-Tailor: Automated Customization System for Solid-State Drives},
  pages = {862-866},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2394500},
  author = {Hyunchan Park and Hanchan Jo and Cheol-Ho Hong and Young-Pil Kim and See-hwan Yoo and Chuck Yoo}
}
@article{journals/tcad/Pomeranz14d,
  title = {Functional Broadside Tests for Multistep Defect Diagnosis},
  pages = {1429-1433},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2331559},
  author = {Irith Pomeranz}
}
@article{journals/tcad/Larsson-Edefors96,
  title = {Technology mapping onto very-high-speed standard CMOS hardware},
  pages = {1137-1144},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536719},
  author = {Per Larsson-Edefors}
}
@article{journals/tcad/AbdollahiP08,
  title = {Symmetry Detection and Boolean Matching Utilizing a Signature-Based Canonical Form of Boolean Functions},
  pages = {1128-1137},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923256},
  author = {Afshin Abdollahi and Massoud Pedram}
}
@article{journals/tcad/LingBSZ11,
  title = {Toward Automated ECOs in FPGAs},
  pages = {18-30},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2067833},
  author = {Andrew C. Ling and Stephen Dean Brown and Sean Safarpour and Jianwen Zhu}
}
@article{journals/tcad/HsuBC13,
  title = {TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model},
  pages = {497-509},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2226584},
  author = {Meng-Kai Hsu and Valeriy Balabanov and Yao-Wen Chang}
}
@article{journals/tcad/BhattacharyaDGC02,
  title = {Synthesis of single-output space compactors for scan-based sequential circuits},
  pages = {1171-1179},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802275},
  author = {Bhargab B. Bhattacharya and Alexej Dmitriev and Michael Gössel and Krishnendu Chakrabarty}
}
@article{journals/tcad/Fujiwara88,
  title = {A design of programmable logic arrays with random pattern-testability},
  pages = {5-10},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3125},
  author = {H. Fujiwara}
}
@article{journals/tcad/IwaiPROD87,
  title = {Analysis of Velocity Saturation and Other Effects on Short-Channel MOS Transistor Capacitances},
  pages = {173-184},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270261},
  author = {Hiroshi Iwai and Mark R. Pinto and Conor S. Rafferty and J. E. Oristian and Robert W. Dutton}
}
@article{journals/tcad/SinghRLCO12,
  title = {Predictable Equation-Based Analog Optimization Based on Explicit Capture of Modeling Error Statistics},
  pages = {1485-1498},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2199115},
  author = {Ashish Kumar Singh and Kareem Ragab and Mario Lok and Constantine Caramanis and Michael Orshansky}
}
@article{journals/tcad/MassierGS08,
  title = {The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis},
  pages = {2209-2222},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006143},
  author = {Tobias Massier and Helmut E. Graeb and Ulf Schlichtmann}
}
@article{journals/tcad/LinPBNLI12,
  title = {Physically-Aware N-Detect Test},
  pages = {308-321},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2168526},
  author = {Yen-Tzu Lin and Osei Poku and R. D. (Shawn) Blanton and Phil Nigh and Peter Lloyd and Vikram Iyengar}
}
@article{journals/tcad/LeeL13,
  title = {Ultrahigh Density Logic Designs Using Monolithic 3-D Integration},
  pages = {1892-1905},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2273986},
  author = {Young-Joon Lee and Sung Kyu Lim}
}
@article{journals/tcad/Pomeranz14a,
  title = {Input Test Data Volume Reduction for Skewed-Load Tests by Additional Shifting of Scan-In States},
  pages = {638-642},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2290085},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ShafiqueBH14,
  title = {Adaptive Energy Management for Dynamically Reconfigurable Processors},
  pages = {50-63},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282265},
  author = {Muhammad Shafique and Lars Bauer and Jörg Henkel}
}
@article{journals/tcad/JainBK04,
  title = {An efficient technique for exploring register file size in ASIP design},
  pages = {1693-1699},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837717},
  author = {Manoj Kumar Jain and M. Balakrishnan and Anshul Kumar}
}
@article{journals/tcad/MizunumaLY11,
  title = {Thermal Modeling and Analysis for 3-D ICs With Integrated Microchannel Cooling},
  pages = {1293-1306},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2144596},
  author = {Hitoshi Mizunuma and Yi-Chang Lu and Chia-Lin Yang}
}
@article{journals/tcad/ChiouCJC10,
  title = {Sleep Transistor Sizing for Leakage Power Minimization Considering Temporal Correlation},
  pages = {1285-1289},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2046812},
  author = {De-Shiuan Chiou and Yu-Ting Chen and Da-Cheng Juan and Shih-Chieh Chang}
}
@article{journals/tcad/DaoudN09,
  title = {Real-Time Lossless Compression for Silicon Debug},
  pages = {1387-1400},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023198},
  author = {E. A. Daoud and N. Nicolici}
}
@article{journals/tcad/VorwerkKG09,
  title = {Improving Simulated Annealing-Based FPGA Placement With Directed Moves},
  pages = {179-192},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009167},
  author = {Kristofer Vorwerk and Andrew A. Kennings and Jonathan W. Greene}
}
@article{journals/tcad/PapadopoulouL99,
  title = {Critical area computation via Voronoi diagrams},
  pages = {463-474},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752929},
  author = {Evanthia Papadopoulou and D. T. Lee}
}
@article{journals/tcad/TungCA88,
  title = {A boundary element method for modeling viscoelastic flow in thermal oxidation},
  pages = {215-224},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3151},
  author = {Thye-Lai Tung and J. Connor and Dimitri A. Antoniadis}
}
@article{journals/tcad/ChuW08,
  title = {FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design},
  pages = {70-83},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907068},
  author = {Chris C. N. Chu and Yiu-Chung Wong}
}
@article{journals/tcad/ShigehiroNSAT96,
  title = {Automatic layout recycling based on layout description and linear programming},
  pages = {959-967},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511575},
  author = {Yuji Shigehiro and Takashi Nagata and Isao Shirakawa and Itthichai Arungsrisangchai and Hiromitsu Takahashi}
}
@article{journals/tcad/KunzSM97,
  title = {Logic optimization and equivalence checking by implication analysis},
  pages = {266-281},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594832},
  author = {Wolfgang Kunz and Dominik Stoffel and Premachandran R. Menon}
}
@article{journals/tcad/MeterelliyozKR10,
  title = {Analysis of SRAM and eDRAM Cache Memories Under Spatial Temperature Variations},
  pages = {2-13},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2035535},
  author = {Mesut Meterelliyoz and Jaydeep P. Kulkarni and Kaushik Roy}
}
@article{journals/tcad/BeckerDM95,
  title = {On the generation of area-time optimal testable adders},
  pages = {1049-1066},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406707},
  author = {Bernd Becker and Rolf Drechsler and Paul Molitor}
}
@article{journals/tcad/HoffmannKNBSWWM01,
  title = {A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language},
  pages = {1338-1354},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959863},
  author = {Andreas Hoffmann and Tim Kogel and Achim Nohl and Gunnar Braun and Oliver Schliebusch and Oliver Wahlen and Andreas Wieferink and Heinrich Meyr}
}
@article{journals/tcad/RaoV09,
  title = {Fast and Accurate Prediction of the Steady-State Throughput of Multicore Processors Under Thermal Constraints},
  pages = {1559-1572},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026361},
  author = {Ravishankar Rao and Sarma B. K. Vrudhula}
}
@article{journals/tcad/SerhanY83,
  title = {A Simple Charge-Based Model for MOS Transistor Capacitances: A New Production Tool},
  pages = {48-51},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270020},
  author = {G. I. Serhan and Swei-Yam Yu}
}
@article{journals/tcad/YangKH10,
  title = {An MILP-Based Performance Analysis Technique for Non-Preemptive Multitasking MPSoC},
  pages = {1600-1613},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061552},
  author = {Hoeseok Yang and Sungchan Kim and Soonhoi Ha}
}
@article{journals/tcad/AlpertGHNQS01,
  title = {Steiner tree optimization for buffers, blockages, and bays},
  pages = {556-562},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918213},
  author = {Charles J. Alpert and Gopal Gandham and Jiang Hu and José Luis Neves and Stephen T. Quay and Sachin S. Sapatnekar}
}
@article{journals/tcad/RhoHSJ94,
  title = {Exact and heuristic algorithms for the minimization of incompletely specified state machines},
  pages = {167-177},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259940},
  author = {June-Kyung Rho and Gary D. Hachtel and Fabio Somenzi and Reily M. Jacoby}
}
@article{journals/tcad/HoSVW90,
  title = {Pad minimization for planar routing of multiple power nets},
  pages = {419-426},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45873},
  author = {Jan-Ming Ho and Majid Sarrafzadeh and Gopalakrishnan Vijayan and Chak-Kuen Wong}
}
@article{journals/tcad/LeeCD11,
  title = {Mapping Multi-Domain Applications Onto Coarse-Grained Reconfigurable Architectures},
  pages = {637-650},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2098571},
  author = {Ganghee Lee and Kiyoung Choi and Nikil D. Dutt}
}
@article{journals/tcad/YaoYL89,
  title = {A new approach to the pin assignment problem},
  pages = {999-1006},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35552},
  author = {Xianjin Yao and Masaaki Yamada and C. L. Liu}
}
@article{journals/tcad/Ousterhout85,
  title = {A Switch-Level Timing Verifier for Digital MOS VLSI},
  pages = {336-349},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270130},
  author = {John K. Ousterhout}
}
@article{journals/tcad/DechuSC05,
  title = {An efficient routing tree construction algorithm with buffer insertion, wire sizing, and obstacle considerations},
  pages = {600-608},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844107},
  author = {Sampath Dechu and Zion Cien Shen and Chris C. N. Chu}
}
@article{journals/tcad/WangO06,
  title = {Path-Based Statistical Timing Analysis Handling Arbitrary Delay Correlations: Theory and Implementation},
  pages = {2976-2988},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882585},
  author = {Wei-Shen Wang and Michael Orshansky}
}
@article{journals/tcad/GuptaAJ06,
  title = {An Algorithm for Synthesis of Reversible Logic Circuits},
  pages = {2317-2330},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.871622},
  author = {Pallav Gupta and Abhinav Agrawal and Niraj K. Jha}
}
@article{journals/tcad/DongXXJ12,
  title = {NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory},
  pages = {994-1007},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2185930},
  author = {Xiangyu Dong and Cong Xu and Yuan Xie 0001 and Norman P. Jouppi}
}
@article{journals/tcad/KuoC92,
  title = {Efficient reconfiguration algorithms for degradable VLSI/WSI arrays},
  pages = {1289-1300},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170991},
  author = {Sy-Yen Kuo and Ing-Yi Chen}
}
@article{journals/tcad/PixleyJH94,
  title = {Exact calculation of synchronizing sequences based on binary decision diagrams},
  pages = {1024-1034},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298038},
  author = {Carl Pixley and Seh-Woong Jeong and Gary D. Hachtel}
}
@article{journals/tcad/LaiW02,
  title = {Maze routing with buffer insertion and wiresizing},
  pages = {1205-1209},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802260},
  author = {Minghorng Lai and Martin D. F. Wong}
}
@article{journals/tcad/CabodiGMNQ10,
  title = {Partitioning Interpolant-Based Verification for Effective Unbounded Model Checking},
  pages = {382-395},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041847},
  author = {Gianpiero Cabodi and Luz Amanda Garcia and Marco Murciano and Sergio Nocco and Stefano Quer}
}
@article{journals/tcad/VartziotisKCJP15,
  title = {Time-Division Multiplexing for Testing DVFS-Based SoCs},
  pages = {668-681},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394462},
  author = {Fotis Vartziotis and Xrysovalantis Kavousianos and Krishnendu Chakrabarty and Arvind Jain and Rubin A. Parekhji}
}
@article{journals/tcad/LyM93,
  title = {Applying simulated evolution to high level synthesis},
  pages = {389-409},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215002},
  author = {Tai A. Ly and Jack T. Mowchenko}
}
@article{journals/tcad/SzeAHS07,
  title = {Path-Based Buffer Insertion},
  pages = {1346-1355},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888281},
  author = {Chin Ngai Sze and Charles J. Alpert and Jiang Hu and Weiping Shi}
}
@article{journals/tcad/HamdiouiG02,
  title = {Thorough testing of any multiport memory with linear tests},
  pages = {217-231},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980260},
  author = {Said Hamdioui and A. J. van de Goor}
}
@article{journals/tcad/Alippi02,
  title = {A probably approximately correct framework to estimate performancedegradation in embedded systems},
  pages = {749-762},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013889},
  author = {Cesare Alippi}
}
@article{journals/tcad/PaulKKAR07,
  title = {Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits},
  pages = {743-751},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884870},
  author = {Bipul Chandra Paul and Kunhyuk Kang and Haldun Kufluoglu and Muhammad Ashraful Alam and Kaushik Roy}
}
@article{journals/tcad/LiangXSC15,
  title = {An Efficient Compiler Framework for Cache Bypassing on GPUs},
  pages = {1677-1690},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424962},
  author = {Yun Liang and Xiaolong Xie and Guangyu Sun and Deming Chen}
}
@article{journals/tcad/NarayananB95,
  title = {Reconfiguration techniques for a single scan chain},
  pages = {750-765},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387735},
  author = {Sridhar Narayanan and Melvin A. Breuer}
}
@article{journals/tcad/GuptaKPSX06,
  title = {Wafer Topography-Aware Optical Proximity Correction},
  pages = {2747-2756},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882604},
  author = {Puneet Gupta and Andrew B. Kahng and Chul-Hong Park and Kambiz Samadi and Xu Xu}
}
@article{journals/tcad/StevanovicM09,
  title = {Quadratic Backward Propagation of Variance for Nonlinear Statistical Circuit Modeling},
  pages = {1428-1432},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023194},
  author = {Ivica Stevanovic and Colin C. McAndrew}
}
@article{journals/tcad/BaidasBW01,
  title = {Floating-point behavioral synthesis},
  pages = {828-839},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931000},
  author = {Zaher Baidas and Andrew D. Brown and Alan Christopher Williams}
}
@article{journals/tcad/AlpertDFQ01,
  title = {Interconnect synthesis without wire tapering},
  pages = {90-104},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905678},
  author = {Charles J. Alpert and Anirudh Devgan and John P. Fishburn and Stephen T. Quay}
}
@article{journals/tcad/ChuY04,
  title = {Nonrectangular shaping and sizing of soft modules for floorplan-design improvement},
  pages = {71-79},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819896},
  author = {Chris C. N. Chu and Evangeline F. Y. Young}
}
@article{journals/tcad/ObermaisserSHK09,
  title = {From a Federated to an Integrated Automotive Architecture},
  pages = {956-965},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2014005},
  author = {Roman Obermaisser and Christian El Salloum and Bernhard Huber and Hermann Kopetz}
}
@article{journals/tcad/SastryP86,
  title = {Stochastic Models for Wireability Analysis of Gate Arrays},
  pages = {52-65},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270177},
  author = {Sarma Sastry and Alice C. Parker}
}
@article{journals/tcad/ChoiBMMR07,
  title = {Self-Consistent Approach to Leakage Power and Temperature Estimation to Predict Thermal Runaway in FinFET Circuits},
  pages = {2059-2068},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906470},
  author = {Jung Hwan Choi and Aditya Bansal and Mesut Meterelliyoz and Jayathi Murthy and Kaushik Roy}
}
@article{journals/tcad/ThorntonN95,
  title = {Efficient calculation of spectral coefficients and their applications},
  pages = {1328-1341},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469660},
  author = {Mitchell A. Thornton and V. S. S. Nair}
}
@article{journals/tcad/OkuboWWS92,
  title = {A novel geometric resizing technique for data conversion from CAD data to electron beam exposure data},
  pages = {1104-1113},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159996},
  author = {Tsuneo Okubo and Takashi Watanabe and Kou Wada and Kazuyuki Saito}
}
@article{journals/tcad/WangCB15,
  title = {Interconnect Testing and Test-Path Scheduling for Interposer-Based 2.5-D ICs},
  pages = {136-149},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2365097},
  author = {Ran Wang and Krishnendu Chakrabarty and Sudipta Bhawmik}
}
@article{journals/tcad/UkhovEP14,
  title = {Probabilistic Analysis of Power and Temperature Under Process Variation for Electronic System Design},
  pages = {931-944},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2301672},
  author = {Ivan Ukhov and Petru Eles and Zebo Peng}
}
@article{journals/tcad/XuL10,
  title = {Modeling Interrupts for Software-Based System-on-Chip Verification},
  pages = {993-997},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2043873},
  author = {Xiaoxi Xu and Cheng-Chew Lim}
}
@article{journals/tcad/RabenaltRPG12,
  title = {Highly Efficient Test Response Compaction Using a Hierarchical X-Masking Technique},
  pages = {950-957},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2181847},
  author = {Thomas Rabenalt and Michael Richter and Frank Poehl and Michael Gössel}
}
@article{journals/tcad/KunduRJ91,
  title = {Design of robustly testable combinational logic circuits},
  pages = {1036-1048},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85740},
  author = {Sandip Kundu and Sudhakar M. Reddy and Niraj K. Jha}
}
@article{journals/tcad/ShelarP13,
  title = {Impact of Local Interconnects on Timing and Power in a High Performance Microprocessor},
  pages = {1623-1627},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2266404},
  author = {Rupesh S. Shelar and Marek Patyra}
}
@article{journals/tcad/MakrisC95,
  title = {Analog IC design automation. II. Automated circuit correction by qualitative reasoning},
  pages = {239-254},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370423},
  author = {Costas A. Makris and Christofer Toumazou}
}
@article{journals/tcad/XuCP10,
  title = {Defect-Tolerant Design and Optimization of a Digital Microfluidic Biochip for Protein Crystallization},
  pages = {552-565},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042888},
  author = {Tao Xu and Krishnendu Chakrabarty and Vamsee K. Pamula}
}
@article{journals/tcad/WongMP04,
  title = {Fair watermarking using combinatorial isolation lemmas},
  pages = {1566-1574},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836730},
  author = {Jennifer L. Wong and Rupak Majumdar and Miodrag Potkonjak}
}
@article{journals/tcad/ChoudhuryS93,
  title = {Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits},
  pages = {208-224},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205002},
  author = {Umakanta Choudhury and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/CaiW91a,
  title = {Channel/switchbox definition for VLSI building-block layout},
  pages = {1485-1493},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103498},
  author = {Yang Cai and Martin D. F. Wong}
}
@article{journals/tcad/TsaiKC96,
  title = {Performance driven bus buffer insertion},
  pages = {429-437},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494706},
  author = {Chia-Chun Tsai and De-Yu Kao and Chung-Kuan Cheng}
}
@article{journals/tcad/NowickJC97,
  title = {Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability},
  pages = {1514-1521},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664232},
  author = {Steven M. Nowick and Niraj K. Jha and Fu-Chiung Cheng}
}
@article{journals/tcad/XuGC99,
  title = {Sequence-pair approach for rectilinear module placement},
  pages = {484-493},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752931},
  author = {Jin Xu and Pei-Ning Guo and Chung-Kuan Cheng}
}
@article{journals/tcad/MukhopadhyayRR05,
  title = {Accurate estimation of total leakage in nanometer-scale bulk CMOS circuits based on device geometry and doping profile},
  pages = {363-381},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842810},
  author = {Saibal Mukhopadhyay and Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/tcad/LinKM93,
  title = {Stepwise equivalent conductance circuit simulation technique},
  pages = {672-683},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277612},
  author = {Shen Lin and Ernest S. Kuh and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/YuLJC15,
  title = {Machine-Learning-Based Hotspot Detection Using Topological Classification and Critical Feature Extraction},
  pages = {460-470},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387858},
  author = {Yen-Ting Yu and Geng-He Lin and Iris Hui-Ru Jiang and Charles Chiang}
}
@article{journals/tcad/WessnerCHHS06,
  title = {Anisotropic Mesh Refinement for the Simulation of Three-Dimensional Semiconductor Manufacturing Processes},
  pages = {2129-2139},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862750},
  author = {W. Wessner and Johann Cervenka and Clemens Heitzinger and Andreas Hössinger and Siegfried Selberherr}
}
@article{journals/tcad/GhoshRJ97,
  title = {Design for hierarchical testability of RTL circuits obtained by behavioral synthesis},
  pages = {1001-1014},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658568},
  author = {Indradeep Ghosh and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/MuellerAS96,
  title = {A multifrequency technique for frequency response computation with application to switched-capacitor circuits with nonlinearities},
  pages = {775-790},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503945},
  author = {J. G. Mueller and Brian A. A. Antao and Resve A. Saleh}
}
@article{journals/tcad/DiazKL91,
  title = {An accurate analytical delay model for BiCMOS driver circuits},
  pages = {577-588},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79495},
  author = {Carlos H. Díaz and Sung-Mo Kang and Yusuf Leblebici}
}
@article{journals/tcad/LeeP94,
  title = {Architectural level test generation for microprocessors},
  pages = {1288-1300},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317464},
  author = {Jaushin Lee and Janak H. Patel}
}
@article{journals/tcad/BrauerK95,
  title = {An algorithm for functional verification of digital ECL circuits},
  pages = {1546-1556},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476584},
  author = {Elizabeth J. Brauer and Sung-Mo Kang}
}
@article{journals/tcad/SilbermanS90,
  title = {Using functional fault simulation and the difference fault model to estimate implementation fault coverage},
  pages = {1335-1343},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62778},
  author = {Gabriel M. Silberman and Ilan Y. Spillinger}
}
@article{journals/tcad/WongKP04,
  title = {Computational forensic techniques for intellectual property protection},
  pages = {987-994},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828122},
  author = {Jennifer L. Wong and Darko Kirovski and Miodrag Potkonjak}
}
@article{journals/tcad/JungM02,
  title = {Direct synthesis of timed circuits from free-choice STGs},
  pages = {275-290},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986422},
  author = {Sung Tae Jung and Chris J. Myers}
}
@article{journals/tcad/ParkC01,
  title = {Performance-driven high-level synthesis with bit-level chaining andclock selection},
  pages = {199-212},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908436},
  author = {Sanghun Park and Kiyoung Choi}
}
@article{journals/tcad/BischoffK85,
  title = {Technology Independent Device Modeling for Simulation of Integrated Circuits for FET Technologies},
  pages = {99-110},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270102},
  author = {G. Bischoff and J. P. Krusius}
}
@article{journals/tcad/AraS05,
  title = {Fine-grained transaction-level verification: using a variable transactor for improved coverage at the signal level},
  pages = {1234-1240},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850840},
  author = {Koji Ara and Kei Suzuki}
}
@article{journals/tcad/StratigopoulosM06,
  title = {Concurrent detection of erroneous responses in linear analog circuits},
  pages = {878-891},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855962},
  author = {Haralampos-G. D. Stratigopoulos and Yiorgos Makris}
}
@article{journals/tcad/FengZYTZ11,
  title = {Efficient Approximation Algorithms for Chemical Mechanical Polishing Dummy Fill},
  pages = {402-415},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2088030},
  author = {Chunyang Feng and Hai Zhou and Changhao Yan and Jun Tao and Xuan Zeng}
}
@article{journals/tcad/HiraiSETM87,
  title = {Process Modeling for Photoresist Development and Design of DLR/sd (Double-Layer Resist by a Single Development) Process},
  pages = {403-409},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270285},
  author = {Yoshihiko Hirai and Masaru Sasago and Masayuki Endo and Kiichiro Tsuji and Yojiro Mano}
}
@article{journals/tcad/ViraraghavanPW12,
  title = {Statistical Compact Model Extraction: A Neural Network Approach},
  pages = {1920-1924},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2207955},
  author = {Janakiraman Viraraghavan and Shrinivas J. Pandharpure and Josef Watts}
}
@article{journals/tcad/SawasakiYL97,
  title = {Externally hazard-free implementations of asynchronous control circuits},
  pages = {835-848},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644607},
  author = {Milton H. Sawasaki and Chantal Ykman-Couvreur and Bill Lin}
}
@article{journals/tcad/YuanO02,
  title = {An efficient transient analysis algorithm for mildly nonlinearcircuits},
  pages = {662-673},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004310},
  author = {Fei Yuan and Ajoy Opal}
}
@article{journals/tcad/RoychowdhuryGG93,
  title = {Segmented channel routing},
  pages = {79-95},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184845},
  author = {Vwani P. Roychowdhury and Jonathan W. Greene and Abbas El Gamal}
}
@article{journals/tcad/Lee93,
  title = {A proposed method for determining a MOSFET gate electrode's bottom dimension and the on-state fringing capacitance},
  pages = {96-101},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184846},
  author = {Shiuh-Wuu Lee}
}
@article{journals/tcad/TeraiNTS94,
  title = {A new approach to over-the-cell channel routing with three layers},
  pages = {187-200},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259942},
  author = {Masayuki Terai and Kazuo Nakajima and Kazuhiro Takahashi and Koji Sato}
}
@article{journals/tcad/Dietmeyer87,
  title = {Local Transformations via Cube Operations},
  pages = {892-902},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270332},
  author = {Donald L. Dietmeyer}
}
@article{journals/tcad/MaulikCR95,
  title = {Integer programming based topology selection of cell-level analog circuits},
  pages = {401-412},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372366},
  author = {Prabir C. Maulik and L. Richard Carley and Rob A. Rutenbar}
}
@article{journals/tcad/KahngR92,
  title = {A new class of iterative Steiner tree heuristics with good performance},
  pages = {893-902},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144853},
  author = {Andrew B. Kahng and Gabriel Robins}
}
@article{journals/tcad/SinhaP12,
  title = {synASM: A High-Level Synthesis Framework With Support for Parallel and Timed Constructs},
  pages = {1508-1521},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2198474},
  author = {Rohit Sinha 0001 and Hiren D. Patel}
}
@article{journals/tcad/JohnsonSR99,
  title = {Models and algorithms for bounds on leakage in CMOS circuits},
  pages = {714-725},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766723},
  author = {Mark C. Johnson and Dinesh Somasekhar and Kaushik Roy}
}
@article{journals/tcad/Pomeranz15,
  title = {A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors},
  pages = {1124-1132},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2408257},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ChoiM08,
  title = {Diagnosis of Optical Lithography Faults With Product Test Sets},
  pages = {1657-1669},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927672},
  author = {Munkang Choi and Linda S. Milor}
}
@article{journals/tcad/NestorK93,
  title = {SALSA: a new approach to scheduling with timing constraints},
  pages = {1107-1122},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238604},
  author = {John A. Nestor and Ganesh Krishnamoorthy}
}
@article{journals/tcad/Malik94,
  title = {Analysis of cyclic combinational circuits},
  pages = {950-956},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293952},
  author = {Sharad Malik}
}
@article{journals/tcad/TutuianuBJ04,
  title = {Nonlinear driver models for timing and noise analysis},
  pages = {1510-1521},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835136},
  author = {Bogdan Tutuianu and Ross Baldick and Mark S. Johnstone}
}
@article{journals/tcad/ChenZ06a,
  title = {An Efficient Data Structure for Maxplus Merge in Dynamic Programming},
  pages = {3004-3009},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882479},
  author = {Ruiming Chen and Hai Zhou}
}
@article{journals/tcad/SinghHCO14,
  title = {Modeling and Optimization Techniques for Yield-Aware SRAM Post-Silicon Tuning},
  pages = {1159-1167},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2317571},
  author = {Ashish Kumar Singh and Ku He and Constantine Caramanis and Michael Orshansky}
}
@article{journals/tcad/LuoCH13,
  title = {Error Recovery in Cyberphysical Digital Microfluidic Biochips},
  pages = {59-72},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2211104},
  author = {Yan Luo and Krishnendu Chakrabarty and Tsung-Yi Ho}
}
@article{journals/tcad/ZhangCHC06,
  title = {Statistical static timing analysis with conditional linear MAX/MIN approximation and extended canonical timing model},
  pages = {1183-1191},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855979},
  author = {Lizheng Zhang and Weijen Chen and Yuhen Hu and Charlie Chung-Ping Chen}
}
@article{journals/tcad/HoIZ91,
  title = {A general greedy channel routing algorithm},
  pages = {204-211},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68407},
  author = {Tai-Tsung Ho and S. Sitharama Iyengar and Si-Qing Zheng}
}
@article{journals/tcad/ChenAJ15,
  title = {Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration},
  pages = {972-985},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2402172},
  author = {Chao Chen and José L. Abellán and Ajay Joshi}
}
@article{journals/tcad/CiesielskiK87,
  title = {Digraph Relaxation for 2-Dimensional Placement of IC Blocks},
  pages = {55-66},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270246},
  author = {Maciej J. Ciesielski and Edwin Kinnen}
}
@article{journals/tcad/SchlagCK93,
  title = {Empirical evaluation of multilevel logic minimization tools for a lookup-table-based field-programmable gate array technology},
  pages = {713-722},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277616},
  author = {Martine D. F. Schlag and Pak K. Chan and Jackson Kong}
}
@article{journals/tcad/BernardeschiCDS14,
  title = {ASSESS: A Simulator of Soft Errors in the Configuration Memory of SRAM-Based FPGAs},
  pages = {1342-1355},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2329419},
  author = {Cinzia Bernardeschi and Luca Cassano and Andrea Domenici and Luca Sterpone}
}
@article{journals/tcad/PozziAI06,
  title = {Exact and approximate algorithms for the extension of embedded processor instruction sets},
  pages = {1209-1229},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855950},
  author = {Laura Pozzi and Kubilay Atasu and Paolo Ienne}
}
@article{journals/tcad/LiaperdosAT13,
  title = {Adjustable RF Mixers' Alternate Test Efficiency Optimization by the Reduction of Test Observables},
  pages = {1383-1394},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2255128},
  author = {John Liaperdos and Angela Arapoyanni and Y. Tsiatouhas}
}
@article{journals/tcad/BraytonRSW87,
  title = {MIS: A Multiple-Level Logic Optimization System},
  pages = {1062-1081},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270347},
  author = {Robert K. Brayton and Richard L. Rudell and Alberto L. Sangiovanni-Vincentelli and Albert R. Wang}
}
@article{journals/tcad/GuptaMRR13,
  title = {Low-Power Digital Signal Processing Using Approximate Adders},
  pages = {124-137},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2217962},
  author = {Vaibhav Gupta and Debabrata Mohapatra and Anand Raghunathan and Kaushik Roy}
}
@article{journals/tcad/KimML14,
  title = {TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3-D Stacked ICs},
  pages = {1384-1395},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2329472},
  author = {Daehyun Kim and Saibal Mukhopadhyay and Sung Kyu Lim}
}
@article{journals/tcad/YangP06,
  title = {A method for detecting interconnect DSM defects in systems on chip},
  pages = {197-204},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853707},
  author = {Shih-Yu Yang and Christos A. Papachristou}
}
@article{journals/tcad/KomatsuS87,
  title = {The Outline Procedure in Pattern Data Preparation for Vector-Scan Electron-Beam Lithography},
  pages = {145-151},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270256},
  author = {K. Komatsu and M. Suzuki}
}
@article{journals/tcad/LiuS99,
  title = {Multilayer chip-level global routing using an efficient graph-based Steiner tree heuristic},
  pages = {1442-1451},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790621},
  author = {Le-Chin Eugene Liu and Carl Sechen}
}
@article{journals/tcad/LakshminarayanaRJ00,
  title = {Incorporating speculative execution into scheduling ofcontrol-flow-intensive designs},
  pages = {308-324},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833200},
  author = {Ganesh Lakshminarayana and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/Pomeranz02,
  title = {On the use of random limited-scan to improve at-speed randompattern testing of scan circuits},
  pages = {1068-1076},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801092},
  author = {Irith Pomeranz}
}
@article{journals/tcad/BaegR99,
  title = {A cost-effective design for testability: clock line control and test generation using selective clocking},
  pages = {850-861},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766732},
  author = {Sanghyeon Baeg and William A. Rogers}
}
@article{journals/tcad/KagalwallaGPM12,
  title = {Design-Aware Mask Inspection},
  pages = {690-702},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2181909},
  author = {Abde Ali Kagalwalla and Puneet Gupta and Christopher J. Progler and Steve McDonald}
}
@article{journals/tcad/DaneshtalabELPT12,
  title = {Memory-Efficient On-Chip Network With Adaptive Interfaces},
  pages = {146-159},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2160348},
  author = {Masoud Daneshtalab and Masoumeh Ebrahimi and Pasi Liljeberg and Juha Plosila and Hannu Tenhunen}
}
@article{journals/tcad/SinghS06,
  title = {Partition-Based Algorithm for Power Grid Design Using Locality},
  pages = {664-677},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870071},
  author = {Jaskirat Singh and Sachin S. Sapatnekar}
}
@article{journals/tcad/KapurPSW96,
  title = {A weighted random pattern test generation system},
  pages = {1020-1025},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511581},
  author = {Rohit Kapur and Srinivas Patil and Thomas J. Snethen and Thomas W. Williams}
}
@article{journals/tcad/ThomasL83,
  title = {Automating Technology Relative Logic Synthesis and Module Selection},
  pages = {94-105},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270025},
  author = {Donald E. Thomas and G. W. Leive}
}
@article{journals/tcad/KimPCC11,
  title = {System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit},
  pages = {1585-1598},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2160349},
  author = {Younghyun Kim and Sangyoung Park and Youngjin Cho and Naehyuck Chang}
}
@article{journals/tcad/KakoulliST12,
  title = {Intelligent Hotspot Prediction for Network-on-Chip-Based Multicore Systems},
  pages = {418-431},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2170568},
  author = {Elena Kakoulli and Vassos Soteriou and Theocharis Theocharides}
}
@article{journals/tcad/RizzoliMMM11,
  title = {System-Oriented Harmonic-Balance Algorithms for Circuit-Level Simulation},
  pages = {256-269},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2092250},
  author = {Vittorio Rizzoli and Diego Masotti and Franco Mastri and E. Montanari}
}
@article{journals/tcad/DamavandpeymaSBGC13,
  title = {Schedule-Extended Synchronous Dataflow Graphs},
  pages = {1495-1508},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2265852},
  author = {Morteza Damavandpeyma and Sander Stuijk and Twan Basten and Marc Geilen and Henk Corporaal}
}
@article{journals/tcad/BowmanB87,
  title = {Determining the Zeros and Poles of Linear Circuit Networks Using Function Approximation},
  pages = {678-690},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270313},
  author = {R. J. Bowman and C. C. Brewster}
}
@article{journals/tcad/SequinF93,
  title = {Corner-stitched tiles with curved boundaries [circuit layout]},
  pages = {47-58},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184842},
  author = {Carlo H. Séquin and Heloisa da Silva Facanha}
}
@article{journals/tcad/ChangC01,
  title = {Pseudopin assignment with crosstalk noise control},
  pages = {598-611},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920686},
  author = {Chin-Chih Chang and Jason Cong}
}
@article{journals/tcad/PotkonjakR94,
  title = {Optimizing resource utilization using transformations},
  pages = {277-292},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265670},
  author = {Miodrag Potkonjak and Jan M. Rabaey}
}
@article{journals/tcad/SismanoglouN13,
  title = {Input Test Data Compression Based on the Reuse of Parts of Dictionary Entries: Static and Dynamic Approaches},
  pages = {1762-1775},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2270433},
  author = {Panagiotis Sismanoglou and Dimitris Nikolos}
}
@article{journals/tcad/KrishnaswamyPMH09,
  title = {Signature-Based SER Analysis and Design of Logic Circuits},
  pages = {74-86},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009139},
  author = {Smita Krishnaswamy and Stephen Plaza and Igor L. Markov and John P. Hayes}
}
@article{journals/tcad/Biswas90,
  title = {On covering distant minterms by the camp algorithm},
  pages = {786-789},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55215},
  author = {Nripendra N. Biswas}
}
@article{journals/tcad/XieD08,
  title = {Robust Estimation of Timing Yield With Partial Statistical Information on Process Variations},
  pages = {2264-2276},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006146},
  author = {Lin Xie and Azadeh Davoodi}
}
@article{journals/tcad/ChengCIH98,
  title = {A unified MOSFET channel charge model for device modeling in circuit simulation},
  pages = {641-644},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712096},
  author = {Yuhua Cheng and Kai Chen 0002 and Kiyotaka Imai and Chenming Hu}
}
@article{journals/tcad/WenLLCC14,
  title = {A Fuzzy-Matching Model With Grid Reduction for Lithography Hotspot Detection},
  pages = {1671-1680},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351273},
  author = {Wan-Yu Wen and Jin-Cheng Li and Sheng-Yuan Lin and Jing-Yi Chen and Shih-Chieh Chang}
}
@article{journals/tcad/GyvezD92,
  title = {IC defect sensitivity for footprint-type spot defects},
  pages = {638-658},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127625},
  author = {José Pineda de Gyvez and Chennian Di}
}
@article{journals/tcad/MuttrejaRRJ07,
  title = {Automated Energy/Performance Macromodeling of Embedded Software},
  pages = {542-552},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883914},
  author = {Anish Muttreja and Anand Raghunathan and Srivaths Ravi and Niraj K. Jha}
}
@article{journals/tcad/LiuH07,
  title = {Crosstalk-Aware Domino-Logic Synthesis},
  pages = {1155-1161},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885740},
  author = {Yi-Yu Liu and TingTing Hwang}
}
@article{journals/tcad/HuangD95,
  title = {Synthesis of application specific instruction sets},
  pages = {663-675},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387728},
  author = {Ing-Jer Huang and Alvin M. Despain}
}
@article{journals/tcad/LeeCCRAC13,
  title = {Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint},
  pages = {1748-1761},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2266405},
  author = {Jinho Lee and Moo-Kyoung Chung and Yeon-Gon Cho and Soojung Ryu and Jung Ho Ahn and Kiyoung Choi}
}
@article{journals/tcad/Camposano91,
  title = {Path-based scheduling for synthesis},
  pages = {85-93},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62794},
  author = {Raul Camposano}
}
@article{journals/tcad/JiangB03,
  title = {On the verification of sequential equivalence},
  pages = {686-697},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811446},
  author = {Jie-Hong Roland Jiang and Robert K. Brayton}
}
@article{journals/tcad/Albrecht01,
  title = {Global routing by new approximation algorithms for multicommodityflow},
  pages = {622-632},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920691},
  author = {Christoph Albrecht}
}
@article{journals/tcad/AjwaniCM11,
  title = {FOARS: FLUTE Based Obstacle-Avoiding Rectilinear Steiner Tree Construction},
  pages = {194-204},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2096571},
  author = {Gaurav Ajwani and Chris Chu and Wai-Kei Mak}
}
@article{journals/tcad/HuOM06,
  title = {System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design},
  pages = {2919-2933},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882474},
  author = {Jingcao Hu and Ümit Y. Ogras and Radu Marculescu}
}
@article{journals/tcad/PomeranzR08b,
  title = {Scan-Based Delay Test Types and Their Effect on Power Dissipation During Test},
  pages = {398-403},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907231},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/AlpertKLMZ03,
  title = {Minimum buffered routing with bounded capacitive load for slew rate and reliability control},
  pages = {241-253},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807888},
  author = {Charles J. Alpert and Andrew B. Kahng and Bao Liu and Ion I. Mandoiu and Alexander Zelikovsky}
}
@article{journals/tcad/LiKR09,
  title = {Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications},
  pages = {46-59},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009149},
  author = {Jing Li and Kunhyuk Kang and Kaushik Roy}
}
@article{journals/tcad/KhouriJ01,
  title = {Clock selection for performance optimization of control-flowintensive behaviors},
  pages = {158-165},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905683},
  author = {Kamal S. Khouri and Niraj K. Jha}
}
@article{journals/tcad/ShintaniUTHAMS14,
  title = {A Variability-Aware Adaptive Test Flow for Test Quality Improvement},
  pages = {1056-1066},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2305835},
  author = {Michihiro Shintani and Takumi Uezono and Tomoyuki Takahashi and Kazumi Hatayama and Takashi Aikyo and Kazuya Masu and Takashi Sato}
}
@article{journals/tcad/Pangrle91,
  title = {On the complexity of connectivity binding},
  pages = {1460-1465},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97625},
  author = {Barry M. Pangrle}
}
@article{journals/tcad/KimHT88,
  title = {On using signature registers as pseudorandom pattern generators in built-in self-testing},
  pages = {919-928},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3223},
  author = {Kwanghyun Kim and Dong Sam Ha and Joseph G. Tront}
}
@article{journals/tcad/LoDN95,
  title = {A strongly code disjoint built-in current sensor for strongly fault-secure static CMOS realizations},
  pages = {1402-1407},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469665},
  author = {Jien-Chung Lo and James C. Daly and Michael Nicolaidis}
}
@article{journals/tcad/GharaybehBA98a,
  title = {A parallel-vector concurrent-fault simulator and generation of single-input-change tests for path-delay faults},
  pages = {873-876},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720322},
  author = {Marwan A. Gharaybeh and Michael L. Bushnell and Vishwani D. Agrawal}
}
@article{journals/tcad/LeitnerS98,
  title = {Mixed-element decomposition method for three-dimensional grid adaptation},
  pages = {561-572},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709394},
  author = {Ernst Leitner and Siegfried Selberherr}
}
@article{journals/tcad/Terai85,
  title = {A Method of Improving the Terminal Assignment in the Channel Routing for Gate Arrays},
  pages = {329-336},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270129},
  author = {Masayuki Terai}
}
@article{journals/tcad/XydisPZS15,
  title = {SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis},
  pages = {155-159},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2363392},
  author = {Sotirios Xydis and Gianluca Palermo and Vittorio Zaccaria and Cristina Silvano}
}
@article{journals/tcad/BerettaRAS11,
  title = {A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design},
  pages = {1211-1224},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2138140},
  author = {Ivan Beretta and Vincenzo Rana and David Atienza and Donatella Sciuto}
}
@article{journals/tcad/MaW14,
  title = {Error Detection and Recovery for ECC: A New Approach Against Side-Channel Attacks},
  pages = {627-637},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293058},
  author = {Kun Ma and Kaijie Wu}
}
@article{journals/tcad/PardhananiC97,
  title = {A mapped Scharfetter-Gummel formulation for the efficient simulation of semiconductor device models},
  pages = {1227-1233},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662686},
  author = {Anand L. Pardhanani and Graham F. Carey}
}
@article{journals/tcad/BaiSSY99,
  title = {Error bound for reduced system model by Pade approximation via the Lanczos process},
  pages = {133-141},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743719},
  author = {Zhaojun Bai and Rodney D. Slone and William T. Smith and Qiang Ye}
}
@article{journals/tcad/Ning94,
  title = {Strongly NP-hard discrete gate-sizing problems},
  pages = {1045-1051},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298040},
  author = {Wing Ning}
}
@article{journals/tcad/Kundu89,
  title = {Design of multioutput CMOS combinational logic circuits for robust testability},
  pages = {1222-1226},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41507},
  author = {Sandip Kundu}
}
@article{journals/tcad/Kaser95,
  title = {On squashing hierarchical designs [VLSI]},
  pages = {1398-1402},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469668},
  author = {Owen Kaser}
}
@article{journals/tcad/PandiniPS03,
  title = {Global and local congestion optimization in technology mapping},
  pages = {498-505},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809646},
  author = {Davide Pandini and Lawrence T. Pileggi and Andrzej J. Strojwas}
}
@article{journals/tcad/DrechslerB98,
  title = {Ordered Kronecker functional decision diagrams-a data structure for representation and manipulation of Boolean functions},
  pages = {965-973},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728917},
  author = {Rolf Drechsler and Bernd Becker}
}
@article{journals/tcad/ChenH04,
  title = {Statistical timing analysis of coupled interconnects using quadratic delay-change characteristics},
  pages = {1677-1683},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837720},
  author = {Tom Chen and Amjad Hajjar}
}
@article{journals/tcad/MelvilleTFW93,
  title = {Artificial parameter homotopy methods for the DC operating point problem},
  pages = {861-877},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229761},
  author = {Robert C. Melville and Ljiljana Trajkovic and San-Chin Fang and Layne T. Watson}
}
@article{journals/tcad/MitraBDK13,
  title = {Counterexample Ranking Using Mined Invariants},
  pages = {1978-1991},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2276627},
  author = {Srobona Mitra and Ansuman Banerjee and Pallab Dasgupta and Harish Kumar}
}
@article{journals/tcad/LockyearE94,
  title = {Optimal retiming of level-clocked circuits using symmetric clock schedules},
  pages = {1097-1109},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310899},
  author = {Brian Lockyear and Carl Ebeling}
}
@article{journals/tcad/KimMW11,
  title = {Modeling and Analysis of Image Dependence and Its Implications for Energy Savings in Error Tolerant Image Processing},
  pages = {1163-1172},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2126573},
  author = {Se Hun Kim and Saibal Mukhopadhyay and Wayne Wolf}
}
@article{journals/tcad/ZhongKR03,
  title = {On-chip interconnect modeling by wire duplication},
  pages = {1521-1532},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818303},
  author = {Guoan Zhong and Cheng-Kok Koh and Kaushik Roy}
}
@article{journals/tcad/HsuSPH12,
  title = {A Hierarchy-Based Distributed Algorithm for Layout Geometry Operations},
  pages = {1546-1557},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2201155},
  author = {Kai-Ti Hsu and Subarna Sinha and Yu-Chuan Pi and Tsung-Yi Ho}
}
@article{journals/tcad/ParasharMS14,
  title = {Accelerated Performance Evaluation of Fixed-Point Systems With Un-Smooth Operations},
  pages = {599-612},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2292510},
  author = {Karthick Nagaraj Parashar and Daniel Menard and Olivier Sentieys}
}
@article{journals/tcad/LiBK07,
  title = {Net Cluster: A Net-Reduction-Based Clustering Preprocessing Algorithm for Partitioning and Placement},
  pages = {669-679},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.892339},
  author = {Jianhua Li and Laleh Behjat and Andrew A. Kennings}
}
@article{journals/tcad/DengS90,
  title = {Generic linear RC delay modeling for digital CMOS circuits},
  pages = {367-376},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45868},
  author = {An-Chang Deng and Yan-Chyuan Shiau}
}
@article{journals/tcad/Ozkaramanli01,
  title = {A comparison of strong and weak distributed transverse couplingbetween VLSI interconnects},
  pages = {1472-1478},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969441},
  author = {Hüseyin Özkaramanli}
}
@article{journals/tcad/DamarlaS93,
  title = {Applications of one-dimensional cellular automata and linear feedback shift registers for pseudo-exhaustive testing},
  pages = {1580-1591},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256933},
  author = {Thyagaraju R. Damarla and Avinash Sathaye}
}
@article{journals/tcad/DasguptaDC00,
  title = {Model checking on timed-event structures},
  pages = {601-611},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845084},
  author = {Pallab Dasgupta and Jatindra Kumar Deka and Partha Pratim Chakrabarti}
}
@article{journals/tcad/ChenSCI00,
  title = {Global optimization for digital MOS circuits performance},
  pages = {161-164},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822628},
  author = {H. M. Chen and G. S. Samudra and D. S. H. Chan and Yaacob Ibrahim}
}
@article{journals/tcad/VisvanathanS84,
  title = {A Computational Approach for the Diagnosability of Dynamical Circuits},
  pages = {165-171},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270071},
  author = {V. Visvanathan and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/WangD98,
  title = {Exploiting near symmetry in multilevel logic synthesis},
  pages = {772-781},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720314},
  author = {Feng Wang and Donald L. Dietmeyer}
}
@article{journals/tcad/AnderssonP89,
  title = {Movie-an interactive environment for silicon compilation tools},
  pages = {693-701},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31524},
  author = {Per Andersson and Lars H. Philipson}
}
@article{journals/tcad/DemirLS96,
  title = {Time-domain non-Monte Carlo noise simulation for nonlinear dynamic circuits with arbitrary excitations},
  pages = {493-505},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506137},
  author = {Alper Demir and Edward W. Y. Liu and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChangHLW14,
  title = {Path-Congestion-Aware Adaptive Routing With a Contention Prediction Scheme for Network-on-Chip Systems},
  pages = {113-126},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282262},
  author = {En-Jui Chang and Hsien-Kai Hsin and Shu-Yen Lin and An-Yeu Wu}
}
@article{journals/tcad/AlonA88,
  title = {Model and solution strategy for placement of rectangular blocks in the Euclidean plane},
  pages = {378-386},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3171},
  author = {Amir Alon and Uri M. Ascher}
}
@article{journals/tcad/XiangCSF05,
  title = {Improving test effectiveness of scan-based BIST by scan chain partitioning},
  pages = {916-927},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847943},
  author = {Dong Xiang and Ming-Jing Chen and Jia-Guang Sun and Hideo Fujiwara}
}
@article{journals/tcad/KumarTCJ06,
  title = {Exact Delay Fault Coverage in Sequential Logic Under Any Delay Fault Model},
  pages = {2954-2964},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882583},
  author = {Mahilchi Milir Vaseekar Kumar and Spyros Tragoudas and Sreejit Chakravarty and Rathish Jayabharathi}
}
@article{journals/tcad/BhatO11,
  title = {2-D Inductor-Capacitor Lattice Synthesis},
  pages = {1483-1492},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2159605},
  author = {Harish S. Bhat and Braxton Osting}
}
@article{journals/tcad/LiuSTV12,
  title = {A Technique for Test Coverage Closure Using GoldMine},
  pages = {790-803},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2177461},
  author = {Lingyi Liu and David Sheridan and William Tuohy and Shobha Vasudevan}
}
@article{journals/tcad/KimB06,
  title = {Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm},
  pages = {389-402},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853689},
  author = {Sangyun Kim and Peter A. Beerel}
}
@article{journals/tcad/VermaBI10,
  title = {Fast, Nearly Optimal ISE Identification With I/O Serialization Through Maximal Clique Enumeration},
  pages = {341-354},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041849},
  author = {Ajay K. Verma and Philip Brisk and Paolo Ienne}
}
@article{journals/tcad/ChungK15,
  title = {Segment Delay Learning From Quantized Path Delay Measurements},
  pages = {1038-1042},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2419631},
  author = {Jaeyong Chung and Jibum Kim}
}
@article{journals/tcad/YuFM88,
  title = {A physical parametric transistor model for CMOS circuit simulation},
  pages = {1038-1052},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7804},
  author = {Sepuan Yu and A. F. Franz and T. G. Mihran}
}
@article{journals/tcad/ChenF95,
  title = {Relaxation-based transient sensitivity computations for MOSFET circuits},
  pages = {173-185},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370426},
  author = {Chun-Jung Chen and Wu-Shiung Feng}
}
@article{journals/tcad/WuH08,
  title = {Mining Global Constraints With Domain Knowledge for Improving Bounded Sequential Equivalence Checking},
  pages = {197-201},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907240},
  author = {Weixin Wu and Michael S. Hsiao}
}
@article{journals/tcad/MehtaB97,
  title = {Corner stitching for simple rectilinear shapes [VLSI layouts]},
  pages = {186-198},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573833},
  author = {Dinesh P. Mehta and George Blust}
}
@article{journals/tcad/SongM93a,
  title = {3-valued trace-based fault simulation of synchronous sequential circuits},
  pages = {1419-1424},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240090},
  author = {Ohyoung Song and Premachandran R. Menon}
}
@article{journals/tcad/SrivastavaS04,
  title = {Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment},
  pages = {665-677},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826551},
  author = {Ashish Srivastava and Dennis Sylvester}
}
@article{journals/tcad/McConaghyPSG09,
  title = {Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy},
  pages = {1281-1294},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023195},
  author = {Trent McConaghy and Pieter Palmers and Michiel Steyaert and Georges G. E. Gielen}
}
@article{journals/tcad/Albers85,
  title = {Monte Carlo Calculation of One- and Two-Dimensional Particle and Damage Distributions for Ion-Implanted Dopants in Silicon},
  pages = {374-383},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270135},
  author = {J. Albers}
}
@article{journals/tcad/YanW09,
  title = {BSG-Route: A Length-Constrained Routing Scheme for General Planar Topology},
  pages = {1679-1690},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030352},
  author = {Tan Yan and Martin D. F. Wong}
}
@article{journals/tcad/AzarderakhshKJ15,
  title = {Secure and Efficient Architectures for Single Exponentiations in Finite Fields Suitable for High-Performance Cryptographic Applications},
  pages = {332-340},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2014.2387866},
  author = {Reza Azarderakhsh and Mehran Mozaffari Kermani and Kimmo Järvinen}
}
@article{journals/tcad/LuM84,
  title = {Quantitative Evaluation of Self-Checking Circuits},
  pages = {150-155},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270069},
  author = {David J. Lu and Edward J. McCluskey}
}
@article{journals/tcad/AmelifardFP09,
  title = {Low-Power Fanout Optimization Using Multi Threshold Voltages and Multi Channel Lengths},
  pages = {478-489},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2013992},
  author = {Behnam Amelifard and Farzan Fallah and Massoud Pedram}
}
@article{journals/tcad/SanderJ04,
  title = {System modeling and transformational design refinement in ForSyDe [formal system design]},
  pages = {17-32},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819898},
  author = {Ingo Sander and Axel Jantsch}
}
@article{journals/tcad/KuoCCM09,
  title = {Spare Cells With Constant Insertion for Engineering Change},
  pages = {456-460},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013537},
  author = {Yu-Min Kuo and Ya-Ting Chang and Shih-Chieh Chang and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/HwangHLH93,
  title = {An efficient layout style for two-metal CMOS leaf cells and its automatic synthesis},
  pages = {410-424},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215003},
  author = {Chi-Yi Hwang and Yung-Ching Hsieh and Youn-Long Lin and Yu-Chin Hsu}
}
@article{journals/tcad/LiaoDK98,
  title = {Code density optimization for embedded DSP processors using data compression techniques},
  pages = {601-608},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709398},
  author = {Stan Y. Liao and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/Curtice89,
  title = {Intrinsic GaAs MESFET equivalent circuit models generated from two-dimensional simulations},
  pages = {395-402},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29593},
  author = {Walter R. Curtice}
}
@article{journals/tcad/KettleK08,
  title = {An Anytime Algorithm for Generalized Symmetry Detection in ROBDDs},
  pages = {764-777},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917592},
  author = {Neil Kettle and Andy King}
}
@article{journals/tcad/ChanS89,
  title = {Bounds on signal delay in RC mesh networks},
  pages = {581-589},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31514},
  author = {Pak K. Chan and Martine D. F. Schlag}
}
@article{journals/tcad/LeeLC09,
  title = {Voltage-Island Partitioning and Floorplanning Under Timing Constraints},
  pages = {690-702},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2013997},
  author = {Wan-Ping Lee and Hung-Yi Liu and Yao-Wen Chang}
}
@article{journals/tcad/TenentesK13,
  title = {High-Quality Statistical Test Compression With Narrow ATE Interface},
  pages = {1369-1382},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2256394},
  author = {Vasileios Tenentes and Xrysovalantis Kavousianos}
}
@article{journals/tcad/Ousterhout84a,
  title = {The User Interface and Implementation of an IC Layout Editor},
  pages = {242-249},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270081},
  author = {John K. Ousterhout}
}
@article{journals/tcad/PandaDN99,
  title = {Local memory exploration and optimization in embedded systems},
  pages = {3-13},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739054},
  author = {Preeti Ranjan Panda and Nikil D. Dutt and Alexandru Nicolau}
}
@article{journals/tcad/PfeifferMH06,
  title = {Synthesis of Multiplexed Biofluidic Microchips},
  pages = {321-333},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855931},
  author = {Anton J. Pfeiffer and Tamal Mukherjee and Steinar Hauan}
}
@article{journals/tcad/FerreF02,
  title = {Leakage power bounds in CMOS digital technologies},
  pages = {731-738},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004317},
  author = {Antoni Ferré and Joan Figueras}
}
@article{journals/tcad/ZuoloZMICPBO15,
  title = {SSDExplorer: A Virtual Platform for Performance/Reliability-Oriented Fine-Grained Design Space Exploration of Solid State Drives},
  pages = {1627-1638},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2422834},
  author = {Lorenzo Zuolo and Cristian Zambelli and Rino Micheloni and Marco Indaco and Stefano Di Carlo and Paolo Prinetto and Davide Bertozzi and Piero Olivo}
}
@article{journals/tcad/VankamamidiOL08,
  title = {Two-Dimensional Schemes for Clocking/Timing of QCA Circuits},
  pages = {34-44},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907020},
  author = {Vamsi Vankamamidi and Marco Ottavi and Fabrizio Lombardi}
}
@article{journals/tcad/NiknejadGM98,
  title = {Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits},
  pages = {305-315},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703820},
  author = {Ali M. Niknejad and Ranjit Gharpurey and Robert G. Meyer}
}
@article{journals/tcad/ZhaoRK02,
  title = {Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning},
  pages = {81-92},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974140},
  author = {Shiyou Zhao and Kaushik Roy and Cheng-Kok Koh}
}
@article{journals/tcad/Jess00,
  title = {Designing electronic engines with electronic engines: 40 years ofbootstrapping of a technology upon itself},
  pages = {1404-1427},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898824},
  author = {Jochen A. G. Jess}
}
@article{journals/tcad/WilseyD90,
  title = {A formal model of computer architectures for digital system design environments},
  pages = {473-486},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55179},
  author = {Philip A. Wilsey and Subrata Dasgupta}
}
@article{journals/tcad/GrimmHW05,
  title = {Analysis of mixed-signal systems with affine arithmetic},
  pages = {118-123},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839469},
  author = {Christoph Grimm 0001 and Wilhelm Heupke and Klaus Waldschmidt}
}
@article{journals/tcad/SchmitT98,
  title = {Address generation for memories containing multiple arrays},
  pages = {377-385},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703919},
  author = {Herman Schmit and Donald E. Thomas}
}
@article{journals/tcad/JangP13,
  title = {Chemical-Mechanical Polishing-Aware Application-Specific 3D NoC Design},
  pages = {940-951},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2237771},
  author = {Wooyoung Jang and David Z. Pan}
}
@article{journals/tcad/JinG12,
  title = {Hilbert Transform-Based Workload Prediction and Dynamic Frequency Scaling for Power-Efficient Video Encoding},
  pages = {649-661},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2180383},
  author = {Xin Jin and Satoshi Goto}
}
@article{journals/tcad/RichardsonCM92,
  title = {Modeling phosphorus diffusion in three dimensions},
  pages = {487-496},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125096},
  author = {Walter B. Richardson and Graham F. Carey and Brian J. Mulvaney}
}
@article{journals/tcad/LinJ00,
  title = {On computing the minimum feedback vertex set of a directed graph bycontraction operations},
  pages = {295-307},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833199},
  author = {Hen-Ming Lin and Jing-Yang Jou}
}
@article{journals/tcad/Garwacki88,
  title = {Extraction of BJT model parameters using optimization method},
  pages = {850-854},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3215},
  author = {K. Garwacki}
}
@article{journals/tcad/FarrahiCSTS01,
  title = {Activity-driven clock design},
  pages = {705-714},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924824},
  author = {Amir H. Farrahi and Chunhong Chen and Ankur Srivastava and Gustavo E. Téllez and Majid Sarrafzadeh}
}
@article{journals/tcad/DevarayanadurgSGH99,
  title = {Test set selection for structural faults in analog IC's},
  pages = {1026-1039},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771183},
  author = {Giri Devarayanadurg and Mani Soma and Prashant Goteti and Sam D. Huynh}
}
@article{journals/tcad/Shelar10,
  title = {Routing With Constraints for Post-Grid Clock Distribution in Microprocessors},
  pages = {245-249},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2040012},
  author = {Rupesh S. Shelar}
}
@article{journals/tcad/OdanakaUWE88,
  title = {SMART-P: rigorous three-dimensional process simulator on a supercomputer},
  pages = {675-683},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3207},
  author = {Shinji Odanaka and Hiroyuki Umimoto and Mutsuko Wakabayashi and Hideya Esaki}
}
@article{journals/tcad/TrosterT89,
  title = {Mismatch simulation for layout sensitive parameters of IC components and devices},
  pages = {101-107},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21828},
  author = {Gerhard Tröster and Peter Tomaszewski}
}
@article{journals/tcad/RaghavendraL95,
  title = {A technique for micro-rollback self-recovery synthesis},
  pages = {1171-1179},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406719},
  author = {Vijay Raghavendra and Chidchanok Lursinsap}
}
@article{journals/tcad/MichaelHT04,
  title = {A unified framework for generating all propagation functions for logic errors and events},
  pages = {980-986},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828112},
  author = {Maria K. Michael and Themistoklis Haniotakis and Spyros Tragoudas}
}
@article{journals/tcad/ChenH97,
  title = {A three-parameters-only MOSFET subthreshold current CAD model considering back-gate bias and process variation},
  pages = {343-352},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602471},
  author = {Ming-Jer Chen and Jib-Shin Ho}
}
@article{journals/tcad/ZhaoD03,
  title = {Fault-coverage analysis techniques of crosstalk in chip interconnects},
  pages = {770-782},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811444},
  author = {Yi Zhao and Sujit Dey}
}
@article{journals/tcad/Hirayama87,
  title = {A Silicon Compiler System Based on Asynchronous Architecture},
  pages = {297-304},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270275},
  author = {Masaharu Hirayama}
}
@article{journals/tcad/MahmutogluD15,
  title = {Modeling and Simulation of Low-Frequency Noise in Nano Devices: Stochastically Correct and Carefully Crafted Numerical Techniques},
  pages = {794-807},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2376985},
  author = {A. Gokcen Mahmutoglu and Alper Demir}
}
@article{journals/tcad/PomeranzK92,
  title = {A limited exponential complexity algorithm for increasing the testability of digital circuits by testing-module insertion},
  pages = {247-259},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124403},
  author = {Irith Pomeranz and Zvi Kohavi}
}
@article{journals/tcad/ShrivastavaKL09,
  title = {A Software-Only Solution to Use Scratch Pads for Stack Data},
  pages = {1719-1727},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030592},
  author = {Aviral Shrivastava and Arun Kannan and Jongeun Lee}
}
@article{journals/tcad/DanielSLLW04,
  title = {A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models},
  pages = {678-693},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826583},
  author = {Luca Daniel and Chin Siong Ong and Sok Chay Low and Kwok Hong Lee and Jacob K. White}
}
@article{journals/tcad/DagenaisAR86,
  title = {McBOOLE: A New Procedure for Exact Logic Minimization},
  pages = {229-238},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270191},
  author = {Michel Dagenais and Vinod K. Agarwal and Nicholas C. Rumin}
}
@article{journals/tcad/ZhengGYCR14,
  title = {High-Level Synthesis With Behavioral-Level Multicycle Path Analysis},
  pages = {1832-1845},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2361661},
  author = {Hongbin Zheng and Swathi T. Gurumani and Liwei Yang and Deming Chen and Kyle Rupnow}
}
@article{journals/tcad/GoldbergCVBS00,
  title = {Negative thinking in branch-and-bound: the case of unate covering},
  pages = {281-294},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833198},
  author = {Evguenii I. Goldberg and Luca P. Carloni and Tiziano Villa and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChengDLY92,
  title = {Symbolic layout compaction under conditional design rules},
  pages = {475-486},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125095},
  author = {Chung-Kuan Cheng and Ximtie Deng and Yuh-Zen Liao and So-Zen Yao}
}
@article{journals/tcad/BarbyVS88,
  title = {Polynomial splines for MOSFET model approximation},
  pages = {557-566},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3193},
  author = {James A. Barby and Jirí Vlach and Kishore Singhal}
}
@article{journals/tcad/YuKHT87,
  title = {Statistical Performance Modeling and Parametric Yield Estimation of MOS VLSI},
  pages = {1013-1022},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270342},
  author = {Tat-Kwan Yu and Sung-Mo Kang and I. N. Haji and Timothy N. Trick}
}
@article{journals/tcad/FeldmannNDR91,
  title = {Sensitivity computation in piecewise approximate circuit simulation},
  pages = {171-183},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68404},
  author = {Peter Feldmann and Tuyen V. Nguyen and Stephen W. Director and Ronald A. Rohrer}
}
@article{journals/tcad/DarringerDHKLMRRSTT00,
  title = {EDA in IBM: past, present, and future},
  pages = {1476-1497},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898827},
  author = {John A. Darringer and Evan E. Davidson and David J. Hathaway and Bernd Koenemann and Mark A. Lavin and Joseph K. Morrell and Khalid Rahmat and Wolfgang Roesner and Erich C. Schanzenbach and Gustavo E. Téllez and Louise Trevillyan}
}
@article{journals/tcad/PeymandoustSM03,
  title = {Complex instruction and software library mapping for embedded software using symbolic algebra},
  pages = {964-975},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814951},
  author = {Armita Peymandoust and Tajana Simunic and Giovanni De Micheli}
}
@article{journals/tcad/KimYLL94,
  title = {A scheduling algorithm for conditional resource sharing-a hierarchical reduction approach},
  pages = {425-438},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275353},
  author = {Taewhan Kim and Noritake Yonezawa and Jane W.-S. Liu and C. L. Liu}
}
@article{journals/tcad/SasCM94,
  title = {Cellular automata based deterministic self-test strategies for programmable data paths},
  pages = {940-949},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293951},
  author = {Jos van Sas and Francky Catthoor and Hugo De Man}
}
@article{journals/tcad/DrechslerEFGHST08,
  title = {On Acceleration of SAT-Based ATPG for Industrial Designs},
  pages = {1329-1333},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923107},
  author = {Rolf Drechsler and Stephan Eggersglüß and Görschwin Fey and Andreas Glowatz and Friedrich Hapke and Jürgen Schlöffel and Daniel Tille}
}
@article{journals/tcad/TangZD06,
  title = {Refinement-based synthesis of continuous-time analog filters through successive domain pruning, plateau search, and adaptive sampling},
  pages = {1421-1440},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857378},
  author = {Hua Tang and Hui Zhang and Alex Doboli}
}
@article{journals/tcad/KoideWY96,
  title = {Pin assignment with global routing for VLSI building block layout},
  pages = {1575-1583},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552091},
  author = {Tetsushi Koide and Shin'ichi Wakabayashi and Noriyoshi Yoshida}
}
@article{journals/tcad/JooK14,
  title = {A Fine-Grained Clock Buffer Polarity Assignment for High-Speed and Low-Power Digital Systems},
  pages = {423-436},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288698},
  author = {Deokjin Joo and Taewhan Kim}
}
@article{journals/tcad/HsiehP02,
  title = {Architectural energy optimization by bus splitting},
  pages = {408-414},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992764},
  author = {Cheng-Ta Hsieh and Massoud Pedram}
}
@article{journals/tcad/KurosawaYKMN87,
  title = {A Practical CAD System Application for Full Custom VLSI Microcomputer Chips},
  pages = {364-373},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270281},
  author = {Atsushi Kurosawa and Kazutaka Yamada and Aritoyo Kishimoto and Kunio Mori and Nobuyuki Nishiguchi}
}
@article{journals/tcad/WainbergB15,
  title = {Robust Optimization of Multiple Timing Constraints},
  pages = {1942-1953},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440316},
  author = {Michael Wainberg and Vaughn Betz}
}
@article{journals/tcad/MathurL97,
  title = {Timing-driven placement for regular architectures},
  pages = {597-608},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640618},
  author = {Anmol Mathur and C. L. Liu}
}
@article{journals/tcad/LeeNB94,
  title = {SWiTEST: a switch level test generation system for CMOS combinational circuits},
  pages = {625-637},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277636},
  author = {Kuen-Jong Lee and Charles Njinda and Melvin A. Breuer}
}
@article{journals/tcad/ChattopadhyayRC97,
  title = {KGPMIN: an efficient multilevel multioutput AND-OR-XOR minimizer},
  pages = {257-265},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594831},
  author = {Santanu Chattopadhyay and Samir Roy and Parimal Pal Chaudhuri}
}
@article{journals/tcad/Lowther89,
  title = {A discretization scheme that allows coarse grid-spacing in finite-difference process simulation},
  pages = {837-841},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31544},
  author = {Rex E. Lowther}
}
@article{journals/tcad/MilorS94,
  title = {Minimizing production test time to detect faults in analog circuits},
  pages = {796-813},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285252},
  author = {Linda S. Milor and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MukherjeeC08,
  title = {A Randomized Greedy Method for Rectangular-Pattern Fill Problems},
  pages = {1376-1384},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925786},
  author = {Maharaj Mukherjee and Kanad Chakraborty}
}
@article{journals/tcad/ZhangLLARB11,
  title = {Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits},
  pages = {1814-1827},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2164536},
  author = {Wangyang Zhang and Xin Li 0001 and Frank Liu and Emrah Acar and Rob A. Rutenbar and Ronald D. Blanton}
}
@article{journals/tcad/PalmW85,
  title = {Current Lines and Accurate Contact Current Evaluation in 2-D Numerical Simulation of Semiconductor Devices},
  pages = {496-503},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270148},
  author = {E. Palm and F. Van de Wiele}
}
@article{journals/tcad/SilburtFP84,
  title = {An Efficient MOS Transistor Model for Computer-Aided Design},
  pages = {104-111},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270063},
  author = {A. L. Silburt and R. C. Foss and W. F. Petrie}
}
@article{journals/tcad/GuptaJK10,
  title = {Timing Yield-Aware Color Reassignment and Detailed Placement Perturbation for Bimodal CD Distribution in Double Patterning Lithography},
  pages = {1229-1242},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049041},
  author = {Mohit Gupta and Kwangok Jeong and Andrew B. Kahng}
}
@article{journals/tcad/SchaferP93,
  title = {Synthesis of multilevel multiplexer circuits for incompletely specified multioutput Boolean functions with mapping to multiplexer based FPGA's},
  pages = {1655-1664},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248076},
  author = {Ingo Schäfer and Marek A. Perkowski}
}
@article{journals/tcad/ChenM01,
  title = {Aggressor alignment for worst-case crosstalk noise},
  pages = {612-621},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920689},
  author = {Lauren Hui Chen and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/JajaW89,
  title = {On routing two-terminal nets in the presence of obstacles},
  pages = {563-570},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24884},
  author = {Joseph JáJá and S. Alice Wu}
}
@article{journals/tcad/PomeranzRG99,
  title = {Static test compaction for synchronous sequential circuits based on vector restoration},
  pages = {1040-1049},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771184},
  author = {Irith Pomeranz and Sudhakar M. Reddy and Ruifeng Guo}
}
@article{journals/tcad/AgrawalCA89,
  title = {A directed search method for test generation using a concurrent simulator},
  pages = {131-138},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21831},
  author = {Vishwani D. Agrawal and Kwang-Ting Cheng and Prathima Agrawal}
}
@article{journals/tcad/StanionS94,
  title = {Boolean division and factorization using binary decision diagrams},
  pages = {1179-1184},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310907},
  author = {Ted Stanion and Carl Sechen}
}
@article{journals/tcad/VinnakotaH00,
  title = {DFT for digital detection of analog parametric faults in SC filters},
  pages = {789-798},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851994},
  author = {Bapiraju Vinnakota and Ramesh Harjani}
}
@article{journals/tcad/HuangLKCM15,
  title = {Recycled IC Detection Based on Statistical Methods},
  pages = {947-960},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2409267},
  author = {Ke Huang and Yu Liu and Nenad Korolija and John M. Carulli and Yiorgos Makris}
}
@article{journals/tcad/BuiM98,
  title = {GRCA: a hybrid genetic algorithm for circuit ratio-cut partitioning},
  pages = {193-204},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700718},
  author = {Thang Nguyen Bui and Byung Ro Moon}
}
@article{journals/tcad/ChiangYT11,
  title = {A QEMU and SystemC-Based Cycle-Accurate ISS for Performance Estimation on SoC Development},
  pages = {593-606},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2095631},
  author = {Ming-Chao Chiang and Tse-Chen Yeh and Guo-Fu Tseng}
}
@article{journals/tcad/ShiWZXLS16,
  title = {Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems},
  pages = {58-71},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2453369},
  author = {Liang Shi and Kaijie Wu and Mengying Zhao and Chun Jason Xue and Duo Liu and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/HsiehP98,
  title = {Microprocessor power estimation using profile-driven program synthesis},
  pages = {1080-1089},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736182},
  author = {Cheng-Ta Hsieh and Massoud Pedram}
}
@article{journals/tcad/Moglestue86,
  title = {A Self-Consistent Monte Carlo Particle Model to Analyze Semiconductor Microcomponents of any Geometry},
  pages = {326-345},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270203},
  author = {C. C. Moglestue}
}
@article{journals/tcad/BalasaL00,
  title = {Symmetry within the sequence-pair representation in the context ofplacement for analog design},
  pages = {721-731},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851988},
  author = {Florin Balasa and Koen Lampaert}
}
@article{journals/tcad/WuytackSCJY99,
  title = {Memory management for embedded network applications},
  pages = {533-544},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759067},
  author = {Sven Wuytack and Julio Leao da Silva Jr. and Francky Catthoor and Gjalt G. de Jong and Chantal Ykman-Couvreur}
}
@article{journals/tcad/ErgenSSTAAS09,
  title = {The Tire as an Intelligent Sensor},
  pages = {941-955},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2022879},
  author = {Sinem Coleri Ergen and Alberto L. Sangiovanni-Vincentelli and Xuening Sun and R. Tebano and S. Alalusi and G. Audisio and Marco Sabatini}
}
@article{journals/tcad/HuangTLZTC15,
  title = {Nonintrusive On-Line Transition-Time Binning and Timing Failure Threat Detection for Die-to-Die Interconnects},
  pages = {2039-2048},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440322},
  author = {Shi-Yu Huang and Meng-Ting Tsai and Hua-Xuan Li and Zeng-Fu Zeng and Kun-Han Hans Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/TanYZKS89,
  title = {Two-dimensional semiconductor device analysis based on new finite-element discretization employing the S-G scheme},
  pages = {468-478},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24875},
  author = {Gen-Lin Tan and Xiao-Li Yuan and Qi-Ming Zhang and Walter H. Ku and An-Jui Shey}
}
@article{journals/tcad/AnderssonP93,
  title = {Interaction semantics of a symbolic layout editor for parameterized modules},
  pages = {1096-1106},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238603},
  author = {Per Andersson and Lars H. Philipson}
}
@article{journals/tcad/XianLL08,
  title = {Dynamic Voltage Scaling for Multitasking Real-Time Systems With Uncertain Execution Time},
  pages = {1467-1478},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925778},
  author = {Changjiu Xian and Yung-Hsiang Lu and Zhiyuan Li}
}
@article{journals/tcad/QiuM13,
  title = {Routing Challenges for Designs With Super High Pin Density},
  pages = {1357-1368},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2256462},
  author = {Xiang Qiu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/Ho93,
  title = {A density-based greedy router},
  pages = {974-981},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238033},
  author = {Tai-Tsung Ho}
}
@article{journals/tcad/VijayanT91,
  title = {A new method for floor planning using topological constraint reduction},
  pages = {1494-1501},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103499},
  author = {Gopalakrishnan Vijayan and Ren-Song Tsay}
}
@article{journals/tcad/LinLC07,
  title = {Multiple-Fault Diagnosis Based On Adaptive Diagnostic Test Pattern Generation},
  pages = {932-942},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884486},
  author = {Yung-Chieh Lin and Feng Lu and Kwang-Ting Cheng}
}
@article{journals/tcad/ZhouGNA12,
  title = {Structural Characterization and Efficient Implementation Techniques for $A$-Stable High-Order Integration Methods},
  pages = {101-108},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2167326},
  author = {Yinghong Zhou and Emad Gad and Michel S. Nakhla and Ramachandra Achar}
}
@article{journals/tcad/Bardell92,
  title = {Calculating the effects of linear dependencies in m-sequences used as test stimuli},
  pages = {83-86},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108621},
  author = {Paul H. Bardell}
}
@article{journals/tcad/HamdiouiR05,
  title = {New data-background sequences and their industrial evaluation for word-oriented random-access memories},
  pages = {892-904},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847904},
  author = {Said Hamdioui and John Eleazar Q. Delos Reyes}
}
@article{journals/tcad/SundararajanSP02,
  title = {Fast and exact transistor sizing based on iterative relaxation},
  pages = {568-581},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998628},
  author = {Vijay Sundararajan and Sachin S. Sapatnekar and Keshab K. Parhi}
}
@article{journals/tcad/KimE08,
  title = {Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines},
  pages = {1214-1227},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923094},
  author = {Taehoon Kim and Yungseon Eo}
}
@article{journals/tcad/MangassarianVN12,
  title = {Maximum Circuit Activity Estimation Using Pseudo-Boolean Satisfiability},
  pages = {271-284},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2169259},
  author = {Hratch Mangassarian and Andreas G. Veneris and Farid N. Najm}
}
@article{journals/tcad/CasinoviY03,
  title = {Estimation of power dissipation in switched-capacitor circuits},
  pages = {1625-1636},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819384},
  author = {Giorgio Casinovi and Chad Young}
}
@article{journals/tcad/StratigopoulosS14,
  title = {Fast Monte Carlo-Based Estimation of Analog Parametric Test Metrics},
  pages = {1977-1990},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2360458},
  author = {Haralampos-G. D. Stratigopoulos and Stephen Sunter}
}
@article{journals/tcad/WalterLMSY08,
  title = {Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods},
  pages = {2223-2235},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006159},
  author = {David Walter and Scott Little and Chris J. Myers and Nicholas Seegmiller and Tomohiro Yoneda}
}
@article{journals/tcad/HolmesSS93,
  title = {Utilization of vacant terminals for improved over-the-cell channel routing},
  pages = {780-792},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229752},
  author = {Nancy D. Holmes and Naveed A. Sherwani and Majid Sarrafzadeh}
}
@article{journals/tcad/ChoiSS09,
  title = {ssr HLShbox-ssr pg: High-Level Synthesis of Power-Gated Circuits},
  pages = {451-456},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013283},
  author = {Eunjoo Choi and Changsik Shin and Youngsoo Shin}
}
@article{journals/tcad/PomeranzR07,
  title = {Generation of Broadside Transition-Fault Test Sets That Detect Four-Way Bridging Faults},
  pages = {1311-1319},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2007.891370},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/VaraprasadPJA07,
  title = {A New ATPG Technique (ExpoTan) for Testing Analog Circuits},
  pages = {189-196},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882596},
  author = {B. K. S. V. L. Varaprasad and Lalit M. Patnaik and Hirisave S. Jamadagni and V. K. Agrawal}
}
@article{journals/tcad/NetzelHBS99,
  title = {Methods for generating and editing merged isotropic/anisotropic triangular-element meshes},
  pages = {1566-1576},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806803},
  author = {Mario Netzel and Bernd Heinemann and Maik Brett and Dagmar Schipanski}
}
@article{journals/tcad/WuS90,
  title = {Covering rectilinear polygons by rectangles},
  pages = {377-388},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45869},
  author = {San-Yuan Wu and Sartaj Sahni}
}
@article{journals/tcad/ChenWLL14,
  title = {Simultaneous Optimization of Analog Circuits With Reliability and Variability for Applications on Flexible Electronics},
  pages = {24-35},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282757},
  author = {Yen-Lung Chen and Wan-Rong Wu and Chien-Nan Jimmy Liu and James Chien-Mo Li}
}
@article{journals/tcad/YeZCG13,
  title = {Board-Level Functional Fault Diagnosis Using Artificial Neural Networks, Support-Vector Machines, and Weighted-Majority Voting},
  pages = {723-736},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2234827},
  author = {Fangming Ye and Zhaobo Zhang and Krishnendu Chakrabarty and Xinli Gu}
}
@article{journals/tcad/HartleyJ88,
  title = {Behavioral to structural translation in a bit-serial silicon compiler},
  pages = {877-886},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3219},
  author = {Richard I. Hartley and Jeffrey R. Jasica}
}
@article{journals/tcad/SemeriaM01,
  title = {Resolution, optimization, and encoding of pointer variables for thebehavioral synthesis from C},
  pages = {213-233},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908442},
  author = {Luc Séméria and Giovanni De Micheli}
}
@article{journals/tcad/ZhangYHZSPZCMSIC09,
  title = {Efficient Power Network Analysis Considering Multidomain Clock Gating},
  pages = {1348-1358},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024711},
  author = {Wanping Zhang and Wenjian Yu and Xiang Hu and Ling Zhang and Rui Shi and He Peng and Zhi Zhu and Lew Chua-Eoan and Rajeev Murgai and Toshiyuki Shibuya and Noriyuki Ito and Chung-Kuan Cheng}
}
@article{journals/tcad/MaL08,
  title = {Synthesis of Tile Sets for DNA Self-Assembly},
  pages = {963-967},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917973},
  author = {Xiaojun Ma and Fabrizio Lombardi}
}
@article{journals/tcad/JacomeD96,
  title = {A formal basis for design process planning and management},
  pages = {1197-1210},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541440},
  author = {Margarida F. Jacome and Stephen W. Director}
}
@article{journals/tcad/Zhou04,
  title = {Efficient Steiner tree construction based on spanning graphs},
  pages = {704-710},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826557},
  author = {Hai Zhou}
}
@article{journals/tcad/SarrafzadehL89,
  title = {A new approach to topological via minimization},
  pages = {890-900},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31548},
  author = {Majid Sarrafzadeh and D. T. Lee}
}
@article{journals/tcad/SunWN07,
  title = {FPGA Pipeline Synthesis Design Exploration Using Module Selection and Resource Sharing},
  pages = {254-265},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887923},
  author = {Welson Sun and Michael J. Wirthlin and Stephen Neuendorffer}
}
@article{journals/tcad/ShiS14,
  title = {Optimized Micro-Channel Design for Stacked 3-D-ICs},
  pages = {90-100},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2279514},
  author = {Bing Shi and Ankur Srivastava}
}
@article{journals/tcad/WuR00,
  title = {Bridge fault diagnosis using stuck-at fault simulation},
  pages = {489-495},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838998},
  author = {Jue Wu and Elizabeth M. Rudnick}
}
@article{journals/tcad/YuA10,
  title = {A Flexible Parallel Simulator for Networks-on-Chip With Error Control},
  pages = {103-116},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034353},
  author = {Qiaoyan Yu and Paul Ampadu}
}
@article{journals/tcad/YoungWY99,
  title = {Slicing floorplans with boundary constraints},
  pages = {1385-1389},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784129},
  author = {Evangeline F. Y. Young and Martin D. F. Wong and Hannah Honghua Yang}
}
@article{journals/tcad/OzdalH14,
  title = {Algorithms for Maze Routing With Exact Matching Constraints},
  pages = {101-112},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2279516},
  author = {Muhammet Mustafa Ozdal and Renato Fernandes Hentschke}
}
@article{journals/tcad/BaoFS16,
  title = {On Reverse Engineering-Based Hardware Trojan Detection},
  pages = {49-57},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2488495},
  author = {Chongxi Bao and Domenic Forte and Ankur Srivastava}
}
@article{journals/tcad/FukudaSKN90,
  title = {A ULSI 2-D capacitance simulator for complex structures based on actual processes},
  pages = {39-47},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45855},
  author = {Sanae Fukuda and Naoyuki Shigyo and Koichi Kato and Shin Nakamura}
}
@article{journals/tcad/BloemS10,
  title = {Guest Editorial},
  pages = {1457-1458},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2060170},
  author = {Roderick Bloem and Patrick Schaumont}
}
@article{journals/tcad/KahngKKS12,
  title = {Recovery-Driven Design: Exploiting Error Resilience in Design of Energy-Efficient Processors},
  pages = {404-417},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2172610},
  author = {Andrew B. Kahng and Seokhyeong Kang and Rakesh Kumar 0002 and John Sartori}
}
@article{journals/tcad/HeloueON12,
  title = {Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths},
  pages = {472-484},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2175392},
  author = {Khaled R. Heloue and Sari Onaissi and Farid N. Najm}
}
@article{journals/tcad/VakiliLB13,
  title = {Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic},
  pages = {1853-1865},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2277978},
  author = {Shervin Vakili and J. M. Pierre Langlois and Guy Bois}
}
@article{journals/tcad/YoungWY01,
  title = {On extending slicing floorplan to handle L/T-shaped modules andabutment constraints},
  pages = {800-807},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924833},
  author = {Evangeline F. Y. Young and Martin D. F. Wong and Hannah Honghua Yang}
}
@article{journals/tcad/BalakrishnanMBLM88,
  title = {Allocation of multiport memories in data path synthesis},
  pages = {536-540},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3188},
  author = {M. Balakrishnan and Arun K. Majumdar and Dilip K. Banerji and James G. Linders and Jayanti C. Majithia}
}
@article{journals/tcad/HedenstiernaJ87,
  title = {CMOS Circuit Speed and Buffer Optimization},
  pages = {270-281},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270271},
  author = {Nils Hedenstierna and Kjell O. Jeppson}
}
@article{journals/tcad/BhattacharyaDB96,
  title = {Fast true delay estimation during high level synthesis},
  pages = {1088-1105},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536715},
  author = {Subhrajit Bhattacharya and Sujit Dey and Franc Brglez}
}
@article{journals/tcad/ChoYBP09,
  title = {ELIAD: Efficient Lithography Aware Detailed Routing Algorithm With Compact and Macro Post-OPC Printability Prediction},
  pages = {1006-1016},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018876},
  author = {Minsik Cho and Kun Yuan and Yongchan Ban and David Z. Pan}
}
@article{journals/tcad/ChenDL93,
  title = {Critical path selection for performance optimization},
  pages = {185-195},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205000},
  author = {Hsi-Chuan Chen and David Hung-Chang Du and Li-Ren Liu}
}
@article{journals/tcad/YilmazCT10,
  title = {Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits},
  pages = {760-773},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043591},
  author = {Mahmut Yilmaz and Krishnendu Chakrabarty and Mohammad Tehranipoor}
}
@article{journals/tcad/ChenG98,
  title = {Efficient BIST TPG design and test set compaction via input reduction},
  pages = {692-705},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712101},
  author = {Chih-Ang Chen and Sandeep K. Gupta}
}
@article{journals/tcad/HagenHK97,
  title = {On implementation choices for iterative improvement partitioning algorithms},
  pages = {1199-1205},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662682},
  author = {Lars W. Hagen and Dennis J.-H. Huang and Andrew B. Kahng}
}
@article{journals/tcad/BangBYC09,
  title = {Run-Time Adaptive Workload Estimation for Dynamic Voltage Scaling},
  pages = {1334-1347},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024706},
  author = {Sung-Yong Bang and Kwanhu Bang and Sungroh Yoon and Eui-Young Chung}
}
@article{journals/tcad/CauleyBK10,
  title = {A Parallel Direct Solver for the Simulation of Large-Scale Power/Ground Networks},
  pages = {636-641},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042901},
  author = {Stephen Cauley and Venkataramanan Balakrishnan and Cheng-Kok Koh}
}
@article{journals/tcad/SchmitzAE05,
  title = {Cosynthesis of energy-efficient multimode embedded systems with consideration of mode-execution probabilities},
  pages = {153-169},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.837729},
  author = {Marcus T. Schmitz and Bashir M. Al-Hashimi and Petru Eles}
}
@article{journals/tcad/ShiT01,
  title = {Compact representation and efficient generation of s-expandedsymbolic network functions for computer-aided analog circuit design},
  pages = {813-827},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.930996},
  author = {C.-J. Richard Shi and Sheldon X.-D. Tan}
}
@article{journals/tcad/Garcia-VargasN15,
  title = {Finite State Machines With Input Multiplexing: A Performance Study},
  pages = {867-871},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2406859},
  author = {Ignacio Garcia-Vargas and Raouf Senhadji Navarro}
}
@article{journals/tcad/Axelrad90,
  title = {Fourier method modeling of semiconductor devices},
  pages = {1225-1237},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62760},
  author = {Valery Axelrad}
}
@article{journals/tcad/DickLRJ03,
  title = {Analysis of power dissipation in embedded systems using real-time operating systems},
  pages = {615-627},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810745},
  author = {Robert P. Dick and Ganesh Lakshminarayana and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/GuptaKP96,
  title = {Domain characterization of transmission line models and analyses},
  pages = {184-193},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486664},
  author = {Rohini Gupta and Seok-Yoon Kim and Lawrence T. Pileggi}
}
@article{journals/tcad/SrivastavaSB09,
  title = {Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate},
  pages = {1047-1060},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2017432},
  author = {Navin Srivastava and Roberto Suaya and Kaustav Banerjee}
}
@article{journals/tcad/PapachristouP90,
  title = {A design scheme for PLA-based control tables with reduced area and time-delay cost},
  pages = {453-472},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55178},
  author = {Christos A. Papachristou and Anil L. Pandya}
}
@article{journals/tcad/Fuchs95,
  title = {Synthesis for path delay fault testability via tautology-based untestability identification and factorization},
  pages = {1470-1479},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476577},
  author = {K. Fuchs}
}
@article{journals/tcad/JhangHJ96,
  title = {COP: a Crosstalk OPtimizer for gridded channel routing},
  pages = {424-429},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494705},
  author = {Kyoung-Son Jhang and Soonhoi Ha and Chu Shik Jhon}
}
@article{journals/tcad/HaruyamaWF92,
  title = {Topological channel routing [VLSI]},
  pages = {1177-1197},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170984},
  author = {Shinichiro Haruyama and Martin D. F. Wong and Donald S. Fussell}
}
@article{journals/tcad/ZhaoS00,
  title = {Timing-driven partitioning and timing optimization of mixedstatic-domino implementations},
  pages = {1322-1336},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892856},
  author = {Min Zhao and Sachin S. Sapatnekar}
}
@article{journals/tcad/BeygiD10,
  title = {Sensitivity Analysis of Lossy Multiconductor Transmission Lines Based on the Passive Method of Characteristics Macromodel},
  pages = {1290-1294},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2046810},
  author = {Amir Beygi and Anestis Dounavis}
}
@article{journals/tcad/LiuDW15,
  title = {Model Reduction and Simulation of Nonlinear Circuits via Tensor Decomposition},
  pages = {1059-1069},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2409272},
  author = {Haotian Liu and Luca Daniel and Ngai Wong}
}
@article{journals/tcad/CaissoCR91,
  title = {A recursive technique for computing delays in series-parallel MOS transistor circuits},
  pages = {589-595},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79496},
  author = {Jean Paul Caisso and Eduard Cerny and Nicholas C. Rumin}
}
@article{journals/tcad/SuvakD11,
  title = {On Phase Models for Oscillators},
  pages = {972-985},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2113630},
  author = {Onder Suvak and Alper Demir}
}
@article{journals/tcad/AeltenAD93,
  title = {Verification of relations between synchronous machines},
  pages = {1947-1959},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251158},
  author = {Filip Van Aelten and Jonathan Allen and Srinivas Devadas}
}
@article{journals/tcad/PillageR90,
  title = {Asymptotic waveform evaluation for timing analysis},
  pages = {352-366},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45867},
  author = {Lawrence T. Pillage and Ronald A. Rohrer}
}
@article{journals/tcad/Lin02,
  title = {Comments on "Filling algorithms and analyses for layout density control"},
  pages = {1209-1211},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802262},
  author = {Rung-Bin Lin}
}
@article{journals/tcad/YiKH07,
  title = {Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization},
  pages = {2186-2200},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907048},
  author = {Youngmin Yi and Dohyung Kim and Soonhoi Ha}
}
@article{journals/tcad/OLearyB97,
  title = {Synchronous emulation of asynchronous circuits},
  pages = {205-209},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573835},
  author = {John O'Leary and Geoffrey Brown}
}
@article{journals/tcad/AkbarpourT06,
  title = {An approach for the formal verification of DSP designs using Theorem proving},
  pages = {1441-1457},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857314},
  author = {Behzad Akbarpour and Sofiène Tahar}
}
@article{journals/tcad/CoughranPS91,
  title = {Adaptive grid generation for VSLI device simulation},
  pages = {1259-1275},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88922},
  author = {William M. Coughran Jr. and Mark R. Pinto and R. Kent Smith}
}
@article{journals/tcad/KumarSPJ08,
  title = {System-Level Dynamic Thermal Management for High-Performance Microprocessors},
  pages = {96-108},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907062},
  author = {Amit Kumar 0002 and Li Shang and Li-Shiuan Peh and Niraj K. Jha}
}
@article{journals/tcad/AkiyamaS91,
  title = {A method of reducing aliasing in a built-in self-test environment},
  pages = {548-553},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75640},
  author = {Keiho Akiyama and Kewal K. Saluja}
}
@article{journals/tcad/Pauw93,
  title = {Multitrees with internal storage},
  pages = {1428-1436},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256917},
  author = {Wim De Pauw}
}
@article{journals/tcad/LinHHCL13,
  title = {Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization},
  pages = {991-1002},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2226457},
  author = {Mark Po-Hung Lin and Yi-Ting He and Vincent Wei-Hao Hsiao and Rong-Guey Chang and Shuenn-Yuh Lee}
}
@article{journals/tcad/ChoPIDAP09,
  title = {Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications},
  pages = {554-567},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014002},
  author = {Doosan Cho and Sudeep Pasricha and Ilya Issenin and Nikil D. Dutt and Minwook Ahn and Yunheung Paek}
}
@article{journals/tcad/BanerjeeSM14,
  title = {Extending the FSMD Framework for Validating Code Motions of Array-Handling Programs},
  pages = {2015-2019},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2354298},
  author = {Kunal Banerjee and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@article{journals/tcad/PangrleG87,
  title = {Design Tools for Intelligent Silicon Compilation},
  pages = {1098-1112},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270350},
  author = {Barry M. Pangrle and Daniel D. Gajski}
}
@article{journals/tcad/ChenZ07,
  title = {An Effective Algorithm for Buffer Insertion in General Circuits Based on Network Flow},
  pages = {2069-2073},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906481},
  author = {Ruiming Chen and Hai Zhou}
}
@article{journals/tcad/DevadasK92,
  title = {Synthesis of robust delay-fault-testable circuits: theory},
  pages = {87-101},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108622},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/ChangL95,
  title = {Test set compaction for combinational circuits},
  pages = {1370-1378},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469663},
  author = {Jau-Shien Chang and Chen-Shang Lin}
}
@article{journals/tcad/BernMS96,
  title = {Some heuristics for generating tree-like FBDD types},
  pages = {127-130},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486278},
  author = {Jochen Bern and Christoph Meinel and Anna Slobodová}
}
@article{journals/tcad/PotkonjakDR95,
  title = {Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints},
  pages = {531-546},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384414},
  author = {Miodrag Potkonjak and Sujit Dey and Rabindra K. Roy}
}
@article{journals/tcad/RommesS10,
  title = {Efficient Methods for Large Resistor Networks},
  pages = {28-39},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034402},
  author = {Joost Rommes and Wil H. A. Schilders}
}
@article{journals/tcad/KangKRA07,
  title = {Impact of Negative-Bias Temperature Instability in Nanoscale SRAM Array: Modeling and Analysis},
  pages = {1770-1781},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.896317},
  author = {Kunhyuk Kang and Haldun Kufluoglu and Kaushik Roy and Muhammad Ashraful Alam}
}
@article{journals/tcad/RamkumarB94,
  title = {ProperCAD: A portable object-oriented parallel environment for VLSI CAD},
  pages = {829-842},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293940},
  author = {Balkrishna Ramkumar and Prithviraj Banerjee}
}
@article{journals/tcad/WanC12,
  title = {Analysis of Digital Circuit Dynamic Behavior With Timed Ternary Decision Diagrams for Better-Than-Worst-Case Design},
  pages = {662-675},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2181512},
  author = {Lu Wan and Deming Chen}
}
@article{journals/tcad/LeeT87,
  title = {VLSI Layout Compaction with Grid and Mixed Constraints},
  pages = {903-910},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270333},
  author = {Jin-fuw Lee and Donald T. Tang}
}
@article{journals/tcad/PennathurK92,
  title = {Simulation of charge transfer in GaAs Cermet-Gate CCDs},
  pages = {903-910},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144854},
  author = {Shankar Pennathur and Harry H. L. Kwok}
}
@article{journals/tcad/ChakradharRA97,
  title = {Redundancy removal and test generation for circuits with non-Boolean primitives},
  pages = {1370-1377},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663826},
  author = {Srimat T. Chakradhar and Steven G. Rothweiler and Vishwani D. Agrawal}
}
@article{journals/tcad/JiangFC05,
  title = {EPEEC: comprehensive SPICE-compatible reluctance extraction for high-speed interconnects above lossy multilayer substrates},
  pages = {1562-1571},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852287},
  author = {Rong Jiang and Wenyin Fu and Charlie Chung-Ping Chen}
}
@article{journals/tcad/LinW14,
  title = {F-FM: Fixed-Outline Floorplanning Methodology for Mixed-Size Modules Considering Voltage-Island Constraint},
  pages = {1681-1692},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351571},
  author = {Jai-Ming Lin and Ji-Heng Wu}
}
@article{journals/tcad/AmyeenFPB03,
  title = {Fault equivalence identification in combinational circuits using implication and evaluation techniques},
  pages = {922-936},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814241},
  author = {Enamul Amyeen and W. Kent Fuchs and Irith Pomeranz and Vamsi Boppana}
}
@article{journals/tcad/SunS97,
  title = {On-line and off-line testing with shared resources: a new BIST approach},
  pages = {1045-1056},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658572},
  author = {Xiaoling Sun and Micaela Serra}
}
@article{journals/tcad/WuH06,
  title = {State Variable Extraction and Partitioning to Reduce Problem Complexity for ATPG and Design Validation},
  pages = {2275-2282},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859512},
  author = {Qingwei Wu and Michael S. Hsiao}
}
@article{journals/tcad/LinZWC11,
  title = {Thermal-Driven Analog Placement Considering Device Matching},
  pages = {325-336},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2097308},
  author = {Mark Po-Hung Lin and Hongbo Zhang and Martin D. F. Wong and Yao-Wen Chang}
}
@article{journals/tcad/YeWYXWWNWD14,
  title = {System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip},
  pages = {1718-1731},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351584},
  author = {Yaoyao Ye and Zhehui Wang and Peng Yang and Jiang Xu and Xiaowen Wu and Xuan Wang and Mahdi Nikdast and Zhe Wang and Luan H. K. Duong}
}
@article{journals/tcad/HuangWJ05,
  title = {An efficient heterogeneous tree multiplexer synthesis technique},
  pages = {1622-1629},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852032},
  author = {Hsu-Wei Huang and Cheng-Yeh Wang and Jing-Yang Jou}
}
@article{journals/tcad/ChinS90,
  title = {Synthesis of arithmetic hardware using hardware metafunctions},
  pages = {793-803},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57787},
  author = {Shiu-Kai Chin and Edward P. Stabler}
}
@article{journals/tcad/KumarV13,
  title = {Formal Probabilistic Timing Verification in RTL},
  pages = {788-801},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2232706},
  author = {Jayanand Asok Kumar and Shobha Vasudevan}
}
@article{journals/tcad/LamSBS95,
  title = {Delay fault coverage, test set size, and performance trade-offs},
  pages = {32-44},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363125},
  author = {William K. C. Lam and Alexander Saldanha and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/JamaaMM11,
  title = {An Efficient Gate Library for Ambipolar CNTFET Logic},
  pages = {242-255},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2085250},
  author = {M. Haykel Ben Jamaa and Kartik Mohanram and Giovanni De Micheli}
}
@article{journals/tcad/PhelpsKRCH00,
  title = {Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search},
  pages = {703-717},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848091},
  author = {Rodney Phelps and Michael Krasnicki and Rob A. Rutenbar and L. Richard Carley and James R. Hellums}
}
@article{journals/tcad/MerajiZT10,
  title = {On the Scalability and Dynamic Load-Balancing of Optimistic Gate Level Simulation},
  pages = {1368-1380},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049044},
  author = {Sina Meraji and Wei Zhang 0034 and Carl Tropper}
}
@article{journals/tcad/YangCS03,
  title = {Routability-driven white space allocation for fixed-die standard-cell placement},
  pages = {410-419},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809660},
  author = {Xiaojian Yang and Bo-Kyung Choi and Majid Sarrafzadeh}
}
@article{journals/tcad/PomeranzR05,
  title = {On masking of redundant faults in synchronous sequential circuits with design-for-testability logic},
  pages = {288-294},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.840551},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LeeWP15,
  title = {Optimizing a Reconfigurable Power Distribution Network in a Multicore Platform},
  pages = {1110-1123},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2396998},
  author = {Woojoo Lee and Yanzhi Wang and Massoud Pedram}
}
@article{journals/tcad/Macii09,
  title = {Editorial},
  pages = {1785},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2034775},
  author = {Enrico Macii}
}
@article{journals/tcad/GreeneS86,
  title = {Simulated Annealing Without Rejected Moves},
  pages = {221-228},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270190},
  author = {J. W. Greene and Kenneth J. Supowit}
}
@article{journals/tcad/HuanC01,
  title = {Using word-level ATPG and modular arithmetic constraint-solvingtechniques for assertion property checking},
  pages = {381-391},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913756},
  author = {Chung-Yang Huang and Kwang-Ting Cheng}
}
@article{journals/tcad/AsenovBDS99,
  title = {Hierarchical approach to "atomistic" 3-D MOSFET simulation},
  pages = {1558-1565},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806802},
  author = {Asen Asenov and Andrew R. Brown and John H. Davies and Subhash Saini}
}
@article{journals/tcad/PassosSC97,
  title = {Multidimensional interleaving for synchronous circuit design optimization},
  pages = {146-159},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573829},
  author = {Nelson L. Passos and Edwin Hsing-Mean Sha and Liang-Fang Chao}
}
@article{journals/tcad/ChenCL08,
  title = {A New Multilevel Framework for Large-Scale Interconnect-Driven Floorplanning},
  pages = {286-294},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907065},
  author = {Tung-Chieh Chen and Yao-Wen Chang and Shyh-Chang Lin}
}
@article{journals/tcad/BarzilaiBHIS88,
  title = {SLS-a fast switch-level simulator [for MOS]},
  pages = {838-849},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3214},
  author = {Zeev Barzilai and Daniel K. Beece and Leendert M. Huisman and Vijay S. Iyengar and Gabriel M. Silberman}
}
@article{journals/tcad/RestleRWP01,
  title = {Full-wave PEEC time-domain method for the modeling of on-chipinterconnects},
  pages = {877-886},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931029},
  author = {Phillip Restle and Albert E. Ruehli and Steven G. Walker and George Papadopoulos}
}
@article{journals/tcad/ShinPK09,
  title = {Semicustom Design of Zigzag Power-Gated Circuits in Standard Cell Elements},
  pages = {327-339},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2012532},
  author = {Youngsoo Shin and Seungwhun Paik and Hyung-Ock Kim}
}
@article{journals/tcad/LiA03,
  title = {Efficient mixed-domain analysis of electrostatic MEMS},
  pages = {1228-1242},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816210},
  author = {Gang Li and Narayan R. Aluru}
}
@article{journals/tcad/Healey93,
  title = {An improved model for solving the optimal placement for river-routing problem},
  pages = {1473-1480},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256921},
  author = {Steven T. Healey}
}
@article{journals/tcad/LeeW97,
  title = {A performance and routability-driven router for FPGAs considering path delays},
  pages = {179-185},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573832},
  author = {Yuh-Sheng Lee and Allen C.-H. Wu}
}
@article{journals/tcad/XuAM95,
  title = {Graph-based output phase assignment for PLA minimization},
  pages = {613-622},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384425},
  author = {Yanbing Xu and Mostafa H. Abd-El-Barr and Carl McCrosky}
}
@article{journals/tcad/Iwasaki88,
  title = {Analysis and proposal of signature circuits for LSI testing},
  pages = {84-90},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3133},
  author = {K. Iwasaki}
}
@article{journals/tcad/NagiCYA98,
  title = {Signature analysis for analog and mixed-signal circuit test response compaction},
  pages = {540-546},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703834},
  author = {Naveena Nagi and Abhijit Chatterjee and Heebyung Yoon and Jacob A. Abraham}
}
@article{journals/tcad/AsciaCP05,
  title = {A multiobjective genetic approach for system-level exploration in parameterized systems-on-a-chip},
  pages = {635-645},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844118},
  author = {Giuseppe Ascia and Vincenzo Catania and Maurizio Palesi}
}
@article{journals/tcad/PatilB91,
  title = {Performance trade-offs in a parallel test generation/fault simulation environment},
  pages = {1542-1558},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103504},
  author = {Srinivas Patil and Prithviraj Banerjee}
}
@article{journals/tcad/HuangN06,
  title = {Synthesis of nonzero clock skew circuits},
  pages = {961-976},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855923},
  author = {Shih-Hsu Huang and Yow-Tyng Nieh}
}
@article{journals/tcad/MamontovW95,
  title = {Accounting thermal noise in mathematical models of quasi-homogeneous regions in silicon devices},
  pages = {815-823},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391729},
  author = {Yevgeny V. Mamontov and Magnus Willander}
}
@article{journals/tcad/RutenbarMA84,
  title = {A Class of Cellular Architectures to Support Physical Design Automation},
  pages = {264-278},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270085},
  author = {Rob A. Rutenbar and Trevor N. Mudge and Daniel E. Atkins}
}
@article{journals/tcad/HuOITSMK11,
  title = {Theoretical Fundamentals of Gate Level Information Flow Tracking},
  pages = {1128-1140},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2120970},
  author = {Wei Hu and Jason Oberg and Ali Irturk and Mohit Tiwari and Timothy Sherwood and Dejun Mu and Ryan Kastner}
}
@article{journals/tcad/DevadasN89,
  title = {Algorithms for hardware allocation in data path synthesis},
  pages = {768-781},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31534},
  author = {Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/ChenCWC09,
  title = {A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control},
  pages = {193-206},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009156},
  author = {Huang-Yu Chen and Szu-Jui Chou and Sheng-Lung Wang and Yao-Wen Chang}
}
@article{journals/tcad/FunabikiT92,
  title = {A parallel algorithm for channel routing problems [VLSI]},
  pages = {464-474},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125094},
  author = {Nobuo Funabiki and Yoshiyasu Takefuji}
}
@article{journals/tcad/CaiW94,
  title = {On shifting blocks and terminals to minimize channel density},
  pages = {178-186},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259941},
  author = {Yang Cai and Martin D. F. Wong}
}
@article{journals/tcad/ChakravartyZ00,
  title = {STBM: a fast algorithm to simulate IDDQ tests forleakage faults},
  pages = {568-576},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845081},
  author = {Sreejit Chakravarty and Sujit T. Zachariah}
}
@article{journals/tcad/DevadasK96,
  title = {Addendum to "Synthesis of robust delay-fault testable circuits: Theory"},
  pages = {445-446},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494708},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/CasuM06,
  title = {Floorplanning With Wire Pipelining in Adaptive Communication Channels},
  pages = {2996-3004},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882590},
  author = {Mario R. Casu and Luca Macchiarulo}
}
@article{journals/tcad/FernandoJ99,
  title = {Processor array design with FPGA area constraint},
  pages = {253-264},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748156},
  author = {Joseph A. Fernando and Jack S. N. Jean}
}
@article{journals/tcad/MurthyG97,
  title = {Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs]},
  pages = {1383-1389},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663828},
  author = {C. S. Murthy and M. Gall}
}
@article{journals/tcad/ChenCKMWY05,
  title = {The Y architecture for on-chip interconnect: analysis and methodology},
  pages = {588-599},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844096},
  author = {Hongyu Chen and Chung-Kuan Cheng and Andrew B. Kahng and Ion I. Mandoiu and Qinke Wang and Bo Yao}
}
@article{journals/tcad/MaurerS88,
  title = {A logic-to-logic comparator for VLSI layout verification},
  pages = {897-907},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3221},
  author = {Peter M. Maurer and Alexander D. Schapira}
}
@article{journals/tcad/PalesiKC10,
  title = {Leveraging Partially Faulty Links Usage for Enhancing Yield and Performance in Networks-on-Chip},
  pages = {426-440},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041851},
  author = {Maurizio Palesi and Shashi Kumar and Vincenzo Catania}
}
@article{journals/tcad/LiuCD94,
  title = {The calculation of signal stable ranges in combinational circuits},
  pages = {1016-1023},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298037},
  author = {Li-Ren Liu and Hsi-Chuan Chen and David Hung-Chang Du}
}
@article{journals/tcad/PalesiAFC11,
  title = {Data Encoding Schemes in Networks on Chip},
  pages = {774-786},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2098590},
  author = {Maurizio Palesi and Giuseppe Ascia and Fabrizio Fazzino and Vincenzo Catania}
}
@article{journals/tcad/LiPAC06,
  title = {IC thermal simulation and modeling via efficient multigrid-based approaches},
  pages = {1763-1776},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858276},
  author = {Peng Li and Lawrence T. Pileggi and Mehdi Asheghi and Rajit Chandra}
}
@article{journals/tcad/PanKL98,
  title = {Optimal clock period clustering for sequential circuits with retiming},
  pages = {489-498},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703830},
  author = {Peichen Pan and Arvind K. Karandikar and C. L. Liu}
}
@article{journals/tcad/AgrawalC95,
  title = {Combinational ATPG theorems for identifying untestable faults in sequential circuits},
  pages = {1155-1160},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406717},
  author = {Vishwani D. Agrawal and Srimat T. Chakradhar}
}
@article{journals/tcad/ChenGB02,
  title = {Analytical models for crosstalk excitation and propagation in VLSI circuits},
  pages = {1117-1131},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802276},
  author = {Wei-Yu Chen and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/tcad/Papadopoulou01,
  title = {Critical area computation for missing material defects in VLSIcircuits},
  pages = {583-597},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920683},
  author = {Evanthia Papadopoulou}
}
@article{journals/tcad/KayP98,
  title = {EWA: efficient wiring-sizing algorithm for signal nets and clock nets},
  pages = {40-49},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673631},
  author = {Rony Kay and Lawrence T. Pileggi}
}
@article{journals/tcad/HwangOIW94,
  title = {Logic synthesis for field-programmable gate arrays},
  pages = {1280-1287},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317471},
  author = {TingTing Hwang and Robert Michael Owens and Mary Jane Irwin and Kuo-Hua Wang}
}
@article{journals/tcad/BrandI94,
  title = {Identification of redundant delay faults},
  pages = {553-565},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277629},
  author = {Daniel Brand and Vijay S. Iyengar}
}
@article{journals/tcad/ZhangRJK06,
  title = {Placement Algorithm in Analog-Layout Designs},
  pages = {1889-1903},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860957},
  author = {Lihong Zhang and Rabin Raut and Yingtao Jiang and Ulrich Kleine}
}
@article{journals/tcad/GrissomMB14,
  title = {A Low-Cost Field-Programmable Pin-Constrained Digital Microfluidic Biochip},
  pages = {1657-1670},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2347931},
  author = {Daniel Grissom and Jeffrey McDaniel and Philip Brisk}
}
@article{journals/tcad/SenguptaS07,
  title = {Generalized Power-Delay Metrics in Deep Submicron CMOS Designs},
  pages = {183-189},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.883926},
  author = {Dipanjan Sengupta and Resve Saleh}
}
@article{journals/tcad/XieD12,
  title = {Post-Silicon Failing-Path Isolation Incorporating the Effects of Process Variations},
  pages = {1008-1018},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187206},
  author = {Lin Xie and Azadeh Davoodi}
}
@article{journals/tcad/Opal97,
  title = {The transition matrix for linear circuits},
  pages = {427-436},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631206},
  author = {Ajoy Opal}
}
@article{journals/tcad/DuanM05,
  title = {An efficient and robust method for ring-oscillator simulation using the harmonic-balance method},
  pages = {1225-1233},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850803},
  author = {Xiaochun Duan and Kartikeya Mayaram}
}
@article{journals/tcad/BinkleyHTMRF03,
  title = {A CAD methodology for optimizing transistor current and sizing in analog CMOS design},
  pages = {225-237},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806606},
  author = {David Binkley and C. E. Hopper and Steve D. Tucker and Brian C. Moss and James M. Rochelle and Daniel Foty}
}
@article{journals/tcad/WongG91,
  title = {Channel ordering for VLSI layout with rectilinear modules},
  pages = {1425-1431},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97621},
  author = {Martin D. F. Wong and Mohankumar Guruswamy}
}
@article{journals/tcad/TongC10,
  title = {An Automatic Optical Simulation-Based Lithography Hotspot Fix Flow for Post-Route Optimization},
  pages = {671-684},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043756},
  author = {Yang-Shan Tong and Sao Jie Chen}
}
@article{journals/tcad/ChangJ13,
  title = {Pulsed-Latch Replacement Using Concurrent Time Borrowing and Clock Gating},
  pages = {242-246},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2234828},
  author = {Chih-Long Chang and Iris Hui-Ru Jiang}
}
@article{journals/tcad/HulgaardA00,
  title = {Symbolic timing analysis of asynchronous systems},
  pages = {1093-1104},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875262},
  author = {Henrik Hulgaard and Tod Amon}
}
@article{journals/tcad/RaychowdhuryR06,
  title = {Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies},
  pages = {58-65},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853702},
  author = {Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/tcad/WangWSW95,
  title = {Optimal net assignment},
  pages = {265-269},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370420},
  author = {Ting-Chi Wang and Martin D. F. Wong and Yachyang Sun and Chak-Kuen Wong}
}
@article{journals/tcad/KenningsV06,
  title = {Force-Directed Methods for Generic Placement},
  pages = {2076-2087},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862748},
  author = {Andrew A. Kennings and Kristofer Vorwerk}
}
@article{journals/tcad/ParkhurstO95,
  title = {Determining the steady-state output of nonlinear oscillatory circuits using multiple shooting},
  pages = {882-889},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391735},
  author = {Jeffrey R. Parkhurst and Lawrence L. Ogborn}
}
@article{journals/tcad/MukherjeeD12a,
  title = {Computing Minimal Debugging Windows in Failure Traces of AMS Assertions},
  pages = {1776-1781},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2203599},
  author = {Subhankar Mukherjee and Pallab Dasgupta}
}
@article{journals/tcad/Zukowski86,
  title = {Relaxing Bounds for Linear RC Mesh Circuits},
  pages = {305-312},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270200},
  author = {Charles A. Zukowski}
}
@article{journals/tcad/ChoC04,
  title = {Synthesis of single/dual-rail mixed PTL/static logic for low-power applications},
  pages = {229-242},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822121},
  author = {Geun Rae Cho and Tom Chen}
}
@article{journals/tcad/LiangKWM12,
  title = {ALMmap: Technology Mapping for FPGAs With Adaptive Logic Modules},
  pages = {1134-1139},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187525},
  author = {Yu-Yi Liang and Tien-Yu Kuo and Shao-Huan Wang and Wai-Kei Mak}
}
@article{journals/tcad/AlpertDFQ02,
  title = {Correction to "interconnect synthesis without wire tapering"},
  pages = {497-497},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.992775},
  author = {Charles J. Alpert and Anirudh Devgan and John P. Fishburn and Stephen T. Quay}
}
@article{journals/tcad/LeeLL12,
  title = {Levelized High-Level Current Model of Logic Blocks for Dynamic Supply Noise Analysis},
  pages = {845-857},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2182766},
  author = {Mu-Shun Matt Lee and Wei-Ting Liao and Chien-Nan Jimmy Liu}
}
@article{journals/tcad/StyblinskiO86,
  title = {Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication Parameters},
  pages = {79-89},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270179},
  author = {M. A. Styblinski and Leszek J. Opalski}
}
@article{journals/tcad/YoungTWTA91,
  title = {Application of statistical design and response surface methods to computer-aided VLSI device design II. Desirability functions and Taguchi methods},
  pages = {103-115},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62796},
  author = {Dennis L. Young and Jim Teplik and Harrison D. Weed and Neil T. Tracht and Antonio R. Alvarez}
}
@article{journals/tcad/CaoC07,
  title = {Mapping Statistical Process Variations Toward Circuit Performance Variability: An Analytical Modeling Approach},
  pages = {1866-1873},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895613},
  author = {Yu Cao and Lawrence T. Clark}
}
@article{journals/tcad/LempelGB95,
  title = {Test embedding with discrete logarithms},
  pages = {554-566},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384416},
  author = {Mody Lempel and Sandeep K. Gupta and Melvin A. Breuer}
}
@article{journals/tcad/KnechtelYL15,
  title = {Planning Massive Interconnects in 3-D Chips},
  pages = {1808-1821},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432141},
  author = {Johann Knechtel and Evangeline F. Y. Young and Jens Lienig}
}
@article{journals/tcad/ChoS95,
  title = {Minimum area joining of compacted cells},
  pages = {903-909},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391739},
  author = {Seonghun Cho and Sartaj Sahni}
}
@article{journals/tcad/LeeW07,
  title = {A Correlated Diffusion Noise Model for the Field-Effect Transistor},
  pages = {1782-1789},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895770},
  author = {Sungjae Lee and Kevin J. Webb}
}
@article{journals/tcad/ChenLC10,
  title = {Predictive Formulae for OPC With Applications to Lithography-Friendly Routing},
  pages = {40-50},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2032359},
  author = {Tai-Chen Chen and Guang-Wan Liao and Yao-Wen Chang}
}
@article{journals/tcad/ContiHF91,
  title = {Omega-an octree-based mixed element grid allocator for the simulation of complex 3-D device structures},
  pages = {1231-1241},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88919},
  author = {Paolo Conti and Nancy Hitschfeld-Kahler and Wolfgang Fichtner}
}
@article{journals/tcad/ChengCWM98,
  title = {A hybrid methodology for switching activities estimation},
  pages = {357-366},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703825},
  author = {David Ihsin Cheng and Kwang-Ting Cheng and Deborah C. Wang and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/LiuPF02,
  title = {Retiming and clock scheduling for digital circuit optimization},
  pages = {184-203},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980258},
  author = {Xun Liu and Marios C. Papaefthymiou and Eby G. Friedman}
}
@article{journals/tcad/JeongN08,
  title = {Technology Mapping and Cell Merger for Asynchronous Threshold Networks},
  pages = {659-672},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.911339},
  author = {Cheoljoo Jeong and Steven M. Nowick}
}
@article{journals/tcad/Becker15,
  title = {On the Pitfalls of Using Arbiter-PUFs as Building Blocks},
  pages = {1295-1307},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2427259},
  author = {Georg T. Becker}
}
@article{journals/tcad/LeeWSCP14,
  title = {Optimizing the Power Delivery Network in a Smartphone Platform},
  pages = {36-49},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282287},
  author = {Woojoo Lee and Yanzhi Wang and Donghwa Shin and Naehyuck Chang and Massoud Pedram}
}
@article{journals/tcad/GhoshJB00,
  title = {A BIST scheme for RTL circuits based on symbolic testabilityanalysis},
  pages = {111-128},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822624},
  author = {Indradeep Ghosh and Niraj K. Jha and Sudipta Bhawmik}
}
@article{journals/tcad/RajaramLHMG06,
  title = {Analytical bound for unwanted clock skew due to wire width variation},
  pages = {1869-1876},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857398},
  author = {Anand Rajaram and Bing Lu and Jiang Hu and Rabi N. Mahapatra and Wei Guo}
}
@article{journals/tcad/KundertCJLMS00,
  title = {Design of mixed-signal systems-on-a-chip},
  pages = {1561-1571},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898832},
  author = {Kenneth S. Kundert and Henry Chang and Dan Jefferies and Gilles Lamant and Enrico Malavasi and Fred Sendig}
}
@article{journals/tcad/KastnerBS02,
  title = {Pattern routing: use and theory for increasing predictability andavoiding coupling},
  pages = {777-790},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013891},
  author = {Ryan Kastner and Elaheh Bozorgzadeh and Majid Sarrafzadeh}
}
@article{journals/tcad/DrinicKMP06,
  title = {Latency-Guided On-Chip Bus-Network Design},
  pages = {2663-2673},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882488},
  author = {Milenko Drinic and Darko Kirovski and Seapahn Megerian and Miodrag Potkonjak}
}
@article{journals/tcad/YaoCCH94,
  title = {A multi-probe approach for MCM substrate testing},
  pages = {110-121},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273744},
  author = {So-Zen Yao and Nan-Chi Chou and Chung-Kuan Cheng and T. C. Hu}
}
@article{journals/tcad/Saxena06,
  title = {On controlling perturbation due to repeaters during quadratic placement},
  pages = {1733-1743},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858273},
  author = {Prashant Saxena}
}
@article{journals/tcad/RoyM07,
  title = {Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement},
  pages = {632-644},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.888260},
  author = {Jarrod A. Roy and Igor L. Markov}
}
@article{journals/tcad/MondalC06,
  title = {Reasoning about timing behavior of digital circuits using symbolic event propagation and temporal logic},
  pages = {1793-1814},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859508},
  author = {Arijit Mondal and P. P. Chakrabarti}
}
@article{journals/tcad/KjeldsbergCA03,
  title = {Data dependency size estimation for use in memory optimization},
  pages = {908-921},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814257},
  author = {Per Gunnar Kjeldsberg and Francky Catthoor and Einar J. Aas}
}
@article{journals/tcad/KimK07,
  title = {Integration of Code Scheduling, Memory Allocation, and Array Binding for Memory-Access Optimization},
  pages = {142-151},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882639},
  author = {Taewhan Kim and Jungeun Kim}
}
@article{journals/tcad/SelberherR84,
  title = {Implications of Analytical Investigations About the Semiconductor Equations on Device Modeling Programs},
  pages = {52-64},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270057},
  author = {Siegfried Selberherr and Christian A. Ringhofer}
}
@article{journals/tcad/MuiBM05,
  title = {Supply and power optimization in leakage-dominant technologies},
  pages = {1362-1371},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852039},
  author = {Man Lung Mui and Kaustav Banerjee and Amit Mehrotra}
}
@article{journals/tcad/AlpertS03,
  title = {Guest editorial},
  pages = {385-386},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809644},
  author = {Charles J. Alpert and Sachin S. Sapatnekar}
}
@article{journals/tcad/GuptaKP07,
  title = {Detailed Placement for Enhanced Control of Resist and Etch CDs},
  pages = {2144-2157},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.906998},
  author = {Puneet Gupta and Andrew B. Kahng and Chul-Hong Park}
}
@article{journals/tcad/RimKN89,
  title = {Exact algorithms for multilayer topological via minimization},
  pages = {1165-1173},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41502},
  author = {Chong S. Rim and Toshinobu Kashiwabara and Kazuo Nakajima}
}
@article{journals/tcad/ReeseTTH05,
  title = {Early evaluation for performance enhancement in phased logic},
  pages = {532-550},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844084},
  author = {Robert B. Reese and Mitchell A. Thornton and Cherrice Traver and David Hemmendinger}
}
@article{journals/tcad/SmyWD01,
  title = {A 3D thermal simulation tool for integrated devices-Atar},
  pages = {105-115},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905679},
  author = {Tom J. Smy and David J. Walkey and Steven K. Dew}
}
@article{journals/tcad/ChakradharAR93,
  title = {A transitive closure algorithm for test generation},
  pages = {1015-1028},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238038},
  author = {Srimat T. Chakradhar and Vishwani D. Agrawal and Steven G. Rothweiler}
}
@article{journals/tcad/CervenkaWAGS06,
  title = {Generation of Unstructured Meshes for Process and Device Simulation by Means of Partial Differential Equations},
  pages = {2118-2128},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.876514},
  author = {Johann Cervenka and W. Wessner and E. Al-Ani and Tibor Grasser and Siegfried Selberherr}
}
@article{journals/tcad/DamianiYM95,
  title = {Optimization of combinational logic circuits based on compatible gates},
  pages = {1316-1327},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469659},
  author = {Maurizio Damiani and Jerry Chih-Yuan Yang and Giovanni De Micheli}
}
@article{journals/tcad/PomeranzR98b,
  title = {Test sequences to achieve high defect coverage for synchronous sequential circuits},
  pages = {1017-1029},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728921},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/MehtaMTR09,
  title = {Timing-Aware Multiple-Delay-Fault Diagnosis},
  pages = {245-258},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009164},
  author = {Vishal J. Mehta and Malgorzata Marek-Sadowska and Kun-Han Tsai and Janusz Rajski}
}
@article{journals/tcad/PomeranzRR93,
  title = {COMPACTEST: a method to generate compact test sets for combinational circuits},
  pages = {1040-1049},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238040},
  author = {Irith Pomeranz and Lakshmi N. Reddy and Sudhakar M. Reddy}
}
@article{journals/tcad/DalpassoFOR93,
  title = {Fault simulation of parametric bridging faults in CMOS IC's},
  pages = {1403-1410},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240087},
  author = {Marcello Dalpasso and Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/tcad/ShiraishiS87,
  title = {A Permeation Router},
  pages = {462-471},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270293},
  author = {Yoichi Shiraishi and Jun'ya Sakemi}
}
@article{journals/tcad/XiongZH07,
  title = {Robust Extraction of Spatial Correlation},
  pages = {619-631},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884403},
  author = {Jinjun Xiong and Vladimir Zolotov and Lei He}
}
@article{journals/tcad/SwaminathanC04,
  title = {Network flow techniques for dynamic voltage scaling in hard real-time systems},
  pages = {1385-1398},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833621},
  author = {Vishnu Swaminathan and Krishnendu Chakrabarty}
}
@article{journals/tcad/RajaramanW95,
  title = {Optimum clustering for delay minimization},
  pages = {1490-1495},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476579},
  author = {Rajmohan Rajaraman and Martin D. F. Wong}
}
@article{journals/tcad/LiS06b,
  title = {A Quasi-Newton Preconditioned Newton-Krylov Method for Robust and Efficient Time-Domain Simulation of Integrated Circuits With Strong Parasitic Couplings},
  pages = {2868-2881},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882483},
  author = {Zhao Li and C.-J. Richard Shi}
}
@article{journals/tcad/AgarwalSB06,
  title = {Modeling and analysis of crosstalk noise in coupled RLC interconnects},
  pages = {892-901},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855961},
  author = {Kanak Agarwal and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/ArabiK97,
  title = {Testing analog and mixed-signal integrated circuits using oscillation-test method},
  pages = {745-753},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644035},
  author = {Karim Arabi and Bozena Kaminska}
}
@article{journals/tcad/CongL91,
  title = {On the k-layer planar subset and topological via minimization problems},
  pages = {972-981},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85735},
  author = {Jason Cong and C. L. Liu}
}
@article{journals/tcad/KhooC95,
  title = {An efficient multilayer MCM router based on four-via routing},
  pages = {1277-1290},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466343},
  author = {Kei-Yong Khoo and Jason Cong}
}
@article{journals/tcad/WangLC86,
  title = {An Efficient and Reliable Approach for Semiconductor Device Parameter Extraction},
  pages = {170-179},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270184},
  author = {Shui-Jinn Wang and Jau-Yien Lee and Chun-Yen Chang}
}
@article{journals/tcad/Ferguson90,
  title = {Detection of multiple faults in MOS circuits},
  pages = {1009-1014},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59077},
  author = {F. Joel Ferguson}
}
@article{journals/tcad/ShiY04,
  title = {A divide-and-conquer algorithm for 3-D capacitance extraction},
  pages = {1157-1163},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831595},
  author = {Weiping Shi and Fangqing Yu}
}
@article{journals/tcad/CaldwellKM00,
  title = {Optimal partitioners and end-case placers for standard-cell layout},
  pages = {1304-1313},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892854},
  author = {Andrew E. Caldwell and Andrew B. Kahng and Igor L. Markov}
}
@article{journals/tcad/Pomeranz13b,
  title = {Non-Test Cubes for Test Generation Targeting Hard-to-Detect Faults},
  pages = {1957-1965},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2275431},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ChandraC02a,
  title = {Test data compression and decompression based on internal scanchains and Golomb coding},
  pages = {715-722},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004315},
  author = {Anshuman Chandra and Krishnendu Chakrabarty}
}
@article{journals/tcad/KahngS08,
  title = {CMP Fill Synthesis: A Survey of Recent Studies},
  pages = {3-19},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907061},
  author = {Andrew B. Kahng and Kambiz Samadi}
}
@article{journals/tcad/KapreD12,
  title = {$\rm SPICE^2$: Spatial Processors Interconnected for Concurrent Execution for Accelerating the SPICE Circuit Simulator Using an FPGA},
  pages = {9-22},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2173199},
  author = {Nachiket Kapre and André DeHon}
}
@article{journals/tcad/Odanaka07,
  title = {A High-Resolution Method for Quantum Confinement Transport Simulations in MOSFETs},
  pages = {80-85},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882531},
  author = {Shinji Odanaka}
}
@article{journals/tcad/ReingoldS84,
  title = {A Hierarchy-Driven Amalgamation of Standard and Macro Cells},
  pages = {3-11},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270051},
  author = {Edward M. Reingold and Kenneth J. Supowit}
}
@article{journals/tcad/PanL95,
  title = {Area minimization for floorplans},
  pages = {123-132},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363119},
  author = {Peichen Pan and C. L. Liu}
}
@article{journals/tcad/VariyamCC02,
  title = {Prediction of analog performance parameters using fast transienttesting},
  pages = {349-361},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986428},
  author = {Pramodchandran N. Variyam and Sasikumar Cherubal and Abhijit Chatterjee}
}
@article{journals/tcad/StornettaHH90,
  title = {Scaling theory for fault stealing algorithms in large systolic arrays},
  pages = {290-298},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46804},
  author = {W. Scott Stornetta and Bernardo A. Huberman and Tad Hogg}
}
@article{journals/tcad/PomeranzR08a,
  title = {Primary Input Vectors to Avoid in Random Test Sequences for Synchronous Sequential Circuits},
  pages = {193-197},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907229},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LengauerM93,
  title = {Robust and accurate hierarchical floorplanning with integrated global wiring},
  pages = {802-809},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229754},
  author = {Thomas Lengauer and Rolf Müller}
}
@article{journals/tcad/ChakrabortyLM06,
  title = {Novel algorithms for placement of rectangular covers for mask inspection in advanced lithography and other VLSI design applications},
  pages = {79-91},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853710},
  author = {Kanad Chakraborty and Alexey Lvov and Maharaj Mukherjee}
}
@article{journals/tcad/ChoLM12,
  title = {ERSA: Error Resilient System Architecture for Probabilistic Applications},
  pages = {546-558},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2179038},
  author = {Hyungmin Cho and Larkhoon Leem and Subhasish Mitra}
}
@article{journals/tcad/AineCK07,
  title = {An Automated Meta-Level Control Framework for Optimizing the Quality-Time Tradeoff of VLSI Algorithms},
  pages = {1992-2008},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906456},
  author = {Sandip Aine and P. P. Chakrabarti and Rajeev Kumar}
}
@article{journals/tcad/BraunsBSPA90,
  title = {Table-based modeling of delta-sigma modulators using ZSIM},
  pages = {142-150},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46780},
  author = {Gregory T. Brauns and R. J. Bishop and Michael Steer and John J. Paulos and Sasan H. Ardalan}
}
@article{journals/tcad/LukD91,
  title = {Multistack optimization for data-path chip layout},
  pages = {116-129},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62797},
  author = {Wing K. Luk and Alvar A. Dean}
}
@article{journals/tcad/KunduZCT05,
  title = {On modeling crosstalk faults},
  pages = {1909-1915},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852670},
  author = {Sandip Kundu and Sujit T. Zachariah and Yi-Shing Chang and Chandra Tirumurti}
}
@article{journals/tcad/Law95,
  title = {Grid adaption near moving boundaries in two dimensions for IC process simulation},
  pages = {1223-1230},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466338},
  author = {Mark E. Law}
}
@article{journals/tcad/SilveiraWNV92,
  title = {On exponential fitting for circuit simulation},
  pages = {566-574},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127618},
  author = {Luis Miguel Silveira and Jacob K. White and Horácio C. Neto and Luís M. Vidigal}
}
@article{journals/tcad/XiangZCF08,
  title = {A Reconfigurable Scan Architecture With Weighted Scan-Enable Signals for Deterministic BIST},
  pages = {999-1012},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923260},
  author = {Dong Xiang and Yang Zhao and Krishnendu Chakrabarty and Hideo Fujiwara}
}
@article{journals/tcad/BhojJJ13,
  title = {Efficient Methodologies for 3-D TCAD Modeling of Emerging Devices and Circuits},
  pages = {47-58},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2210421},
  author = {Ajay N. Bhoj and Rajiv V. Joshi and Niraj K. Jha}
}
@article{journals/tcad/LingappanJ07,
  title = {Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits},
  pages = {1339-1345},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888268},
  author = {Loganathan Lingappan and Niraj K. Jha}
}
@article{journals/tcad/BrambillaD90,
  title = {A circuit-level simulation model of PNPN devices},
  pages = {1254-1264},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62770},
  author = {Angelo Brambilla and Enrico Dallago}
}
@article{journals/tcad/LeeT07,
  title = {LFSR-Reseeding Scheme Achieving Low-Power Dissipation During Test},
  pages = {396-401},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.882509},
  author = {Jinkyu Lee and Nur A. Touba}
}
@article{journals/tcad/StrojwasD85,
  title = {A Pattern Recognition Based Method for IC Failure Analysis},
  pages = {76-92},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270100},
  author = {Andrzej J. Strojwas and Stephen W. Director}
}
@article{journals/tcad/WangGDK07,
  title = {Ant Colony Optimizations for Resource- and Timing-Constrained Operation Scheduling},
  pages = {1010-1029},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885829},
  author = {Gang Wang and Wenrui Gong and Brian DeRenzi and Ryan Kastner}
}
@article{journals/tcad/HoskoteAFM97,
  title = {Automatic verification of implementations of large circuits against HDL specifications},
  pages = {217-228},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594828},
  author = {Yatin Vasant Hoskote and Jacob A. Abraham and Donald S. Fussell and John Moondanos}
}
@article{journals/tcad/JiangC08,
  title = {An Optimal Network-Flow-Based Simultaneous Diode and Jumper Insertion Algorithm for Antenna Fixing},
  pages = {1055-1065},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923246},
  author = {Zhe-Wei Jiang and Yao-Wen Chang}
}
@article{journals/tcad/LinGLW07,
  title = {Performance Benefits of Monolithically Stacked 3-D FPGA},
  pages = {216-229},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887920},
  author = {Mingjie Lin and Abbas El Gamal and Yi-Chang Lu and S. Simon Wong}
}
@article{journals/tcad/TuCJ06,
  title = {RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction},
  pages = {2258-2264},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860956},
  author = {Shang-Wei Tu and Yao-Wen Chang and Jing-Yang Jou}
}
@article{journals/tcad/LeeKL09,
  title = {Maximum-Utility Scheduling of Operation Modes With Probabilistic Task Execution Times Under Energy Constraints},
  pages = {1531-1544},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026352},
  author = {Wan Yeon Lee and Hyogon Kim and Heejo Lee}
}
@article{journals/tcad/MaQYZ11,
  title = {MSV-Driven Floorplanning},
  pages = {1152-1162},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2131890},
  author = {Qiang Ma 0002 and Zaichen Qian and Evangeline F. Y. Young and Hai Zhou}
}
@article{journals/tcad/GerstlauerHPSGT09,
  title = {Electronic System-Level Synthesis Methodologies},
  pages = {1517-1530},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026356},
  author = {Andreas Gerstlauer and Christian Haubelt and Andy D. Pimentel and Todor Stefanov and Daniel D. Gajski and Jürgen Teich}
}
@article{journals/tcad/HeJ07,
  title = {Defect-Aware High-Level Synthesis Targeted at Reconfigurable Nanofabrics},
  pages = {817-833},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884401},
  author = {Chen He and Margarida F. Jacome}
}
@article{journals/tcad/AzizBBS00,
  title = {Sequential synthesis using S1S},
  pages = {1149-1162},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875301},
  author = {Adnan Aziz and Felice Balarin and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChenW10,
  title = {Fast Node Merging With Don't Cares Using Logic Implications},
  pages = {1827-1832},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2058510},
  author = {Yung-Chih Chen and Chun-Yao Wang}
}
@article{journals/tcad/NiewczasW95,
  title = {Modeling of VLSI RC parasitics based on the network reduction algorithm},
  pages = {137-144},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370431},
  author = {Mariusz Niewczas and Adam Wojtasik}
}
@article{journals/tcad/HanYMNAE09,
  title = {Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies},
  pages = {1830-1843},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2032361},
  author = {Wei Han and Ying Yi and Mark Muir and Ioannis Nousias and Tughrul Arslan and Ahmet T. Erdogan}
}
@article{journals/tcad/WuLK10,
  title = {An Adaptive Flash Translation Layer for High-Performance Storage Systems},
  pages = {953-965},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048362},
  author = {Chin-Hsien Wu and Hsin-Hung Lin and Tei-Wei Kuo}
}
@article{journals/tcad/Kozik13,
  title = {Fully Dynamic Evaluation of Sequence Pair},
  pages = {894-904},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2244642},
  author = {Andrzej Kozik}
}
@article{journals/tcad/NagaoSK98,
  title = {A layout approach to monolithic microwave IC},
  pages = {1262-1272},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736566},
  author = {Akira Nagao and Isao Shirakawa and Takashi Kambe}
}
@article{journals/tcad/MarculescuL12,
  title = {Guest Editorial Special Section on PAR-CAD: Parallel CAD Algorithms and CAD for Parallel Architectures/Systems},
  pages = {7-8},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2175038},
  author = {Diana Marculescu and Peng Li}
}
@article{journals/tcad/SchlagKC94,
  title = {Routability-driven technology mapping for lookup table-based FPGA's},
  pages = {13-26},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273753},
  author = {Martine D. F. Schlag and Jackson Kong and Pak K. Chan}
}
@article{journals/tcad/AchyuthanE94,
  title = {Mixed analog/digital hardware synthesis of artificial neural networks},
  pages = {1073-1087},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310897},
  author = {Arun Achyuthan and Mohamed I. Elmasry}
}
@article{journals/tcad/ZhangGH06,
  title = {A Framework for Automatic Design Validation of RTL Circuits Using ATPG and Observability-Enhanced Tag Coverage},
  pages = {2526-2538},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881333},
  author = {Liang Zhang and Indradeep Ghosh and Michael S. Hsiao}
}
@article{journals/tcad/HuangC09,
  title = {Minimum-Period Register Binding},
  pages = {1265-1269},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021009},
  author = {Shih-Hsu Huang and Chun-Hua Cheng}
}
@article{journals/tcad/RubinsteinPH83,
  title = {Signal Delay in RC Tree Networks},
  pages = {202-211},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270037},
  author = {Jorge Rubinstein and Paul Penfield Jr. and Mark A. Horowitz}
}
@article{journals/tcad/Labun04,
  title = {Rapid method to account for process variation in full-chip capacitance extraction},
  pages = {941-951},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828111},
  author = {Andrew Labun}
}
@article{journals/tcad/Devadas93,
  title = {Comparing two-level and ordered binary decision diagram representations of logic functions},
  pages = {722-723},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277617},
  author = {Srinivas Devadas}
}
@article{journals/tcad/ChoiCK07,
  title = {DC-DC Converter-Aware Power Management for Low-Power Embedded Systems},
  pages = {1367-1381},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.890837},
  author = {Yongseok Choi and Naehyuck Chang and Taewhan Kim}
}
@article{journals/tcad/MitraK04,
  title = {X-compact: an efficient response compaction technique},
  pages = {421-432},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823341},
  author = {Subhasish Mitra and Kee Sup Kim}
}
@article{journals/tcad/YangC07,
  title = {Silicon Debug for Timing Errors},
  pages = {2084-2088},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906479},
  author = {Kai Yang and Kwang-Ting Cheng}
}
@article{journals/tcad/Nabavi-LishiR94,
  title = {Inverter models of CMOS gates for supply current and delay evaluation},
  pages = {1271-1279},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317470},
  author = {Abdolreza Nabavi-Lishi and Nicholas C. Rumin}
}
@article{journals/tcad/ZhaoU05,
  title = {Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing},
  pages = {956-965},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847893},
  author = {Dan Zhao and Shambhu J. Upadhyaya}
}
@article{journals/tcad/JasGNT03,
  title = {An efficient test vector compression scheme using selective Huffman coding},
  pages = {797-806},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811452},
  author = {Abhijit Jas and Jayabrata Ghosh-Dastidar and Mom-Eng Ng and Nur A. Touba}
}
@article{journals/tcad/YuanLGQ11,
  title = {TALk: A Temperature-Aware Leakage Minimization Technique for Real-Time Systems},
  pages = {1564-1568},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2160541},
  author = {Lin Yuan and Sean Leventhal and Junjun Gu and Gang Qu}
}
@article{journals/tcad/LabunJ08,
  title = {Rapid Detailed Temperature Estimation for Highly Coupled IC Interconnect},
  pages = {1840-1851},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003275},
  author = {Andrew Labun and Karan Jagjitkumar}
}
@article{journals/tcad/HafedOR01,
  title = {Delay and current estimation in a CMOS inverter with an RC load},
  pages = {80-89},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905677},
  author = {Mohamed Hafed and Mourad Oulmane and Nicholas C. Rumin}
}
@article{journals/tcad/TamhankarMSPABM07,
  title = {Timing-Error-Tolerant Network-on-Chip Design Methodology},
  pages = {1297-1310},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2007.891371},
  author = {Rutuparna Tamhankar and Srinivasan Murali and Stergios Stergiou and Antonio Pullini and Federico Angiolini and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/SchlagYHW85,
  title = {A Method for Improving Cascode-Switch Macro Wirability},
  pages = {150-155},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270108},
  author = {Martine D. F. Schlag and Ellen J. Yoffa and Peter S. Hauge and Chak-Kuen Wong}
}
@article{journals/tcad/KunduLG10,
  title = {Translation Validation of High-Level Synthesis},
  pages = {566-579},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042889},
  author = {Sudipta Kundu and Sorin Lerner and Rajesh K. Gupta}
}
@article{journals/tcad/ChungKY14,
  title = {3-D Probe: Low-Cost Variation Modeling Using Intertest-Item Correlations},
  pages = {2005-2009},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2361629},
  author = {Jaeyong Chung and Yonghyun Kim and Joon-Sung Yang}
}
@article{journals/tcad/SalimMN95,
  title = {Modeling of magnetic field sensitivity of bipolar magnetotransistors using HSPICE},
  pages = {464-469},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372373},
  author = {Asim Salim and Tajinder Manku and Arokia Nathan}
}
@article{journals/tcad/AbbaspourFP07,
  title = {Parameterized Non-Gaussian Variational Gate Timing Analysis},
  pages = {1495-1508},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893552},
  author = {Soroush Abbaspour and Hanif Fatemi and Massoud Pedram}
}
@article{journals/tcad/ChoiM06,
  title = {Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing},
  pages = {1350-1367},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855963},
  author = {Munkang Choi and Linda S. Milor}
}
@article{journals/tcad/ChouM10a,
  title = {Designing Heterogeneous Embedded Network-on-Chip Platforms With Users in Mind},
  pages = {1301-1314},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049045},
  author = {Chen-Ling Chou and Radu Marculescu}
}
@article{journals/tcad/Jaeger86,
  title = {Computer-Aided Design of One-Dimensional MOSFET Impurity Profiles},
  pages = {198-203},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270187},
  author = {Richard C. Jaeger}
}
@article{journals/tcad/Shieh85,
  title = {On the Solution of Coupled System of PDE by a Multigrid Method},
  pages = {527-530},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270152},
  author = {A. S. Shieh}
}
@article{journals/tcad/NikitinPC13,
  title = {Architectural Exploration of Large-Scale Hierarchical Chip Multiprocessors},
  pages = {1569-1582},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2272539},
  author = {Nikita Nikitin and Javier de San Pedro and Jordi Cortadella}
}
@article{journals/tcad/WangHZ08,
  title = {Self-Adaptive Data Caches for Soft-Error Reliability},
  pages = {1503-1507},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925789},
  author = {Shuai Wang and Jie S. Hu and Sotirios G. Ziavras}
}
@article{journals/tcad/ChenJ97,
  title = {Diagnostic fault simulation for synchronous sequential circuits},
  pages = {299-308},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594835},
  author = {Shung-Chih Chen and Jer-Min Jou}
}
@article{journals/tcad/ChenCPC08,
  title = {Metal-Density-Driven Placement for CMP Variation and Routability},
  pages = {2145-2155},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006148},
  author = {Tung-Chieh Chen and Minsik Cho and David Z. Pan and Yao-Wen Chang}
}
@article{journals/tcad/ChakrabartyFZ10,
  title = {Design Tools for Digital Microfluidic Biochips: Toward Functional Diversification and More Than Moore},
  pages = {1001-1017},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049153},
  author = {Krishnendu Chakrabarty and Richard B. Fair and Jun Zeng}
}
@article{journals/tcad/KungKM15,
  title = {On the Impact of Energy-Accuracy Tradeoff in a Digital Cellular Neural Network for Image Processing},
  pages = {1070-1081},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2406853},
  author = {Jaeha Kung and Duckhwan Kim and Saibal Mukhopadhyay}
}
@article{journals/tcad/StrehlT00,
  title = {Interval diagrams for efficient symbolic verification of processnetworks},
  pages = {939-956},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856979},
  author = {Karsten Strehl and Lothar Thiele}
}
@article{journals/tcad/SaabHK01,
  title = {Closing the gap between analog and digital testing},
  pages = {307-314},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908473},
  author = {Khaled Saab and Naim Ben Hamida and Bozena Kaminska}
}
@article{journals/tcad/HaznedarGZKOP06,
  title = {Impact of stress-induced backflow on full-chip electromigration risk assessment},
  pages = {1038-1046},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855941},
  author = {Haldun Haznedar and Martin Gall and Vladimir Zolotov and Pon Sung Ku and Chanhee Oh and Rajendran Panda}
}
@article{journals/tcad/LeeS90,
  title = {Design for test using partial parallel scan},
  pages = {203-211},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46787},
  author = {Sunggu Lee and Kang G. Shin}
}
@article{journals/tcad/LauxG85,
  title = {A General Control-Volume Formulation for Modeling Impact Ionization in Semiconductor Transport},
  pages = {520-526},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270151},
  author = {Steven E. Laux and Bertrand M. Grossman}
}
@article{journals/tcad/LigthartS91,
  title = {A fault model for PLAs},
  pages = {265-270},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68414},
  author = {Michiel M. Ligthart and Rudi J. Stans}
}
@article{journals/tcad/ChangCWM97,
  title = {Postlayout logic restructuring using alternative wires},
  pages = {587-596},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640617},
  author = {Shih-Chieh Chang and Kwang-Ting Cheng and Nam Sung Woo and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/GuoRP03a,
  title = {PROPTEST: a property-based test generator for synchronous sequential circuits},
  pages = {1080-1091},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814953},
  author = {Ruifeng Guo and Sudhakar M. Reddy and Irith Pomeranz}
}
@article{journals/tcad/LiH96,
  title = {Computer-aided redesign of VLSI circuits for hot-carrier reliability},
  pages = {453-464},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506133},
  author = {Ping-Chung Li and Ibrahim N. Hajj}
}
@article{journals/tcad/GoodbyO99,
  title = {Redundancy and testability in digital filter datapaths},
  pages = {631-644},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759079},
  author = {Laurence Goodby and Alex Orailoglu}
}
@article{journals/tcad/ChanSK02,
  title = {Static noise analysis for digital integrated circuits in partially depleted silicon-on-insulator technology},
  pages = {916-927},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800461},
  author = {Steven C. Chan and Kenneth L. Shepard and Dae-Jin Kim}
}
@article{journals/tcad/ChangLCLSY14,
  title = {CASA: Contention-Aware Scratchpad Memory Allocation for Online Hybrid On-Chip Memory Management},
  pages = {1806-1817},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363385},
  author = {Da-Wei Chang and Ing-Chao Lin and Yu-Shiang Chien and Ching-Lun Lin and Alvin W. Y. Su and Chung-Ping Young}
}
@article{journals/tcad/HwangBC88,
  title = {Fast functional simulation: an incremental approach},
  pages = {765-774},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3947},
  author = {Sun Young Hwang and Tom Blank and Kiyoung Choi}
}
@article{journals/tcad/HoenigschmidMPRS97,
  title = {Optimization of advanced MOS technologies for narrow distribution of circuit performance},
  pages = {199-204},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573834},
  author = {Heinz Hoenigschmid and Mitiko Miura-Manausch and Odin Prigge and Alexander Rahm and Dominique Savignac}
}
@article{journals/tcad/WuWWJTZHJHLHY11,
  title = {Using Launch-on-Capture for Testing Scan Designs Containing Synchronous and Asynchronous Clock Domains},
  pages = {455-463},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2092510},
  author = {Shianling Wu and Laung-Terng Wang and Xiaoqing Wen and Zhigang Jiang and Lang Tan and Yu Zhang and Yu Hu and Wen-Ben Jone and Michael S. Hsiao and James Chien-Mo Li and Jiun-Lang Huang and Lizhen Yu}
}
@article{journals/tcad/HortensiusMPMC89,
  title = {Cellular automata-based pseudorandom number generators for built-in self-test},
  pages = {842-859},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31545},
  author = {Peter D. Hortensius and Robert D. McLeod and Werner Pries and D. M. Miller and Howard C. Card}
}
@article{journals/tcad/PotkonjakSC96,
  title = {Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination},
  pages = {151-165},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486662},
  author = {Miodrag Potkonjak and Mani B. Srivastava and Anantha P. Chandrakasan}
}
@article{journals/tcad/Kwok89,
  title = {Threshold voltage for GaAs MESFET with a recoil-implanted channel profile},
  pages = {817-820},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31540},
  author = {H. L. Kwok}
}
@article{journals/tcad/WongS87,
  title = {Improved Simulation of p- and n-channel MOSFET's Using an Enhanced SPICE MOS3 Model},
  pages = {586-591},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270306},
  author = {S. L. Wong and C. Andre T. Salama}
}
@article{journals/tcad/WangP95,
  title = {High-level DSP synthesis using concurrent transformations, scheduling, and allocation},
  pages = {274-295},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365120},
  author = {Ching-Yi Wang and Keshab K. Parhi}
}
@article{journals/tcad/IngelssonAKRH09,
  title = {Process Variation-Aware Test for Resistive Bridges},
  pages = {1269-1274},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021728},
  author = {Urban Ingelsson and Bashir M. Al-Hashimi and S. Saqib Khursheed and Sudhakar M. Reddy and Peter Harrod}
}
@article{journals/tcad/MitraRBCB14,
  title = {On-Chip Sample Preparation for Multiple Targets Using Digital Microfluidics},
  pages = {1131-1144},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2323200},
  author = {Debasis Mitra and Sudip Roy 0001 and Sukanta Bhattacharjee and Krishnendu Chakrabarty and Bhargab B. Bhattacharya}
}
@article{journals/tcad/KujiTN86,
  title = {FINDER: A CAD System-Based Electron Beam Tester for Fault Diagnosis of VLSI Circuits},
  pages = {313-319},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270201},
  author = {Norio Kuji and Teruo Tamama and M. Nagatani}
}
@article{journals/tcad/CongX00,
  title = {Performance-driven technology mapping for heterogeneous FPGAs},
  pages = {1268-1281},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892851},
  author = {Jason Cong and Songjie Xu}
}
@article{journals/tcad/LuK06,
  title = {Performance analysis of latency-insensitive systems},
  pages = {469-483},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854636},
  author = {Ruibing Lu and Cheng-Kok Koh}
}
@article{journals/tcad/ChangF10,
  title = {On "A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters"},
  pages = {844-848},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043585},
  author = {Chip-Hong Chang and Mathias Faust}
}
@article{journals/tcad/AgostaBPS15,
  title = {The MEET Approach: Securing Cryptographic Embedded Software Against Side Channel Attacks},
  pages = {1320-1333},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2430320},
  author = {Giovanni Agosta and Alessandro Barenghi and Gerardo Pelosi and Michele Scandale}
}
@article{journals/tcad/Sytrzycki89,
  title = {Modeling of gate oxide shorts in MOS transistors},
  pages = {193-202},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21839},
  author = {M. Sytrzycki}
}
@article{journals/tcad/HouHS99,
  title = {Non-Hanan routing},
  pages = {436-444},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752927},
  author = {Huibo Hou and Jiang Hu and Sachin S. Sapatnekar}
}
@article{journals/tcad/Rollins91,
  title = {Numerical simulator for superconducting integrated circuits},
  pages = {245-251},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68411},
  author = {J. Gregory Rollins}
}
@article{journals/tcad/Abou-AllamM97,
  title = {A small-signal MOSFET model for radio frequency IC applications},
  pages = {437-447},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631207},
  author = {Eyad Abou-Allam and Tajinder Manku}
}
@article{journals/tcad/ZhangCF02,
  title = {Design of reconfigurable composite microsystems based on hardware/software codesign principles},
  pages = {987-995},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800455},
  author = {Tianhao Zhang and Krishnendu Chakrabarty and Richard B. Fair}
}
@article{journals/tcad/ChaoLS97,
  title = {Rotation scheduling: a loop pipelining algorithm},
  pages = {229-239},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594829},
  author = {Liang-Fang Chao and Andrea S. LaPaugh and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/PotkonjakDR95a,
  title = {Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan},
  pages = {1141-1154},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406715},
  author = {Miodrag Potkonjak and Sujit Dey and Rabindra K. Roy}
}
@article{journals/tcad/FischerD04,
  title = {Multigranular parallel algorithms for solving linear equations in VLSI circuit simulation},
  pages = {728-736},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826549},
  author = {Martin Fischer and Heinz K. Dirks}
}
@article{journals/tcad/DimopoulosL03,
  title = {Accelerating the compaction of test sequences in sequential circuits through problem size reduction},
  pages = {1443-1449},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818118},
  author = {Michael G. Dimopoulos and Panagiotis Linardis}
}
@article{journals/tcad/VenkataramaniBCG06,
  title = {Hardware compilation of application-specific memory-access interconnect},
  pages = {756-771},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870411},
  author = {Girish Venkataramani and Tobias Bjerregaard and Tiberiu Chelcea and Seth Copen Goldstein}
}
@article{journals/tcad/FavalliM09,
  title = {Testing Resistive Opens and Bridging Faults Through Pulse Propagation},
  pages = {915-925},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017080},
  author = {Michele Favalli and Cecilia Metra}
}
@article{journals/tcad/ErweT91,
  title = {Efficient simulation of MOS circuits},
  pages = {541-544},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75638},
  author = {Reinhard Erwe and Norio Tanabe}
}
@article{journals/tcad/GildenblatH91,
  title = {N-channel MOSFET model for the 60-300-K temperature range},
  pages = {512-518},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75634},
  author = {Gennady Gildenblat and Cheng-Liang Huang}
}
@article{journals/tcad/MurthyB01,
  title = {Shared buffer implementations of signal processing systems usinglifetime analysis techniques},
  pages = {177-198},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908427},
  author = {Praveen K. Murthy and Shuvra S. Bhattacharyya}
}
@article{journals/tcad/CabodiC97,
  title = {Symbolic FSM traversals based on the transition relation},
  pages = {448-457},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631208},
  author = {Gianpiero Cabodi and Paolo Camurati}
}
@article{journals/tcad/KarfaSM10,
  title = {Verification of Datapath and Controller Generation Phase in High-Level Synthesis of Digital Circuits},
  pages = {479-492},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2035542},
  author = {Chandan Karfa and Dipankar Sarkar and Chitta Mandal}
}
@article{journals/tcad/ChenL98,
  title = {On crossing minimization problem},
  pages = {406-418},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703928},
  author = {Hsiao-Feng Steven Chen and D. T. Lee}
}
@article{journals/tcad/DuIN87,
  title = {Single-Row Routing with Crossover Bound},
  pages = {190-201},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270263},
  author = {David Hung-Chang Du and Oscar H. Ibarra and J. Fernando Naveda}
}
@article{journals/tcad/KahngMS08,
  title = {Defocus-Aware Leakage Estimation and Control},
  pages = {230-240},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.913387},
  author = {Andrew B. Kahng and Sudhakar Muddu and Puneet Sharma}
}
@article{journals/tcad/TodorovMRS14,
  title = {Deterministic Synthesis of Hybrid Application-Specific Network-on-Chip Topologies},
  pages = {1503-1516},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2331556},
  author = {Vladimir Todorov and Daniel Mueller-Gritschneder and Helmut Reinig and Ulf Schlichtmann}
}
@article{journals/tcad/ViraraghavanAV10,
  title = {Voltage and Temperature Aware Statistical Leakage Analysis Framework Using Artificial Neural Networks},
  pages = {1056-1069},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049059},
  author = {Janakiraman Viraraghavan and Bharadwaj Amrutur and V. Visvanathan}
}
@article{journals/tcad/WolfeV03,
  title = {Extraction and use of neural network models in automated synthesis of operational amplifiers},
  pages = {198-212},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806600},
  author = {Glenn Wolfe and Ranga Vemuri}
}
@article{journals/tcad/ChouM10,
  title = {Run-Time Task Allocation Considering User Behavior in Embedded Multiprocessor Networks-on-Chip},
  pages = {78-91},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034348},
  author = {Chen-Ling Chou and Radu Marculescu}
}
@article{journals/tcad/WangSHGS15,
  title = {Scalable Verification of a Generic End-Around-Carry Adder for Floating-Point Units by Coq},
  pages = {150-154},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2363391},
  author = {Qian Wang and Xiaoyu Song and William N. N. Hung and Ming Gu and Jiaguang Sun}
}
@article{journals/tcad/LiuL14,
  title = {Optimizing the Antenna Area and Separators in Layer Assignment of Multilayer Global Routing},
  pages = {613-626},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293053},
  author = {Wen-Hao Liu and Yih-Lang Li}
}
@article{journals/tcad/KimK92,
  title = {Circuit placement on arbitrarily shaped regions using the self-organization principle},
  pages = {844-854},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144848},
  author = {Sung-Soo Kim and Chong-Min Kyung}
}
@article{journals/tcad/ChungA12a,
  title = {On Computing Criticality in Refactored Timing Graphs},
  pages = {1935-1939},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2213819},
  author = {Jaeyong Chung and Jacob A. Abraham}
}
@article{journals/tcad/Vannelli91,
  title = {An adaptation of the interior point method for solving the global routing problem},
  pages = {193-203},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68406},
  author = {Anthony Vannelli}
}
@article{journals/tcad/LinLH97,
  title = {Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure},
  pages = {316-320},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594837},
  author = {Shiuann-Shiuh Lin and Yuh-Ju Lin and TingTing Hwang}
}
@article{journals/tcad/PuriG93a,
  title = {Microword length minimization in microprogrammed controller synthesis},
  pages = {1449-1457},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256919},
  author = {Ruchir Puri and Jun Gu}
}
@article{journals/tcad/PomeranzR94a,
  title = {SPADES-ACE: a simulator for path delay faults in sequential circuits with extensions to arbitrary clocking schemes},
  pages = {251-263},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259948},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LiouTL90,
  title = {Minimum rectangular partition problem for simple rectilinear polygons},
  pages = {720-733},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55205},
  author = {W. T. Liou and Jimmy J. M. Tan and Richard C. T. Lee}
}
@article{journals/tcad/HachtelJ88,
  title = {Verification algorithms for VLSI synthesis},
  pages = {616-640},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3200},
  author = {Gary D. Hachtel and Reily M. Jacoby}
}
@article{journals/tcad/LiuCJHZDH09,
  title = {Substrate Topological Routing for High-Density Packages},
  pages = {207-216},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009154},
  author = {Shenghua Liu and Guoqiang Chen and Tom Tong Jing and Lei He and Tianpei Zhang and Robi Dutta and Xianlong Hong}
}
@article{journals/tcad/MalavasiP95,
  title = {Optimum CMOS stack generation with analog constraints},
  pages = {107-122},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363120},
  author = {Enrico Malavasi and Davide Pandini}
}
@article{journals/tcad/KunzP94,
  title = {Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimization},
  pages = {1143-1158},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310903},
  author = {Wolfgang Kunz and Dhiraj K. Pradhan}
}
@article{journals/tcad/AcharNZ98,
  title = {Full-wave analysis of high-speed interconnects using complex frequency hopping},
  pages = {997-1016},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728920},
  author = {Ramachandra Achar and Michel S. Nakhla and Qi-Jun Zhang}
}
@article{journals/tcad/LiW99,
  title = {Hardware/software co-synthesis with memory hierarchies},
  pages = {1405-1417},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790618},
  author = {Yanbing Li and Wayne Wolf}
}
@article{journals/tcad/AokiMSS87,
  title = {A New Design-Centering Methodology for VLSI Device Development},
  pages = {452-461},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270292},
  author = {Yukio Aoki and Hiroo Masuda and Shozo Shimada and Shoji Sato}
}
@article{journals/tcad/KerenLS11,
  title = {Determining the Number of Paths in Decision Diagrams by Using Autocorrelation Coefficients},
  pages = {31-44},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2069290},
  author = {Osnat Keren and Ilya Levin and Radomir S. Stankovic}
}
@article{journals/tcad/ChakrabortyR15,
  title = {Guest Editorial Special Section on Automotive Embedded Systems and Software},
  pages = {1701-1703},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2488378},
  author = {Samarjit Chakraborty and S. Ramesh}
}
@article{journals/tcad/BecerBAPOZH04,
  title = {Postroute gate sizing for crosstalk noise reduction},
  pages = {1670-1677},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836736},
  author = {Murat R. Becer and David Blaauw and Ilan Algor and Rajendran Panda and Chanhee Oh and Vladimir Zolotov and Ibrahim N. Hajj}
}
@article{journals/tcad/KimLM12,
  title = {SimPL: An Effective Placement Algorithm},
  pages = {50-60},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2170567},
  author = {Myung-Chul Kim and Dongjin Lee and Igor L. Markov}
}
@article{journals/tcad/LowL97,
  title = {On the reconfiguration of degradable VLSI/WSI arrays},
  pages = {1213-1221},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662684},
  author = {Chor Ping Low and Hon Wai Leong}
}
@article{journals/tcad/KulkarniSB08,
  title = {Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias},
  pages = {481-494},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915529},
  author = {Sarvesh H. Kulkarni and Dennis Sylvester and David T. Blaauw}
}
@article{journals/tcad/WuLCYLH15,
  title = {A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise},
  pages = {199-212},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379630},
  author = {Po-Hsun Wu and Mark Po-Hung Lin and Tung-Chieh Chen and Ching-Feng Yeh and Xin Li and Tsung-Yi Ho}
}
@article{journals/tcad/JangP10,
  title = {An SDRAM-Aware Router for Networks-on-Chip},
  pages = {1572-1585},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061251},
  author = {Wooyoung Jang and David Z. Pan}
}
@article{journals/tcad/ZhengMWLY06,
  title = {Verification of timed circuits with failure-directed abstractions},
  pages = {403-412},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854638},
  author = {Hao Zheng 0001 and Chris J. Myers and David Walter and Scott Little and Tomohiro Yoneda}
}
@article{journals/tcad/SingheeR10,
  title = {Why Quasi-Monte Carlo is Better Than Monte Carlo or Latin Hypercube Sampling for Statistical Circuit Analysis},
  pages = {1763-1776},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2062750},
  author = {Amith Singhee and Rob A. Rutenbar}
}
@article{journals/tcad/SilgadoOF96a,
  title = {Circuit performance modeling by means of fuzzy logic},
  pages = {1391-1398},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543771},
  author = {Antonio Jesús Torralba Silgado and Jorge Chávez Orzáez and Leopoldo García Franquelo}
}
@article{journals/tcad/HuM05a,
  title = {Multilevel fixed-point-addition-based VLSI placement},
  pages = {1188-1203},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850802},
  author = {Bo Hu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/MazumderY93a,
  title = {Restructuring of square processor arrays by built-in self-repair circuit},
  pages = {1255-1265},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240073},
  author = {Pinaki Mazumder and Jih-Shyr Yih}
}
@article{journals/tcad/NaborsW91,
  title = {FastCap: a multipole accelerated 3-D capacitance extraction program},
  pages = {1447-1459},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97624},
  author = {Keith Nabors and Jacob K. White}
}
@article{journals/tcad/KudvaSD03,
  title = {Measurements for structural logic synthesis optimizations},
  pages = {665-674},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811456},
  author = {Prabhakar Kudva and Andrew Sullivan and William E. Dougherty}
}
@article{journals/tcad/BrennerSV08,
  title = {BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms},
  pages = {1607-1620},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927674},
  author = {Ulrich Brenner and Markus Struzyna and Jens Vygen}
}
@article{journals/tcad/Pomeranz12,
  title = {Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences},
  pages = {322-326},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2170070},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ConnCHMVW98,
  title = {JiffyTune: circuit optimization using time-domain sensitivities},
  pages = {1292-1309},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736569},
  author = {Andrew R. Conn and Paula K. Coulman and Ruud A. Haring and Gregory L. Morrill and Chandramouli Visweswariah and Chai Wah Wu}
}
@article{journals/tcad/KaoP95,
  title = {Cross point assignment with global rerouting for general-architecture designs},
  pages = {337-348},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365124},
  author = {Wen-Chung Kao and Tai-Ming Parng}
}
@article{journals/tcad/KermaniMA15,
  title = {Reliable Radix-4 Complex Division for Fault-Sensitive Applications},
  pages = {656-667},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394389},
  author = {Mehran Mozaffari Kermani and Niranjan Manoharan and Reza Azarderakhsh}
}
@article{journals/tcad/AminCI05,
  title = {Realizable reduction of interconnect circuits including self and mutual inductances},
  pages = {271-277},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.840545},
  author = {Chirayu S. Amin and Masud H. Chowdhury and Yehea I. Ismail}
}
@article{journals/tcad/HeC91,
  title = {A generalized Scharfetter-Gummel method to eliminate crosswind effects [semiconduction device modeling]},
  pages = {1579-1582},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103508},
  author = {Yie He and Guoxiang Cao}
}
@article{journals/tcad/WolfMND88,
  title = {Algorithms for optimizing, two-dimensional symbolic layout compaction},
  pages = {451-466},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3180},
  author = {Wayne Wolf and Robert G. Mathews and John A. Newkirk and Robert W. Dutton}
}
@article{journals/tcad/NoccoQ10,
  title = {A Novel SAT-Based Approach to the Task Graph Cost-Optimal Scheduling Problem},
  pages = {2027-2040},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061631},
  author = {Sergio Nocco and Stefano Quer}
}
@article{journals/tcad/RoyAPM06,
  title = {Min-cut floorplacement},
  pages = {1313-1326},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855969},
  author = {Jarrod A. Roy and Saurabh N. Adya and David A. Papa and Igor L. Markov}
}
@article{journals/tcad/YehLH13,
  title = {An Ultrasynchronization Checking Method With Trace-Driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation},
  pages = {928-939},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2241177},
  author = {Yu-Fu Yeh and Hsin-Cheng Lin and Chung-Yang Huang}
}
@article{journals/tcad/Bohm10,
  title = {Incremental and Verified Modeling of the PCI Express Protocol},
  pages = {1495-1508},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2054990},
  author = {Peter Böhm}
}
@article{journals/tcad/KahngS98,
  title = {Guest Editorial},
  pages = {1-2},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.1998.673627},
  author = {Andrew B. Kahng and Majid Sarrafzadeh}
}
@article{journals/tcad/MishchenkoCB07,
  title = {Improvements to Technology Mapping for LUT-Based FPGAs},
  pages = {240-253},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.887925},
  author = {Alan Mishchenko and Satrajit Chatterjee and Robert K. Brayton}
}
@article{journals/tcad/SrivastavaKS07,
  title = {Low-Power-Design Space Exploration Considering Process Variation Using Robust Optimization},
  pages = {67-79},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882491},
  author = {Ashish Srivastava and T. Kachru and Dennis Sylvester}
}
@article{journals/tcad/QianLD10,
  title = {Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks},
  pages = {802-815},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043572},
  author = {Yue Qian and Zhonghai Lu and Wenhua Dou}
}
@article{journals/tcad/Chakravarty89,
  title = {On the complexity of computing tests for CMOS gates},
  pages = {973-980},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35549},
  author = {Sreejit Chakravarty}
}
@article{journals/tcad/GhoshDJ00,
  title = {A fast and low-cost testing technique for core-based system-chips},
  pages = {863-877},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856974},
  author = {Indradeep Ghosh and Sujit Dey and Niraj K. Jha}
}
@article{journals/tcad/AmyMMR13,
  title = {A Meet-in-the-Middle Algorithm for Fast Synthesis of Depth-Optimal Quantum Circuits},
  pages = {818-830},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2244643},
  author = {Matthew Amy and Dmitri Maslov and Michele Mosca and Martin Roetteler}
}
@article{journals/tcad/RankW90,
  title = {A simulation system for diffusive oxidation of silicon: a two-dimensional finite element approach},
  pages = {543-550},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55174},
  author = {Ernst Rank and Ulrich Weinert}
}
@article{journals/tcad/RuanVBO91,
  title = {Analog functional simulator for multilevel systems},
  pages = {565-576},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79494},
  author = {Genhong Ruan and Jirí Vlach and James A. Barby and Ajoy Opal}
}
@article{journals/tcad/MaXTY11,
  title = {Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints},
  pages = {85-95},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2064490},
  author = {Qiang Ma 0002 and Linfu Xiao and Yiu-Cheong Tam and Evangeline F. Y. Young}
}
@article{journals/tcad/ChengDK93,
  title = {Delay-fault test generation and synthesis for testability under a standard scan design methodology},
  pages = {1217-1231},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238614},
  author = {Kwang-Ting Cheng and Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/VermaWM06,
  title = {Cache-Aware Scratchpad-Allocation Algorithms for Energy-Constrained Embedded Systems},
  pages = {2035-2051},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859523},
  author = {Manish Verma and Lars Wehmeyer and Peter Marwedel}
}
@article{journals/tcad/KobayashiM97,
  title = {Delay abstraction in combinational logic circuits},
  pages = {1205-1212},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662683},
  author = {Noriya Kobayashi and Sharad Malik}
}
@article{journals/tcad/PhillipsS05,
  title = {Poor man's TBR: a simple model reduction scheme},
  pages = {43-55},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839472},
  author = {Joel R. Phillips and Luis Miguel Silveira}
}
@article{journals/tcad/FunabikiT93,
  title = {A neural network approach to topological via-minimization problems},
  pages = {770-779},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229751},
  author = {Nobuo Funabiki and Yoshiyasu Takefuji}
}
@article{journals/tcad/MeinelST00,
  title = {Linear sifting of decision diagrams and its application insynthesis},
  pages = {521-533},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845077},
  author = {Christoph Meinel and Fabio Somenzi and Thorsten Theobald}
}
@article{journals/tcad/RuanSLT01,
  title = {A bipartition-codec architecture to reduce power in pipelinedcircuits},
  pages = {343-348},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908477},
  author = {Shanq-Jang Ruan and Rung-Ji Shang and Feipei Lai and Kun-Lin Tsai}
}
@article{journals/tcad/ShinK07,
  title = {Optimizing Intratask Voltage Scheduling Using Profile and Data-Flow Information},
  pages = {369-385},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.883928},
  author = {Dongkun Shin and Jihong Kim}
}
@article{journals/tcad/GoossensBYD94,
  title = {An automatic biasing scheme for tracing arbitrarily shaped I-V curves},
  pages = {310-317},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265673},
  author = {Ronald J. G. Goossens and Stephen G. Beebe and Zhiping Yu and Robert W. Dutton}
}
@article{journals/tcad/LuZCCCWSHLTC15,
  title = {ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits},
  pages = {685-698},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2391263},
  author = {Jingwei Lu and Hao Zhuang and Pengwen Chen and Hongliang Chang and Chin-Chih Chang and Yiu-Chung Wong and Lu Sha and Dennis J.-H. Huang and Yufeng Luo and Chin-Chi Teng and Chung-Kuan Cheng}
}
@article{journals/tcad/TakahashiIY94,
  title = {Fault simulation for multiple faults by Boolean function manipulation},
  pages = {531-535},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275363},
  author = {Noriyuki Takahashi and Nagisa Ishiura and Shuzo Yajima}
}
@article{journals/tcad/Asano88,
  title = {Generalized Manhattan path algorithm with applications},
  pages = {797-804},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3950},
  author = {Takao Asano}
}
@article{journals/tcad/CongH99,
  title = {Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing},
  pages = {406-420},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752925},
  author = {Jason Cong and Lei He}
}
@article{journals/tcad/Roussel-RagotD90,
  title = {A problem independent parallel implementation of simulated annealing: models and experiments},
  pages = {827-835},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57790},
  author = {Pierre Roussel-Ragot and Gérard Dreyfus}
}
@article{journals/tcad/AndersonN06,
  title = {Active leakage power optimization for FPGAs},
  pages = {423-437},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853692},
  author = {Jason Helge Anderson and Farid N. Najm}
}
@article{journals/tcad/BiesenT88,
  title = {Comparison of methods to calculate capacitances and cutoff frequencies from DC and AC simulations on bipolar devices},
  pages = {855-861},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3216},
  author = {Jan J. H. van der Biesen and Toru Toyabe}
}
@article{journals/tcad/HassounA03,
  title = {Optimal path routing in single- and multiple-clock domain systems},
  pages = {1580-1588},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818378},
  author = {Soha Hassoun and Charles J. Alpert}
}
@article{journals/tcad/ChienCHLW15,
  title = {On Refining Row-Based Detailed Placement for Triple Patterning Lithography},
  pages = {778-793},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2408253},
  author = {Hsi-An Chien and Ye-Hong Chen and Szu-Yuan Han and Hsiu-Yu Lai and Ting-Chi Wang}
}
@article{journals/tcad/BasuDBDCMFA06,
  title = {Design-Intent Coverage - A New Paradigm for Formal Property Verification},
  pages = {1922-1934},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859490},
  author = {Prasenjit Basu and Sayantan Das and Ansuman Banerjee and Pallab Dasgupta and P. P. Chakrabarti and Chunduri Rama Mohan and Limor Fix and Roy Armoni}
}
@article{journals/tcad/HocevarCY88,
  title = {Parametric yield optimization for MOS circuit blocks},
  pages = {645-658},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3204},
  author = {Dale E. Hocevar and Paul F. Cox and Ping Yang}
}
@article{journals/tcad/XiongW13,
  title = {Verifying RLC Power Grids With Transient Current Constraints},
  pages = {1059-1071},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2248032},
  author = {Xuanxing Xiong and Jia Wang}
}
@article{journals/tcad/RaychowdhuryMR04,
  title = {A circuit-compatible model of ballistic carbon nanotube field-effect transistors},
  pages = {1411-1420},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835135},
  author = {Arijit Raychowdhury and Saibal Mukhopadhyay and Kaushik Roy}
}
@article{journals/tcad/ZhangFCKR15,
  title = {Optimizating Emerging Nonvolatile Memories for Dual-Mode Applications: Data Storage and Key Generator},
  pages = {1176-1187},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2427251},
  author = {Le Zhang and Xuanyao Fong and Chip-Hong Chang and Zhi-Hui Kong and Kaushik Roy}
}
@article{journals/tcad/BankCFGRS85,
  title = {Transient Simulation of Silicon Devices and Circuits},
  pages = {436-451},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270142},
  author = {Randolph E. Bank and William M. Coughran Jr. and Wolfgang Fichtner and Eric Grosse and Donald J. Rose and R. Kent Smith}
}
@article{journals/tcad/WatanabeEM83,
  title = {A New Automatic Logic Interconnection Verification System for VLSI Design},
  pages = {70-82},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270023},
  author = {T. Watanabe and Makoto Endo and N. Miyahara}
}
@article{journals/tcad/SoyataFM97,
  title = {Incorporating interconnect, register, and clock distribution delays into the retiming process},
  pages = {105-120},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559335},
  author = {Tolga Soyata and Eby G. Friedman and James H. Mulligan Jr.}
}
@article{journals/tcad/BowerSW91,
  title = {A framework for industrial layout generators},
  pages = {596-603},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79497},
  author = {Wayne Bower and Carl Seaquist and Wayne Wolf}
}
@article{journals/tcad/YehCL95a,
  title = {Circuit clustering using a stochastic flow injection method},
  pages = {154-162},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370429},
  author = {Ching-Wei Yeh and Chung-Kuan Cheng and Ting-Ting Y. Lin}
}
@article{journals/tcad/PangRZ10,
  title = {Optimization of Imprecise Circuits Represented by Taylor Series and Real-Valued Polynomials},
  pages = {1177-1190},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049154},
  author = {Yu Pang and Katarzyna Radecka and Zeljko Zilic}
}
@article{journals/tcad/Bryant87a,
  title = {Boolean Analysis of MOS Circuits},
  pages = {634-649},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270310},
  author = {Randal E. Bryant}
}
@article{journals/tcad/ChabiniCAS03,
  title = {Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages},
  pages = {346-351},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807894},
  author = {Noureddine Chabini and Ismaïl Chabini and El Mostapha Aboulhamid and Yvon Savaria}
}
@article{journals/tcad/LiLAS93,
  title = {On the circuit implementation problem},
  pages = {1147-1156},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238607},
  author = {Wing Ning Li and Andrew Lim and Prathima Agrawal and Sartaj Sahni}
}
@article{journals/tcad/PanH93,
  title = {PYFS-a statistical optimization method for integrated circuit yield enhancement},
  pages = {296-309},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205009},
  author = {ShaoWei Pan and Yu Hen Hu}
}
@article{journals/tcad/LiC09,
  title = {Leveraging Local Intracore Information to Increase Global Performance in Block-Based Design of Systems-on-Chip},
  pages = {165-178},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009157},
  author = {Cheng-Hong Li and Luca P. Carloni}
}
@article{journals/tcad/MaR07,
  title = {Interval-Valued Reduced-Order Statistical Interconnect Modeling},
  pages = {1602-1613},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895577},
  author = {James D. Ma and Rob A. Rutenbar}
}
@article{journals/tcad/PlasDLLVGSVL01,
  title = {AMGIE-A synthesis environment for CMOS analog integrated circuits},
  pages = {1037-1058},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945301},
  author = {Geert Van der Plas and Geert Debyser and Francky Leyn and Koen Lampaert and Jan Vandenbussche and Georges G. E. Gielen and Willy M. C. Sansen and Petar Veselinovic and Domine Leenaerts}
}
@article{journals/tcad/ThanvantriS95,
  title = {Folding a stack of equal width components},
  pages = {775-780},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387739},
  author = {Venkat Thanvantri and Sartaj Sahni}
}
@article{journals/tcad/OstermanP90,
  title = {Placement for reliability and routability of convectively cooled PWBs},
  pages = {734-744},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55206},
  author = {Michael D. Osterman and Michael G. Pecht}
}
@article{journals/tcad/Ruiz-SautuaMM07,
  title = {Exploiting Bit-Level Delay Calculations to Soften Read-After-Write Dependences in Behavioral Synthesis},
  pages = {1589-1601},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895570},
  author = {Rafael Ruiz-Sautua and María C. Molina and Jose Manuel Mendias}
}
@article{journals/tcad/BondD07,
  title = {A Piecewise-Linear Moment-Matching Approach to Parameterized Model-Order Reduction for Highly Nonlinear Systems},
  pages = {2116-2129},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907258},
  author = {Bradley N. Bond and Luca Daniel}
}
@article{journals/tcad/ZhongKA11,
  title = {A Fast and Accurate Process Variation-Aware Modeling Technique for Resistive Bridge Defects},
  pages = {1719-1730},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2162065},
  author = {Shida Zhong and S. Saqib Khursheed and Bashir M. Al-Hashimi}
}
@article{journals/tcad/Li06,
  title = {Statistical Sampling-Based Parametric Analysis of Power Grids},
  pages = {2852-2867},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882582},
  author = {Peng Li}
}
@article{journals/tcad/TsaiH92,
  title = {STAR: An automatic data path allocator},
  pages = {1053-1064},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159991},
  author = {Fur-Shing Tsai and Yu-Chin Hsu}
}
@article{journals/tcad/TulunayB08,
  title = {A Synthesis Tool for CMOS RF Low-Noise Amplifiers},
  pages = {977-982},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917579},
  author = {Gülin Tulunay and Sina Balkir}
}
@article{journals/tcad/WalkerD86,
  title = {VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits},
  pages = {541-556},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270225},
  author = {D. M. H. Walker and Stephen W. Director}
}
@article{journals/tcad/RaviGBJ01,
  title = {Fault-diagnosis-based technique for establishing RTL and gate-levelcorrespondences},
  pages = {1414-1425},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969435},
  author = {Srivaths Ravi and Indradeep Ghosh and Vamsi Boppana and Niraj K. Jha}
}
@article{journals/tcad/YuDV87,
  title = {An Extension to Newton's Method in Device Simulators--On An Efficient Algorithm to Evaluate Small-Signal Parameters and to Predict Initial Guess},
  pages = {41-45},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270244},
  author = {Zhiping Yu and Robert W. Dutton and Massimo Vanzi}
}
@article{journals/tcad/HernandezA15,
  title = {Timely Error Detection for Effective Recovery in Light-Lockstep Automotive Systems},
  pages = {1718-1729},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2434958},
  author = {Carles Hernández and Jaume Abella}
}
@article{journals/tcad/YaoYW14,
  title = {Importance Boundary Sampling for SRAM Yield Analysis With Multiple Failure Regions},
  pages = {384-396},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2292504},
  author = {Jian Yao and Zuochang Ye and Yan Wang}
}
@article{journals/tcad/HuangL01,
  title = {Reduction of power consumption in scan-based circuits during testapplication by an input control technique},
  pages = {911-917},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931040},
  author = {Tsung-Chu Huang and Kuen-Jong Lee}
}
@article{journals/tcad/RimJ94,
  title = {Lower-bound performance estimation for the high-level synthesis scheduling problem},
  pages = {451-458},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275355},
  author = {Minjoong Rim and Rajiv Jain}
}
@article{journals/tcad/JainKSC08,
  title = {Word-Level Predicate-Abstraction and Refinement Techniques for Verifying RTL Verilog},
  pages = {366-379},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907270},
  author = {Himanshu Jain and Daniel Kroening and Natasha Sharygina and Edmund M. Clarke}
}
@article{journals/tcad/SilvaPS10a,
  title = {Efficient Simulation of Power Grids},
  pages = {1523-1532},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061512},
  author = {João M. S. Silva and Joel R. Phillips and Luis Miguel Silveira}
}
@article{journals/tcad/SilveiraP06,
  title = {Resampling Plans for Sample Point Selection in Multipoint Model-Order Reduction},
  pages = {2775-2783},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882477},
  author = {Luis Miguel Silveira and Joel R. Phillips}
}
@article{journals/tcad/Carson93,
  title = {On O(p2) algorithms for planarization},
  pages = {1300-1302},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240077},
  author = {D. I. Carson}
}
@article{journals/tcad/TanizawaIKTH93,
  title = {A complete substrate current model including band-to-band tunneling current for circuit simulation},
  pages = {1749-1757},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248086},
  author = {Motoaki Tanizawa and Mikio Ikeda and Norihiko Kotani and Katsuhiro Tsukamoto and Kazuo Horie}
}
@article{journals/tcad/GoossensRVM90,
  title = {An efficient microcode compiler for application specific DSP processors},
  pages = {925-937},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59069},
  author = {Gert Goossens and Jan M. Rabaey and Joos Vandewalle and Hugo De Man}
}
@article{journals/tcad/LiuCMC09,
  title = {Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework},
  pages = {305-315},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013541},
  author = {Qiang Liu and George A. Constantinides and Konstantinos Masselos and Peter Y. K. Cheung}
}
@article{journals/tcad/JonesB94,
  title = {A cache-based method for accelerating switch-level simulation},
  pages = {211-218},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259944},
  author = {Larry G. Jones and David Blaauw}
}
@article{journals/tcad/HwangHW98,
  title = {Sequential circuit fault simulation using logic emulation},
  pages = {724-736},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712103},
  author = {Shih-Arn Hwang and Jin-Hua Hong and Cheng-Wen Wu}
}
@article{journals/tcad/Mak02,
  title = {Min-cut partitioning with functional replication fortechnology-mapped circuits using minimum area overhead},
  pages = {491-497},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992773},
  author = {Wai-Kei Mak}
}
@article{journals/tcad/CongM97,
  title = {Performance-driven routing with multiple sources},
  pages = {410-419},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602477},
  author = {Jason Cong and Patrick H. Madden}
}
@article{journals/tcad/ChanK90,
  title = {Computing signal delay in general RC networks by tree/link partitioning},
  pages = {898-902},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57781},
  author = {Pak K. Chan and Kevin Karplus}
}
@article{journals/tcad/RajaramHM06,
  title = {Reducing clock skew variability via crosslinks},
  pages = {1176-1182},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855928},
  author = {Anand Rajaram and Jiang Hu and Rabi N. Mahapatra}
}
@article{journals/tcad/LamLL94,
  title = {Optimization of state encoding in distributed circuits},
  pages = {581-588},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277631},
  author = {P. N. Lam and Hon Fung Li and S. C. Leung}
}
@article{journals/tcad/KolarikMLC95,
  title = {Analog checkers with absolute and relative tolerances},
  pages = {607-612},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384424},
  author = {Vladimir Kolarik and Salvador Mir and Marcelo Lubaszewski and Bernard Courtois}
}
@article{journals/tcad/CongRS06,
  title = {Fast floorplanning by look-ahead enabled recursive bipartitioning},
  pages = {1719-1732},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859519},
  author = {Jason Cong and Michail Romesis and Joseph R. Shinnerl}
}
@article{journals/tcad/SouMD08,
  title = {A Quasi-Convex Optimization Approach to Parameterized Model Order Reduction},
  pages = {456-469},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915544},
  author = {Kin Cheong Sou and Alexandre Megretski and Luca Daniel}
}
@article{journals/tcad/NatarajanCBSCSTB12,
  title = {Low Cost EVM Testing of Wireless RF SoC Front-Ends Using Multitones},
  pages = {1088-1101},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187652},
  author = {Vishwanath Natarajan and Hyun Woo Choi and Aritra Banerjee and Shreyas Sen and Abhijit Chatterjee and Ganesh Srinivasan and Friedrich Taenzler and Soumendu Bhattacharya}
}
@article{journals/tcad/LvKE13,
  title = {Efficient Gröbner Basis Reductions for Formal Verification of Galois Field Arithmetic Circuits},
  pages = {1409-1420},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2259540},
  author = {Jinpeng Lv and Priyank Kalla and Florian Enescu}
}
@article{journals/tcad/ShenDG95,
  title = {Probabilistic manipulation of Boolean functions using free Boolean diagrams},
  pages = {87-95},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363122},
  author = {Amelia Shen and Srinivas Devadas and Abhijit Ghosh}
}
@article{journals/tcad/TakahashiBST02,
  title = {On diagnosing multiple stuck-at faults using multiple and singlefault simulation in combinational circuits},
  pages = {362-368},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.986429},
  author = {Hiroshi Takahashi and Kwame Osei Boateng and Kewal K. Saluja and Yuzo Takamatsu}
}
@article{journals/tcad/Hambrusch85,
  title = {Channel Routing Algorithms for Overlap Models},
  pages = {23-30},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270095},
  author = {Susanne E. Hambrusch}
}
@article{journals/tcad/LeoneGB94,
  title = {Hydrodynamic simulation of semiconductor devices operating at low temperature},
  pages = {1400-1408},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329268},
  author = {Alberto Leone and Antonio Gnudi and Giorgio Baccarani}
}
@article{journals/tcad/Nguyen94,
  title = {Recursive convolution and discrete time domain simulation of lossy coupled transmission lines},
  pages = {1301-1305},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317472},
  author = {T. V. Nguyen}
}
@article{journals/tcad/HamadaCC96,
  title = {A wire length estimation technique utilizing neighborhood density equations},
  pages = {912-922},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511571},
  author = {Takeo Hamada and Chung-Kuan Cheng and Paul M. Chau}
}
@article{journals/tcad/HwangOI90,
  title = {Exploiting communication complexity for multilevel logic synthesis},
  pages = {1017-1027},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62729},
  author = {TingTing Hwang and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/Gu11,
  title = {QLMOR: A Projection-Based Nonlinear Model Order Reduction Approach Using Quadratic-Linear Representation of Nonlinear Systems},
  pages = {1307-1320},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2142184},
  author = {Chenjie Gu}
}
@article{journals/tcad/CernyHR92,
  title = {Accuracy of magnitude-class calculations in switch-level modeling},
  pages = {443-452},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125092},
  author = {Eduard Cerny and John P. Hayes and Nicholas C. Rumin}
}
@article{journals/tcad/HarknessL92,
  title = {Interval methods for modeling uncertainty in RC timing analysis},
  pages = {1388-1401},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177402},
  author = {Cheryl Harkness and Daniel P. Lopresti}
}
@article{journals/tcad/Charbon00,
  title = {Guest Editorial},
  pages = {633-634},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2000.848084},
  author = {Edoardo Charbon}
}
@article{journals/tcad/SadovnikovR93,
  title = {Quasi-three-dimensional modeling of bipolar transistor characteristics},
  pages = {1742-1748},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248085},
  author = {Alexei D. Sadovnikov and David J. Roulston}
}
@article{journals/tcad/CongW99,
  title = {Optimal FPGA mapping and retiming with efficient initial state computation},
  pages = {1595-1607},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806805},
  author = {Jason Cong and Chang Wu}
}
@article{journals/tcad/HanSJ10,
  title = {Making Deduction More Effective in SAT Solvers},
  pages = {1271-1284},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049135},
  author = {HyoJung Han and Fabio Somenzi and HoonSang Jin}
}
@article{journals/tcad/LeungL95,
  title = {On the realizability and synthesis of delay-insensitive behaviors},
  pages = {833-848},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391731},
  author = {S. C. Leung and Hon Fung Li}
}
@article{journals/tcad/SinghC92,
  title = {From logic to symbolic layout for gate matrix},
  pages = {216-227},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124400},
  author = {Uminder Singh and C. Y. Roger Chen}
}
@article{journals/tcad/HorakNCV11,
  title = {A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors},
  pages = {494-507},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2114970},
  author = {Michael N. Horak and Steven M. Nowick and Matthew Carlberg and Uzi Vishkin}
}
@article{journals/tcad/GuanT04,
  title = {Pseudorandom number generation with self-programmable cellular automata},
  pages = {1095-1101},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829808},
  author = {Sheng Uei Guan and Syn Kiat Tan}
}
@article{journals/tcad/PanN08,
  title = {Guest Editorial},
  pages = {2105-2106},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2008917},
  author = {David Z. Pan and Gi-Joon Nam}
}
@article{journals/tcad/ChangCJLW01,
  title = {Charge-sharing alleviation and detection for CMOS domino circuits},
  pages = {266-280},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908469},
  author = {Shih-Chieh Chang and Ching-Hwa Cheng and Wen-Ben Jone and Shin-De Lee and Jinn-Shyan Wang}
}
@article{journals/tcad/AhnC13,
  title = {Isomorphism-Aware Identification of Custom Instructions With I/O Serialization},
  pages = {34-46},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2214033},
  author = {Junwhan Ahn and Kiyoung Choi}
}
@article{journals/tcad/ChenLW10,
  title = {Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits},
  pages = {313-318},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035587},
  author = {Jwu-E Chen and Pei-Wen Luo and Chin-Long Wey}
}
@article{journals/tcad/VanoostendeSM91,
  title = {DARSI: RC data reduction [VLSI simulation]},
  pages = {493-500},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75632},
  author = {Paul Vanoostende and Paul Six and Hugo De Man}
}
@article{journals/tcad/LiuKLC13,
  title = {NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing},
  pages = {709-722},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2235124},
  author = {Wen-Hao Liu and Wei-Chun Kao and Yih-Lang Li and Kai-Yuan Chao}
}
@article{journals/tcad/DasSP09,
  title = {Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation},
  pages = {837-845},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2016122},
  author = {Suprio Das and Shamik Sural and Amit Patra}
}
@article{journals/tcad/Yan99a,
  title = {An efficient cut-based algorithm on minimizing the number of L-shaped channels for safe routing ordering},
  pages = {1519-1526},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790629},
  author = {Jin-Tai Yan}
}
@article{journals/tcad/Li10a,
  title = {Finding Deterministic Solution From Underdetermined Equation: Large-Scale Performance Variability Modeling of Analog/RF Circuits},
  pages = {1661-1668},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061292},
  author = {Xin Li 0001}
}
@article{journals/tcad/WangLKM12,
  title = {ISPD11: Power-Driven Flip-Flop Merging and Relocation},
  pages = {180-191},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2177460},
  author = {Shao-Huan Wang and Yu-Yi Liang and Tien-Yu Kuo and Wai-Kei Mak}
}
@article{journals/tcad/RenPAVN07,
  title = {Diffusion-Based Placement Migration With Application on Legalization},
  pages = {2158-2172},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907005},
  author = {Haoxing Ren and David Z. Pan and Charles J. Alpert and Paul G. Villarrubia and Gi-Joon Nam}
}
@article{journals/tcad/KnockaertD06,
  title = {Orthonormal bandlimited Kautz sequences for global system modeling from piecewise rational models},
  pages = {1377-1381},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855888},
  author = {Luc Knockaert and Tom Dhaene}
}
@article{journals/tcad/GuP95,
  title = {Asynchronous circuit synthesis with Boolean satisfiability},
  pages = {961-973},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402496},
  author = {Jun Gu and Ruchir Puri}
}
@article{journals/tcad/BonapaceL92,
  title = {An O(n log m) algorithm for VLSI design rule checking},
  pages = {753-758},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137520},
  author = {Charles R. Bonapace and Chi-Yuan Lo}
}
@article{journals/tcad/Mukhopadhyay09,
  title = {A Generic Data-Driven Nonparametric Framework for Variability Analysis of Integrated Circuits in Nanometer Technologies},
  pages = {1038-1046},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2017429},
  author = {S. Mukhopadhyay}
}
@article{journals/tcad/BanerjeeDWSC15,
  title = {Real-Time Use-Aware Adaptive RF Transceiver Systems for Energy Efficiency Under BER Constraints},
  pages = {1209-1222},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2419617},
  author = {Debashis Banerjee and Shyam Kumar Devarakond and Xian Wang and Shreyas Sen and Abhijit Chatterjee}
}
@article{journals/tcad/GoughJWH91,
  title = {An integrated device design environment for semiconductors},
  pages = {808-821},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137509},
  author = {Paul A. Gough and Martin K. Johnson and Philip Walker and Henk Hermans}
}
@article{journals/tcad/RavaioliLOF85,
  title = {Advantages of Collocation Methods Over Finite Differences in One-Dimensional Monte Carlo Simulations of Submicron Devices},
  pages = {541-545},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270155},
  author = {Umberto Ravaioli and Paolo Lugli and Mohamed A. Osman and David K. Ferry}
}
@article{journals/tcad/ShenJ00,
  title = {Functional area lower bound and upper bound on multicomponentselection for interval scheduling},
  pages = {745-759},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851990},
  author = {Zhao-Xuan Shen and Ching Chuen Jong}
}
@article{journals/tcad/TsaiG91,
  title = {Small-signal analysis of MESFET including the energy conservation equation},
  pages = {1530-1533},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103502},
  author = {Yao-Tsung Tsai and Timothy A. Grotjohn}
}
@article{journals/tcad/PaikHKS12,
  title = {Clock Gating Synthesis of Pulsed-Latch Circuits},
  pages = {1019-1030},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2185235},
  author = {Seungwhun Paik and Inhak Han and Sangmin Kim and Youngsoo Shin}
}
@article{journals/tcad/RabaeyPB85,
  title = {An Integrated Automated Layout Generation System for DSP Circuits},
  pages = {285-296},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270124},
  author = {Jan M. Rabaey and Stephen P. Pope and Robert W. Brodersen}
}
@article{journals/tcad/WangHCPW12a,
  title = {Corrigendum to "A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints"},
  pages = {452},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2186340},
  author = {Yuanzhe Wang and Xiang Hu and Chung-Kuan Cheng and Grantham K. H. Pang and Ngai Wong}
}
@article{journals/tcad/LinH06,
  title = {Dual-Vdd Interconnect With Chip-Level Time Slack Allocation for FPGA Power Reduction},
  pages = {2023-2034},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870858},
  author = {Yan Lin and Lei He}
}
@article{journals/tcad/AngioliniBC05,
  title = {An efficient profile-based algorithm for scratchpad memory partitioning},
  pages = {1660-1676},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852299},
  author = {Federico Angiolini and Luca Benini and Alberto Caprara}
}
@article{journals/tcad/StoffelWWK04,
  title = {Structural FSM traversal},
  pages = {598-619},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826552},
  author = {Dominik Stoffel and Markus Wedler and Peter Warkentin and Wolfgang Kunz}
}
@article{journals/tcad/McFarland93,
  title = {Formal verification of sequential hardware: a tutorial},
  pages = {633-654},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277609},
  author = {Michael C. McFarland}
}
@article{journals/tcad/KahngR06,
  title = {New and improved BIST diagnosis methods from combinatorial Group testing theory},
  pages = {533-543},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854635},
  author = {Andrew B. Kahng and Sherief Reda}
}
@article{journals/tcad/LiS15,
  title = {Statistical Timing Analysis and Criticality Computation for Circuits With Post-Silicon Clock Tuning Elements},
  pages = {1784-1797},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432143},
  author = {Bing Li and Ulf Schlichtmann}
}
@article{journals/tcad/ChakrabartyH97,
  title = {On the quality of accumulator-based compaction of test responses},
  pages = {916-922},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644618},
  author = {Krishnendu Chakrabarty and John P. Hayes}
}
@article{journals/tcad/LeeHR92,
  title = {Pole and zero sensitivity calculation in asymptotic waveform evaluation},
  pages = {586-597},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127620},
  author = {John Y. Lee and Xiaoli Huang and Ronald A. Rohrer}
}
@article{journals/tcad/Pomeranz07,
  title = {Invariant States and Redundant Logic in Synchronous Sequential Circuits},
  pages = {1171-1175},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885832},
  author = {Irith Pomeranz}
}
@article{journals/tcad/LinHHLC08,
  title = {Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs},
  pages = {2007-2016},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006095},
  author = {Chung-Wei Lin and Shih-Lun Huang and Kai-Chi Hsu and Meng-Xiang Lee and Yao-Wen Chang}
}
@article{journals/tcad/ChuangSH95,
  title = {Timing and area optimization for standard-cell VLSI circuit design},
  pages = {308-320},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365122},
  author = {Weitong Chuang and Sachin S. Sapatnekar and Ibrahim N. Hajj}
}
@article{journals/tcad/SuR14,
  title = {An Integrated Framework Toward Defect-Tolerant Logic Implementation Onto Nanocrossbars},
  pages = {64-75},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282755},
  author = {Yehua Su and Wenjing Rao}
}
@article{journals/tcad/GhoshF01,
  title = {Automatic test pattern generation for functional register-transferlevel circuits using assignment decision diagrams},
  pages = {402-415},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913758},
  author = {Indradeep Ghosh and Masahiro Fujita}
}
@article{journals/tcad/MeyassedKA99,
  title = {Resolving unknown inputs in mixed-level simulation with sequential elements},
  pages = {1151-1164},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775634},
  author = {Moshe Meyassed and Robert H. Klenke and James H. Aylor}
}
@article{journals/tcad/WuGLHC01,
  title = {Application of BEM to high-voltage junction termination},
  pages = {1218-1225},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952738},
  author = {Zilu Wu and Yumin Gao and Jinsheng Luo and Xun Hou and Guofu Chen}
}
@article{journals/tcad/SinghLS08,
  title = {A Geometric Programming-Based Worst Case Gate Sizing Method Incorporating Spatial Correlation},
  pages = {295-308},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.913391},
  author = {Jaskirat Singh and Zhi-Quan Luo and Sachin S. Sapatnekar}
}
@article{journals/tcad/DumlugolMSS83,
  title = {Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay Modeling},
  pages = {193-202},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270036},
  author = {Dundar Dumlugol and Hugo De Man and Piet Stevens and Guido G. Schrooten}
}
@article{journals/tcad/Kahrs92,
  title = {Silicon compilation of very high level language},
  pages = {1227-1246},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170987},
  author = {Mark William Kahrs}
}
@article{journals/tcad/MoniwaMIS87,
  title = {A Three-Dimensional Photoresist Imaging Process Simulator for Strong Standing-Wave Effect Environment},
  pages = {431-438},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270289},
  author = {A. Moniwa and Teruo Matsuzawa and T. Ito and H. Sunami}
}
@article{journals/tcad/OzdalW09,
  title = {Archer: A History-Based Global Routing Algorithm},
  pages = {528-540},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2013991},
  author = {Muhammet Mustafa Ozdal and Martin D. F. Wong}
}
@article{journals/tcad/WedlerSBK07,
  title = {A Normalization Method for Arithmetic Data-Path Verification},
  pages = {1909-1922},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906458},
  author = {Markus Wedler and Dominik Stoffel and Raik Brinkmann and Wolfgang Kunz}
}
@article{journals/tcad/ShepardNR99,
  title = {Harmony: static noise analysis of deep submicron digital integrated circuits},
  pages = {1132-1150},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775633},
  author = {Kenneth L. Shepard and Vinod Narayanan and Ron Rose}
}
@article{journals/tcad/BeckS98,
  title = {Automatic configuration of embedded multicomputer systems},
  pages = {84-95},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681259},
  author = {James E. Beck and Daniel P. Siewiorek}
}
@article{journals/tcad/LiuM06,
  title = {Semi-Individual Wire-Length Prediction With Application to Logic Synthesis},
  pages = {611-624},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.859487},
  author = {Qinghua Liu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/PakLP14,
  title = {Electromigration Study for Multiscale Power/Ground Vias in TSV-Based 3-D ICs},
  pages = {1873-1885},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2360456},
  author = {Jiwoo Pak and Sung Kyu Lim and David Z. Pan}
}
@article{journals/tcad/HosangadiFK06,
  title = {Optimizing Polynomial Expressions by Algebraic Factorization and Common Subexpression Elimination},
  pages = {2012-2022},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.875712},
  author = {Anup Hosangadi and Farzan Fallah and Ryan Kastner}
}
@article{journals/tcad/ToubaM99,
  title = {RP-SYN: synthesis of random pattern testable circuits with test point insertion},
  pages = {1202-1213},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775638},
  author = {Nur A. Touba and Edward J. McCluskey}
}
@article{journals/tcad/HoblerS89,
  title = {Monte Carlo simulation of ion implantation into two- and three-dimensional structures},
  pages = {450-459},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24873},
  author = {Gerhard Hobler and Siegfried Selberherr}
}
@article{journals/tcad/ChaoH94,
  title = {Rectilinear Steiner tree construction by local and global refinement},
  pages = {303-309},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265672},
  author = {Ting-Hai Chao and Yu-Chin Hsu}
}
@article{journals/tcad/XuKEB13,
  title = {Analytical Thermal Model for Self-Heating in Advanced FinFET Devices With Implications for Design and Reliability},
  pages = {1045-1058},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2248194},
  author = {Chuan Xu and Seshadri K. Kolluri and Kazuhiko Endo and Kaustav Banerjee}
}
@article{journals/tcad/DekkerBT90,
  title = {A realistic fault model and test algorithms for static random access memories},
  pages = {567-572},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55188},
  author = {Rob Dekker and Frans P. M. Beenker and Loek Thijssen}
}
@article{journals/tcad/ChengHD99,
  title = {Fault emulation: A new methodology for fault grading},
  pages = {1487-1495},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790625},
  author = {Kwang-Ting Cheng and Shi-Yu Huang and Wei-Jin Dai}
}
@article{journals/tcad/TazawaOMN97,
  title = {A high-speed 2-D topography simulator based on a pixel model},
  pages = {386-397},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602475},
  author = {Satoshi Tazawa and Katsuyuki Ochiai and Seitaro Matsuo and Shigeru Nakajima}
}
@article{journals/tcad/ImanP96,
  title = {An approach for multilevel logic optimization targeting low power},
  pages = {889-901},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511569},
  author = {Sasan Iman and Massoud Pedram}
}
@article{journals/tcad/KamVBS97,
  title = {Implicit computation of compatible sets for state minimization of ISFSMs},
  pages = {657-676},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644029},
  author = {Timothy Kam and Tiziano Villa and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ShihLK93,
  title = {ILLIADS: a fast timing and reliability simulator for digital MOS circuits},
  pages = {1387-1402},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240086},
  author = {Yung-Ho Shih and Yusuf Leblebici and Sung-Mo Kang}
}
@article{journals/tcad/GivargisV02,
  title = {Platune: a tuning framework for system-on-a-chip platforms},
  pages = {1317-1327},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804107},
  author = {Tony Givargis and Frank Vahid}
}
@article{journals/tcad/MishchenkoZSBBC06,
  title = {Using simulation and satisfiability to compute flexibilities in Boolean networks},
  pages = {743-755},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860955},
  author = {Alan Mishchenko and Jin S. Zhang and Subarnarekha Sinha and Jerry R. Burch and Robert K. Brayton and Malgorzata Chrzanowska-Jeske}
}
@article{journals/tcad/HuM07,
  title = {Guest Editorial},
  pages = {617-618},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.892957},
  author = {J. Hu and Patrick H. Madden}
}
@article{journals/tcad/NarasimhamNRD94,
  title = {Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements},
  pages = {976-986},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298034},
  author = {J. Narasimham and Kazuo Nakajima and Chong S. Rim and Anton T. Dahbura}
}
@article{journals/tcad/Maxwell95,
  title = {Reductions in quality caused by uneven fault coverage of different areas of an integrated circuit},
  pages = {603-607},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384423},
  author = {Peter C. Maxwell}
}
@article{journals/tcad/YanW12,
  title = {Correctly Model the Diagonal Capacity in Escape Routing},
  pages = {285-293},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2169258},
  author = {Tan Yan and Martin D. F. Wong}
}
@article{journals/tcad/CelikP99,
  title = {Metrics and bounds for phase delay and signal attenuation in RC(L)clock trees},
  pages = {293-300},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748159},
  author = {Mustafa Celik and Lawrence T. Pileggi}
}
@article{journals/tcad/LuzKK06,
  title = {Reducing memory energy consumption of embedded applications that process dynamically allocated data},
  pages = {1855-1860},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859521},
  author = {Victor De La Luz and Mahmut T. Kandemir and Ibrahim Kolcu}
}
@article{journals/tcad/JaffariA11,
  title = {On Efficient LHS-Based Yield Analysis of Analog Circuits},
  pages = {159-163},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2070930},
  author = {Javid Jaffari and Mohab Anis}
}
@article{journals/tcad/DivekarD84,
  title = {A Depletion-Mode MOSFET Model for Circuit Simulation},
  pages = {80-87},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270060},
  author = {Dileep A. Divekar and Richard I. Dowell}
}
@article{journals/tcad/RajskiT91,
  title = {On the diagnostic properties of linear feedback shift registers},
  pages = {1316-1322},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88927},
  author = {Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/KangKYK10,
  title = {Temperature-Aware Integrated DVFS and Power Gating for Executing Tasks With Runtime Distribution},
  pages = {1381-1394},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059290},
  author = {Kyungsu Kang and Jungsoo Kim and Sungjoo Yoo and Chong-Min Kyung}
}
@article{journals/tcad/TahooriM05,
  title = {Application-independent testing of FPGA interconnects},
  pages = {1774-1783},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852452},
  author = {Mehdi Baradaran Tahoori and Subhasish Mitra}
}
@article{journals/tcad/ChakradharR97,
  title = {Bottleneck removal algorithm for dynamic compaction in sequential circuits},
  pages = {1157-1172},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662677},
  author = {Srimat T. Chakradhar and Anand Raghunathan}
}
@article{journals/tcad/AlpertHSS06,
  title = {Accurate estimation of global buffer delay within a floorplan},
  pages = {1140-1145},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855889},
  author = {Charles J. Alpert and Jiang Hu and Sachin S. Sapatnekar and Cliff C. N. Sze}
}
@article{journals/tcad/KlingB91,
  title = {Empirical and theoretical studies of the simulated evolution method applied to standard cell placement},
  pages = {1303-1315},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88926},
  author = {Ralph-Michael Kling and Prithviraj Banerjee}
}
@article{journals/tcad/KahngKRS13,
  title = {Many-Core Token-Based Adaptive Power Gating},
  pages = {1288-1292},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2257923},
  author = {Andrew B. Kahng and Seokhyeong Kang and Tajana Simunic Rosing and Richard D. Strong}
}
@article{journals/tcad/PanthSDL15,
  title = {Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs},
  pages = {540-553},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2387827},
  author = {Shreepad Panth and Kambiz Samadi and Yang Du and Sung Kyu Lim}
}
@article{journals/tcad/ChenLW06,
  title = {I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design},
  pages = {2552-2556},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873900},
  author = {Hung-Ming Chen and I-Min Liu and Martin D. F. Wong}
}
@article{journals/tcad/BogdanM11,
  title = {Non-Stationary Traffic Analysis and Its Implications on Multicore Platform Design},
  pages = {508-519},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2111270},
  author = {Paul Bogdan and Radu Marculescu}
}
@article{journals/tcad/YehKJ01,
  title = {Converter-free multiple-voltage scaling techniques for low-powerCMOS digital design},
  pages = {172-176},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905685},
  author = {Yi-Jong Yeh and Sy-Yen Kuo and Jing-Yang Jou}
}
@article{journals/tcad/Cortadella13,
  title = {Area-Optimal Transistor Folding for 1-D Gridded Cell Design},
  pages = {1708-1721},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269680},
  author = {Jordi Cortadella}
}
@article{journals/tcad/DoboliV03,
  title = {Behavioral modeling for high-level synthesis of analog and mixed-signal systems from VHDL-AMS},
  pages = {1504-1520},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818302},
  author = {Alex Doboli and Ranga Vemuri}
}
@article{journals/tcad/Maurer97,
  title = {The inversion algorithm for digital simulation},
  pages = {762-769},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644038},
  author = {Peter M. Maurer}
}
@article{journals/tcad/WangG02a,
  title = {An automatic test pattern generator for minimizing switching activity during scan testing activity},
  pages = {954-968},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800460},
  author = {Seongmoon Wang and Sandeep K. Gupta}
}
@article{journals/tcad/SchollMMD99,
  title = {BDD minimization using symmetries},
  pages = {81-100},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743706},
  author = {Christoph Scholl and Dirk Möller and Paul Molitor and Rolf Drechsler}
}
@article{journals/tcad/CortadellaKKLPY99,
  title = {Decomposition and technology mapping of speed-independent circuits using Boolean relations},
  pages = {1221-1236},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784116},
  author = {Jordi Cortadella and Michael Kishinevsky and Alex Kondratyev and Luciano Lavagno and Enric Pastor and Alexandre Yakovlev}
}
@article{journals/tcad/TangN92,
  title = {Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique},
  pages = {341-352},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124421},
  author = {Tak K. Tang and Michel S. Nakhla}
}
@article{journals/tcad/HorowitzD83,
  title = {Resistance Extraction from Mask Layout Data},
  pages = {145-150},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270032},
  author = {Mark Horowitz and Robert W. Dutton}
}
@article{journals/tcad/SpringerT94,
  title = {Exploiting the special structure of conflict and compatibility graphs in high-level synthesis},
  pages = {843-856},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293941},
  author = {D. L. Springer and Donald E. Thomas}
}
@article{journals/tcad/HsinCLW14,
  title = {Ant Colony Optimization-Based Fault-Aware Routing in Mesh-Based Network-on-Chip Systems},
  pages = {1693-1705},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2347922},
  author = {Hsien-Kai Hsin and En-Jui Chang and Chia-An Lin and An-Yeu Andy Wu}
}
@article{journals/tcad/RobachLG89,
  title = {Knowledge-based functional specification of test and maintenance programs},
  pages = {1145-1156},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41500},
  author = {Chantal Robach and Daniel Lutoff and Nouar Garcia}
}
@article{journals/tcad/RajaramP11,
  title = {Robust Chip-Level Clock Tree Synthesis},
  pages = {877-890},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2106852},
  author = {Anand Rajaram and David Z. Pan}
}
@article{journals/tcad/LuoZFJ04,
  title = {Register binding-based RTL power management for control-flow intensive designs},
  pages = {1175-1183},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831597},
  author = {Jiong Luo and Lin Zhong and Yunsi Fei and Niraj K. Jha}
}
@article{journals/tcad/AbramoVSHR93,
  title = {A numerical method to compute isotropic band models from anisotropic semiconductor band structures},
  pages = {1327-1336},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240080},
  author = {Antonio Abramo and Franco Venturi and Enrico Sangiorgi and Jack M. Higman and Bruno Riccò}
}
@article{journals/tcad/TangLP15,
  title = {An Offline Method for Designing Adaptive Routing Based on Pressure Model},
  pages = {307-320},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379649},
  author = {Minghua Tang and Xiaola Lin and Maurizio Palesi}
}
@article{journals/tcad/DoenhardtL87,
  title = {Algorithmic Aspects of One-Dimensional Layout Compaction},
  pages = {863-878},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270329},
  author = {Jürgen Doenhardt and Thomas Lengauer}
}
@article{journals/tcad/StyblinskiH93,
  title = {Drift reliability optimization in IC design: generalized formulation and practical examples},
  pages = {1242-1252},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238616},
  author = {M. A. Styblinski and Min Huang}
}
@article{journals/tcad/Dervisoglu90,
  title = {Application of scan hardware and software for debug and diagnostics in a workstation environment},
  pages = {612-620},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55191},
  author = {Bulent I. Dervisoglu}
}
@article{journals/tcad/SafarpourV09,
  title = {Automated Design Debugging With Abstraction and Refinement},
  pages = {1597-1608},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2030593},
  author = {Sean Safarpour and Andreas G. Veneris}
}
@article{journals/tcad/ChangBM07,
  title = {Simulation-Based Bug Trace Minimization With BMC-Based Refinement},
  pages = {152-165},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882511},
  author = {Kai-Hui Chang and Valeria Bertacco and Igor L. Markov}
}
@article{journals/tcad/SapatnekarVK94,
  title = {Convexity-based algorithms for design centering},
  pages = {1536-1549},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331410},
  author = {Sachin S. Sapatnekar and Pravin M. Vaidya and Sung-Mo Kang}
}
@article{journals/tcad/LoweG98,
  title = {A joint gate sizing and buffer insertion method for optimizing delay and power in CMOS and BiCMOS combinational logic},
  pages = {419-434},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703932},
  author = {Kerry S. Lowe and P. Glenn Gulak}
}
@article{journals/tcad/ChoiKH05,
  title = {Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design},
  pages = {278-287},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.837721},
  author = {Yoonseo Choi and Taewhan Kim and Hwansoo Han}
}
@article{journals/tcad/Voyiatzis14,
  title = {Aliasing Reduction in Accumulator-Based Response Verification},
  pages = {1746-1750},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351582},
  author = {Ioannis Voyiatzis}
}
@article{journals/tcad/YuanQ05,
  title = {Analysis of energy reduction on dynamic voltage scaling-enabled systems},
  pages = {1827-1837},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852658},
  author = {Lin Yuan and Gang Qu}
}
@article{journals/tcad/FirouziKT13,
  title = {Power-Aware Minimum NBTI Vector Selection Using a Linear Programming Approach},
  pages = {100-110},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2211103},
  author = {Farshad Firouzi and Saman Kiamehr and Mehdi Baradaran Tahoori}
}
@article{journals/tcad/CongL04a,
  title = {Retiming-based timing analysis with an application to mincut-based global placement},
  pages = {1684-1692},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837718},
  author = {Jason Cong and Sung Kyu Lim}
}
@article{journals/tcad/NamSR02,
  title = {A new FPGA detailed routing approach via search-based Booleansatisfiability},
  pages = {674-684},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004311},
  author = {Gi-Joon Nam and Karem A. Sakallah and Rob A. Rutenbar}
}
@article{journals/tcad/AgrawalD90,
  title = {A hardware logic simulation system},
  pages = {19-29},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45853},
  author = {Prathima Agrawal and William J. Dally}
}
@article{journals/tcad/GordonBM92,
  title = {Time-domain simulation of multiconductor transmission lines with frequency-dependent losses},
  pages = {1372-1387},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177401},
  author = {Colin Gordon and Thomas Blazeck and Raj Mittra}
}
@article{journals/tcad/CongD94,
  title = {FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs},
  pages = {1-12},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273754},
  author = {Jason Cong and Yuzheng Ding}
}
@article{journals/tcad/DabholkarCPR98,
  title = {Techniques for minimizing power dissipation in scan and combinational circuits during test application},
  pages = {1325-1333},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736572},
  author = {Vinay Dabholkar and Sreejit Chakravarty and Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LeeS14,
  title = {Adaptive Paired Page Prebackup Scheme for MLC NAND Flash Memory},
  pages = {1110-1114},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2309857},
  author = {Jaeil Lee and Dongkun Shin}
}
@article{journals/tcad/KirovskiP03,
  title = {Local watermarks: methodology and application to behavioral synthesis},
  pages = {1277-1283},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816208},
  author = {Darko Kirovski and Miodrag Potkonjak}
}
@article{journals/tcad/ChatterjeeA87,
  title = {On the C-Testability of Generalized Counters},
  pages = {713-726},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270317},
  author = {Abhijit Chatterjee and Jacob A. Abraham}
}
@article{journals/tcad/AluruLD96,
  title = {Simulation of the hydrodynamic device model on distributed memory parallel computers},
  pages = {1029-1047},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536710},
  author = {Narayan R. Aluru and Kincho H. Law and Robert W. Dutton}
}
@article{journals/tcad/RosingerAC06,
  title = {Thermal-Safe Test Scheduling for Core-Based System-on-Chip Integrated Circuits},
  pages = {2502-2512},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873898},
  author = {Paul M. Rosinger and Bashir M. Al-Hashimi and Krishnendu Chakrabarty}
}
@article{journals/tcad/MahmoodGCCD14,
  title = {Efficient Localization Methods for Passivity Enforcement of Linear Dynamical Models},
  pages = {1328-1341},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2329418},
  author = {Zohaib Mahmood and Stefano Grivet-Talocia and Alessandro Chinea and Giuseppe C. Calafiore and Luca Daniel}
}
@article{journals/tcad/IsmailF02,
  title = {DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect},
  pages = {131-144},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980254},
  author = {Yehea I. Ismail and Eby G. Friedman}
}
@article{journals/tcad/KeutzerNRS00,
  title = {System-level design: orthogonalization of concerns andplatform-based design},
  pages = {1523-1543},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898830},
  author = {Kurt Keutzer and A. Richard Newton and Jan M. Rabaey and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/StratigopoulosMB09,
  title = {Evaluation of Analog/RF Test Measurements at the Design Stage},
  pages = {582-590},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2016136},
  author = {Haralampos-G. D. Stratigopoulos and Salvador Mir and Ahcène Bounceur}
}
@article{journals/tcad/WalkerKSS93,
  title = {The CDB/HCDB semiconductor wafer representation server},
  pages = {283-295},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205008},
  author = {D. M. H. Walker and Chris S. Kellen and David M. Svoboda and Andrzej J. Strojwas}
}
@article{journals/tcad/LatifB82,
  title = {Network Analysis Approach to Multidimensional Modeling of Transistors Including Thermal Effects},
  pages = {94-101},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1982.1269999},
  author = {M. Latif and P. R. Bryant}
}
@article{journals/tcad/SabryCARB11,
  title = {Energy-Efficient Multiobjective Thermal Control for Liquid-Cooled 3-D Stacked Architectures},
  pages = {1883-1896},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2164540},
  author = {Mohamed M. Sabry and Ayse Kivilcim Coskun and David Atienza and Tajana Simunic Rosing and Thomas Brunschwiler}
}
@article{journals/tcad/ChakrabartyH96,
  title = {Test response compaction using multiplexed parity trees},
  pages = {1399-1408},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543772},
  author = {Krishnendu Chakrabarty and John P. Hayes}
}
@article{journals/tcad/HarafujiMNKY93,
  title = {A novel hierarchical approach for proximity effect correction in electron beam lithography},
  pages = {1508-1514},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256925},
  author = {Kenji Harafuji and Akio Misaka and Noboru Nomura and Masahiro Kawamoto and Hirohiko Yamashita}
}
@article{journals/tcad/ChernMAY89,
  title = {SIERRA: a 3-D device simulator for reliability modeling},
  pages = {516-527},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24880},
  author = {Jue-Hsien Chern and John T. Maeda and Lawrence A. Arledge Jr. and Ping Yang}
}
@article{journals/tcad/ChongP09,
  title = {Custom Floating-Point Unit Generation for Embedded Systems},
  pages = {638-650},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2013999},
  author = {Yee Jern Chong and Sri Parameswaran}
}
@article{journals/tcad/WangWSTGAPDT15,
  title = {Aging Adaption in Integrated Circuits Using a Novel Built-In Sensor},
  pages = {109-121},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2366876},
  author = {Xiaoxiao Wang and LeRoy Winemberg and Donglin Su and Dat Tran and Saji George and Nisar Ahmed and Steve Palosh and Allan Dobin and Mark Mohammad Tehranipoor}
}
@article{journals/tcad/CorazaoKGPR96,
  title = {Performance optimization using template mapping for datapath-intensive high-level synthesis},
  pages = {877-888},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511568},
  author = {Miguel R. Corazao and Marwan A. Khalaf and Lisa M. Guerra and Miodrag Potkonjak and Jan M. Rabaey}
}
@article{journals/tcad/AlpertK95,
  title = {Multiway partitioning via geometric embeddings, orderings, and dynamic programming},
  pages = {1342-1358},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469661},
  author = {Charles J. Alpert and Andrew B. Kahng}
}
@article{journals/tcad/Pomeranz11,
  title = {Generation of Multi-Cycle Broadside Tests},
  pages = {1253-1257},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2138470},
  author = {Irith Pomeranz}
}
@article{journals/tcad/HoCFC10,
  title = {ECO Timing Optimization Using Spare Cells and Technology Remapping},
  pages = {697-710},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043573},
  author = {Kuan-Hsien Ho and Yen-Pin Chen and Jia-Wei Fang and Yao-Wen Chang}
}
@article{journals/tcad/DuanM06,
  title = {Frequency-Domain Simulation of Ring Oscillators With a Multiple-Probe Method},
  pages = {2833-2842},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882586},
  author = {Xiaochun Duan and Kartikeya Mayaram}
}
@article{journals/tcad/YeagerD85,
  title = {An Approach to Solving Multiparticle Diffusion Exhibiting Nonlinear Stiff Coupling},
  pages = {408-420},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270139},
  author = {Hal R. Yeager and Robert W. Dutton}
}
@article{journals/tcad/TaouilMHM15,
  title = {Post-Bond Interconnect Test and Diagnosis for 3-D Memory Stacked on Logic},
  pages = {1860-1872},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432142},
  author = {Mottaqiallah Taouil and Mahmoud Masadeh and Said Hamdioui and Erik Jan Marinissen}
}
@article{journals/tcad/LinMLC98,
  title = {Cost-free scan: a low-overhead scan path design},
  pages = {852-861},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720320},
  author = {Chih-Chang Lin and Malgorzata Marek-Sadowska and Mike Tien-Chien Lee and Kuang-Chien Chen}
}
@article{journals/tcad/PomeranzZ01,
  title = {Testing of scan circuits containing nonisolated random-logic legacycores},
  pages = {980-993},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936379},
  author = {Irith Pomeranz and Y. Zonan}
}
@article{journals/tcad/ChenKMJX13,
  title = {Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits},
  pages = {1335-1346},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2261120},
  author = {Yibo Chen and Eren Kursun and Dave Motschman and Charles Johnson and Yuan Xie 0001}
}
@article{journals/tcad/ChangLW01,
  title = {Matching-based algorithm for FPGA channel segmentation design},
  pages = {784-791},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924831},
  author = {Yao-Wen Chang and Jai-Ming Lin and Martin D. F. Wong}
}
@article{journals/tcad/LeeSC12,
  title = {Efficient Wakeup Scheduling Considering Both Resource Usage and Timing Budget for Power Gating Designs},
  pages = {1041-1049},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187205},
  author = {Ming-Chao Lee and Yiyu Shi and Shih-Chieh Chang}
}
@article{journals/tcad/FavalliOR92,
  title = {A probabilistic fault model for `analog' faults in digital CMOS circuits},
  pages = {1459-1462},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177408},
  author = {Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/tcad/ManiDOZ07,
  title = {A Statistical Algorithm for Power- and Timing-Limited Parametric Yield Optimization of Large Integrated Circuits},
  pages = {1790-1802},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895797},
  author = {Murari Mani and Anirudh Devgan and Michael Orshansky and Yaping Zhan}
}
@article{journals/tcad/GuWDZ07,
  title = {Unified Incremental Physical-Level and High-Level Synthesis},
  pages = {1576-1588},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895780},
  author = {Zhenyu (Peter) Gu and Jia Wang and Robert P. Dick and Hai Zhou}
}
@article{journals/tcad/AbadirFK88,
  title = {Logic design verification via test generation},
  pages = {138-148},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3141},
  author = {Magdy S. Abadir and Jack Ferguson and Tom E. Kirkland}
}
@article{journals/tcad/ZaksYSICGGA08,
  title = {Bitwidth Reduction via Symbolic Interval Analysis for Software Model Checking},
  pages = {1513-1517},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925777},
  author = {Aleksandr Zaks and Zijiang Yang and Ilya Shlyakhter and Franjo Ivancic and Srihari Cadambi and Malay K. Ganai and Aarti Gupta and Pranav Ashar}
}
@article{journals/tcad/EscovarOS05,
  title = {An improved long distance treatment for mutual inductance},
  pages = {783-793},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846361},
  author = {Rafael Escovar and Salvador Ortiz and Roberto Suaya}
}
@article{journals/tcad/SuCLTWH15,
  title = {A Novel Fast Layout Encoding Method for Exact Multilayer Pattern Matching With Prüfer Encoding},
  pages = {95-108},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2364973},
  author = {Hong-Yan Su and Chieh-Chu Chen and Yih-Lang Li and An-Chun Tu and Chuh-Jen Wu and Chen-Ming Huang}
}
@article{journals/tcad/KohSG90,
  title = {OPASYN: a compiler for CMOS operational amplifiers},
  pages = {113-125},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46777},
  author = {Han Young Koh and Carlo H. Séquin and Paul R. Gray}
}
@article{journals/tcad/WongL94,
  title = {JFET circuit simulation using SPICE implemented with an improved model},
  pages = {105-109},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273745},
  author = {W. W. Wong and Juin J. Liou}
}
@article{journals/tcad/ChengTW02,
  title = {Neighborhood pattern-sensitive fault testing and diagnostics for random-access memories},
  pages = {1328-1336},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804101},
  author = {Kuo-Liang Cheng and Ming-Fu Tsai and Cheng-Wen Wu}
}
@article{journals/tcad/OuyangTTGD02,
  title = {Multilevel cooperative search for the circuit/hypergraphpartitioning problem},
  pages = {685-693},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004312},
  author = {Min Ouyang and Michel Toulouse and Krishnaiyan Thulasiraman and Fred Glover and Jitender S. Deogun}
}
@article{journals/tcad/TranTB10,
  title = {A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms},
  pages = {897-910},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048594},
  author = {Anh Thien Tran and Dean Nguyen Truong and Bevan M. Baas}
}
@article{journals/tcad/LeeWLG94,
  title = {A transformation-based method for loop folding},
  pages = {439-450},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275354},
  author = {Tsing-Fa Lee and Allen C.-H. Wu and Youn-Long Lin and Daniel D. Gajski}
}
@article{journals/tcad/Patil98,
  title = {New discretization scheme for two-dimensional semiconductor device simulation on triangular grid},
  pages = {1160-1165},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736188},
  author = {Mahesh B. Patil}
}
@article{journals/tcad/OzdalW06a,
  title = {Algorithms for simultaneous escape routing and Layer assignment of dense PCBs},
  pages = {1510-1522},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857376},
  author = {Muhammet Mustafa Ozdal and Martin D. F. Wong}
}
@article{journals/tcad/KarriWMK02,
  title = {Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers},
  pages = {1509-1517},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804378},
  author = {Ramesh Karri and Kaijie Wu and Piyush Mishra and Yongkook Kim}
}
@article{journals/tcad/SheuHK88,
  title = {An MOS transistor charge model for VLSI design},
  pages = {520-527},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3186},
  author = {Bing J. Sheu and Wen-Jay Hsu and P. K. Ko}
}
@article{journals/tcad/ChangJC00,
  title = {TAIR: testability analysis by implication reasoning},
  pages = {152-160},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822627},
  author = {Shih-Chieh Chang and Wen-Ben Jone and Shi-Sen Chang}
}
@article{journals/tcad/GalaRWVU95,
  title = {Built-in self test for C-testable ILA's},
  pages = {1388-1398},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469664},
  author = {Murali M. R. Gala and Don E. Ross and Karan L. Watson and Beena Vasudevan and Peter Utama}
}
@article{journals/tcad/AhmedTRB07,
  title = {Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers},
  pages = {896-906},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884405},
  author = {Nisar Ahmed and Mohammad Tehranipoor and C. P. Ravikumar and Kenneth M. Butler}
}
@article{journals/tcad/CuiCTA11,
  title = {A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design},
  pages = {678-690},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2098131},
  author = {Aijiao Cui and Chip-Hong Chang and Sofiène Tahar and Amr T. Abdel-Hamid}
}
@article{journals/tcad/WangCNWXV11,
  title = {Variation-Aware Task and Communication Mapping for MPSoC Architecture},
  pages = {295-307},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2077830},
  author = {Feng Wang 0004 and Yibo Chen and Chrysostomos Nicopoulos and Xiaoxia Wu and Yuan Xie 0001 and Narayanan Vijaykrishnan}
}
@article{journals/tcad/WaliPC86,
  title = {Compact Modified Nodal Approach for Switched-Capacitor Network Analysis},
  pages = {443-447},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270214},
  author = {U. V. Wali and R. N. Pal and B. Chatterjee}
}
@article{journals/tcad/BhardwajVB05,
  title = {Probability distribution of signal arrival times using Bayesian networks},
  pages = {1784-1794},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852436},
  author = {Sarvesh Bhardwaj and Sarma B. K. Vrudhula and David Blaauw}
}
@article{journals/tcad/FongKYFSRR16,
  title = {Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives},
  pages = {1-22},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2481793},
  author = {Xuanyao Fong and Yusung Kim and Karthik Yogendra and Deliang Fan and Abhronil Sengupta and Anand Raghunathan and Kaushik Roy}
}
@article{journals/tcad/SikdarGC02,
  title = {Design of hierarchical cellular automata for on-chip test pattern generator},
  pages = {1530-1539},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804380},
  author = {Biplab K. Sikdar and Niloy Ganguly and Parimal Pal Chaudhuri}
}
@article{journals/tcad/WolfJM08,
  title = {Multiprocessor System-on-Chip (MPSoC) Technology},
  pages = {1701-1713},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.923415},
  author = {Wayne Wolf and Ahmed Amine Jerraya and Grant Martin}
}
@article{journals/tcad/KarnRKRSSP00,
  title = {EDA challenges facing future microprocessor design},
  pages = {1498-1506},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898828},
  author = {T. Karn and Shishpal Rawat and Desmond Kirkpatrick and Rabindra K. Roy and Greg Spirakis and Naveed A. Sherwani and Craig Peterson}
}
@article{journals/tcad/TianTW02,
  title = {Dummy-feature placement for chemical-mechanical polishinguniformity in a shallow-trench isolation process},
  pages = {63-71},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974138},
  author = {Ruiqi Tian and Xiaoping Tang and Martin D. F. Wong}
}
@article{journals/tcad/HsiaoCW10,
  title = {Built-In Self-Repair Schemes for Flash Memories},
  pages = {1243-1256},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2049051},
  author = {Yu-Ying Hsiao and Chao-Hsun Chen and Cheng-Wen Wu}
}
@article{journals/tcad/MeissnerH15,
  title = {FEATS: Framework for Explorative Analog Topology Synthesis},
  pages = {213-226},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2376987},
  author = {Markus Meissner and Lars Hedrich}
}
@article{journals/tcad/PlasVGS02,
  title = {A layout synthesis methodology for array-type analog blocks},
  pages = {645-661},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004309},
  author = {Geert Van der Plas and Jan Vandenbussche and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/GangeHNS14,
  title = {Four-Valued Reasoning and Cyclic Circuits},
  pages = {1003-1016},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2304176},
  author = {Graeme Gange and Benjamin Horsfall and Lee Naish and Harald Søndergaard}
}
@article{journals/tcad/NoseS00,
  title = {Analysis and future trend of short-circuit power},
  pages = {1023-1030},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863642},
  author = {Koichi Nose and Takayasu Sakurai}
}
@article{journals/tcad/Pomeranz11a,
  title = {Scan Shift Power of Functional Broadside Tests},
  pages = {1416-1420},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2149890},
  author = {Irith Pomeranz}
}
@article{journals/tcad/LinLL13,
  title = {Leakage and Aging Optimization Using Transmission Gate-Based Technique},
  pages = {87-99},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2214478},
  author = {Ing-Chao Lin and Chin-Hung Lin and Kuan-Hui Li}
}
@article{journals/tcad/CongKM01,
  title = {Interconnect layout optimization under higher order RLC model forMCM designs},
  pages = {1455-1463},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969438},
  author = {Jason Cong and Cheng-Kok Koh and Patrick H. Madden}
}
@article{journals/tcad/SavirP94,
  title = {Broad-side delay test},
  pages = {1057-1064},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298042},
  author = {Jacob Savir and Srinivas Patil}
}
@article{journals/tcad/NelsonMY07,
  title = {Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits},
  pages = {592-605},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883912},
  author = {Curtis A. Nelson and Chris J. Myers and Tomohiro Yoneda}
}
@article{journals/tcad/BanerjeeCB07,
  title = {An Efficient Scan Tree Design for Compact Test Pattern Set},
  pages = {1331-1339},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2007.895840},
  author = {Shibaji Banerjee and Dipanwita Roy Chowdhury and Bhargab B. Bhattacharya}
}
@article{journals/tcad/LinCSBN15,
  title = {POLAR: A High Performance Mixed-Size Wirelengh-Driven Placer With Density Constraints},
  pages = {447-459},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2015.2394383},
  author = {Tao Lin and Chris C. N. Chu and Joseph R. Shinnerl and Ismail Bustany and Ivailo Nedelchev}
}
@article{journals/tcad/WuQP01,
  title = {Estimation of peak power dissipation in VLSI circuits using thelimiting distributions of extreme order statistics},
  pages = {942-956},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936376},
  author = {Qing Wu and Qinru Qiu and Massoud Pedram}
}
@article{journals/tcad/RoyCPP14,
  title = {Towards Optimal Performance-Area Trade-Off in Adders by Synthesis of Parallel Prefix Structures},
  pages = {1517-1530},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2341926},
  author = {Subhendu Roy and Mihir R. Choudhury and Ruchir Puri and David Z. Pan}
}
@article{journals/tcad/PrasitjutrakulK92,
  title = {A performance-driven global router for custom VLSI chip design},
  pages = {1044-1051},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149775},
  author = {Somchai Prasitjutrakul and William J. Kubitz}
}
@article{journals/tcad/MemikMNL08,
  title = {Optimizing Thermal Sensor Allocation for Microprocessors},
  pages = {516-527},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915538},
  author = {Seda Ogrenci Memik and Rajarshi Mukherjee and Min Ni and Jieyi Long}
}
@article{journals/tcad/YuXGL0AP15,
  title = {Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography},
  pages = {726-739},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2401571},
  author = {Bei Yu and Xiaoqing Xu and Jhih-Rong Gao and Yibo Lin and Zhuo Li 0001 and Charles J. Alpert and David Z. Pan}
}
@article{journals/tcad/WimerPF87,
  title = {Optimal Chaining of CMOS Transistors in a Functional Cell},
  pages = {795-801},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270322},
  author = {Shmuel Wimer and Ron Y. Pinter and Jack A. Feldman}
}
@article{journals/tcad/PajouhiVYRR15,
  title = {Exploring Spin-Transfer-Torque Devices for Logic Applications},
  pages = {1441-1454},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413852},
  author = {Zoha Pajouhi and Swagath Venkataramani and Karthik Yogendra and Anand Raghunathan and Kaushik Roy}
}
@article{journals/tcad/EoSES04,
  title = {A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching},
  pages = {1321-1337},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831571},
  author = {Yungseon Eo and Seongkyun Shin and William R. Eisenstadt and Jongin Shim}
}
@article{journals/tcad/SudaKWHHG94,
  title = {QFP wiring problem-introduction and analytical considerations},
  pages = {48-56},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273750},
  author = {Reiji Suda and Ryotaro Kamikawai and Yasuo Wada and Willy Hioe and Mutsumi Hosoya and Eiichi Goto}
}
@article{journals/tcad/CourbonFLT15,
  title = {Combining Image Processing and Laser Fault Injections for Characterizing a Hardware AES},
  pages = {928-936},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2391773},
  author = {Franck Courbon and Jacques J. A. Fournier and Philippe Loubet-Moundi and Assia Tria}
}
@article{journals/tcad/VenerisA02,
  title = {Design rewiring using ATPG},
  pages = {1469-1479},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804388},
  author = {Andreas G. Veneris and Magdy S. Abadir}
}
@article{journals/tcad/TokudaOSOE83,
  title = {Delay-Time Modeling for ED MOS Logic LSI},
  pages = {129-134},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270030},
  author = {Takeshi Tokuda and Kaoru Okazaki and K. Sakashita and I. Ohkura and T. Enomoto}
}
@article{journals/tcad/AksoyCFM08,
  title = {Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications},
  pages = {1013-1026},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923242},
  author = {Levent Aksoy and Eduardo A. C. da Costa and Paulo F. Flores and José Monteiro}
}
@article{journals/tcad/KhursheedIRAH08,
  title = {Bridging Fault Test Method With Adaptive Power Management Awareness},
  pages = {1117-1127},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923247},
  author = {S. Saqib Khursheed and Urban Ingelsson and Paul M. Rosinger and Bashir M. Al-Hashimi and Peter Harrod}
}
@article{journals/tcad/AdyaYMVPM04,
  title = {Benchmarking for large-scale placement and beyond},
  pages = {472-487},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825852},
  author = {Saurabh N. Adya and Mehmet Can Yildiz and Igor L. Markov and Paul Villarrubia and Phiroze N. Parakh and Patrick H. Madden}
}
@article{journals/tcad/RamanujamSLP11,
  title = {Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers},
  pages = {548-561},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2110550},
  author = {Rohit Sunkam Ramanujam and Vassos Soteriou and Bill Lin and Li-Shiuan Peh}
}
@article{journals/tcad/KumashiroRS93,
  title = {Asymptotic waveform evaluation for transient analysis of 3-D interconnect structures},
  pages = {988-996},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238035},
  author = {Shigetaka Kumashiro and Ronald A. Rohrer and Andrzej J. Strojwas}
}
@article{journals/tcad/KimU00,
  title = {A practical approach to the synthesis of arithmetic circuits usingcarry-save-adders},
  pages = {615-624},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845087},
  author = {Taewhan Kim and Junhyung Um}
}
@article{journals/tcad/LuTB14,
  title = {Dynamic On-Chip Thermal Sensor Calibration Using Performance Counters},
  pages = {853-866},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2302384},
  author = {Shiting Justin Lu and Russell Tessier and Wayne Burleson}
}
@article{journals/tcad/GreenF92,
  title = {A pragmatic approach to integrated process/device/circuit simulation for IC technology development},
  pages = {505-512},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125098},
  author = {Keith R. Green and Jerry G. Fossum}
}
@article{journals/tcad/HuangJ02,
  title = {A parallel built-in self-diagnostic method for embedded memoryarrays},
  pages = {449-465},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992768},
  author = {Der-Cheng Huang and Wen-Ben Jone}
}
@article{journals/tcad/FlobergM97,
  title = {Symbolic analysis of switched-capacitor networks using compacted nodal analysis in the s-domain},
  pages = {1196-1199},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662681},
  author = {Henrik Floberg and Sven Mattisson}
}
@article{journals/tcad/YuhSYC09,
  title = {A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips},
  pages = {1295-1306},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023196},
  author = {Ping-Hung Yuh and Sachin S. Sapatnekar and Chia-Lin Yang and Yao-Wen Chang}
}
@article{journals/tcad/ChenS87,
  title = {A Methodology for Optimal Test Structure Design for Statistical Process Characterization and Diagnosis},
  pages = {592-600},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270307},
  author = {Ihao Chen and Andrzej J. Strojwas}
}
@article{journals/tcad/BurchYCM93,
  title = {A new matrix solution technique for general circuit simulation},
  pages = {225-241},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205003},
  author = {Richard Burch and Ping Yang and Paul F. Cox and Kartikeya Mayaram}
}
@article{journals/tcad/MaslovDMN08,
  title = {Quantum Circuit Simplification and Level Compaction},
  pages = {436-444},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2007.911334},
  author = {Dmitri Maslov and Gerhard W. Dueck and D. Michael Miller and Camille Negrevergne}
}
@article{journals/tcad/IyengarCM03,
  title = {Efficient test access mechanism optimization for system-on-chip},
  pages = {635-643},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810737},
  author = {Vikram Iyengar and Krishnendu Chakrabarty and Erik Jan Marinissen}
}
@article{journals/tcad/HuangHTC14,
  title = {Parametric Fault Testing and Performance Characterization of Post-Bond Interposer Wires in 2.5-D ICs},
  pages = {476-488},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2290589},
  author = {Li-Ren Huang and Shi-Yu Huang and Kun-Han Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/KarriKSMMSB15,
  title = {Guest Editorial Special Section on Hardware Security and Trust},
  pages = {873-874},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2432680},
  author = {Ramesh Karri and Farinaz Koushanfar and Ozgur Sinanoglu and Yiorgos Makris and Ken Mai and Ahmad-Reza Sadeghi and Swarup Bhunia}
}
@article{journals/tcad/DalM09,
  title = {Power Optimization With Power Islands Synthesis},
  pages = {1025-1037},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2020717},
  author = {Deniz Dal and Nazanin Mansouri}
}
@article{journals/tcad/MajzoubSWW10,
  title = {Energy Optimization for Many-Core Platforms: Communication and PVT Aware Voltage-Island Formation and Voltage Selection Algorithm},
  pages = {816-829},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043587},
  author = {Sohaib Majzoub and Resve A. Saleh and Steven J. E. Wilton and Rabab K. Ward}
}
@article{journals/tcad/ShinS02,
  title = {Power distribution analysis of VLSI interconnects using model orderreduction},
  pages = {739-745},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004318},
  author = {Y. Shin and T. Sakurai}
}
@article{journals/tcad/PomeranzR06c,
  title = {Using Dummy Bridging Faults to Define Reduced Sets of Target Faults},
  pages = {2219-2227},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860951},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/KongN06,
  title = {Semihiding operators and active-edge specification},
  pages = {1831-1846},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858349},
  author = {Xiaohua Kong and Radu Negulescu}
}
@article{journals/tcad/ErbKRSWB15,
  title = {Accurate QBF-Based Test Pattern Generation in Presence of Unknown Values},
  pages = {2025-2038},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440315},
  author = {Dominik Erb and Michael A. Kochte and Sven Reimer and Matthias Sauer and Hans-Joachim Wunderlich and Bernd Becker}
}
@article{journals/tcad/LeeWGB95,
  title = {An integrated system for assigning signal flow directions to CMOS transistors},
  pages = {1445-1458},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476575},
  author = {Kuen-Jong Lee and Chih-Nan Wang and Rajiv Gupta and Melvin A. Breuer}
}
@article{journals/tcad/CondratKB14,
  title = {Crossing-Aware Channel Routing for Integrated Optics},
  pages = {814-825},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2317575},
  author = {Christopher Condrat and Priyank Kalla and Steve Blair}
}
@article{journals/tcad/Pomeranz14c,
  title = {Simultaneous Generation of Functional and Low-Power Non-Functional Broadside Tests},
  pages = {1245-1257},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2314293},
  author = {Irith Pomeranz}
}
@article{journals/tcad/GhoshDN91,
  title = {Test generation and verification for highly sequential circuits},
  pages = {652-667},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79502},
  author = {Abhijit Ghosh and Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/MaziaszH90,
  title = {Layout optimization of static CMOS functional cells},
  pages = {708-719},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55210},
  author = {Robert L. Maziasz and John P. Hayes}
}
@article{journals/tcad/Eijk00,
  title = {Sequential equivalence checking based on structural similarities},
  pages = {814-819},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851997},
  author = {C. A. J. van Eijk}
}
@article{journals/tcad/PomeranzR03a,
  title = {Theorems for identifying undetectable faults in partial-scan circuits},
  pages = {1092-1097},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814957},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HasanuzzamanM96,
  title = {Process compilation of thin film microdevices},
  pages = {745-764},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503943},
  author = {Mohammed Hasanuzzaman and Carlos H. Mastrangelo}
}
@article{journals/tcad/SalehW90,
  title = {Accelerating relaxation algorithms for circuit simulation using waveform-Newton and step-size refinement},
  pages = {951-958},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59071},
  author = {Resve A. Saleh and Jacob K. White}
}
@article{journals/tcad/ZhuPCRBK07,
  title = {Two-Stage Newton-Raphson Method for Transistor-Level Simulation},
  pages = {881-895},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884576},
  author = {Zhengyong Zhu and He Peng and Chung-Kuan Cheng and Khosro Rouz and Manjit Borah and Ernest S. Kuh}
}
@article{journals/tcad/TongYCD07,
  title = {Wire Retiming Problem With Net Topology Optimization},
  pages = {1648-1660},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895583},
  author = {Dennis K. Y. Tong and Evangeline F. Y. Young and Chris C. N. Chu and Sampath Dechu}
}
@article{journals/tcad/DasKKJZ10,
  title = {Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering},
  pages = {466-478},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2035532},
  author = {Debasish Das and Kip Killpack and Chandramouli V. Kashyap and Abhijit Jas and Hai Zhou}
}
@article{journals/tcad/Laux96,
  title = {On particle-mesh coupling in Monte Carlo semiconductor device simulation},
  pages = {1266-1277},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541446},
  author = {Steven E. Laux}
}
@article{journals/tcad/SmithVAV05,
  title = {Fault diagnosis and logic debugging using Boolean satisfiability},
  pages = {1606-1621},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852031},
  author = {Alexander Smith and Andreas G. Veneris and Moayad Fahim Ali and Anastasios Viglas}
}
@article{journals/tcad/Maffezzoni10,
  title = {Computing the Synchronization Regions of Injection-Locked Strongly Nonlinear Oscillators for Frequency Division Applications},
  pages = {1849-1857},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061450},
  author = {Paolo Maffezzoni}
}
@article{journals/tcad/IvanovRRAB01,
  title = {On the detectability of CMOS floating gate transistor faults},
  pages = {116-128},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905680},
  author = {André Ivanov and Sumbal Rafiq and Michel Renovell and Florence Azaïs and Yves Bertrand}
}
@article{journals/tcad/WuHM06,
  title = {Antenna Avoidance in Layer Assignment},
  pages = {734-738},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870061},
  author = {Di Wu and Jiang Hu and Rabi N. Mahapatra}
}
@article{journals/tcad/KaoH94a,
  title = {Timing analysis for piecewise linear Rsim},
  pages = {1498-1512},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331407},
  author = {Russell Kao and Mark Horowitz}
}
@article{journals/tcad/Sangiovanni-Vincentelli07,
  title = {Remembering Richard [Obituary, Richard A.Newton]},
  pages = {1357-1366},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.902701},
  author = {Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Chan91,
  title = {Comments on `Asymptotic waveform evaluation for timing analysis'},
  pages = {1078-1079},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85745},
  author = {Pak K. Chan}
}
@article{journals/tcad/ChoXPP08,
  title = {Track Routing and Optimization for Yield},
  pages = {872-882},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917589},
  author = {Minsik Cho and Hua Xiang and Ruchir Puri and David Z. Pan}
}
@article{journals/tcad/LeeTW96,
  title = {A timing analysis algorithm for circuits with level-sensitive latches},
  pages = {535-543},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506140},
  author = {Jin-fuw Lee and Donald T. Tang and Chak-Kuen Wong}
}
@article{journals/tcad/ChinKTCK13,
  title = {Escaped Boundary Pins Routing for High-Speed Boards},
  pages = {381-391},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2221714},
  author = {Ching-Yu Chin and Chung-Yi Kuan and Tsung-Ying Tsai and Hung-Ming Chen and Yoji Kajitani}
}
@article{journals/tcad/KagarisTB95,
  title = {Pseudo-exhaustive built-in TPG for sequential circuits},
  pages = {1160-1171},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406718},
  author = {Dimitrios Kagaris and Spyros Tragoudas and Dinesh Bhatia}
}
@article{journals/tcad/GladigauHT12,
  title = {Model-Based Virtual Prototype Acceleration},
  pages = {1572-1585},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2205148},
  author = {Jens Gladigau and Christian Haubelt and Jürgen Teich}
}
@article{journals/tcad/Orailoglu97,
  title = {Microarchitectural synthesis for rapid BIST testing},
  pages = {573-586},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640616},
  author = {Alex Orailoglu}
}
@article{journals/tcad/Posluszny86,
  title = {SLS: An Advanced Symbolic Layout System for Bipolar and FET Design},
  pages = {450-458},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270216},
  author = {Stephen D. Posluszny}
}
@article{journals/tcad/AlpertHK98,
  title = {Multilevel circuit partitioning},
  pages = {655-667},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712098},
  author = {Charles J. Alpert and Jen-Hsin Huang and Andrew B. Kahng}
}
@article{journals/tcad/HuK12,
  title = {Guest Editorial Special Section on the 2011 International Symposium on Physical Design},
  pages = {165-166},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2181741},
  author = {Jiang Hu and Cheng-Kok Koh}
}
@article{journals/tcad/ConstantinKSCZ12,
  title = {Formulations and a Computer-Aided Test Method for the Estimation of IMD Levels in an Envelope Feedback RFIC Power Amplifier},
  pages = {1881-1893},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2207954},
  author = {Nicolas G. Constantin and Kai H. Kwok and Hongxiao Shao and Cristian Cismaru and Peter J. Zampardi}
}
@article{journals/tcad/HarrisT02,
  title = {Testing and diagnosis of interconnect faults in cluster-based FPGA architectures},
  pages = {1337-1343},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804108},
  author = {Ian G. Harris and Russell Tessier}
}
@article{journals/tcad/MalySD86,
  title = {VLSI Yield Prediction and Estimation: A Unified Framework},
  pages = {114-130},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270182},
  author = {Wojciech Maly and Andrzej J. Strojwas and Stephen W. Director}
}
@article{journals/tcad/VecianaLHMS07,
  title = {In Memoriam: Margarida F. Jacome},
  pages = {1549-1550},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.903725},
  author = {Gustavo de Veciana and Marcello Lajolo and Chen He and Enrico Macii and Sachin S. Sapatnekar}
}
@article{journals/tcad/HsuCH14,
  title = {Stacking Signal TSV for Thermal Dissipation in Global Routing for 3-D IC},
  pages = {1031-1042},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2307488},
  author = {Po-Yang Hsu and Hsien-Te Chen and TingTing Hwang}
}
@article{journals/tcad/PillaiJ05,
  title = {Predicated switching - optimizing speculation on EPIC machines},
  pages = {318-335},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842804},
  author = {Satish Pillai and Margarida F. Jacome}
}
@article{journals/tcad/ChenM10,
  title = {Functional Test Generation Using Efficient Property Clustering and Learning Techniques},
  pages = {396-404},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041846},
  author = {Mingsong Chen and Prabhat Mishra}
}
@article{journals/tcad/MandalSP08,
  title = {ANN- and PSO-Based Synthesis of On-Chip Spiral Inductors for RF ICs},
  pages = {188-192},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907284},
  author = {Sushanta K. Mandal and Shamik Sural and Amit Patra}
}
@article{journals/tcad/LandiCS88,
  title = {Numerical simulation of the gas immersion laser doping (GILD) process in silicon},
  pages = {205-214},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3150},
  author = {Ettore Landi and Paul G. Carey and Thomas W. Sigmon}
}
@article{journals/tcad/SongYD14,
  title = {Reachability-Based Robustness Verification and Optimization of SRAM Dynamic Stability Under Process Variations},
  pages = {585-598},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2304704},
  author = {Yang Song and Hao Yu and Sai Manoj Pudukotai Dinakarrao}
}
@article{journals/tcad/RazdanS86,
  title = {A Statistical Design Rule Developer},
  pages = {508-520},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270222},
  author = {Rahul Razdan and Andrzej J. Strojwas}
}
@article{journals/tcad/DevadasMN88,
  title = {On the verification of sequential machines at differing levels of abstraction},
  pages = {713-722},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3210},
  author = {Srinivas Devadas and Hi-Keung Tony Ma and A. Richard Newton}
}
@article{journals/tcad/LeeM96,
  title = {Bit-parallel multidelay simulation},
  pages = {1547-1554},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552088},
  author = {Yun Sik Lee and Peter M. Maurer}
}
@article{journals/tcad/BayraktarogluO01,
  title = {Concurrent test for digital linear systems},
  pages = {1132-1142},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945308},
  author = {Ismet Bayraktaroglu and Alex Orailoglu}
}
@article{journals/tcad/WuDLHCYW15,
  title = {An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures},
  pages = {1264-1277},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2422843},
  author = {Chen Wu and Chenchen Deng and Leibo Liu and Jie Han and Jiqiang Chen and Shouyi Yin and Shaojun Wei}
}
@article{journals/tcad/LindermanRG89,
  title = {Design and application of an optimizing XROM silicon compiler},
  pages = {1267-1275},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44507},
  author = {Richard W. Linderman and Paul C. Rossbach and David M. Gallagher}
}
@article{journals/tcad/PomeranzR10d,
  title = {On Undetectable Faults and Fault Diagnosis},
  pages = {1832-1837},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2053476},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/SchulzA89,
  title = {Improved deterministic test pattern generation with applications to redundancy identification},
  pages = {811-816},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31539},
  author = {Michael H. Schulz and Elisabeth Auth}
}
@article{journals/tcad/KimK03,
  title = {A linear programming-based algorithm for floorplanning in VLSI design},
  pages = {584-592},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810748},
  author = {Jae-Gon Kim and Yeong-Dae Kim}
}
@article{journals/tcad/WisniewskiYFCMFN03,
  title = {The physical design of on-chip interconnections},
  pages = {254-276},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807881},
  author = {Mary Y. L. Wisniewski and Emmanuel Yashchin and Robert L. Franch and David P. Conrady and Daniel N. Maynard and Giovanni Fiorenza and I. Cevdet Noyan}
}
@article{journals/tcad/ZhangC06,
  title = {A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems},
  pages = {111-125},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852657},
  author = {Ying Zhang and Krishnendu Chakrabarty}
}
@article{journals/tcad/MaurineRAA02,
  title = {Transition time modeling in deep submicron CMOS},
  pages = {1352-1363},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804088},
  author = {Philippe Maurine and Mustapha Rezzoug and Nadine Azémard and Daniel Auvergne}
}
@article{journals/tcad/LiCWFH13,
  title = {A Multilevel FFT Method for the 3-D Capacitance Extraction},
  pages = {318-322},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2224345},
  author = {Mengmeng Li and Ru-Shan Chen and HuaXia Wang and Zhenhong Fan and Qian Hu}
}
@article{journals/tcad/WongKMP04,
  title = {Probabilistic constructive optimization techniques},
  pages = {859-868},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828136},
  author = {Jennifer L. Wong and Farinaz Koushanfar and Seapahn Megerian and Miodrag Potkonjak}
}
@article{journals/tcad/BeltrameFS09,
  title = {ReSP: A Nonintrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration},
  pages = {1857-1869},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2030268},
  author = {Giovanni Beltrame and Luca Fossati and Donatella Sciuto}
}
@article{journals/tcad/Ozdal09,
  title = {Detailed-Routing Algorithms for Dense Pin Clusters in Integrated Circuits},
  pages = {340-349},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013274},
  author = {Muhammet Mustafa Ozdal}
}
@article{journals/tcad/ChangC04,
  title = {Self-referential verification for gate-level implementations of arithmetic circuits},
  pages = {1102-1112},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829799},
  author = {Ying-Tsai Chang and Kwang-Ting Cheng}
}
@article{journals/tcad/MeleF11,
  title = {A SAT Based Test Generation Method for Delay Fault Testing of Macro Based Circuits},
  pages = {631-635},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2093290},
  author = {Santino Mele and Michele Favalli}
}
@article{journals/tcad/FangHC09,
  title = {An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs},
  pages = {98-110},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009151},
  author = {Jia-Wei Fang and Chin-Hsiung Hsu and Yao-Wen Chang}
}
@article{journals/tcad/DoucetSOG03,
  title = {BALBOA: a component-based design environment for system models},
  pages = {1597-1612},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819385},
  author = {Frederic Doucet and Sandeep K. Shukla and Masato Otsuka and Rajesh K. Gupta}
}
@article{journals/tcad/YuL11,
  title = {Hierarchical Analog/Mixed-Signal Circuit Optimization Under Process Variations and Tuning},
  pages = {313-317},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2071250},
  author = {Guo Yu and Peng Li}
}
@article{journals/tcad/PomeranzR10c,
  title = {Hazard-Based Detection Conditions for Improved Transition Path Delay Fault Coverage},
  pages = {1449-1453},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2049462},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LinC04,
  title = {TCG-S: orthogonal coupling of P/sup */-admissible representations for general floorplans},
  pages = {968-980},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828114},
  author = {Jai-Ming Lin and Yao-Wen Chang}
}
@article{journals/tcad/DaniellD91,
  title = {An object oriented approach to CAD tool control [VLSI]},
  pages = {698-713},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137499},
  author = {James Daniell and Stephen W. Director}
}
@article{journals/tcad/FaresK95,
  title = {FPAD: a fuzzy nonlinear programming approach to analog circuit design},
  pages = {785-793},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391726},
  author = {Mounir Fares and Bozena Kaminska}
}
@article{journals/tcad/LiuHS08,
  title = {Buffering Interconnect for Multicore Processor Designs},
  pages = {2183-2196},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006149},
  author = {Yifang Liu and Jiang Hu and Weiping Shi}
}
@article{journals/tcad/BlumenrohrES99,
  title = {On the efficiency of formal synthesis-experimental results},
  pages = {25-32},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739056},
  author = {Christian Blumenröhr and Dirk Eisenbiegler and Detlef Schmid}
}
@article{journals/tcad/CoxR88,
  title = {A method of fault analysis for test generation and fault diagnosis},
  pages = {813-833},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3952},
  author = {Henry Cox and Janusz Rajski}
}
@article{journals/tcad/AgarwalASB06,
  title = {Statistical interconnect metrics for physical-design optimization},
  pages = {1273-1288},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855954},
  author = {Kanak Agarwal and Mridul Agarwal and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/ChongS93a,
  title = {Optimal realizations of floorplans [VLSI layout]},
  pages = {793-801},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229753},
  author = {Kyunrak Chong and Sartaj Sahni}
}
@article{journals/tcad/KimKP06,
  title = {Micropreemption synthesis: an enabling mechanism for multitask VLSI systems},
  pages = {19-30},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852668},
  author = {Kyosun Kim and Ramesh Karri and Miodrag Potkonjak}
}
@article{journals/tcad/HanS87,
  title = {Layering Algorithms For Single-Row Routing},
  pages = {95-102},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270251},
  author = {Sangyong Han and Sartaj K. Sahni}
}
@article{journals/tcad/JenS98,
  title = {A compact and unified MOS DC current model with highly continuous conductances for low-voltage ICs},
  pages = {169-172},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681266},
  author = {Steve H. Jen and Bing J. Sheu}
}
@article{journals/tcad/YangCCP04,
  title = {A high-efficiency strongly self-checking asynchronous datapath},
  pages = {1484-1494},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835129},
  author = {Jing-ling Yang and Chiu-sing Choy and Cheong-fat Chan and Kong-Pang Pun}
}
@article{journals/tcad/RayCN02,
  title = {Efficient synthesis of OTA network for linear analog functions},
  pages = {517-533},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998624},
  author = {Baidya Nath Ray and Parimal Pal Chaudhuri and Prasanta Kumar Nandi}
}
@article{journals/tcad/EggersglussD11,
  title = {Efficient Data Structures and Methodologies for SAT-Based ATPG Providing High Fault Coverage in Industrial Application},
  pages = {1411-1415},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2152450},
  author = {Stephan Eggersglüß and Rolf Drechsler}
}
@article{journals/tcad/DevadasK91,
  title = {A unified approach to the synthesis of fully testable sequential machines},
  pages = {39-50},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62790},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/KondratyevKY98,
  title = {Hazard-free implementation of speed-independent circuits},
  pages = {749-771},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720313},
  author = {Alex Kondratyev and Michael Kishinevsky and Alexandre Yakovlev}
}
@article{journals/tcad/DuHLN91,
  title = {MUSE: a multilevel symbolic encoding algorithm for state assignment},
  pages = {28-38},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62789},
  author = {Xuejun Du and Gary D. Hachtel and Bill Lin and A. Richard Newton}
}
@article{journals/tcad/YoungCLW01,
  title = {Handling soft modules in general nonslicing floorplan usingLagrangian relaxation},
  pages = {687-692},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920707},
  author = {Evangeline F. Y. Young and Chris C. N. Chu and W. S. Luk and Y. C. Wong}
}
@article{journals/tcad/MarculescuMP99,
  title = {Sequence compaction for power estimation: theory and practice},
  pages = {973-993},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771179},
  author = {Radu Marculescu and Diana Marculescu and Massoud Pedram}
}
@article{journals/tcad/AcarO08,
  title = {Defect-Oriented Testing of RF Circuits},
  pages = {920-931},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917578},
  author = {Erkan Acar and Sule Ozev}
}
@article{journals/tcad/BelkhaleB91,
  title = {Parallel algorithms for VLSI circuit extraction},
  pages = {604-618},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79498},
  author = {Krishna P. Belkhale and Prithviraj Banerjee}
}
@article{journals/tcad/ChaoLM97,
  title = {Optimal testing of VLSI analog circuits},
  pages = {58-77},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559332},
  author = {Chieh-Yuan Chao and Hung-Jen Lin and L. Miler}
}
@article{journals/tcad/KhandelwalS08,
  title = {Variability-Driven Formulation for Simultaneous Gate Sizing and Postsilicon Tunability Allocation},
  pages = {610-620},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917960},
  author = {Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/tcad/InohiraSNTI85,
  title = {A Statistical Model Including Parameter Matching for Analog Integrated Circuits Simulation},
  pages = {621-628},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270162},
  author = {S. Inohira and T. Shinmi and M. Nagata and Toru Toyabe and K. Iida}
}
@article{journals/tcad/CabodiNQ09,
  title = {Strengthening Model Checking Techniques With Inductive Invariants},
  pages = {154-158},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009147},
  author = {Gianpiero Cabodi and Sergio Nocco and Stefano Quer}
}
@article{journals/tcad/AhrensGK0P0T15,
  title = {Detailed Routing Algorithms for Advanced Technology Nodes},
  pages = {563-576},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2385755},
  author = {Markus Ahrens and Michael Gester and Niko Klewinghaus and Dirk Müller 0003 and Sven Peyer and Christian Schulte 0002 and Gustavo E. Téllez}
}
@article{journals/tcad/EstreichD82,
  title = {Modeling Latch-Up in CMOS Integrated Circuits},
  pages = {157-162},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270006},
  author = {Donald B. Estreich and Robert W. Dutton}
}
@article{journals/tcad/RoseSV88,
  title = {Parallel standard cell placement algorithms with quality equivalent to simulated annealing},
  pages = {387-396},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3172},
  author = {Jonathan Rose and W. Martin Snelgrove and Zvonko G. Vranesic}
}
@article{journals/tcad/MaciiPS97,
  title = {Formal verification of digital systems by automatic reduction of data paths},
  pages = {1136-1156},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662676},
  author = {Enrico Macii and Bernard Plessier and Fabio Somenzi}
}
@article{journals/tcad/SeidlS85,
  title = {Numerical Conformal Mapping for Treatment of Geometry Problems in Process Simulation},
  pages = {404-407},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270138},
  author = {Albert Seidl and Milos Svoboda}
}
@article{journals/tcad/QianNS05a,
  title = {Power grid analysis using random walks},
  pages = {1204-1224},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850863},
  author = {Haifeng Qian and Sani R. Nassif and Sachin S. Sapatnekar}
}
@article{journals/tcad/VidigalD82,
  title = {A Design Centering Algorithm for Nonconvex Regions of Acceptability},
  pages = {13-24},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1982.1269992},
  author = {Luís M. Vidigal and Stephen W. Director}
}
@article{journals/tcad/LinM86,
  title = {A Hierarchical Timing Simulation Model},
  pages = {188-197},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270186},
  author = {Tzu-Mu Lin and Carver Mead}
}
@article{journals/tcad/TohNS94,
  title = {Algorithms for simulation of three-dimensional etching},
  pages = {616-624},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277635},
  author = {Kenny K. H. Toh and Andrew R. Neureuther and Edward W. Scheckler}
}
@article{journals/tcad/MukherjeeCR00,
  title = {Efficient handling of operating range and manufacturing linevariations in analog cell synthesis},
  pages = {825-839},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856971},
  author = {Tamal Mukherjee and L. Richard Carley and Rob A. Rutenbar}
}
@article{journals/tcad/WettinKMYPGH14,
  title = {Design Space Exploration for Wireless NoCs Incorporating Irregular Network Routing},
  pages = {1732-1745},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351577},
  author = {Paul Wettin and Ryan Kim and Jacob Murray and Xinmin Yu and Partha Pratim Pande and Amlan Ganguly and Deuk Hyoun Heo}
}
@article{journals/tcad/CarterHW88,
  title = {TRIM: testability range by ignoring the memory},
  pages = {38-49},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3128},
  author = {Larry Carter and Leendert M. Huisman and Tom W. Williams}
}
@article{journals/tcad/LinG15,
  title = {Formulation of the Obreshkov-Based Transient Circuit Simulator in the Presence of Nonlinear Memory Elements},
  pages = {86-94},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2364974},
  author = {Yaoyao Lin and Emad Gad}
}
@article{journals/tcad/FeldmannF95,
  title = {Efficient linear circuit analysis by Pade approximation via the Lanczos process},
  pages = {639-649},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384428},
  author = {Peter Feldmann and Roland W. Freund}
}
@article{journals/tcad/VasudevanE10,
  title = {Buffer Sharing in Rendezvous Programs},
  pages = {1471-1480},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2052840},
  author = {Nalini Vasudevan and Stephen A. Edwards}
}
@article{journals/tcad/HojatK88,
  title = {On the simplification of a placement problem},
  pages = {805-812},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3951},
  author = {Shervin Hojat and Richard Y. Kain}
}
@article{journals/tcad/GrecuISP07,
  title = {Testing Network-on-Chip Communication Fabrics},
  pages = {2201-2214},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907263},
  author = {Cristian Grecu and André Ivanov and Resve A. Saleh and Partha Pratim Pande}
}
@article{journals/tcad/NguyenTWBSK08,
  title = {Unbounded Protocol Compliance Verification Using Interval Property Checking With Invariants},
  pages = {2068-2082},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006092},
  author = {Minh D. Nguyen and Max Thalmaier and Markus Wedler and Jörg Bormann and Dominik Stoffel and Wolfgang Kunz}
}
@article{journals/tcad/Marek-Sadowska84,
  title = {An Unconstrained Topological Via Minimization Problem for Two-Layer Routing},
  pages = {184-190},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270074},
  author = {Malgorzata Marek-Sadowska}
}
@article{journals/tcad/ChenSMV10,
  title = {Automated Design Debugging With Maximum Satisfiability},
  pages = {1804-1817},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061270},
  author = {Yibin Chen and Sean Safarpour and João Marques-Silva and Andreas G. Veneris}
}
@article{journals/tcad/JungS15,
  title = {Garbage Collection for Low Performance Variation in NAND Flash Storage Systems},
  pages = {16-28},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2369501},
  author = {Sanghyuk Jung and Yong Ho Song}
}
@article{journals/tcad/ThornbergPHOKOC07,
  title = {Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems},
  pages = {781-800},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884569},
  author = {Benny Thörnberg and Martin Palkovic and Qubo Hu and Leif Olsson and Per Gunnar Kjeldsberg and Mattias O'Nils and Francky Catthoor}
}
@article{journals/tcad/RaghunathanAM95,
  title = {Test generation for cyclic combinational circuits},
  pages = {1408-1414},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469666},
  author = {Anand Raghunathan and Pranav Ashar and Sharad Malik}
}
@article{journals/tcad/LinN90,
  title = {A circuit disassembly technique for synthesizing symbolic layouts from mask descriptions},
  pages = {959-969},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59072},
  author = {Bill Lin and A. Richard Newton}
}
@article{journals/tcad/ChenHTHH13,
  title = {A Reliability-Oriented Placement Algorithm for Reconfigurable Digital Microfluidic Biochips Using 3-D Deferred Decision Making Technique},
  pages = {1151-1162},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2249558},
  author = {Ying-Han Chen and Chung-Lun Hsu and Li-Chen Tsai and Tsung-Wei Huang and Tsung-Yi Ho}
}
@article{journals/tcad/HrkicL03,
  title = {Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost, congestion, and blockages},
  pages = {481-491},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809648},
  author = {Milos Hrkic and John Lillis}
}
@article{journals/tcad/WangDWCL14,
  title = {Mixed-Crossing-Avoided Escape Routing of Mixed-Pattern Signals on Staggered-Pin-Array PCBs},
  pages = {571-584},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2301676},
  author = {Kan Wang and Sheqin Dong and Huaxi Wang and Qian Chen and Tao Lin}
}
@article{journals/tcad/ParikhLSW93,
  title = {HS: a hierarchical search package for CAD data},
  pages = {1-5},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184838},
  author = {Nishit P. Parikh and Chi-Yuan Lo and Anoop Singhal and Kwok W. Wu}
}
@article{journals/tcad/ZhongMAM99,
  title = {Using configurable computing to accelerate Boolean satisfiability},
  pages = {861-868},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766733},
  author = {Peixin Zhong and Margaret Martonosi and Pranav Ashar and Sharad Malik}
}
@article{journals/tcad/TangLL98,
  title = {A graph representation for programmable logic arrays to facilitate testing and logic design},
  pages = {1030-1043},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728922},
  author = {Jing-Jou Tang and Kuen-Jong Lee and Bin-Da Liu}
}
@article{journals/tcad/MartinR93,
  title = {Delay prediction from resistance-capacitance models of general MOS circuits},
  pages = {997-1003},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238036},
  author = {Denis Martin and Nicholas C. Rumin}
}
@article{journals/tcad/BecerBPH03,
  title = {Early probabilistic noise estimation for capacitively coupled interconnects},
  pages = {337-345},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807892},
  author = {Murat R. Becer and David T. Blaauw and Rajendran Panda and Ibrahim N. Hajj}
}
@article{journals/tcad/KallaC02,
  title = {A comprehensive approach to the partial scan problem using implicitstate enumeration},
  pages = {810-826},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013894},
  author = {Priyank Kalla and Maciej J. Ciesielski}
}
@article{journals/tcad/GuoL08,
  title = {A Compact RF CMOS Modeling for Accurate High-Frequency Noise Simulation in Sub-100-nm MOSFETs},
  pages = {1684-1688},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927736},
  author = {J.-C. Guo and Y.-M. Lin}
}
@article{journals/tcad/LiuPP06,
  title = {Practical repeater insertion for low power: what repeater library do we need?},
  pages = {917-924},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.855968},
  author = {Xun Liu and Yuantao Peng and Marios C. Papaefthymiou}
}
@article{journals/tcad/GengLLCGS15,
  title = {Selective Body Biasing for Post-Silicon Tuning of Sub-Threshold Designs: An Adaptive Filtering Approach},
  pages = {713-725},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2401552},
  author = {Hui Geng and Jianming Liu and Pei-Wen Luo and Liang-Chia Cheng and Steven L. Grant and Yiyu Shi}
}
@article{journals/tcad/PanCCCLL15,
  title = {A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation},
  pages = {1373-1386},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2418312},
  author = {Po-Cheng Pan and Ching-Yu Chin and Hung-Ming Chen and Tung-Chieh Chen and Chin-Chieh Lee and Jou-Chun Lin}
}
@article{journals/tcad/MarpleSH90,
  title = {Tailor: a layout system based on trapezoidal corner stitching},
  pages = {66-90},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45858},
  author = {David Marple and Michiel Smulders and Henk Hegen}
}
@article{journals/tcad/ChangC99,
  title = {An efficient approach to multilayer layer assignment with anapplication to via minimization},
  pages = {608-620},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759077},
  author = {Chin-Chih Chang and Jason Cong}
}
@article{journals/tcad/BermanKVWZ00,
  title = {Optimal phase conflict removal for layout of dark field alternatingphase shifting masks},
  pages = {175-187},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828546},
  author = {Piotr Berman and Andrew B. Kahng and Devendra Vidhani and Huijuan Wang and Alexander Zelikovsky}
}
@article{journals/tcad/BurglerCF91,
  title = {An adaptive grid refinement strategy for the drift-diffusion equations},
  pages = {1251-1258},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88921},
  author = {Josef F. Burgler and William M. Coughran Jr. and Wolfgang Fichtner}
}
@article{journals/tcad/MengBM89,
  title = {Automatic synthesis of asynchronous circuits from high-level specifications},
  pages = {1185-1205},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41504},
  author = {Teresa H. Y. Meng and Robert W. Brodersen and David G. Messerschmitt}
}
@article{journals/tcad/KarmarkarT14,
  title = {On-Chip Codeword Generation to Cope With Crosstalk},
  pages = {237-250},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284017},
  author = {Kedar Karmarkar and Spyros Tragoudas}
}
@article{journals/tcad/Mijalkovic96,
  title = {Exponentially fitted discretization schemes for diffusion process simulation on coarse grids},
  pages = {484-492},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506136},
  author = {Slobodan Mijalkovic}
}
@article{journals/tcad/MazzoneR84,
  title = {Three-Dimensional Monte Carlo Simulations--Part I: Implanted Profiles for Dopants in Submicron Device},
  pages = {64-71},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270058},
  author = {A. M. Mazzone and G. Rocca}
}
@article{journals/tcad/Pomeranz14b,
  title = {Selection of Functional Test Sequences With Overlaps},
  pages = {1095-1099},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2293473},
  author = {Irith Pomeranz}
}
@article{journals/tcad/ShiCTFH07,
  title = {Pattern-Based Iterative Method for Extreme Large Power/Ground Analysis},
  pages = {680-692},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.892337},
  author = {Jin Shi and Yici Cai and Sheldon X.-D. Tan and Jeffrey Fan and Xianlong Hong}
}
@article{journals/tcad/RuetzPB86,
  title = {Computer Generation of Digital Filter Banks},
  pages = {256-265},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270194},
  author = {Peter A. Ruetz and Stephen P. Pope and Robert W. Brodersen}
}
@article{journals/tcad/ChopraV06,
  title = {Efficient Symbolic Algorithms for Computing the Minimum and Bounded Leakage States},
  pages = {2820-2832},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882603},
  author = {Kaviraj Chopra and Sarma B. K. Vrudhula}
}
@article{journals/tcad/LiM84,
  title = {Global Routing for Gate Array},
  pages = {298-307},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270088},
  author = {Jeong-Tyng Li and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/MaideeB10,
  title = {Improvements on Efficiency and Efficacy of SPFD-Based Rewiring for LUT-Based Circuits},
  pages = {1870-1883},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061750},
  author = {Pongstorn Maidee and Kia Bazargan}
}
@article{journals/tcad/XiangCPW08,
  title = {Is Your Layout-Density Verification Exact? - A Fast Exact Deep Submicrometer Density Calculation Algorithm},
  pages = {621-632},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917962},
  author = {Hua Xiang and Kai-Yuan Chao and Ruchir Puri and Martin D. F. Wong}
}
@article{journals/tcad/Simpson91,
  title = {PRIDE: an integrated design environment for semiconductor device simulation},
  pages = {1163-1174},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85763},
  author = {Mark R. Simpson}
}
@article{journals/tcad/TahooriM04,
  title = {Techniques and algorithms for fault grading of FPGA interconnect test configurations},
  pages = {261-272},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822112},
  author = {Mehdi Baradaran Tahoori and Subhasish Mitra}
}
@article{journals/tcad/SmithR93,
  title = {Non-isothermal extension of the Scharfetter-Gummel technique for hot carrier transport in heterostructure simulations},
  pages = {1515-1523},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256926},
  author = {Arlynn W. Smith and Ajeet Rohatgi}
}
@article{journals/tcad/LiuKA04,
  title = {A delay metric for RC circuits based on the Weibull distribution},
  pages = {443-447},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823343},
  author = {Frank Liu and Chandramouli V. Kashyap and Charles J. Alpert}
}
@article{journals/tcad/HuangTZTC15,
  title = {General Timing-Aware Built-In Self-Repair for Die-to-Die Interconnects},
  pages = {1836-1846},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432131},
  author = {Shi-Yu Huang and Meng-Ting Tsai and Zeng-Fu Zeng and Kun-Han Hans Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/DongL09,
  title = {A Parallel Harmonic-Balance Approach to Steady-State and Envelope-Following Simulation of Driven and Autonomous Circuits},
  pages = {490-501},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014000},
  author = {Wei Dong and Peng Li}
}
@article{journals/tcad/GaoYWY12,
  title = {Efficient Full-Chip Statistical Leakage Analysis Based on Fast Matrix Vector Product},
  pages = {356-369},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2171962},
  author = {Mingzhi Gao and Zuochang Ye and Yan Wang and Zhiping Yu}
}
@article{journals/tcad/IvanovSADGW91,
  title = {Iterative algorithms for computing aliasing probabilities},
  pages = {260-265},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68413},
  author = {André Ivanov and Corot W. Starke and Vinod K. Agarwal and Wilfried Daehn and Matthias Gruetzner and Tom W. Williams}
}
@article{journals/tcad/YangCSH93,
  title = {Switch-level timing simulation of bipolar ECL circuits},
  pages = {516-530},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229735},
  author = {Andrew T. Yang and Yu-Hsu Chang and Daniel G. Saab and Ibrahim N. Hajj}
}
@article{journals/tcad/KahngMS01,
  title = {Toward accurate models of achievable routing},
  pages = {648-659},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920697},
  author = {Andrew B. Kahng and Stefanus Mantik and Dirk Stroobandt}
}
@article{journals/tcad/ShanFX15,
  title = {A Secure Reconfigurable Crypto IC With Countermeasures Against SPA, DPA, and EMA},
  pages = {1201-1205},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2419621},
  author = {Weiwei Shan and Xingyuan Fu and Zhipeng Xu}
}
@article{journals/tcad/SpevakG07,
  title = {Discretization of Macroscopic Transport Equations on Non-Cartesian Coordinate Systems},
  pages = {1408-1416},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891378},
  author = {Michael Spevak and Tibor Grasser}
}
@article{journals/tcad/ParkP93,
  title = {An efficient algorithm for VLSI network partitioning problem using a cost function with balancing factor},
  pages = {1686-1694},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248079},
  author = {Chan-Ik Park and Yun-Bo Park}
}
@article{journals/tcad/TheuneTJL94,
  title = {Robust methods for EMC-driven routing},
  pages = {1366-1378},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329265},
  author = {Dirk Theune and Ralf Thiele and Werner John and Thomas Lengauer}
}
@article{journals/tcad/ZhangD03,
  title = {TEG: a new post-layout optimization method},
  pages = {446-456},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809652},
  author = {Shuo Zhang and Wayne Wei-Ming Dai}
}
@article{journals/tcad/DaoudO89,
  title = {Highly vectorizable fault simulation on the Cray X-MP supercomputer},
  pages = {1362-1365},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44516},
  author = {Raja Daoud and Füsun Özgüner}
}
@article{journals/tcad/LeeKCK14,
  title = {A New Fuse Architecture and a New Post-Share Redundancy Scheme for Yield Enhancement in 3-D-Stacked Memories},
  pages = {786-797},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2296538},
  author = {Changwook Lee and Wooheon Kang and Donkoo Cho and Sungho Kang}
}
@article{journals/tcad/ChhabraRJTPBK15,
  title = {FALPEM: Framework for Architectural-Level Power Estimation and Optimization for Large Memory Sub-Systems},
  pages = {1138-1142},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2387859},
  author = {Amit Chhabra and Harsh Rawat and Mohit Jain and Pascal Tessier and Daniel Pierredon and Laurent Bergher and Promod Kumar}
}
@article{journals/tcad/Pomeranz13a,
  title = {Functional Broadside Tests With Incompletely Specified Scan-In States},
  pages = {1445-1449},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2261121},
  author = {Irith Pomeranz}
}
@article{journals/tcad/EscovarS04,
  title = {Optimal design of clock trees for multigigahertz applications},
  pages = {329-345},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823350},
  author = {Rafael Escovar and Roberto Suaya}
}
@article{journals/tcad/HsiaoF90,
  title = {Using a multiple storage quad tree on a hierarchical VLSI compaction scheme},
  pages = {522-536},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55182},
  author = {Pei-Yung Hsiao and Wu-Shiung Feng}
}
@article{journals/tcad/SenNDC14,
  title = {Process-Variation Tolerant Channel-Adaptive Virtually Zero-Margin Low-Power Wireless Receiver Systems},
  pages = {1764-1777},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2358535},
  author = {Shreyas Sen and Vishwanath Natarajan and Shyam Kumar Devarakond and Abhijit Chatterjee}
}
@article{journals/tcad/BhardwajVG08,
  title = {A Unified Approach for Full Chip Statistical Timing and Leakage Analysis of Nanoscale Circuits Considering Intradie Process Variations},
  pages = {1812-1825},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.927671},
  author = {Sarvesh Bhardwaj and Sarma B. K. Vrudhula and Amit Goel}
}
@article{journals/tcad/HartleyC94,
  title = {Optimizing pipelined networks of associative and commutative operators},
  pages = {1418-1425},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329271},
  author = {Richard I. Hartley and Albert E. Casavant}
}
@article{journals/tcad/TsaiCF92,
  title = {An H-V alternating router},
  pages = {976-991},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149769},
  author = {Chia-Chun Tsai and Sao-Jie Chen and Wu-Shiung Feng}
}
@article{journals/tcad/GuoTCY01,
  title = {Floorplanning using a tree representation},
  pages = {281-289},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908471},
  author = {Pei-Ning Guo and Toshihiko Takahashi and Chung-Kuan Cheng and Takeshi Yoshimura}
}
@article{journals/tcad/ParkK93,
  title = {FAMOS: an efficient scheduling algorithm for high-level synthesis},
  pages = {1437-1448},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256918},
  author = {In-Cheol Park and Chong-Min Kyung}
}
@article{journals/tcad/AhnS93,
  title = {Constrained via minimization},
  pages = {273-282},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205007},
  author = {Keumog Ahn and Sartaj Sahni}
}
@article{journals/tcad/ChanVGLV91,
  title = {Nonlinear transformer model for circuit simulation},
  pages = {476-482},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75630},
  author = {John H. Chan and Andrei Vladimirescu and Xiao-Chun Gao and Peter Liebmann and John Valainis}
}
@article{journals/tcad/RudnickPGN97,
  title = {A genetic algorithm framework for test generation},
  pages = {1034-1044},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658571},
  author = {Elizabeth M. Rudnick and Janak H. Patel and Gary S. Greenstein and Thomas M. Niermann}
}
@article{journals/tcad/RamboD93,
  title = {Time stability of Monte Carlo device simulation},
  pages = {1734-1741},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248084},
  author = {Peter W. Rambo and Jacques Denavit}
}
@article{journals/tcad/ZhanS07,
  title = {High-Efficiency Green Function-Based Thermal Simulation Algorithms},
  pages = {1661-1675},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895754},
  author = {Yong Zhan and Sachin S. Sapatnekar}
}
@article{journals/tcad/TenentesKK10,
  title = {Single and Variable-State-Skip LFSRs: Bridging the Gap Between Test Data Compression and Test Set Embedding for IP Cores},
  pages = {1640-1644},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2051096},
  author = {Vasileios Tenentes and Xrysovalantis Kavousianos and Emmanouil Kalligeros}
}
@article{journals/tcad/Thurgate91,
  title = {Segment-based etch algorithm and modeling},
  pages = {1101-1109},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85756},
  author = {T. Thurgate}
}
@article{journals/tcad/AbrishamiHP13,
  title = {Design and Multicorner Optimization of the Energy-Delay Product of CMOS Flip-Flops Under the Negative Bias Temperature Instability Effect},
  pages = {869-881},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2237227},
  author = {Hamed Abrishami and Safar Hatami and Massoud Pedram}
}
@article{journals/tcad/Sapatnekar00,
  title = {A timing model incorporating the effect of crosstalk on delay andits application to optimal channel routing},
  pages = {550-559},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845079},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/KhursheedARH09,
  title = {Diagnosis of Multiple-Voltage Design With Bridge Defect},
  pages = {406-416},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013540},
  author = {S. Saqib Khursheed and Bashir M. Al-Hashimi and Sudhakar M. Reddy and Peter Harrod}
}
@article{journals/tcad/HageR82,
  title = {Efficient Op Amp Circuit Analysis with Manufacturer Specified Macromodel Parameters},
  pages = {105-112},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1982.1270000},
  author = {C. J. Hage and Ronald A. Rohrer}
}
@article{journals/tcad/MukherjeeFRW00,
  title = {Emerging simulation approaches for micromachined devices},
  pages = {1572-1589},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898833},
  author = {Tamal Mukherjee and Gary K. Fedder and Deepak Ramaswamy and Jacob K. White}
}
@article{journals/tcad/MarculescuMP96,
  title = {Information theoretic measures for power analysis [logic design]},
  pages = {599-610},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503930},
  author = {Diana Marculescu and Radu Marculescu and Massoud Pedram}
}
@article{journals/tcad/WuHCC85,
  title = {An Efficient Timing Model for CMOS Combinational Logic Gates},
  pages = {636-650},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270164},
  author = {Chung-Yu Wu and Jen-Sheng Hwang and Chin Chang and Ching-Chu Chang}
}
@article{journals/tcad/AlizadehMF10,
  title = {Coverage Driven High-Level Test Generation Using a Polynomial Model of Sequential Circuits},
  pages = {737-748},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043571},
  author = {Bijan Alizadeh and Mohammad Mirzaei and Masahiro Fujita}
}
@article{journals/tcad/DimouBL14,
  title = {Performance-Driven Clustering of Asynchronous Circuits},
  pages = {197-209},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2287189},
  author = {Georgios D. Dimou and Peter A. Beerel and Andrew Lines}
}
@article{journals/tcad/ChangMH96,
  title = {Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams},
  pages = {1226-1236},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541442},
  author = {Shih-Chieh Chang and Malgorzata Marek-Sadowska and TingTing Hwang}
}
@article{journals/tcad/HoranLMCL89,
  title = {Analysis of distributed resistance effects in MOS transistors},
  pages = {41-45},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21817},
  author = {John Horan and Colin Lyden and Alan Mathewson and Ciaran G. Cahill and W. A. Lane}
}
@article{journals/tcad/HsiehLC00,
  title = {Integrated parametric timing optimization of digital systems},
  pages = {482-489},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838997},
  author = {Hong-Yean Hsieh and Wentai Liu and Ralph K. Cavin III}
}
@article{journals/tcad/KimL08,
  title = {A Layout-Level Logic Restructuring Framework for LUT-Based FPGAs},
  pages = {2120-2132},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006153},
  author = {Hosung Kim and John Lillis}
}
@article{journals/tcad/GrammatikakisPP15,
  title = {Security in MPSoCs: A NoC Firewall and an Evaluation Framework},
  pages = {1344-1357},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2448684},
  author = {Miltos D. Grammatikakis and Kyprianos Papadimitriou and Polydoros Petrakis and Antonis Papagrigoriou and George Kornaros and Ioannis Christoforakis and Othon Tomoutzoglou and George Tsamis and Marcello Coppola}
}
@article{journals/tcad/ChengGSQH11,
  title = {Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability},
  pages = {388-401},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2089568},
  author = {Lerong Cheng and Puneet Gupta and Costas J. Spanos and Kun Qian and Lei He}
}
@article{journals/tcad/PacelliML00,
  title = {Generation of equivalent circuits from physics-based devicesimulation},
  pages = {1241-1250},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892849},
  author = {Andrea Pacelli and Marco Mastrapasqua and Serge Luryi}
}
@article{journals/tcad/Kuh83,
  title = {Editorial: Routing in Microelectronics},
  pages = {213-214},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270038},
  author = {Ernest S. Kuh}
}
@article{journals/tcad/KoyamaUAKT00,
  title = {Switching well noise modeling and minimization strategy for digitalcircuits with a controllable threshold voltage scheme},
  pages = {654-670},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848087},
  author = {Akio Koyama and Makio Uchida and Tatsuhiro Aida and Jun'ya Kudo and Masatoshi Tsuge}
}
@article{journals/tcad/Fardi93,
  title = {Simulation and modeling of p-n-p-n optical switches},
  pages = {666-671},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277611},
  author = {Hamid Z. Fardi}
}
@article{journals/tcad/Caruso91,
  title = {Near optimal factorization of Boolean functions},
  pages = {1072-1078},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85744},
  author = {Giuseppe Caruso}
}
@article{journals/tcad/GuanZQ04,
  title = {2-D CA variation with asymmetric neighborship for pseudorandom number generation},
  pages = {378-388},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823344},
  author = {Sheng Uei Guan and Shu Zhang and Marie Therese Quieta}
}
@article{journals/tcad/Ito95,
  title = {A voltage dependent capacitance model including effects of manufacturing process variabilities on voltage coefficients},
  pages = {1093-1097},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406711},
  author = {Akira Ito}
}
@article{journals/tcad/SaldanhaVBS94,
  title = {Satisfaction of input and output encoding constraints},
  pages = {589-602},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277632},
  author = {Alexander Saldanha and Tiziano Villa and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MalyP85,
  title = {Tolerance Assignment for IC Selection Tests},
  pages = {156-162},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270109},
  author = {Wojciech Maly and Zygmunt Pizlo}
}
@article{journals/tcad/YangKM05,
  title = {Divide-and-concatenate: an architecture-level optimization technique for universal hash functions},
  pages = {1740-1747},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852455},
  author = {Bo Yang 0010 and Ramesh Karri and David A. McGrew}
}
@article{journals/tcad/TalkhanAS89,
  title = {Microprocessors functional testing techniques},
  pages = {316-318},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21850},
  author = {El-Sayed A. Talkhan and Aly M. H. Ahmed and Aly E. Salama}
}
@article{journals/tcad/DasguptaSB98,
  title = {A unified approach to topology generation and optimal sizing of floorplans},
  pages = {126-135},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681262},
  author = {Parthasarathi Dasgupta and Susmita Sur-Kolay and Bhargab B. Bhattacharya}
}
@article{journals/tcad/LiGSWCY15,
  title = {RRAM-Based Analog Approximate Computing},
  pages = {1905-1917},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2445741},
  author = {Boxun Li and Peng Gu and Yi Shan and Yu Wang and Yiran Chen and Huazhong Yang}
}
@article{journals/tcad/Schroeder90,
  title = {Three-dimensional nonequilibrium interface conditions for electron transport at band edge discontinuities},
  pages = {1136-1140},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62750},
  author = {D. Schroeder}
}
@article{journals/tcad/WilliamsP88,
  title = {ADAM: a two dimensional, two-carrier MOSFET simulator based on generalized stream functions},
  pages = {243-250},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3154},
  author = {Ross A. Williams and Deva N. Pattanayak}
}
@article{journals/tcad/RyuM04,
  title = {Automated bus generation for multiprocessor SoC design},
  pages = {1531-1549},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835119},
  author = {Kyeong Keol Ryu and Vincent John Mooney III}
}
@article{journals/tcad/DallyB85,
  title = {A Hardware Architecture for Switch-Level Simulation},
  pages = {239-250},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270120},
  author = {William J. Dally and Randal E. Bryant}
}
@article{journals/tcad/CongHS93,
  title = {A provably good multilayer topological planar routing algorithm in IC layout designs},
  pages = {70-78},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184844},
  author = {Jason Cong and Moazzem Hossain and Naveed A. Sherwani}
}
@article{journals/tcad/LeeCCWC05,
  title = {HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery},
  pages = {797-806},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847938},
  author = {Yu-Min Lee and Yahong Cao and Tsung-Hao Chen and Janet Meiling Wang and Charlie Chung-Ping Chen}
}
@article{journals/tcad/Sukharev05,
  title = {Physically based simulation of electromigration-induced degradation mechanisms in dual-inlaid copper interconnects},
  pages = {1326-1335},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852061},
  author = {Valeriy Sukharev}
}
@article{journals/tcad/SabrySMCA13,
  title = {GreenCool: An Energy-Efficient Liquid Cooling Design Technique for 3-D MPSoCs Via Channel Width Modulation},
  pages = {524-537},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2226032},
  author = {Mohamed M. Sabry and Arvind Sridhar and Jie Meng and Ayse Kivilcim Coskun and David Atienza}
}
@article{journals/tcad/ChowdharyH05,
  title = {Area-optimal technology mapping for field-programmable gate arrays based on lookup tables},
  pages = {999-1013},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850893},
  author = {Amit Chowdhary and John P. Hayes}
}
@article{journals/tcad/CimattiRT08,
  title = {Symbolic Compilation of PSL},
  pages = {1737-1750},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003303},
  author = {Alessandro Cimatti and Marco Roveri and Stefano Tonetta}
}
@article{journals/tcad/TaiDL91,
  title = {A transformational approach to synthesizing combinational circuits},
  pages = {286-295},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67783},
  author = {Shen-Chuan Tai and M. W. Du and Richard C. T. Lee}
}
@article{journals/tcad/ThakurCWM97,
  title = {Algorithms for an FPGA switch module routing problem with application to global routing},
  pages = {32-46},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559330},
  author = {Shashidhar Thakur and Yao-Wen Chang and Martin D. F. Wong and S. Muthukrishnan}
}
@article{journals/tcad/MatsutaniKIUNA11,
  title = {Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs},
  pages = {520-533},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2110470},
  author = {Hiroki Matsutani and Michihiro Koibuchi and Daisuke Ikebuchi and Kimiyoshi Usami and Hiroshi Nakamura and Hideharu Amano}
}
@article{journals/tcad/RaviLJ01,
  title = {Testing of core-based systems-on-a-chip},
  pages = {426-439},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913760},
  author = {Srivaths Ravi and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/NoiaC14,
  title = {Retiming for Delay Recovery After DfT Insertion on Interdie Paths in 3-D ICs},
  pages = {464-475},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2289857},
  author = {Brandon Noia and Krishnendu Chakrabarty}
}
@article{journals/tcad/ChenJHCC08,
  title = {NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints},
  pages = {1228-1240},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923063},
  author = {Tung-Chieh Chen and Zhe-Wei Jiang and Tien-Chang Hsu and Hsin-Chen Chen and Yao-Wen Chang}
}
@article{journals/tcad/LiZP08,
  title = {Quadratic Statistical MAX Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits},
  pages = {831-843},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917582},
  author = {Xin Li 0001 and Yaping Zhan and Lawrence T. Pileggi}
}
@article{journals/tcad/LingSB07,
  title = {FPGA PLB Architecture Evaluation and Area Optimization Techniques Using Boolean Satisfiability},
  pages = {1196-1210},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2007.891362},
  author = {Andrew C. Ling and Deshanand P. Singh and Stephen Dean Brown}
}
@article{journals/tcad/HamaE99a,
  title = {Curvilinear detailed routing with simultaneous wire-spreading and wire-fattening},
  pages = {1646-1653},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806809},
  author = {Toshiyuki Hama and Hiroaki Etoh}
}
@article{journals/tcad/WangRJD04,
  title = {Resource budgeting for Multiprocess High-level synthesis},
  pages = {1010-1019},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829806},
  author = {Weidong Wang and Anand Raghunathan and Niraj K. Jha and Sujit Dey}
}
@article{journals/tcad/LinH99,
  title = {On determining sensitization criterion in an iterative gate sizing process},
  pages = {231-238},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743742},
  author = {How-Rern Lin and TingTing Hwang}
}
@article{journals/tcad/LowD89,
  title = {An efficient methodology for building macromodels of IC fabrication processes},
  pages = {1299-1313},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44510},
  author = {K. K. Low and Stephen W. Director}
}
@article{journals/tcad/AnsaloniTPD12,
  title = {Integrated Kernel Partitioning and Scheduling for Coarse-Grained Reconfigurable Arrays},
  pages = {1803-1816},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2209886},
  author = {Giovanni Ansaloni and Kazuyuki Tanimura and Laura Pozzi and Nikil Dutt}
}
@article{journals/tcad/BeniniBPM99,
  title = {Policy optimization for dynamic power management},
  pages = {813-833},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766730},
  author = {Luca Benini and Alessandro Bogliolo and Giuseppe A. Paleologo and Giovanni De Micheli}
}
@article{journals/tcad/BoothroydTS91,
  title = {MISNAN-a physically based continuous MOSFET model for CAD applications},
  pages = {1512-1529},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103501},
  author = {A. R. Boothroyd and Stan W. Tarasewicz and Cezary Slaby}
}
@article{journals/tcad/Meher09,
  title = {Extended Sequential Logic for Synchronous Circuit Optimization and Its Applications},
  pages = {469-477},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014006},
  author = {Pramod Kumar Meher}
}
@article{journals/tcad/LiuP16,
  title = {Compact Modeling of Phase-Locked Loop Frequency Synthesizer for Transient Phase Noise and Jitter Simulation},
  pages = {166-170},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2472018},
  author = {Lechang Liu and Ramesh K. Pokharel}
}
@article{journals/tcad/CongLNNVZ11,
  title = {High-Level Synthesis for FPGAs: From Prototyping to Deployment},
  pages = {473-491},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2110592},
  author = {Jason Cong and Bin Liu 0006 and Stephen Neuendorffer and Juanjo Noguera and Kees A. Vissers and Zhiru Zhang}
}
@article{journals/tcad/YiW06,
  title = {Hierarchical synthesis of complex DSP functions using IRIS},
  pages = {806-820},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855957},
  author = {Ying Yi and Roger F. Woods}
}
@article{journals/tcad/WangWH93,
  title = {Device and circuit simulation of anomalous DX trap effects in DCFL and SCFL HEMT inverters},
  pages = {1758-1761},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248087},
  author = {Tahui Wang and Sheng-Jyh Wu and Chimoon Huang}
}
@article{journals/tcad/HsiehCWH07,
  title = {A Bus-Encoding Scheme for Crosstalk Elimination in High-Performance Processor Design},
  pages = {2222-2227},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907260},
  author = {Wen-Wen Hsieh and Po-Yuan Chen and Chun-Yao Wang and TingTing Hwang}
}
@article{journals/tcad/0001Z14,
  title = {Local State Space Analysis Leads to Better Partial Order Reduction},
  pages = {839-852},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2301671},
  author = {Hao Zheng 0001 and Yingying Zhang}
}
@article{journals/tcad/HuangLTC14,
  title = {Pulse-Vanishing Test for Interposers Wires in 2.5-D IC},
  pages = {1258-1268},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2316093},
  author = {Shi-Yu Huang and Jeo-Yen Lee and Kun-Han Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/Pomeranz14,
  title = {Unknown Output Values of Faulty Circuits and Output Response Compaction},
  pages = {323-327},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284012},
  author = {Irith Pomeranz}
}
@article{journals/tcad/PlazaM15,
  title = {Solving the Third-Shift Problem in IC Piracy With Test-Aware Logic Locking},
  pages = {961-971},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2404876},
  author = {Stephen M. Plaza and Igor L. Markov}
}
@article{journals/tcad/LinL15,
  title = {Placement Density Aware Power Switch Planning Methodology for Power Gating Designs},
  pages = {766-777},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2401573},
  author = {Jai-Ming Lin and Che-Chun Lin}
}
@article{journals/tcad/WassalH01,
  title = {Low-power system-level design of VLSI packet switching fabrics},
  pages = {723-738},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924826},
  author = {Amr G. Wassal and M. Anwar Hasan}
}
@article{journals/tcad/NiermannCP92,
  title = {PROOFS: a fast, memory-efficient sequential circuit fault simulator},
  pages = {198-207},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124398},
  author = {Thomas M. Niermann and Wu-Tung Cheng and Janak H. Patel}
}
@article{journals/tcad/LursinsapG88,
  title = {A technique for pull-up transistor folding},
  pages = {887-896},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3220},
  author = {Chidchanok Lursinsap and Daniel D. Gajski}
}
@article{journals/tcad/HsuCN11,
  title = {Simultaneous Layout Migration and Decomposition for Double Patterning Technology},
  pages = {284-294},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2079990},
  author = {Chin-Hsiung Hsu and Yao-Wen Chang and Sani R. Nassif}
}
@article{journals/tcad/GupteW15,
  title = {Secure Power Grid Simulation on Cloud},
  pages = {422-432},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387372},
  author = {Naval Gupte and Jia Wang}
}
@article{journals/tcad/KimLSYCP11,
  title = {High Throughput Data Mapping for Coarse-Grained Reconfigurable Architectures},
  pages = {1599-1609},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2161217},
  author = {Yongjoo Kim and Jongeun Lee and Aviral Shrivastava and Jonghee W. Yoon and Doosan Cho and Yunheung Paek}
}
@article{journals/tcad/Cai89,
  title = {On empty rooms in floorplan graphics: comments on a deficiency in two papers},
  pages = {795-797},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31536},
  author = {H. Cai}
}
@article{journals/tcad/Moffitt08,
  title = {MaizeRouter: Engineering an Effective Global Router},
  pages = {2017-2026},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006082},
  author = {Michael D. Moffitt}
}
@article{journals/tcad/Jha88,
  title = {Testing for multiple faults in domino-CMOS logic circuits},
  pages = {109-116},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3138},
  author = {Niraj K. Jha}
}
@article{journals/tcad/0002Y10,
  title = {Multivoltage Floorplan Design},
  pages = {607-617},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042895},
  author = {Qiang Ma 0002 and Evangeline F. Y. Young}
}
@article{journals/tcad/LeeP96,
  title = {Hierarchical test generation under architectural level functional constraints},
  pages = {1144-1151},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536720},
  author = {Jaushin Lee and Janak H. Patel}
}
@article{journals/tcad/MaoH96,
  title = {Analysis of convergence properties of a stochastic evolution algorithm},
  pages = {826-831},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503949},
  author = {Chi-Yu Mao and Yu Hen Hu}
}
@article{journals/tcad/LeeR12,
  title = {Viterbi-Based Efficient Test Data Compression},
  pages = {610-619},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2172609},
  author = {Dongsoo Lee and Kaushik Roy}
}
@article{journals/tcad/ZachariahC04,
  title = {Extraction of two-node bridges from large industrial circuits},
  pages = {433-439},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823351},
  author = {Sujit T. Zachariah and Sreejit Chakravarty}
}
@article{journals/tcad/Cheng93a,
  title = {Transition fault testing for sequential circuits},
  pages = {1971-1983},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251160},
  author = {Kwang-Ting Cheng}
}
@article{journals/tcad/KinsmanN11,
  title = {Automated Range and Precision Bit-Width Allocation for Iterative Computations},
  pages = {1265-1278},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2152840},
  author = {Adam B. Kinsman and Nicola Nicolici}
}
@article{journals/tcad/HerrB86,
  title = {Statistical Circuit Simulation Modeling of CMOS VLSI},
  pages = {15-22},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270173},
  author = {Norm Herr and John J. Barnes}
}
@article{journals/tcad/MaffezzoniD09,
  title = {Evaluating Pulling Effects in Oscillators Due to Small-Signal Injection},
  pages = {22-31},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009142},
  author = {Paolo Maffezzoni and Dario D'Amore}
}
@article{journals/tcad/TsoutsosM15,
  title = {The HEROIC Framework: Encrypted Computation Without Shared Keys},
  pages = {875-888},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2419619},
  author = {Nektarios Georgios Tsoutsos and Michail Maniatakos}
}
@article{journals/tcad/QiuQP01,
  title = {Stochastic modeling of a power-managed system-construction andoptimization},
  pages = {1200-1217},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952737},
  author = {Qinru Qiu and Q. Qu and Massoud Pedram}
}
@article{journals/tcad/PramanickR97,
  title = {On the fault coverage of gate delay fault detecting tests},
  pages = {78-94},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559333},
  author = {Ankan K. Pramanick and Sudhakar M. Reddy}
}
@article{journals/tcad/ChoudhuryM13,
  title = {Low Cost Concurrent Error Masking Using Approximate Logic Circuits},
  pages = {1163-1176},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2250581},
  author = {Mihir R. Choudhury and Kartik Mohanram}
}
@article{journals/tcad/LiM97,
  title = {Performance analysis of embedded software using implicit path enumeration},
  pages = {1477-1487},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664229},
  author = {Yau-Tsun Steven Li and Sharad Malik}
}
@article{journals/tcad/PomeranzC93,
  title = {STOIC: state assignment based on output/input functions},
  pages = {1123-1131},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238605},
  author = {Irith Pomeranz and Kwang-Ting Cheng}
}
@article{journals/tcad/WangMTR05,
  title = {Delay-fault diagnosis using timing information},
  pages = {1315-1325},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852062},
  author = {Zhiyuan Wang and Malgorzata Marek-Sadowska and Kun-Han Tsai and Janusz Rajski}
}
@article{journals/tcad/HallHYM87,
  title = {SPIDER -- A CAD System for Modeling VLSI Metallization Patterns},
  pages = {1023-1031},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270343},
  author = {Joseph E. Hall and Dale E. Hocevar and Ping Yang and Michael J. McGraw}
}
@article{journals/tcad/BoisC96,
  title = {Efficient generation of diagonal constraints for 2-D mask compaction},
  pages = {1119-1126},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536717},
  author = {Guy Bois and Eduard Cerny}
}
@article{journals/tcad/MaciiPS98,
  title = {High-level power modeling, estimation, and optimization},
  pages = {1061-1079},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736181},
  author = {Enrico Macii and Massoud Pedram and Fabio Somenzi}
}
@article{journals/tcad/TianS91,
  title = {Numerical integral method for diffusion modeling},
  pages = {1110-1124},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85757},
  author = {Xiaowei Tian and Andrzej J. Strojwas}
}
@article{journals/tcad/Beetem98,
  title = {Rebel: a clustering algorithm for look-up table FPGA's},
  pages = {444-451},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703938},
  author = {John F. Beetem}
}
@article{journals/tcad/HuangLHTC13,
  title = {Programmable Leakage Test and Binning for TSVs With Self-Timed Timing Control},
  pages = {1265-1273},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2252056},
  author = {Shi-Yu Huang and Yu-Hsiang Lin and Li-Ren Huang and Kun-Han Tsai and Wu-Tung Cheng}
}
@article{journals/tcad/Pomeranz04a,
  title = {Reducing test-data volume using P-testable scan chains in circuits with multiple scan chains},
  pages = {1465-1478},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835131},
  author = {Irith Pomeranz}
}
@article{journals/tcad/MagargleHM06,
  title = {Microfluidic Injector Models Based on Artificial Neural Networks},
  pages = {378-385},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855936},
  author = {Ryan Magargle and James F. Hoburg and Tamal Mukherjee}
}
@article{journals/tcad/SaabSA96,
  title = {Automatic test vector cultivation for sequential VLSI circuits using genetic algorithms},
  pages = {1278-1285},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541447},
  author = {Daniel G. Saab and Youssef Saab and Jacob A. Abraham}
}
@article{journals/tcad/LumsdaineSW93,
  title = {Massively parallel simulation algorithms for grid-based analog signal processors},
  pages = {1665-1678},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248077},
  author = {Andrew Lumsdaine and Luis Miguel Silveira and Jacob K. White}
}
@article{journals/tcad/AtasuODML08,
  title = {CHIPS: Custom Hardware Instruction Processor Synthesis},
  pages = {528-541},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915536},
  author = {Kubilay Atasu and Can C. Özturan and Günhan Dündar and Oskar Mencer and Wayne Luk}
}
@article{journals/tcad/ArumiMFEHK11,
  title = {Diagnosis of Interconnect Full Open Defects in the Presence of Fan-Out},
  pages = {1911-1922},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2165071},
  author = {Daniel Arumí and Rosa Rodríguez-Montañés and Joan Figueras and Stefan Eichenberger and Camelia Hora and Bram Kruseman}
}
@article{journals/tcad/PatelSB07,
  title = {Heterogeneous Behavioral Hierarchy Extensions for SystemC},
  pages = {765-780},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.884859},
  author = {Hiren D. Patel and Sandeep K. Shukla and Reinaldo A. Bergamaschi}
}
@article{journals/tcad/PatelBMP06,
  title = {Reducing Conflict Misses by Application-Specific Reconfigurable Indexing},
  pages = {2626-2637},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882588},
  author = {Kimish Patel and Luca Benini and Enrico Macii and Massimo Poncino}
}
@article{journals/tcad/BrasenS98,
  title = {Using cone structures for circuit partitioning into FPGA packages},
  pages = {592-600},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709397},
  author = {Daniel R. Brasen and Gabriele Saucier}
}
@article{journals/tcad/SrivastavaCSSB08,
  title = {A Novel Approach to Perform Gate-Level Yield Analysis and Optimization Considering Correlated Variations in Power and Performance},
  pages = {272-285},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907227},
  author = {Ashish Srivastava and Kaviraj Chopra and Saumil Shah and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/CapobianchiLSM06,
  title = {Simulating the Electrical Behavior of Integrated Circuit Devices in the Presence of Thermal Interactions},
  pages = {2231-2241},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859488},
  author = {M. Capobianchi and V. Labay and F. Shi and G. Mizushima}
}
@article{journals/tcad/YouH88,
  title = {Implementation of VLSI self-testing by regularization},
  pages = {1261-1271},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16804},
  author = {Y. You and John P. Hayes}
}
@article{journals/tcad/HeldringRTP08,
  title = {Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction},
  pages = {265-271},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907236},
  author = {Alexander Heldring and Juan M. Rius and José Maria Tamayo and Josep Parrón}
}
@article{journals/tcad/Fujiwara89,
  title = {Enhancing random-pattern coverage of programmable logic arrays via masking technique},
  pages = {1022-1025},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35555},
  author = {Hideo Fujiwara}
}
@article{journals/tcad/GaiSS87,
  title = {Fast and Coherent Simulation with Zero Delay Elements},
  pages = {85-93},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270249},
  author = {Silvano Gai and Fabio Somenzi and M. Spalla}
}
@article{journals/tcad/WilliamsDGS88,
  title = {Bounds and analysis of aliasing errors in linear feedback shift registers},
  pages = {75-83},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3132},
  author = {Tom W. Williams and Wilfried Daehn and Matthias Gruetzner and Corot W. Starke}
}
@article{journals/tcad/LinHT90,
  title = {Hybrid routing},
  pages = {151-157},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46781},
  author = {Youn-Long Lin and Yu-Chin Hsu and Fur-Shing Tsai}
}
@article{journals/tcad/BorahOI97,
  title = {A fast algorithm for minimizing the Elmore delay to identified critical sinks},
  pages = {753-759},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644036},
  author = {Manjit Borah and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/LiuS09,
  title = {A Framework for Scalable Postsilicon Statistical Delay Prediction Under Process Variations},
  pages = {1201-1212},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021732},
  author = {Qunzeng Liu and Sachin S. Sapatnekar}
}
@article{journals/tcad/YangCKK10,
  title = {EOF: Efficient Built-In Redundancy Analysis Methodology With Optimal Repair Rate},
  pages = {1130-1135},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2044846},
  author = {Myung-Hoon Yang and Hyungjun Cho and Wooheon Kang and Sungho Kang}
}
@article{journals/tcad/LuoCH14,
  title = {Biochemistry Synthesis on a Cyberphysical Digital Microfluidics Platform Under Completion-Time Uncertainties in Fluidic Operations},
  pages = {903-916},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2303948},
  author = {Yan Luo and Krishnendu Chakrabarty and Tsung-Yi Ho}
}
@article{journals/tcad/TheodorouKPG14,
  title = {Software-Based Self-Test for Small Caches in Microprocessors},
  pages = {1991-2004},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363387},
  author = {Georgios Theodorou and Nektarios Kranitis and Antonis M. Paschalis and Dimitris Gizopoulos}
}
@article{journals/tcad/GaoH06,
  title = {Exact and Heuristic Approaches to Input Vector Control for Leakage Power Reduction},
  pages = {2564-2571},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.875711},
  author = {Feng Gao and John P. Hayes}
}
@article{journals/tcad/ChanakCS92,
  title = {Switched-capacitor simulation models for full-chips verification},
  pages = {1363-1371},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177400},
  author = {Tom Chanak and Rakesh Chadha and Kishore Singhal}
}
@article{journals/tcad/CasuM05,
  title = {Throughput-driven floorplanning with wire pipelining},
  pages = {663-675},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846371},
  author = {Mario R. Casu and Luca Macchiarulo}
}
@article{journals/tcad/LiangMJ15,
  title = {Instruction Cache Locking Using Temporal Reuse Profile},
  pages = {1387-1400},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2418320},
  author = {Yun Liang and Tulika Mitra and Lei Ju}
}
@article{journals/tcad/LiLHCC05,
  title = {Power modeling and characteristics of field programmable gate arrays},
  pages = {1712-1724},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852293},
  author = {Fei Li and Yizhou Lin and Lei He and Deming Chen and Jason Cong}
}
@article{journals/tcad/KonukF98,
  title = {Oscillation and sequential behavior caused by opens in the routing in digital CMOS circuits},
  pages = {1200-1210},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736192},
  author = {Haluk Konuk and F. Joel Ferguson}
}
@article{journals/tcad/HuangL12,
  title = {Built-In Self-Repair Scheme for the TSVs in 3-D ICs},
  pages = {1600-1613},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2198475},
  author = {Yu-Jen Huang and Jin-Fu Li}
}
@article{journals/tcad/SridharSA14,
  title = {A Semi-Analytical Thermal Modeling Framework for Liquid-Cooled ICs},
  pages = {1145-1158},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2323194},
  author = {Arvind Sridhar and Mohamed M. Sabry and David Atienza}
}
@article{journals/tcad/ChungK95,
  title = {A path-oriented algorithm for the cell selection problem},
  pages = {296-307},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365121},
  author = {Moon-Jung Chung and Sangchul Kim}
}
@article{journals/tcad/NanshiS13,
  title = {Using Abstraction to Guide the Search for Long Error Traces},
  pages = {453-466},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2228266},
  author = {Kuntal Nanshi and Fabio Somenzi}
}
@article{journals/tcad/MakLCW12,
  title = {Pad Assignment for Die-Stacking System-in-Package Design},
  pages = {1711-1722},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2202395},
  author = {Wai-Kei Mak and Yu-Chen Lin and Chris Chu and Ting-Chi Wang}
}
@article{journals/tcad/Bailey92a,
  title = {A time-based model for investigating parallel logic-level simulation},
  pages = {816-824},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144846},
  author = {Mary L. Bailey}
}
@article{journals/tcad/WintonB98,
  title = {A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET},
  pages = {631-638},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709402},
  author = {Raymond S. Winton and William R. Bandy}
}
@article{journals/tcad/GeurtsCM95,
  title = {Quadratic zero-one programming-based synthesis of application-specific data paths},
  pages = {1-11},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363127},
  author = {Werner Geurts and Francky Catthoor and Hugo De Man}
}
@article{journals/tcad/BeniniMMPS00,
  title = {A multilevel engine for fast power simulation of realistic inputstreams},
  pages = {459-472},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838995},
  author = {Luca Benini and Giovanni De Micheli and Enrico Macii and Massimo Poncino and Riccardo Scarsi}
}
@article{journals/tcad/RajendranASK15,
  title = {Belling the CAD: Toward Security-Centric Electronic System Design},
  pages = {1756-1769},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2428707},
  author = {Jeyavijayan Rajendran and Aman Ali and Ozgur Sinanoglu and Ramesh Karri}
}
@article{journals/tcad/KamS95,
  title = {Comparing layouts with HDL models: a formal verification technique},
  pages = {503-509},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372376},
  author = {Timothy Kam and P. A. Subrahmanyam}
}
@article{journals/tcad/LalgudiP97,
  title = {Retiming edge-triggered circuits under general delay models},
  pages = {1393-1408},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664222},
  author = {Kumar N. Lalgudi and Marios C. Papaefthymiou}
}
@article{journals/tcad/StralenP13,
  title = {Fitness Prediction Techniques for Scenario-Based Design Space Exploration},
  pages = {1240-1253},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2252711},
  author = {Peter van Stralen and Andy D. Pimentel}
}
@article{journals/tcad/WangCE14,
  title = {Scan-Based Testing of Post-Bond Silicon Interposer Interconnects in 2.5-D ICs},
  pages = {1410-1423},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2331336},
  author = {Ran Wang and Krishnendu Chakrabarty and Bill Eklow}
}
@article{journals/tcad/VillaKBS97,
  title = {Explicit and implicit algorithms for binate covering problems},
  pages = {677-691},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644030},
  author = {Tiziano Villa and Timothy Kam and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/UchinoC02,
  title = {An interconnect energy model considering coupling effects},
  pages = {763-776},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013890},
  author = {Taku Uchino and Jason Cong}
}
@article{journals/tcad/DevadasN91,
  title = {Exact algorithms for output encoding, state assignment, and four-level Boolean minimization},
  pages = {13-27},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62788},
  author = {Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/WagnerBA08,
  title = {Using Field-Repairable Control Logic to Correct Design Errors in Microprocessors},
  pages = {380-393},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907239},
  author = {Ilya Wagner and Valeria Bertacco and Todd M. Austin}
}
@article{journals/tcad/ChenHS94,
  title = {Optimal algorithms for bubble sort based non-Manhattan channel routing},
  pages = {603-609},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277633},
  author = {C. Y. Roger Chen and Cliff Yungchin Hou and Uminder Singh}
}
@article{journals/tcad/KahngR06b,
  title = {Zero-Change Netlist Transformations: A New Technique for Placement Benchmarking},
  pages = {2806-2819},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882473},
  author = {Andrew B. Kahng and Sherief Reda}
}
@article{journals/tcad/ZhuSW05,
  title = {Algorithms in FastImp: a fast and wide-band impedance extraction program for complicated 3-D geometries},
  pages = {981-998},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.847897},
  author = {Zhenhai Zhu and Ben Song and Jacob K. White}
}
@article{journals/tcad/SuGS03,
  title = {Analysis and optimization of structured power/ground networks},
  pages = {1533-1544},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818372},
  author = {Haihua Su and Kaushik Gala and Sachin S. Sapatnekar}
}
@article{journals/tcad/LeeDW11,
  title = {A Memory Built-In Self-Repair Scheme Based on Configurable Spares},
  pages = {919-929},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2106812},
  author = {Mincent Lee and Li-Ming Denq and Cheng-Wen Wu}
}
@article{journals/tcad/Topaloglu14,
  title = {Guest Editorial Special Section on Optical Interconnects},
  pages = {813},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2321020},
  author = {Rasit Onur Topaloglu}
}
@article{journals/tcad/FlachRPJR14,
  title = {Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation},
  pages = {546-557},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2305847},
  author = {Guilherme Flach and Tiago Reimann and Gracieli Posser and Marcelo de Oliveira Johann and Ricardo Reis}
}
@article{journals/tcad/EbrahimiETCACS15,
  title = {Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor},
  pages = {1586-1599},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2422845},
  author = {Mojtaba Ebrahimi and Adrian Evans and Mehdi Baradaran Tahoori and Enrico Costenaro and Dan Alexandrescu and Vikas Chandra and Razi Seyyedi}
}
@article{journals/tcad/GuptaBS93,
  title = {Automating the design of computer systems},
  pages = {473-487},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229731},
  author = {Anurag P. Gupta and William P. Birmingham and Daniel P. Siewiorek}
}
@article{journals/tcad/LinPHL91,
  title = {Channel density reduction by routing over the cells},
  pages = {1067-1071},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85743},
  author = {Min-Siang Lin and Houng-Wern Perng and Chi-Yi Hwang and Youn-Long Lin}
}
@article{journals/tcad/HwangD88,
  title = {Hot carrier transport effect in Schottky-barrier diode grown by MBE},
  pages = {578-583},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3195},
  author = {Chang G. Hwang and Robert W. Dutton}
}
@article{journals/tcad/RaghunathanRL00,
  title = {Integrating variable-latency components into high-level synthesis},
  pages = {1105-1117},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875270},
  author = {Vijay Raghunathan and Srivaths Ravi and Ganesh Lakshminarayana}
}
@article{journals/tcad/BeniniM96,
  title = {Automatic synthesis of low-power gated-clock finite-state machines},
  pages = {630-643},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503933},
  author = {Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/OliveiraM03,
  title = {On the problem of gate assignment under different rise and fall delays},
  pages = {807-814},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811455},
  author = {Arlindo L. Oliveira and Rajeev Murgai}
}
@article{journals/tcad/Shima86,
  title = {Table Lookup MOSFET Capacitance Model for Short-Channel Devices},
  pages = {624-632},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270232},
  author = {T. Shima}
}
@article{journals/tcad/HerW95,
  title = {On over-the-cell channel routing with cell orientations consideration},
  pages = {766-772},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387737},
  author = {T. W. Her and Martin D. F. Wong}
}
@article{journals/tcad/LahiriRD04,
  title = {Efficient power profiling for battery-driven embedded system design},
  pages = {919-932},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828137},
  author = {Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tcad/ChongS93,
  title = {Minimizing total wire length by flipping modules},
  pages = {167-175},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184854},
  author = {Kyunrak Chong and Sartaj Sahni}
}
@article{journals/tcad/ChampacRF94,
  title = {Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing},
  pages = {359-369},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265677},
  author = {Víctor H. Champac and Antonio Rubio and Joan Figueras}
}
@article{journals/tcad/XuNC07,
  title = {Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains},
  pages = {1539-1547},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893556},
  author = {Qiang Xu and Nicola Nicolici and Krishnendu Chakrabarty}
}
@article{journals/tcad/ChakrabartiDDB00,
  title = {Synthesis of symmetric functions for path-delay fault testability},
  pages = {1076-1081},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863647},
  author = {Susanta Chakrabarti and Sandip Das and Debesh Kumar Das and Bhargab B. Bhattacharya}
}
@article{journals/tcad/SyalH06,
  title = {New techniques for untestable fault identification in sequential circuits},
  pages = {1117-1131},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855967},
  author = {Manan Syal and Michael S. Hsiao}
}
@article{journals/tcad/LinW10,
  title = {Improving FPGA Placement With Dynamically Adaptive Stochastic Tunneling},
  pages = {1858-1869},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061670},
  author = {Mingjie Lin and John Wawrzynek}
}
@article{journals/tcad/BaoFS15,
  title = {Temperature Tracking: Toward Robust Run-Time Detection of Hardware Trojans},
  pages = {1577-1585},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424929},
  author = {Chongxi Bao and Domenic Forte and Ankur Srivastava}
}
@article{journals/tcad/PomeranzR09a,
  title = {Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits},
  pages = {426-432},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013281},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LeeH96,
  title = {HOPE: an efficient parallel fault simulator for synchronous sequential circuits},
  pages = {1048-1058},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536711},
  author = {Hyung Ki Lee and Dong Sam Ha}
}
@article{journals/tcad/PatelS08,
  title = {On Cosimulating Multiple Abstraction-Level System-Level Models},
  pages = {394-398},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.913392},
  author = {Hiren D. Patel and Sandeep K. Shukla}
}
@article{journals/tcad/DingTP98,
  title = {Gate-level power estimation using tagged probabilistic simulation},
  pages = {1099-1107},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736184},
  author = {Chih-Shun Ding and Chi-Ying Tsui and Massoud Pedram}
}
@article{journals/tcad/ArtsBE98,
  title = {Computing observability don't cares efficiently through polarization},
  pages = {573-581},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709395},
  author = {Harm Arts and Michel R. C. M. Berkelaar and Koen van Eijk}
}
@article{journals/tcad/HallschmidS08,
  title = {Fast Design Space Exploration Using Local Regression Modeling With Application to ASIPs},
  pages = {508-515},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915532},
  author = {Peter Hallschmid and Resve Saleh}
}
@article{journals/tcad/PlusquellicSPG03,
  title = {Power supply transient signal analysis for defect-oriented test},
  pages = {370-374},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807896},
  author = {James F. Plusquellic and Abhishek Singh and Chintan Patel and Anne E. Gattiker}
}
@article{journals/tcad/ZhouCGC14,
  title = {A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)},
  pages = {989-1002},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2309859},
  author = {Rong Zhou and Kwen-Siong Chong and Bah-Hwee Gwee and Joseph S. Chang}
}
@article{journals/tcad/CimattiNR13,
  title = {Software Model Checking SystemC},
  pages = {774-787},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2232351},
  author = {Alessandro Cimatti and Iman Narasamdya and Marco Roveri}
}
@article{journals/tcad/KochteEW12,
  title = {Accurate X-Propagation for Test Applications by SAT-Based Reasoning},
  pages = {1908-1919},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2210422},
  author = {Michael A. Kochte and Melanie Elm and Hans-Joachim Wunderlich}
}
@article{journals/tcad/ZhangH03,
  title = {Partial BIST insertion to eliminate data correlation},
  pages = {374-379},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807893},
  author = {Qiushuang Zhang and Ian G. Harris}
}
@article{journals/tcad/MukherjeePRT11,
  title = {BIST-Based Fault Diagnosis for Read-Only Memories},
  pages = {1072-1085},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2127030},
  author = {Nilanjan Mukherjee and Artur Pogiel and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/ChenKRZZ05,
  title = {Compressible area fill synthesis},
  pages = {1169-1187},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850859},
  author = {Yu Chen and Andrew B. Kahng and Gabriel Robins and Alexander Zelikovsky and Yuhong Zheng}
}
@article{journals/tcad/WuK04,
  title = {Fault secure datapath synthesis using hybrid time and hardware redundancy},
  pages = {1476-1485},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835132},
  author = {Kaijie Wu and Ramesh Karri}
}
@article{journals/tcad/BurglerBFS89,
  title = {A new discretization scheme for the semiconductor current continuity equations},
  pages = {479-489},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24876},
  author = {Josef F. Burgler and Randolph E. Bank and Wolfgang Fichtner and R. Kent Smith}
}
@article{journals/tcad/LoiAFMB11,
  title = {Characterization and Implementation of Fault-Tolerant Vertical Links for 3-D Networks-on-Chip},
  pages = {124-134},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2065990},
  author = {Igor Loi and Federico Angiolini and Shinobu Fujita and Subhasish Mitra and Luca Benini}
}
@article{journals/tcad/AnastasakisGKP94,
  title = {Enhancing the stability of asymptotic waveform evaluation for digital interconnect circuit applications},
  pages = {729-736},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285247},
  author = {Demos F. Anastasakis and Nanda Gopal and Seok-Yoon Kim and Lawrence T. Pillage}
}
@article{journals/tcad/TsengLHS15,
  title = {ILP-Based Alleviation of Dense Meander Segments With Prioritized Shifting and Progressive Fixing in PCB Routing},
  pages = {1000-1013},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2015.2402657},
  author = {Tsun-Ming Tseng and Bing Li and Tsung-Yi Ho and Ulf Schlichtmann}
}
@article{journals/tcad/FengZZ11,
  title = {Robust Parallel Preconditioned Power Grid Simulation on GPU With Adaptive Runtime Performance Modeling and Optimization},
  pages = {562-573},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2091437},
  author = {Zhuo Feng and Xueqian Zhao and Zhiyu Zeng}
}
@article{journals/tcad/ChenLT12,
  title = {Cost-Efficient Built-In Redundancy Analysis With Optimal Repair Rate for RAMs},
  pages = {930-940},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2181510},
  author = {Ting-Ju Chen and Jin-Fu Li and Tsu-Wei Tseng}
}
@article{journals/tcad/SalamyR12,
  title = {An Effective Solution to Task Scheduling and Memory Partitioning for Multiprocessor System-on-Chip},
  pages = {717-725},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2181848},
  author = {Hassan Salamy and J. Ramanujam}
}
@article{journals/tcad/MehtaMTR08,
  title = {Improving the Resolution of Single-Delay-Fault Diagnosis},
  pages = {932-945},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917588},
  author = {Vishal J. Mehta and Malgorzata Marek-Sadowska and Kun-Han Tsai and Janusz Rajski}
}
@article{journals/tcad/LaiWF06,
  title = {Low-Power BIST With a Smoother and Scan-Chain Reorder Under Optimal Cluster Size},
  pages = {2586-2594},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870861},
  author = {N.-C. Lai and S.-J. Wang and Y.-H. Fu}
}
@article{journals/tcad/MomenzadehHTL05,
  title = {Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation},
  pages = {1881-1893},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852667},
  author = {Mariam Momenzadeh and Jing Huang and Mehdi Baradaran Tahoori and Fabrizio Lombardi}
}
@article{journals/tcad/ThakkerSSBRP09,
  title = {A Novel Table-Based Approach for Design of FinFET Circuits},
  pages = {1061-1070},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2017431},
  author = {Rajesh Amratlal Thakker and Chaitanya Sathe and Angada B. Sachid and Maryam Shojaei Baghini and V. Ramgopal Rao and Mahesh B. Patil}
}
@article{journals/tcad/AnderssonBCH03,
  title = {Design automation with mixtures of proof strategies for propositional logic},
  pages = {1042-1048},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814959},
  author = {Gunnar Andersson and Per Bjesse and Byron Cook and Ziyad Hanna}
}
@article{journals/tcad/LachMP01,
  title = {Fingerprinting techniques for field-programmable gate arrayintellectual property protection},
  pages = {1253-1261},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.952741},
  author = {John Lach and William H. Mangione-Smith and Miodrag Potkonjak}
}
@article{journals/tcad/Nakamura87,
  title = {An Integrated Logic Design Environment Based on Behavioral Description},
  pages = {322-336},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270277},
  author = {Yukihiro Nakamura}
}
@article{journals/tcad/DevadasN89a,
  title = {Decomposition and factorization of sequential finite state machines},
  pages = {1206-1217},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41505},
  author = {Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/DrechslerSS98,
  title = {The complexity of the inclusion operation on OFDD's},
  pages = {457-459},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703943},
  author = {Rolf Drechsler and Martin Sauerhoff and Detlef Sieling}
}
@article{journals/tcad/WuM03,
  title = {Testing ASICs with multiple identical cores},
  pages = {327-336},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807889},
  author = {Yuejian Wu and Paul N. MacDonald}
}
@article{journals/tcad/KandemirRIVKP04,
  title = {A compiler-based approach for dynamically managing scratch-pad memories in embedded systems},
  pages = {243-260},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822123},
  author = {Mahmut T. Kandemir and J. Ramanujam and Mary Jane Irwin and Narayanan Vijaykrishnan and Ismail Kadayif and Amisha Parikh}
}
@article{journals/tcad/TingT83,
  title = {Routing Techniques for Gate Array},
  pages = {301-312},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270048},
  author = {B. S. Ting and Bou Nin Tien}
}
@article{journals/tcad/Jones91,
  title = {Fast batch incremental netlist compilation hierarchical schematics},
  pages = {922-931},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87602},
  author = {Larry G. Jones}
}
@article{journals/tcad/LaiM88,
  title = {Design of MOS networks in single-rail input logic for incompletely specified functions},
  pages = {339-345},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3167},
  author = {Hung Chi Lai and Saburo Muroga}
}
@article{journals/tcad/SomenziGMP84,
  title = {PART: Programmable Array Testing Based on a Partitioning Algorithm},
  pages = {142-149},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270068},
  author = {Fabio Somenzi and Silvano Gai and Marco Mezzalama and Paolo Prinetto}
}
@article{journals/tcad/CzyszKLMRT09,
  title = {Low-Power Scan Operation in Test Compression Environment},
  pages = {1742-1755},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030445},
  author = {Dariusz Czysz and Mark Kassab and Xijiang Lin and Grzegorz Mrugalski and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/HeydariP05,
  title = {Capacitive coupling noise in high-speed VLSI circuits},
  pages = {478-488},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842798},
  author = {Payam Heydari and Massoud Pedram}
}
@article{journals/tcad/KimuraIS02,
  title = {Table look-up model of thin-film transistors for circuit simulationusing spline interpolation with transformation by y=x+log(x)},
  pages = {1101-1104},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801090},
  author = {Mutsumi Kimura and Satoshi Inoue and Tatsuya Shimoda}
}
@article{journals/tcad/ZhuFT05,
  title = {Calligrapher: a new layout-migration engine for hard intellectual property libraries},
  pages = {1347-1361},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852040},
  author = {Jianwen Zhu and Fang Fang and Qianying Tang}
}
@article{journals/tcad/DHalleweynBRMS04,
  title = {MOOSE: a physically based compact DC model of SOI LD MOSFETs for analogue circuit simulation},
  pages = {1399-1410},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835125},
  author = {Nele V. T. D'Halleweyn and James Benson and William Redman-White and Ketan Mistry and M. Swanenberg}
}
@article{journals/tcad/MalavasiS93,
  title = {Area routing for analog layout},
  pages = {1186-1197},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238611},
  author = {Enrico Malavasi and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/XuC08,
  title = {A Droplet-Manipulation Method for Achieving High-Throughput in Cross-Referencing-Based Digital Microfluidic Biochips},
  pages = {1905-1917},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006086},
  author = {Tao Xu and Krishnendu Chakrabarty}
}
@article{journals/tcad/Rodriguez-TellezSG96,
  title = {Comparison of temperature models for the drain current of MESFET's},
  pages = {968-976},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511576},
  author = {Joe Rodriguez-Tellez and B. P. Stothard and C. Galvan}
}
@article{journals/tcad/YanC13,
  title = {SDS: An Optimal Slack-Driven Block Shaping Algorithm for Fixed-Outline Floorplanning},
  pages = {175-188},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2228304},
  author = {Jackey Z. Yan and Chris Chu}
}
@article{journals/tcad/Huang85,
  title = {The Constant-Flow Patch Test -- A Unique Guideline for the Evaluation of Discretization Schemes for the Current Continuity Equations},
  pages = {583-608},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270160},
  author = {M.-D. D. Huang}
}
@article{journals/tcad/DasK02,
  title = {An efficient and regular routing methodology for datapath designsusing net regularity extraction},
  pages = {93-101},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974141},
  author = {Sabyasachi Das and Sunil P. Khatri}
}
@article{journals/tcad/HassounCC03,
  title = {Static timing analysis for level-clocked circuits in the presence of crosstalk},
  pages = {1270-1277},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816209},
  author = {Soha Hassoun and Christopher Cromer and Eduardo H. Calvillo Gámez}
}
@article{journals/tcad/Lewis92,
  title = {A compiled-code hardware accelerator for circuit simulation},
  pages = {555-565},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127617},
  author = {David M. Lewis}
}
@article{journals/tcad/BadamiK12,
  title = {Quasi-Static Compact Model for Coupling Between Aligned Contacts on Finite Substrates With Insulating or Conducting Backplanes},
  pages = {858-867},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2184106},
  author = {Komail M. H. Badami and Shreepad Karmalkar}
}
@article{journals/tcad/ChenD93,
  title = {Path sensitization in critical path problem [logic circuit design]},
  pages = {196-207},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205001},
  author = {Hsi-Chuan Chen and David Hung-Chang Du}
}
@article{journals/tcad/DeyP97,
  title = {Nonscan design-for-testability techniques using RT-level design information},
  pages = {1488-1506},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664230},
  author = {Sujit Dey and Miodrag Potkonjak}
}
@article{journals/tcad/NaseerBK98,
  title = {Direct mapping of RTL structures onto LUT-based FPGA's},
  pages = {624-631},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709401},
  author = {A. R. Naseer and M. Balakrishnan and Anshul Kumar}
}
@article{journals/tcad/CongH01,
  title = {Boolean matching for LUT-based logic blocks with applications toarchitecture evaluation and technology mapping},
  pages = {1077-1090},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945303},
  author = {Jason Cong and Yean-Yow Hwang}
}
@article{journals/tcad/Micheli86,
  title = {Symbolic Design of Combinational and Sequential Logic Circuits Implemented by Two-Level Logic Macros},
  pages = {597-616},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270230},
  author = {Giovanni De Micheli}
}
@article{journals/tcad/LiP03,
  title = {Efficient per-nonlinearity distortion analysis for analog and RF circuits},
  pages = {1297-1309},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818130},
  author = {Peng Li and Lawrence T. Pileggi}
}
@article{journals/tcad/BoserKMW88,
  title = {Simulating and testing oversampled analog-to-digital converters},
  pages = {668-674},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3206},
  author = {Bernhard E. Boser and Klaus-Peter Karmann and Horst Martin and Bruce A. Wooley}
}
@article{journals/tcad/AlexanderR96,
  title = {New performance-driven FPGA routing algorithms},
  pages = {1505-1517},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552083},
  author = {Michael J. Alexander and Gabriel Robins}
}
@article{journals/tcad/MaoL94,
  title = {Waveform relaxation solution of the ABCD matrices of nonuniform transmission lines for transient analysis},
  pages = {1409-1412},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329269},
  author = {Jun-Fa Mao and Zheng-Fan Li}
}
@article{journals/tcad/TsaiHY94,
  title = {An efficient analytical model for calculating trapped charge in amorphous silicon},
  pages = {725-728},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285246},
  author = {Jason Yao-Tsung Tsai and Kuo-Don Hong and Yin-Lun Yuan}
}
@article{journals/tcad/EbendtGD03,
  title = {An improved branch and bound algorithm for exact BDD minimization},
  pages = {1657-1663},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819427},
  author = {Rüdiger Ebendt and Wolfgang Günther and Rolf Drechsler}
}
@article{journals/tcad/ZolotovXFV10,
  title = {Statistical Path Selection for At-Speed Test},
  pages = {749-759},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043570},
  author = {Vladimir Zolotov and Jinjun Xiong and Hanif Fatemi and Chandu Visweswariah}
}
@article{journals/tcad/KumarAV14,
  title = {Efficient Statistical Model Checking of Hardware Circuits With Multiple Failure Regions},
  pages = {945-958},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2299957},
  author = {Jayanand Asok Kumar and Seyed Nematollah Ahmadyan and Shobha Vasudevan}
}
@article{journals/tcad/BennettF85,
  title = {Improved Physics for Simulating Submicron Bipolar Devices},
  pages = {513-519},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270150},
  author = {H. S. Bennett and D. E. Fuoss}
}
@article{journals/tcad/QuS97,
  title = {Parameter extraction for statistical IC modeling based on recursive inverse approximation},
  pages = {1250-1259},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663816},
  author = {Ming Qu and M. A. Styblinski}
}
@article{journals/tcad/CotaL06,
  title = {Constraint-Driven Test Scheduling for NoC-Based Systems},
  pages = {2465-2478},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881331},
  author = {Érika F. Cota and Chunsheng Liu}
}
@article{journals/tcad/RotmanG93,
  title = {Control unit synthesis from a high-level language},
  pages = {162-167},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184853},
  author = {Alan Rotman and Ran Ginosar}
}
@article{journals/tcad/Stapper91,
  title = {Statistics associated with spatial fault simulation used for evaluating integrated circuit yield enhancement},
  pages = {399-406},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67793},
  author = {Charles H. Stapper}
}
@article{journals/tcad/TokudaKTAOE84,
  title = {A Hierarchical Standard Cell Approach for Custom VLSI Design},
  pages = {172-177},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270072},
  author = {Takeshi Tokuda and Jiro Korematsu and Osamu Tomisawa and S. Asai and I. Ohkura and T. Enomoto}
}
@article{journals/tcad/TsuchiyaT96,
  title = {A neural network approach to PLA folding problems},
  pages = {1299-1305},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541450},
  author = {Kazuhiro Tsuchiya and Yoshiyasu Takefuji}
}
@article{journals/tcad/FavalliD02,
  title = {Bridging fault modeling and simulation for deep submicron CMOS ICs},
  pages = {941-953},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800457},
  author = {Michele Favalli and Marcello Dalpasso}
}
@article{journals/tcad/VansteenkisteFBS14,
  title = {TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network},
  pages = {370-383},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2291659},
  author = {Elias Vansteenkiste and Brahim Al Farisi and Karel Bruneel and Dirk Stroobandt}
}
@article{journals/tcad/ChenHP00,
  title = {Simultaneous gate sizing and placement},
  pages = {206-214},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828549},
  author = {Wei Chen and Cheng-Ta Hsieh and Massoud Pedram}
}
@article{journals/tcad/MuhammadR02,
  title = {A graph theoretic approach for synthesizing very low-complexityhigh-speed digital filters},
  pages = {204-216},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980259},
  author = {Khurram Muhammad and Kaushik Roy}
}
@article{journals/tcad/LiZS12,
  title = {$O(mn)$ Time Algorithm for Optimal Buffer Insertion of Nets With $m$ Sinks},
  pages = {437-441},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2174639},
  author = {Zhuo Li 0001 and Nancy Ying Zhou and Weiping Shi}
}
@article{journals/tcad/IwamuroT93,
  title = {Two-dimensional power device simulator considering an integral external circuit equation},
  pages = {909-912},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229766},
  author = {Noriyuki Iwamuro and Saburo Tagami}
}
@article{journals/tcad/TsaiRM00,
  title = {Star test: the theory and its applications},
  pages = {1052-1064},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863645},
  author = {Kun-Han Tsai and Janusz Rajski and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/LinH11,
  title = {UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning Considering Pre-Placed Modules},
  pages = {1034-1044},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2114531},
  author = {Jai-Ming Lin and Zhi-Xiong Hung}
}
@article{journals/tcad/TsayL95,
  title = {A row-based cell placement method that utilizes circuit structural properties},
  pages = {393-397},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365130},
  author = {Yu-Wen Tsay and Youn-Long Lin}
}
@article{journals/tcad/YamashitaSN00,
  title = {SPFD: A new method to express functional flexibility},
  pages = {840-849},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856972},
  author = {Shigeru Yamashita and Hiroshi Sawada and Akira Nagoya}
}
@article{journals/tcad/WengCC12,
  title = {Time-Domain Analysis of Large-Scale Circuits by Matrix Exponential Method With Adaptive Control},
  pages = {1180-1193},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2189396},
  author = {Shih-Hung Weng and Quan Chen and Chung-Kuan Cheng}
}
@article{journals/tcad/RashidzadehAM07,
  title = {Test and Measurement of Analog and RF Cores in Mixed-Signal SoC Environment},
  pages = {1855-1865},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895791},
  author = {Rashid Rashidzadeh and Majid Ahmadi and William C. Miller}
}
@article{journals/tcad/LiuLCLW14,
  title = {Efficient Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Geometric Reduction},
  pages = {1928-1941},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363390},
  author = {Chih-Hung Liu and Chun-Xun Lin and I-Che Chen and D. T. Lee and Ting-Chi Wang}
}
@article{journals/tcad/RohA03,
  title = {A comprehensive signature analysis scheme for oscillation-test},
  pages = {1409-1423},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818133},
  author = {Jeongjin Roh and Jacob A. Abraham}
}
@article{journals/tcad/MaffezzoniL12,
  title = {Phase-Noise Analysis and Simulation of LC Oscillator-Based Injection-Locked Frequency Dividers},
  pages = {1925-1929},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2205927},
  author = {Paolo Maffezzoni and Salvatore Levantino}
}
@article{journals/tcad/BlaauwCSS08,
  title = {Statistical Timing Analysis: From Basic Principles to State of the Art},
  pages = {589-607},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.907047},
  author = {David Blaauw and Kaviraj Chopra and Ashish Srivastava and Louis Scheffer}
}
@article{journals/tcad/LinL15a,
  title = {Circuit Performance Classification With Active Learning Guided Sampling for Support Vector Machines},
  pages = {1467-1480},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413840},
  author = {Honghuang Lin and Peng Li}
}
@article{journals/tcad/ShihC12,
  title = {Fast Timing-Model Independent Buffered Clock-Tree Synthesis},
  pages = {1393-1404},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2191554},
  author = {Xin-Wei Shih and Yao-Wen Chang}
}
@article{journals/tcad/MakW97a,
  title = {Minimum replication min-cut partitioning},
  pages = {1221-1227},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662685},
  author = {Wai-Kei Mak and Martin D. F. Wong}
}
@article{journals/tcad/JungMPL12,
  title = {TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC},
  pages = {1194-1207},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2188400},
  author = {Moongon Jung and Joydeep Mitra and David Z. Pan and Sung Kyu Lim}
}
@article{journals/tcad/LloydDPS90,
  title = {Technology CAD for competitive products},
  pages = {1209-1216},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62758},
  author = {Peter Lloyd and Heinz K. Dirks and E. James Prendergast and Kishore Singhal}
}
@article{journals/tcad/CongLR08,
  title = {Highly Efficient Gradient Computation for Density-Constrained Analytical Placement},
  pages = {2133-2144},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006158},
  author = {Jason Cong and Guojie Luo and Eric Radke}
}
@article{journals/tcad/Linares-BarrancoS07,
  title = {On an Efficient CAD Implementation of the Distance Term in Pelgrom's Mismatch Model},
  pages = {1534-1538},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893546},
  author = {Bernabé Linares-Barranco and Teresa Serrano-Gotarredona}
}
@article{journals/tcad/MazumderY93,
  title = {A new built-in self-repair approach to VLSI memory yield enhancement by using neural-type circuits},
  pages = {124-136},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184849},
  author = {Pinaki Mazumder and Jih-Shyr Yih}
}
@article{journals/tcad/Maurer93,
  title = {The shadow algorithm: a scheduling technique for both compiled and interpreted simulation},
  pages = {1411-1413},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240088},
  author = {Peter M. Maurer}
}
@article{journals/tcad/AlbrechtKLMZ03,
  title = {On the skew-bounded minimum-buffer routing tree problem},
  pages = {937-945},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814238},
  author = {Christoph Albrecht and Andrew B. Kahng and Bao Liu and Ion I. Mandoiu and Alexander Zelikovsky}
}
@article{journals/tcad/VisweswariahRKWNBPVH06,
  title = {First-Order Incremental Block-Based Statistical Timing Analysis},
  pages = {2170-2180},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862751},
  author = {Chandramouli Visweswariah and K. Ravindran and K. Kalafala and Steven G. Walker and S. Narayan and Daniel K. Beece and Jeff Piaget and Natesan Venkateswaran and Jeffrey G. Hemmett}
}
@article{journals/tcad/ZhuWZC93,
  title = {A new one-and-half layer channel routing algorithm based on assigning resources for CMOS gate array},
  pages = {250-264},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205005},
  author = {Bin Zhu and Xinya Wu and Wenjun Zhuang and Wai-Kai Chen}
}
@article{journals/tcad/LinHC15,
  title = {Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization},
  pages = {280-292},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2376988},
  author = {Mark Po-Hung Lin and Chih-Cheng Hsu and Yu-Chuan Chen}
}
@article{journals/tcad/GebotysE93,
  title = {Global optimization approach for architectural synthesis},
  pages = {1266-1278},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240074},
  author = {Catherine H. Gebotys and Mohamed I. Elmasry}
}
@article{journals/tcad/ChenK86,
  title = {Glitter: A Gridless Variable-Width Channel Router},
  pages = {459-465},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270217},
  author = {Howard H. Chen and Ernest S. Kuh}
}
@article{journals/tcad/LopezJS96,
  title = {Efficient net extraction for restricted orientation designs [VLSI layout]},
  pages = {1151-1159},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536721},
  author = {Mario A. López and Ravi Janardan and Sartaj K. Sahni}
}
@article{journals/tcad/FeitenSSTPB15,
  title = {Formal Vulnerability Analysis of Security Components},
  pages = {1358-1369},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2448687},
  author = {Linus Feiten and Matthias Sauer and Tobias Schubert and Victor Tomashevich and Ilia Polian and Bernd Becker}
}
@article{journals/tcad/YiWSS09,
  title = {Inductance Extraction for Interconnects in the Presence of Nonlinear Magnetic Materials},
  pages = {1106-1110},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018869},
  author = {Yang Yi and R. Wenzel and Vivek Sarin and Weiping Shi}
}
@article{journals/tcad/RezvaniP03,
  title = {A fanout optimization algorithm based on the effort delay model},
  pages = {1671-1678},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819423},
  author = {Peyman Rezvani and Massoud Pedram}
}
@article{journals/tcad/LiMWCVG10,
  title = {Statistical Modeling With the PSP MOSFET Model},
  pages = {599-606},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042892},
  author = {Xin Li and Colin C. McAndrew and Weimin Wu and Samir Chaudhry and James Victory and Gennady Gildenblat}
}
@article{journals/tcad/HsiehHC14,
  title = {Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using Digital Microfluidics},
  pages = {183-196},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284010},
  author = {Yi-Ling Hsieh and Tsung-Yi Ho and Krishnendu Chakrabarty}
}
@article{journals/tcad/ZhangS06,
  title = {Soft-Error-Rate-Analysis (SERA) Methodology},
  pages = {2140-2155},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862738},
  author = {Ming Zhang and Naresh R. Shanbhag}
}
@article{journals/tcad/GaiSU87,
  title = {Advances in Concurrent Multilevel Simulation},
  pages = {1006-1012},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270341},
  author = {Silvano Gai and Fabio Somenzi and Ernst G. Ulrich}
}
@article{journals/tcad/Jouppi87a,
  title = {Timing Analysis and Performance Improvement of MOS VLSI Designs},
  pages = {650-665},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270311},
  author = {Norman P. Jouppi}
}
@article{journals/tcad/DhaeneZ92,
  title = {Selection of lumped element models for coupled lossy transmission lines},
  pages = {805-815},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144845},
  author = {Tom Dhaene and Daniel De Zutter}
}
@article{journals/tcad/ChenWY13,
  title = {NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation},
  pages = {261-274},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2217964},
  author = {Xiaoming Chen and Yu Wang 0002 and Huazhong Yang}
}
@article{journals/tcad/Cocchini03,
  title = {A methodology for optimal repeater insertion in pipelined interconnects},
  pages = {1613-1624},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819422},
  author = {Pasquale Cocchini}
}
@article{journals/tcad/ForoutanSP14,
  title = {Assignment of Vertical-Links to Routers in Vertically-Partially-Connected 3-D-NoCs},
  pages = {1208-1218},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2323219},
  author = {Sahar Foroutan and Abbas Sheibanyrad and Frédéric Pétrot}
}
@article{journals/tcad/CohoonHMR91,
  title = {Distributed genetic algorithms for the floorplan design problem},
  pages = {483-492},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75631},
  author = {James P. Cohoon and Shailesh U. Hegde and Worthy N. Martin and Dana S. Richards}
}
@article{journals/tcad/PongB91,
  title = {A parasitics extraction and network reduction algorithm for analog VLSI},
  pages = {145-149},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68401},
  author = {Teng-Sin Pong and Martin A. Brooke}
}
@article{journals/tcad/CorbexGMP88,
  title = {Data structuring for process and device simulations},
  pages = {489-500},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3184},
  author = {Christian H. Corbex and Anne F. Gerodelle and Serge P. Martin and Alain R. Poncet}
}
@article{journals/tcad/MurataFK98,
  title = {VLSI/PCB placement with obstacles based on sequence pair},
  pages = {60-68},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673633},
  author = {Hiroshi Murata and Kunihiro Fujiyoshi and Mineo Kaneko}
}
@article{journals/tcad/ButlerDSY00,
  title = {Comments on "Sympathy: fast exact minimization of fixedpolarity Reed-Muller expansion for symmetric functions"},
  pages = {1386-1388},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892862},
  author = {Jon T. Butler and Gerhard W. Dueck and Vlad P. Shmerko and Svetlana N. Yanushkevich}
}
@article{journals/tcad/JhaA93,
  title = {Easily testable nonrestoring and restoring gate-level cellular array dividers},
  pages = {114-123},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184848},
  author = {Niraj K. Jha and Abha Ahuja}
}
@article{journals/tcad/AllanWH92,
  title = {A yield improvement technique for IC layout using local design rules},
  pages = {1355-1362},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177399},
  author = {Gerard A. Allan and Anthony J. Walton and Robert J. Holwill}
}
@article{journals/tcad/ChakrabortyYD99,
  title = {Timing analysis of asynchronous systems using time separation of events},
  pages = {1061-1076},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775628},
  author = {Supratik Chakraborty and Kenneth Y. Yun and David L. Dill}
}
@article{journals/tcad/LuMT12,
  title = {Integrated Clock Mesh Synthesis With Incremental Register Placement},
  pages = {217-227},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2173491},
  author = {Jianchao Lu and Xiaomi Mao and Baris Taskin}
}
@article{journals/tcad/ChandyKRPB97,
  title = {An evaluation of parallel simulated annealing strategies with application to standard cell placement},
  pages = {398-410},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602476},
  author = {John A. Chandy and Sungho Kim and Balkrishna Ramkumar and Steven Parkes and Prithviraj Banerjee}
}
@article{journals/tcad/LinharesYT99,
  title = {Linear gate assignment: a fast statistical mechanics approach},
  pages = {1750-1758},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811324},
  author = {Alexandre Linhares and Horacio Hideki Yanasse and José Ricardo de Almeida Torreao}
}
@article{journals/tcad/JerkeL04,
  title = {Hierarchical current-density verification in arbitrarily shaped metallization patterns of analog circuits},
  pages = {80-90},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819899},
  author = {Göran Jerke and Jens Lienig}
}
@article{journals/tcad/FrezzaL93,
  title = {SPAR: a schematic place and route system},
  pages = {956-973},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238032},
  author = {Stephen T. Frezza and Steven P. Levitan}
}
@article{journals/tcad/AbderrahmanCK99,
  title = {Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits},
  pages = {332-345},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748163},
  author = {Abdessatar Abderrahman and Eduard Cerny and Bozena Kaminska}
}
@article{journals/tcad/RamachandranK94,
  title = {Combined topological and functionality-based delay estimation using a layout-driven approach for high-level applications},
  pages = {1450-1460},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331402},
  author = {Champaka Ramachandran and Fadi J. Kurdahi}
}
@article{journals/tcad/YunKH12,
  title = {A Parallel Simulation Technique for Multicore Embedded Systems and Its Performance Analysis},
  pages = {121-131},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2167329},
  author = {Dukyoung Yun and Sungchan Kim and Soonhoi Ha}
}
@article{journals/tcad/GargCGIPCMSEKCPKM99,
  title = {Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy},
  pages = {212-219},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743736},
  author = {Atul Garg and Y. L. Le Coz and Hans J. Greub and R. B. Iverson and Robert F. Philhower and Pete M. Campbell and Cliff A. Maier and Sam A. Steidl and Matthew W. Ernest and Russell P. Kraft and Steven R. Carlough and J. W. Perry and Thomas W. Krawczyk Jr. and John F. McDonald}
}
@article{journals/tcad/CongFK00,
  title = {Via design rule consideration in multilayer maze routing algorithms},
  pages = {215-223},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828550},
  author = {Jason Cong and Jie Fang and Kei-Yong Khoo}
}
@article{journals/tcad/WeisLBW13,
  title = {Exploration and Optimization of 3-D Integrated DRAM Subsystems},
  pages = {597-610},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2235125},
  author = {Christian Weis and Igor Loi and Luca Benini and Norbert Wehn}
}
@article{journals/tcad/UmK03,
  title = {Synthesis of arithmetic circuits considering layout effects},
  pages = {1487-1503},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818301},
  author = {Junhyung Um and Taewhan Kim}
}
@article{journals/tcad/ErdoganO11,
  title = {A Multi-Site Test Solution for Quadrature Modulation RF Transceivers},
  pages = {1421-1425},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2144594},
  author = {Erdem Serkan Erdogan and Sule Ozev}
}
@article{journals/tcad/PrihozhyBRM15,
  title = {Synthesis and Optimization of Pipelines for HW Implementations of Dataflow Programs},
  pages = {1613-1626},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2427278},
  author = {Anatoly Prihozhy and Endri Bezati and Ab Al-Hadi Ab Rahman and Marco Mattavelli}
}
@article{journals/tcad/ParkHM09,
  title = {Post-Silicon Bug Localization in Processors Using Instruction Footprint Recording and Analysis (IFRA)},
  pages = {1545-1558},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2030595},
  author = {Sung-Boem Park and Ted Hong and Subhasish Mitra}
}
@article{journals/tcad/NormanPKS05,
  title = {Evaluating the reliability of NAND multiplexing with PRISM},
  pages = {1629-1637},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852033},
  author = {Gethin Norman and David Parker 0001 and Marta Z. Kwiatkowska and Sandeep K. Shukla}
}
@article{journals/tcad/ShuWK88,
  title = {Improved net merging method for gate matrix layout},
  pages = {947-951},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7793},
  author = {Wei Shu and Min-You Wu and S. M. Kang}
}
@article{journals/tcad/MailhotM93,
  title = {Algorithms for technology mapping based on binary decision diagrams and on Boolean operations},
  pages = {599-620},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277607},
  author = {Frederic Mailhot and Giovanni De Micheli}
}
@article{journals/tcad/QinWM12,
  title = {TCEC: Temperature and Energy-Constrained Scheduling in Real-Time Multitasking Systems},
  pages = {1159-1168},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190824},
  author = {Xiaoke Qin and Weixun Wang and Prabhat Mishra}
}
@article{journals/tcad/PasslackUE90,
  title = {Analysis of propagation delays in high-speed VLSI circuits using a distributed line model},
  pages = {821-826},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57789},
  author = {Matthias Passlack and Manfred Uhle and Horst Elschner}
}
@article{journals/tcad/WuLWD89,
  title = {New approaches in a 3-D one-carrier device solver},
  pages = {528-537},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24881},
  author = {Ke-Chih Wu and Robert F. Lucas and Ze-Yi Wang and Robert W. Dutton}
}
@article{journals/tcad/HuangJ02a,
  title = {A parallel transparent BIST method for embedded memory arrays bytolerating redundant operations},
  pages = {617-628},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998632},
  author = {Der-Cheng Huang and Wen-Ben Jone}
}
@article{journals/tcad/Ma85,
  title = {A Physical and SPICE-Compatible Model for the MOS Depletion Device},
  pages = {349-356},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270131},
  author = {Di Ma}
}
@article{journals/tcad/DasBD12,
  title = {Early Analysis of Critical Faults: An Approach to Test Generation From Formal Specifications},
  pages = {447-451},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2171183},
  author = {Sourasis Das and Ansuman Banerjee and Pallab Dasgupta}
}
@article{journals/tcad/YunLDD98,
  title = {BDD-based synthesis of extended burst-mode controllers},
  pages = {782-792},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720315},
  author = {Kenneth Y. Yun and Bill Lin and David L. Dill and Srinivas Devadas}
}
@article{journals/tcad/GaoLBCO02,
  title = {Implementation of a comprehensive and robust MOSFET model in cadence SPICE for ESD applications},
  pages = {1497-1502},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804379},
  author = {Xiaofang Gao and Juin J. Liou and Joe Bernier and Gregg D. Croft and Adelmo Ortiz-Conde}
}
@article{journals/tcad/RajaramP10,
  title = {MeshWorks: A Comprehensive Framework for Optimized Clock Mesh Network Synthesis},
  pages = {1945-1958},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061130},
  author = {Anand Rajaram and David Z. Pan}
}
@article{journals/tcad/JungP10,
  title = {Supervised Learning Based Power Management for Multicore Processors},
  pages = {1395-1408},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059270},
  author = {Hwisung Jung and Massoud Pedram}
}
@article{journals/tcad/Narayanan14,
  title = {Editorial},
  pages = {1},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2292271},
  author = {Vijaykrishnan Narayanan}
}
@article{journals/tcad/DasEGBV13,
  title = {Security Analysis of Industrial Test Compression Schemes},
  pages = {1966-1977},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2274619},
  author = {Amitabh Das and Baris Ege and Santosh Ghosh and Lejla Batina and Ingrid Verbauwhede}
}
@article{journals/tcad/HsuS87,
  title = {Inverse-Geometry Dependence of MOS Transistor Electrical Parameters},
  pages = {582-585},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270305},
  author = {M. C. Hsu and Bing J. Sheu}
}
@article{journals/tcad/MrugalskiRT04,
  title = {Ring generators - new devices for embedded test applications},
  pages = {1306-1320},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831584},
  author = {Grzegorz Mrugalski and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/NishiSKUMU89,
  title = {A general-purpose two-dimensional process simulator-OPUS for arbitrary structures},
  pages = {23-32},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21815},
  author = {Kenji Nishi and Kouichi Sakamoto and Shigeki Kuroda and Jun Ueda and Tatsurou Miyoshi and Shintaro Ushio}
}
@article{journals/tcad/LimLK15,
  title = {3-D Stacked DRAM Refresh Management With Guaranteed Data Reliability},
  pages = {1455-1466},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413411},
  author = {Jaeil Lim and Hyunyul Lim and Sungho Kang}
}
@article{journals/tcad/El-MalehMRM97,
  title = {Behavior and testability preservation under the retiming transformation},
  pages = {528-543},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631217},
  author = {Aiman H. El-Maleh and Thomas E. Marchok and Janusz Rajski and Wojciech Maly}
}
@article{journals/tcad/ObrechtEH95,
  title = {TRASIM: compact and efficient two-dimensional transient simulator for arbitrary planar semiconductor devices},
  pages = {447-458},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372371},
  author = {Michael S. Obrecht and Mohamed I. Elmasry and Edwin L. Heasell}
}
@article{journals/tcad/NakatakeFMK98,
  title = {Module packing based on the BSG-structure and IC layout applications},
  pages = {519-530},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703832},
  author = {Shigetoshi Nakatake and Kunihiro Fujiyoshi and Hiroshi Murata and Yoji Kajitani}
}
@article{journals/tcad/DrechslerSF04,
  title = {Synthesis of fully testable circuits from BDDs},
  pages = {440-443},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823342},
  author = {Rolf Drechsler and Junhao Shi and Görschwin Fey}
}
@article{journals/tcad/ChakrabartyIK05,
  title = {Test planning for modular testing of hierarchical SOCs},
  pages = {435-448},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842816},
  author = {Krishnendu Chakrabarty and Vikram Iyengar and Mark D. Krasniewski}
}
@article{journals/tcad/ChandrasekharB89,
  title = {Optimal routing of two rectangular blocks},
  pages = {413-430},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29595},
  author = {Mandalagiri S. Chandrasekhar and Melvin A. Breuer}
}
@article{journals/tcad/TakeuchiYSSH04,
  title = {Probabilistic crosstalk delay estimation for ASICs},
  pages = {1377-1383},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833605},
  author = {Kan Takeuchi and Kazumasa Yanagisawa and Takashi Sato and Kazuko Sakamoto and Saburo Hojo}
}
@article{journals/tcad/PaekSSK13,
  title = {PowerField: A Probabilistic Approach for Temperature-to-Power Conversion Based on Markov Random Field Theory},
  pages = {1509-1519},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2272542},
  author = {Seungwook Paek and Wongyu Shin and Jaehyeong Sim and Lee-Sup Kim}
}
@article{journals/tcad/HarjaniRC89,
  title = {OASYS: a framework for analog circuit synthesis},
  pages = {1247-1266},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44506},
  author = {Ramesh Harjani and Rob A. Rutenbar and L. Richard Carley}
}
@article{journals/tcad/HuangLWG03,
  title = {Maze routing with buffer insertion under transition time constraints},
  pages = {91-95},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805725},
  author = {Li-Da Huang and Minghorng Lai and Martin D. F. Wong and Youxin Gao}
}
@article{journals/tcad/TsukiyamaHFS83,
  title = {A New Global Router for Gate Array LSIsi},
  pages = {313-321},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270049},
  author = {Shuji Tsukiyama and Ikuo Harada and Masahiro Fukui and Isao Shirakawa}
}
@article{journals/tcad/MartinsPSS98,
  title = {High-precision interconnect analysis},
  pages = {1148-1159},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736187},
  author = {Rui Martins and Wolfgang Pyka and Rainer Sabelka and Siegfried Selberherr}
}
@article{journals/tcad/ParkP88,
  title = {Sehwa: a software package for synthesis of pipelines from behavioral specifications},
  pages = {356-370},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3169},
  author = {Nohbyung Park and Alice C. Parker}
}
@article{journals/tcad/HongBBM00,
  title = {Sibling-substitution-based BDD minimization using don't cares},
  pages = {44-55},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822619},
  author = {Youpyo Hong and Peter A. Beerel and Jerry R. Burch and Kenneth L. McMillan}
}
@article{journals/tcad/KumarMCH10,
  title = {Iterative Probabilistic Performance Prediction for Multi-Application Multiprocessor Systems},
  pages = {538-551},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042887},
  author = {Akash Kumar and Bart Mesman and Henk Corporaal and Yajun Ha}
}
@article{journals/tcad/MorrisonR14,
  title = {Synthesis of Dual-Rail Adiabatic Logic for Low Power Security Applications},
  pages = {975-988},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2313454},
  author = {Matthew Morrison and Nagarajan Ranganathan}
}
@article{journals/tcad/ZhuBGS12,
  title = {Efficient Retiming of Multirate DSP Algorithms},
  pages = {831-844},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2182352},
  author = {Xue-Yang Zhu and Twan Basten and Marc Geilen and Sander Stuijk}
}
@article{journals/tcad/ShinSS90,
  title = {'Zone-refining' techniques for IC layout compaction},
  pages = {167-179},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46783},
  author = {Hyunchul Shin and Alberto L. Sangiovanni-Vincentelli and Carlo H. Séquin}
}
@article{journals/tcad/AminDI05,
  title = {Weibull-based analytical waveform model},
  pages = {1156-1168},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850826},
  author = {Chirayu S. Amin and Florentin Dartu and Yehea I. Ismail}
}
@article{journals/tcad/XuCJ07,
  title = {Design of Low-Complexity FIR Filters Based on Signed-Powers-of-Two Coefficients With Reusable Common Subexpressions},
  pages = {1898-1907},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895615},
  author = {Fei Xu and Chip-Hong Chang and Ching-Chuen Jong}
}
@article{journals/tcad/Argade89,
  title = {Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS},
  pages = {33-40},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21816},
  author = {Pramod V. Argade}
}
@article{journals/tcad/MukherjeeJTFAF99,
  title = {An efficient filter-based approach for combinational verification},
  pages = {1542-1557},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806801},
  author = {Rajarshi Mukherjee and Jawahar Jain and Koichiro Takayama and Masahiro Fujita and Jacob A. Abraham and Donald S. Fussell}
}
@article{journals/tcad/WangMH90,
  title = {The excess capacitance of a microstrip via in a dielectric substrate},
  pages = {48-56},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45856},
  author = {Taoyun Wang and Joseph R. Mautz and Roger F. Harrington}
}
@article{journals/tcad/AlizadehF10,
  title = {Modular Datapath Optimization and Verification Based on Modular-HED},
  pages = {1422-1435},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059271},
  author = {Bijan Alizadeh and Masahiro Fujita}
}
@article{journals/tcad/KuhlmannS01,
  title = {Exact and efficient crosstalk estimation},
  pages = {858-866},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931008},
  author = {Martin Kuhlmann and Sachin S. Sapatnekar}
}
@article{journals/tcad/KahngRSZ99,
  title = {Filling algorithms and analyses for layout density control},
  pages = {445-462},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752928},
  author = {Andrew B. Kahng and Gabriel Robins and Anish Singh and Alexander Zelikovsky}
}
@article{journals/tcad/DasdanG98,
  title = {Faster maximum and minimum mean cycle algorithms for system-performance analysis},
  pages = {889-899},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728912},
  author = {Ali Dasdan and Rajesh K. Gupta}
}
@article{journals/tcad/ChoP08,
  title = {A High-Performance Droplet Routing Algorithm for Digital Microfluidic Biochips},
  pages = {1714-1724},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003282},
  author = {Minsik Cho and David Z. Pan}
}
@article{journals/tcad/ClarkeGS04,
  title = {SAT-based counterexample-guided abstraction refinement},
  pages = {1113-1123},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829807},
  author = {Edmund M. Clarke and Anubhav Gupta and Ofer Strichman}
}
@article{journals/tcad/YuanYP12,
  title = {E-Beam Lithography Stencil Planning and Optimization With Overlapped Characters},
  pages = {167-179},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2179041},
  author = {Kun Yuan and Bei Yu and David Z. Pan}
}
@article{journals/tcad/HoLLCCLS14,
  title = {Obstacle-Avoiding Free-Assignment Routing for Flip-Chip Designs},
  pages = {224-236},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2285275},
  author = {Yuan-Kai Ho and Hsu-Chieh Lee and Webber Lee and Yao-Wen Chang and Chen-Feng Chang and I-Jye Lin and Chin-Fang Shen}
}
@article{journals/tcad/FatemiJO91,
  title = {Solution of the hydrodynamic device model using high-order nonoscillatory shock capturing algorithms},
  pages = {232-244},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68410},
  author = {Emad Fatemi and Joseph W. Jerome and Stanley Osher}
}
@article{journals/tcad/CamposanoR89,
  title = {Synthesizing circuits from behavioural descriptions},
  pages = {171-180},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21835},
  author = {Raul Camposano and Wolfgang Rosenstiel}
}
@article{journals/tcad/ChenH06,
  title = {Modeling and synthesis of multiport transmission line for multichannel communication},
  pages = {1664-1676},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858272},
  author = {Jun Chen and Lei He}
}
@article{journals/tcad/ContiCOT99,
  title = {Parametric yield formulation of MOS IC's affected by mismatch effect},
  pages = {582-596},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759074},
  author = {Massimo Conti and Paolo Crippa and Simone Orcioni and Claudio Turchetti}
}
@article{journals/tcad/JaegerGD83,
  title = {An Efficient Numerical Algorithm for Simulation of MOS Capacitance},
  pages = {111-116},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270027},
  author = {Richard C. Jaeger and Fritz H. Gaensslen and Sherra E. Diehl}
}
@article{journals/tcad/YiH06,
  title = {High-level delay test generation for modular circuits},
  pages = {576-590},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853697},
  author = {Joonhwan Yi and John P. Hayes}
}
@article{journals/tcad/YeX14,
  title = {Learning-Based Power Management for Multicore Processors via Idle Period Manipulation},
  pages = {1043-1055},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2305838},
  author = {Rong Ye and Qiang Xu}
}
@article{journals/tcad/VanasscheGS02,
  title = {Symbolic modeling of periodically time-varying systems usingharmonic transfer matrices},
  pages = {1011-1024},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801098},
  author = {Piet Vanassche and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/DembaULG90,
  title = {Experiences with concurrent fault simulation of diagnostic programs},
  pages = {621-628},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55192},
  author = {Stephen R. Demba and Ernst G. Ulrich and Karen Panetta Lentz and David Giramma}
}
@article{journals/tcad/CaoZCC15,
  title = {A Low-Power Hybrid RO PUF With Improved Thermal Stability for Lightweight Applications},
  pages = {1143-1147},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2424955},
  author = {Yuan Cao and Le Zhang and Chip-Hong Chang and Shoushun Chen}
}
@article{journals/tcad/PomeranzR95,
  title = {On correction of multiple design errors},
  pages = {255-264},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370421},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/JouLW11,
  title = {Model-Driven Design and Generation of New Multi-Facet Arbiters: From the Design Model to the Hardware Synthesis},
  pages = {1184-1196},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2139211},
  author = {Jer-Min Jou and Yun-Lung Lee and Sih-Sian Wu}
}
@article{journals/tcad/KeM95,
  title = {Path-delay-fault testable nonscan sequential circuits},
  pages = {576-582},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384419},
  author = {Wuudiann Ke and Premachandran R. Menon}
}
@article{journals/tcad/CoelhoM96,
  title = {Analysis and synthesis of concurrent digital circuits using control-flow expressions},
  pages = {854-876},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511567},
  author = {Claudionor José Nunes Coelho Jr. and Giovanni De Micheli}
}
@article{journals/tcad/BalasaCM97,
  title = {Practical solutions for counting scalars and dependences in ATOMIUM-a memory management system for multidimensional signal processing},
  pages = {133-145},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573828},
  author = {Florin Balasa and Francky Catthoor and Hugo De Man}
}
@article{journals/tcad/OhKCB08,
  title = {Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration},
  pages = {409-422},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915533},
  author = {Sejong Oh and Tag Gon Kim and Jeonghun Cho and Elaheh Bozorgzadeh}
}
@article{journals/tcad/RiversGSKB11,
  title = {Error Tolerance in Server Class Processors},
  pages = {945-959},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2158100},
  author = {Jude A. Rivers and Meeta Sharma Gupta and Jeonghee Shin and Prabhakar Kudva and Pradip Bose}
}
@article{journals/tcad/AliotoP99,
  title = {Highly accurate and simple models for CML and ECL gates},
  pages = {1369-1375},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784127},
  author = {Massimo Alioto and Gaetano Palumbo}
}
@article{journals/tcad/CzyszMMRT10,
  title = {On Compaction Utilizing Inter and Intra-Correlation of Unknown States},
  pages = {117-126},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2035550},
  author = {Dariusz Czysz and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/BadarogluTPWVDGM06,
  title = {Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding},
  pages = {1146-1154},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855952},
  author = {Mustafa Badaroglu and Kris Tiri and Geert Van der Plas and Piet Wambacq and Ingrid Verbauwhede and Stéphane Donnay and Georges G. E. Gielen and Hugo De Man}
}
@article{journals/tcad/WangRLJ05,
  title = {Input space-adaptive optimization for embedded-software synthesis},
  pages = {1677-1693},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852282},
  author = {Weidong Wang and Anand Raghunathan and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/KovacsH93,
  title = {A proposed method for dynamic fitting of MOS model parameters},
  pages = {1503-1507},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256924},
  author = {Ferenc Kovács and Gábor Hosszú}
}
@article{journals/tcad/FeySFD11,
  title = {Effective Robustness Analysis Using Bounded Model Checking Techniques},
  pages = {1239-1252},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2120950},
  author = {Görschwin Fey and André Sülflow and Stefan Frehse and Rolf Drechsler}
}
@article{journals/tcad/HamzaogluP00,
  title = {Test set compaction algorithms for combinational circuits},
  pages = {957-963},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856980},
  author = {Ilker Hamzaoglu and Janak H. Patel}
}
@article{journals/tcad/LaiPP96,
  title = {OBDD-based function decomposition: algorithms and implementation},
  pages = {977-990},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511577},
  author = {Yung-Te Lai and Kuo-Rueih Ricky Pan and Massoud Pedram}
}
@article{journals/tcad/WangM05,
  title = {On-chip power-supply network optimization using multigrid-based technique},
  pages = {407-417},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842802},
  author = {Kai Wang and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/Knapp92,
  title = {Fasolt: a program for feedback-driven data-path optimization},
  pages = {677-695},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137515},
  author = {David W. Knapp}
}
@article{journals/tcad/JungK12,
  title = {Variation-Aware False Path Analysis Based on Statistical Dynamic Timing Analysis},
  pages = {1684-1697},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2202392},
  author = {Jongyoon Jung and Taewhan Kim}
}
@article{journals/tcad/ChouhanBB12,
  title = {System-Level Design Space Exploration Methodology for Energy-Efficient Sensor Node Configurations: An Experimental Validation},
  pages = {586-596},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176729},
  author = {Sonali Chouhan and M. Balakrishnan and Ranjan Bose}
}
@article{journals/tcad/ThalhammerW04,
  title = {Physically rigorous modeling of internal laser-probing techniques for microstructured semiconductor devices},
  pages = {60-70},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819895},
  author = {Robert K. Thalhammer and Gerhard K. M. Wachutka}
}
@article{journals/tcad/LeeS11,
  title = {Static Analysis of Register File Vulnerability},
  pages = {607-616},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2095630},
  author = {Jongeun Lee and Aviral Shrivastava}
}
@article{journals/tcad/HealyVEBLLL07,
  title = {Multiobjective Microarchitectural Floorplanning for 2-D and 3-D ICs},
  pages = {38-52},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.883925},
  author = {Michael B. Healy and Mario Vittes and Mongkol Ekpanyapong and Chinnakrishnan S. Ballapuram and Sung Kyu Lim and Hsien-Hsin S. Lee and Gabriel H. Loh}
}
@article{journals/tcad/ChenL94,
  title = {A complement-based fast algorithm to generate universal test sets for multi-output functions},
  pages = {370-377},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265678},
  author = {Beyin Chen and Chung-Len Lee}
}
@article{journals/tcad/ChenCW09,
  title = {Robust Simulation Methodology for Surface-Roughness Loss in Interconnect and Package Modelings},
  pages = {1654-1665},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030408},
  author = {Quan Chen and Hoi Wai Choi and Ngai Wong}
}
@article{journals/tcad/Pomeranz12a,
  title = {Multicycle Tests With Constant Primary Input Vectors for Increased Fault Coverage},
  pages = {1428-1438},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193583},
  author = {Irith Pomeranz}
}
@article{journals/tcad/DealHS89,
  title = {SUPREM 3.5-process modeling of GaAs integrated circuit technology},
  pages = {939-951},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35546},
  author = {Michael D. Deal and S. E. Hansen and Thomas W. Sigmon}
}
@article{journals/tcad/DiazK92,
  title = {New algorithms for circuit simulation of device breakdown},
  pages = {1344-1354},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177398},
  author = {Carlos H. Díaz and Sung-Mo Kang}
}
@article{journals/tcad/KlingB89,
  title = {ESp: Placement by simulated evolution},
  pages = {245-256},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21844},
  author = {Ralph-Michael Kling and Prithviraj Banerjee}
}
@article{journals/tcad/EwetzK15,
  title = {Cost-Effective Robustness in Clock Networks Using Near-Tree Structures},
  pages = {515-528},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2391253},
  author = {Rickard Ewetz and Cheng-Kok Koh}
}
@article{journals/tcad/ZhouCF01,
  title = {SPICE models for flicker noise in p-MOSFETs in the saturationregion},
  pages = {763-767},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924829},
  author = {Junlin Zhou and Mengzhang Cheng and Leonard Forbes}
}
@article{journals/tcad/BhuvaPGK89,
  title = {Switch-level simulation of total dose effects on CMOS VLSI circuits},
  pages = {933-938},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35545},
  author = {Bharat L. Bhuva and John J. Paulos and Ronald S. Gyurcsik and Sherra E. Kerns}
}
@article{journals/tcad/WangHCPW12,
  title = {A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints},
  pages = {109-120},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2167328},
  author = {Yuanzhe Wang and Xiang Hu and Chung-Kuan Cheng and Grantham K. H. Pang and Ngai Wong}
}
@article{journals/tcad/CuiCT08,
  title = {IP Watermarking Using Incremental Technology Mapping at Logic Synthesis Level},
  pages = {1565-1570},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927732},
  author = {Aijiao Cui and Chip-Hong Chang and Sofiène Tahar}
}
@article{journals/tcad/HayesB92,
  title = {Modeling of multiconductor systems for packaging and interconnecting high-speed digital IC's},
  pages = {424-431},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125090},
  author = {Thomas F. Hayes and John J. Barrett}
}
@article{journals/tcad/CaiO89,
  title = {Conflict-free channel definition in building-block layout},
  pages = {981-988},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35550},
  author = {Hong Cai and Ralph H. J. M. Otten}
}
@article{journals/tcad/CollinsC08,
  title = {Topology-Based Performance Analysis and Optimization of Latency-Insensitive Systems},
  pages = {2277-2290},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2008914},
  author = {Rebecca L. Collins and Luca P. Carloni}
}
@article{journals/tcad/IyengarV92,
  title = {Optimized test application timing for AC test},
  pages = {1439-1449},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177406},
  author = {Vijay S. Iyengar and Gopalakrishnan Vijayan}
}
@article{journals/tcad/DemjanenkoU90,
  title = {Yield enhancement of field programmable logic arrays by inherent component redundancy},
  pages = {876-884},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57784},
  author = {Michael Demjanenko and Shambhu J. Upadhyaya}
}
@article{journals/tcad/KumarT07,
  title = {High-Quality Transition Fault ATPG for Small Delay Defects},
  pages = {983-989},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884863},
  author = {Mahilchi Milir Vaseekar Kumar and Spyros Tragoudas}
}
@article{journals/tcad/LiuSTC10,
  title = {Formal Analysis of End-Around-Carry Adder in Floating-Point Unit},
  pages = {1655-1659},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2052391},
  author = {Feng Liu and Xiaoyu Song and Qingping Tan and Gang Chen 0004}
}
@article{journals/tcad/FangCC13,
  title = {Graph-Based Subfield Scheduling for Electron-Beam Photomask Fabrication},
  pages = {189-201},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2237947},
  author = {Shao-Yun Fang and Wei-Yu Chen and Yao-Wen Chang}
}
@article{journals/tcad/LiuS10,
  title = {Capturing Post-Silicon Variations Using a Representative Critical Path},
  pages = {211-222},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035552},
  author = {Qunzeng Liu and Sachin S. Sapatnekar}
}
@article{journals/tcad/CoughranFG89,
  title = {Extracting transistor changes from device simulations by gradient fitting},
  pages = {380-394},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29592},
  author = {William M. Coughran Jr. and Wolfgang Fichtner and Eric Grosse}
}
@article{journals/tcad/KimuraKCN83,
  title = {An Automatic Routing Scheme for General Cell LSI},
  pages = {285-292},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270046},
  author = {Sieji Kimura and Noboru Kubo and Toru Chiba and Ikuo Nishioka}
}
@article{journals/tcad/ChuM15,
  title = {Flexible Packed Stencil Design With Multiple Shaping Apertures and Overlapping Shots for E-beam Lithography},
  pages = {1652-1663},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2427256},
  author = {Chris C. N. Chu and Wai-Kei Mak}
}
@article{journals/tcad/PakbazniaFP08,
  title = {Charge Recycling in Power-Gated CMOS Circuits},
  pages = {1798-1811},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003297},
  author = {Ehsan Pakbaznia and Farzan Fallah and Massoud Pedram}
}
@article{journals/tcad/CongL04,
  title = {Edge separability-based circuit clustering with application to multilevel circuit partitioning},
  pages = {346-357},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823353},
  author = {Jason Cong and Sung Kyu Lim}
}
@article{journals/tcad/LiuKCH95,
  title = {A replication cut for two-way partitioning},
  pages = {623-630},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384426},
  author = {Lung-Tien Liu and Ming-Ter Kuo and Chung-Kuan Cheng and T. C. Hu}
}
@article{journals/tcad/ChengM93,
  title = {On the over-specification problem in sequential ATPG algorithms},
  pages = {1599-1604},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256935},
  author = {Kwang-Ting Cheng and Hi-Keung Tony Ma}
}
@article{journals/tcad/WuL96,
  title = {Register minimization beyond sharing among variables},
  pages = {1583-1587},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552092},
  author = {Tsung-Yi Wu and Youn-Long Lin}
}
@article{journals/tcad/SinghalPAB01,
  title = {Theory of safe replacements for sequential circuits},
  pages = {249-265},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908455},
  author = {Vigyan Singhal and Carl Pixley and Adnan Aziz and Robert K. Brayton}
}
@article{journals/tcad/ConwayCLL85,
  title = {Extraction of MOSFET Parameters Using the Simplex Direct Search Optimization Method},
  pages = {694-698},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270169},
  author = {P. Conway and Ciaran G. Cahill and W. A. Lane and S. U. Lidholm}
}
@article{journals/tcad/Koranne02,
  title = {Formulating SoC test scheduling as a network transportation problem},
  pages = {1517-1525},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804382},
  author = {Sandeep Koranne}
}
@article{journals/tcad/LinZ07,
  title = {Tradeoff Between Latch and Flop for Min-Period Sequential Circuit Designs With Crosstalk},
  pages = {1222-1232},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888273},
  author = {Chuan Lin and Hai Zhou}
}
@article{journals/tcad/NishidaMKS87,
  title = {RFSIM: Reduced Fault Simulator},
  pages = {392-402},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270284},
  author = {Takao Nishida and Shunsuke Miyamoto and Tokinori Kozawa and Katsuya Satoh}
}
@article{journals/tcad/Hajj15,
  title = {On Device Modeling for Circuit Simulation With Application to Carbon-Nanotube and Graphene Nano-Ribbon Field-Effect Transistors},
  pages = {495-499},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387864},
  author = {Ibrahim N. Hajj}
}
@article{journals/tcad/LeeS95,
  title = {Test application time reduction for sequential circuits with scan},
  pages = {1128-1140},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406714},
  author = {Soo Young Lee and Kewal K. Saluja}
}
@article{journals/tcad/PomeranzRK04,
  title = {On the characterization and efficient computation of hard-to-detect bridging faults},
  pages = {1640-1649},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837725},
  author = {Irith Pomeranz and Sudhakar M. Reddy and Sandip Kundu}
}
@article{journals/tcad/ChenKY11,
  title = {Generating Passive Compact Models for Piezoelectric Devices},
  pages = {464-467},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2090750},
  author = {C.-C. Chen and C.-W. Kuo and Y.-J. Yang}
}
@article{journals/tcad/RamprasathV14,
  title = {Statistical Criticality Computation Using the Circuit Delay},
  pages = {717-727},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2296436},
  author = {S. Ramprasath and V. Vasudevan}
}
@article{journals/tcad/NanzDS92,
  title = {Calculation of contact currents in device simulation},
  pages = {128-136},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108625},
  author = {Gerd Nanz and Peter Dickinger and Siegfried Selberherr}
}
@article{journals/tcad/ZhaoLLL11,
  title = {Low-Power Clock Tree Design for Pre-Bond Testing of 3-D Stacked ICs},
  pages = {732-745},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2098130},
  author = {Xin Zhao and Dean L. Lewis and Hsien-Hsin S. Lee and Sung Kyu Lim}
}
@article{journals/tcad/LinL96,
  title = {2-D mesh adaption and flux discretizations for dopant diffusion modeling},
  pages = {194-207},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486665},
  author = {Chih-Chuan Lin and Mark E. Law}
}
@article{journals/tcad/DemirR03,
  title = {A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications},
  pages = {188-197},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806599},
  author = {Alper Demir and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/LinLCHC12,
  title = {Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors},
  pages = {1789-1802},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2204993},
  author = {Cheng-Wu Lin and Jai-Ming Lin and Yen-Chih Chiu and Chun-Po Huang and Soon-Jyh Chang}
}
@article{journals/tcad/CantinSPL06,
  title = {A Metric for Automatic Word-Length Determination of Hardware Datapaths},
  pages = {2228-2231},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862733},
  author = {Marc-André Cantin and Yvon Savaria and D. Prodanos and Pierre Lavoie}
}
@article{journals/tcad/FeyD06,
  title = {Minimizing the number of paths in BDDs: Theory and algorithm},
  pages = {4-11},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852662},
  author = {Görschwin Fey and Rolf Drechsler}
}
@article{journals/tcad/AkopyanSCAAMIND15,
  title = {TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip},
  pages = {1537-1557},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2474396},
  author = {Filipp Akopyan and Jun Sawada and Andrew Cassidy and Rodrigo Alvarez-Icaza and John V. Arthur and Paul Merolla and Nabil Imam and Yutaka Y. Nakamura and Pallab Datta and Gi-Joon Nam and Brian Taba and Michael Beakes and Bernard Brezzo and Jente B. Kuang and Rajit Manohar and William P. Risk and Bryan L. Jackson and Dharmendra S. Modha}
}
@article{journals/tcad/GongBHY13,
  title = {Stochastic Behavioral Modeling and Analysis for Analog/Mixed-Signal Circuits},
  pages = {24-33},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2217961},
  author = {Fang Gong and Sina Basir-Kazeruni and Lei He and Hao Yu}
}
@article{journals/tcad/XieL13,
  title = {Guest Editorial},
  pages = {485-486},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2250716},
  author = {Yuan Xie 0001 and Gabriel H. Loh}
}
@article{journals/tcad/SadayappanV89,
  title = {Efficient sparse matrix factorization for circuit simulation on vector supercomputers},
  pages = {1276-1285},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44508},
  author = {P. Sadayappan and V. Visvanathan}
}
@article{journals/tcad/MukhopadhyayBR06,
  title = {Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits},
  pages = {1486-1495},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855934},
  author = {Saibal Mukhopadhyay and Swarup Bhunia and Kaushik Roy}
}
@article{journals/tcad/RuggieroBBMA09,
  title = {Reducing the Abstraction and Optimality Gaps in the Allocation and Scheduling for Variable Voltage/Frequency MPSoC Platforms},
  pages = {378-391},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013536},
  author = {Martino Ruggiero and Davide Bertozzi and Luca Benini and Michela Milano and A. Andrei}
}
@article{journals/tcad/ZhaoGCFH11,
  title = {Hierarchical Cross-Entropy Optimization for Fast On-Chip Decap Budgeting},
  pages = {1610-1620},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2162068},
  author = {Xueqian Zhao and Yonghe Guo and Xiaodao Chen and Zhuo Feng and Shiyan Hu}
}
@article{journals/tcad/CarmonaC08,
  title = {Encoding Large Asynchronous Controllers With ILP Techniques},
  pages = {20-33},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.907238},
  author = {Josep Carmona and Jordi Cortadella}
}
@article{journals/tcad/JunYC09,
  title = {Topology Synthesis of Cascaded Crossbar Switches},
  pages = {926-930},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2017079},
  author = {Minje Jun and Sungjoo Yoo and Eui-Young Chung}
}
@article{journals/tcad/WuHCLCGD04,
  title = {Area minimization of power distribution network using efficient nonlinear programming techniques},
  pages = {1086-1094},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829809},
  author = {Xiaohai Wu and Xianlong Hong and Yici Cai and Zuying Luo and Chung-Kuan Cheng and Jun Gu and Wayne Wei-Ming Dai}
}
@article{journals/tcad/HuangY13,
  title = {ObSteiner: An Exact Algorithm for the Construction of Rectilinear Steiner Minimum Trees in the Presence of Complex Rectilinear Obstacles},
  pages = {882-893},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2238291},
  author = {Tao Huang and Evangeline F. Y. Young}
}
@article{journals/tcad/PaskoSDVD99,
  title = {A new algorithm for elimination of common subexpressions},
  pages = {58-68},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.739059},
  author = {Robert Pasko and Patrick Schaumont and Veerle Derudder and Serge Vernalde and Daniela Durackova}
}
@article{journals/tcad/HarveyEL92,
  title = {STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits},
  pages = {1402-1417},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177403},
  author = {J. Paul Harvey and Mohamed I. Elmasry and Bosco Leung}
}
@article{journals/tcad/PaikSKS10,
  title = {HLS-l: A High-Level Synthesis Framework for Latch-Based Architectures},
  pages = {657-670},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043588},
  author = {Seungwhun Paik and Insup Shin and Taewhan Kim and Youngsoo Shin}
}
@article{journals/tcad/CaiL05,
  title = {Energy management using buffer memory for streaming data},
  pages = {141-152},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.837724},
  author = {Le Cai and Yung-Hsiang Lu}
}
@article{journals/tcad/MatthaeiCPD92,
  title = {A simplified means for computation for interconnect distributed capacitances and inductances},
  pages = {513-524},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125099},
  author = {George L. Matthaei and Gilbert C. Chinn and Charles H. Plott and Nadir Dagli}
}
@article{journals/tcad/ChenT96,
  title = {An Omega(k2) lower bound for area optimization of spiral floorplans},
  pages = {358-360},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489106},
  author = {Cheng-Hsi Chen and Ioannis G. Tollis}
}
@article{journals/tcad/JainRGSC11,
  title = {Asynchronous Bypass Channels for Multi-Synchronous NoCs: A Router Microarchitecture, Topology, and Routing Algorithm},
  pages = {1663-1676},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2161190},
  author = {Tushar N. K. Jain and Mukund Ramakrishna and Paul V. Gratz and Alexander Sprintson and Gwan Choi}
}
@article{journals/tcad/LumsdaineRSW96,
  title = {Accelerated waveform methods for parallel transient simulation of semiconductor devices},
  pages = {716-726},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503940},
  author = {Andrew Lumsdaine and Mark W. Reichelt and Jeffrey M. Squyres and Jacob K. White}
}
@article{journals/tcad/SuBL94,
  title = {A space-efficient short-finding algorithm [VLSI layouts]},
  pages = {1065-1068},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298043},
  author = {Shun-Lin Su and Charles H. Barry and Chi-Yuan Lo}
}
@article{journals/tcad/KirovskiDP05,
  title = {Engineering change protocols for behavioral and system synthesis},
  pages = {1145-1155},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850898},
  author = {Darko Kirovski and Milenko Drinic and Miodrag Potkonjak}
}
@article{journals/tcad/RosselloS02,
  title = {Charge-based analytical model for the evaluation of powerconsumption in submicron CMOS buffers},
  pages = {433-448},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992767},
  author = {José Luis Rosselló and Jaume Segura}
}
@article{journals/tcad/LeeK06,
  title = {PrePack: Predictive Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation},
  pages = {1935-1949},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859501},
  author = {J.-G. Lee and C.-M. Kyung}
}
@article{journals/tcad/Maulik97,
  title = {Comments on "FPAD: a fuzzy nonlinear programming approach to analog circuit design"},
  pages = {656},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640624},
  author = {Prabir C. Maulik}
}
@article{journals/tcad/SaranitiRZVL96,
  title = {An efficient multigrid Poisson solver for device simulations},
  pages = {141-150},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486661},
  author = {Marco Saraniti and Achim Rein and Günther Zandler and Peter Vogl and Paolo Lugli}
}
@article{journals/tcad/VillenaS10,
  title = {SPARE - A Scalable Algorithm for Passive, Structure Preserving, Parameter-Aware Model Order Reduction},
  pages = {925-938},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048372},
  author = {Jorge Fernandez Villena and Luis Miguel Silveira}
}
@article{journals/tcad/MaurerL94,
  title = {Gateways: a technique for adding event-driven behavior to compiled simulations},
  pages = {338-352},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265675},
  author = {Peter M. Maurer and Yun Sik Lee}
}
@article{journals/tcad/SchecklerWWCCND92,
  title = {A utility-based integrated system for process simulation},
  pages = {911-920},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144855},
  author = {Edward W. Scheckler and Alexander S. Wong and Robert K. Wang and Goodwin R. Chin and John R. Camagna and Andrew R. Neureuther and Robert W. Dutton}
}
@article{journals/tcad/SivaramanS00,
  title = {Primitive path delay faults: identification and their use in timinganalysis},
  pages = {1347-1362},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892858},
  author = {Mukund Sivaraman and Andrzej J. Strojwas}
}
@article{journals/tcad/RocaR95,
  title = {Current testability analysis of feedback bridging faults in CMOS circuits},
  pages = {1299-1305},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466345},
  author = {Miquel Roca and Antonio Rubio}
}
@article{journals/tcad/LiouKJC03,
  title = {Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices},
  pages = {756-769},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811442},
  author = {Jing-Jia Liou and Angela Krstic and Yi-Min Jiang and Kwang-Ting Cheng}
}
@article{journals/tcad/WongGN95,
  title = {Massively parallel electromagnetic simulation for photolithographic applications},
  pages = {1231-1240},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466339},
  author = {Alfred Kwok Kit Wong and Roberto Guerrieri and Andrew R. Neureuther}
}
@article{journals/tcad/YamamotoT85,
  title = {Vectorized LU Decomposition Algorithms for Large-Scale Circuit Simulation},
  pages = {232-239},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270119},
  author = {Fujio Yamamoto and Sakae Takahashi}
}
@article{journals/tcad/CoskunRG09,
  title = {Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs},
  pages = {1503-1516},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026357},
  author = {Ayse Kivilcim Coskun and Tajana Simunic Rosing and Kenny C. Gross}
}
@article{journals/tcad/AlpertGHHQS04,
  title = {Porosity-aware buffered Steiner tree construction},
  pages = {517-526},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825864},
  author = {Charles J. Alpert and Gopal Gandham and Milos Hrkic and Jiang Hu and Stephen T. Quay and Cliff C. N. Sze}
}
@article{journals/tcad/SchoenmakerCG14,
  title = {Computation of Self-Induced Magnetic Field Effects Including the Lorentz Force for Fast-Transient Phenomena in Integrated-Circuit Devices},
  pages = {893-902},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2303050},
  author = {Wim Schoenmaker and Quan Chen and Philippe Galy}
}
@article{journals/tcad/ChenHC10,
  title = {Fast Test Integration: Toward Plug-and-Play At-Speed Testing of Multiple Clock Domains Based on IEEE Standard 1500},
  pages = {1837-1842},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2055010},
  author = {Po-Lin Chen and Yu-Chieh Huang and Tsin-Yuan Chang}
}
@article{journals/tcad/YangO12,
  title = {Tackling Resource Variations Through Adaptive Multicore Execution Frameworks},
  pages = {132-145},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2166829},
  author = {Chengmo Yang and Alex Orailoglu}
}
@article{journals/tcad/FluiterAKVW96,
  title = {The complexity of generalized retiming problems},
  pages = {1340-1353},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543767},
  author = {Babette van Antwerpen-de Fluiter and Emile H. L. Aarts and Jan H. M. Korst and Wim F. J. Verhaegh and Albert van der Werf}
}
@article{journals/tcad/PiazzaKJ99,
  title = {A physics-based semiconductor noise model suitable for efficient numerical implementation},
  pages = {1730-1740},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811322},
  author = {Alfredo J. Piazza and Can E. Korman and Amro M. Jaradeh}
}
@article{journals/tcad/TamB12,
  title = {SLIDER: Simulation of Layout-Injected Defects for Electrical Responses},
  pages = {918-929},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2184108},
  author = {Wing Chiu Tam and R. D. (Shawn) Blanton}
}
@article{journals/tcad/HuBZGZPS03,
  title = {Fast on-chip inductance simulation using a precorrected-FFT method},
  pages = {49-66},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805719},
  author = {Haitian Hu and David T. Blaauw and Vladimir Zolotov and Kaushik Gala and Min Zhao and Rajendran Panda and Sachin S. Sapatnekar}
}
@article{journals/tcad/PanOG89,
  title = {Improved algorithmic methods for the prediction of wavefront propagation behavior in multiconductor transmission lines for high frequency digital signal processors},
  pages = {608-621},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31517},
  author = {Guang-Wen Pan and Kenneth S. Olson and Barry K. Gilbert}
}
@article{journals/tcad/BalboniCPQS98,
  title = {Clock skew reduction in ASIC logic design: a methodology for clock tree management},
  pages = {344-356},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703824},
  author = {Alessandro Balboni and Claudio Costi and Massimo Pellencin and Andrea Quadrini and Donatella Sciuto}
}
@article{journals/tcad/ZemanianTJJ89,
  title = {Three-dimensional capacitance computations for VLSI/ULSI interconnections},
  pages = {1319-1326},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44512},
  author = {Armen H. Zemanian and Reginald P. Tewarson and Chi Ping Ju and Juif Frank Jen}
}
@article{journals/tcad/MaLTYL01,
  title = {Analytical charge-control and I-V model for submicrometer anddeep-submicrometer MOSFETs fully comprising quantum mechanical effects},
  pages = {495-502},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918208},
  author = {Yutao Ma and Litian Liu and Lilin Tian and Zhiping Yu and Zhijian Li}
}
@article{journals/tcad/ThomasN83,
  title = {Defining and Implementing a Multilevel Design Representation with Simulation Applications},
  pages = {135-145},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270031},
  author = {Donald E. Thomas and John A. Nestor}
}
@article{journals/tcad/Sapatnekar13a,
  title = {Editorial},
  pages = {1837-1838},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2290171},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/ChandraiahD08,
  title = {Code and Data Structure Partitioning for Parallel and Flexible MPSoC Specification Using Designer-Controlled Recoding},
  pages = {1078-1090},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923244},
  author = {Pramod Chandraiah and Rainer Dömer}
}
@article{journals/tcad/HeminkMK90,
  title = {Testability analysis of analog systems},
  pages = {573-583},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55186},
  author = {Gertjan J. Hemink and Berend W. Meijer and Hans G. Kerkhoff}
}
@article{journals/tcad/GhoshBRR06,
  title = {A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor},
  pages = {2934-2943},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882523},
  author = {Swaroop Ghosh and Swarup Bhunia and Arijit Raychowdhury and Kaushik Roy}
}
@article{journals/tcad/ChenO12,
  title = {On Diagnosis of Timing Failures in Scan Architecture},
  pages = {1102-1115},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2186298},
  author = {Mingjing Chen and Alex Orailoglu}
}
@article{journals/tcad/MarashD88,
  title = {Methodology for submicron device model development},
  pages = {299-306},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3161},
  author = {Vered Marash and Robert W. Dutton}
}
@article{journals/tcad/ShiTYO10,
  title = {Improved Launch for Higher TDF Coverage With Fewer Test Patterns},
  pages = {1294-1299},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2010.2047475},
  author = {Youhua Shi and Nozomu Togawa and Masao Yanagisawa and Tatsuo Ohtsuki}
}
@article{journals/tcad/ChungXZA12,
  title = {Path Criticality Computation in Parameterized Statistical Timing Analysis Using a Novel Operator},
  pages = {497-508},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2179042},
  author = {Jaeyong Chung and Jinjun Xiong and Vladimir Zolotov and Jacob A. Abraham}
}
@article{journals/tcad/OhCH12,
  title = {Efficient Thermal Simulation for 3-D IC With Thermal Through-Silicon Vias},
  pages = {1767-1771},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2196435},
  author = {Dongkeun Oh and Charlie Chung-Ping Chen and Yu Hen Hu}
}
@article{journals/tcad/Tsay93,
  title = {An exact zero-skew clock routing algorithm},
  pages = {242-249},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205004},
  author = {Ren-Song Tsay}
}
@article{journals/tcad/Miura-Mattausch94,
  title = {Analytical MOSFET model for quarter micron technologies},
  pages = {610-615},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277634},
  author = {Mitiko Miura-Mattausch}
}
@article{journals/tcad/Al-YamaniMM05,
  title = {Optimized reseeding by seed ordering and encoding},
  pages = {264-270},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.840550},
  author = {Ahmad A. Al-Yamani and Subhasish Mitra and Edward J. McCluskey}
}
@article{journals/tcad/MiyaseK04,
  title = {XID: Don't care identification of test patterns for combinational circuits},
  pages = {321-326},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822103},
  author = {Kohei Miyase and Seiji Kajihara}
}
@article{journals/tcad/IshiuraIY90,
  title = {Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor},
  pages = {868-875},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57785},
  author = {Nagisa Ishiura and Masayuki Ito and Shuzo Yajima}
}
@article{journals/tcad/ShebaitaDPI11,
  title = {A Novel Moment Based Framework for Accurate and Efficient Static Timing Analysis},
  pages = {1258-1262},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2121110},
  author = {Ahmed Shebaita and Debasish Das and Dusan Petranovic and Yehea I. Ismail}
}
@article{journals/tcad/TehranipourAN04,
  title = {Testing SoC interconnects for signal integrity using extended JTAG architecture},
  pages = {800-811},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826540},
  author = {Mohammad H. Tehranipour and Nisar Ahmed and Mehrdad Nourani}
}
@article{journals/tcad/MaldonadoW90,
  title = {A transient analytical model for predicting the redistribution of injected interstitials},
  pages = {846-855},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57792},
  author = {C. D. Maldonado and R. A. Williams}
}
@article{journals/tcad/Hajj12,
  title = {Extended Nodal Analysis},
  pages = {89-100},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2167330},
  author = {Ibrahim N. Hajj}
}
@article{journals/tcad/WangM88,
  title = {Hybrid designs generating maximum-length sequences},
  pages = {91-99},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3134},
  author = {Laung-Terng Wang and Edward J. McCluskey}
}
@article{journals/tcad/LiuCMMNP13,
  title = {Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization},
  pages = {406-418},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2228267},
  author = {Wei Liu and Andrea Calimera and Alberto Macii and Enrico Macii and Alberto Nannarelli and Massimo Poncino}
}
@article{journals/tcad/YehCL94,
  title = {A general purpose, multiple-way partitioning algorithm},
  pages = {1480-1488},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331405},
  author = {Ching-Wei Yeh and Chung-Kuan Cheng and Ting-Ting Y. Lin}
}
@article{journals/tcad/HagenKKR94,
  title = {On the intrinsic Rent parameter and spectra-based partitioning methodologies},
  pages = {27-37},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273752},
  author = {Lars W. Hagen and Andrew B. Kahng and Fadi J. Kurdahi and Champaka Ramachandran}
}
@article{journals/tcad/KahngLX07,
  title = {Statistical Timing Analysis in the Presence of Signal-Integrity Effects},
  pages = {1873-1877},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895771},
  author = {Andrew B. Kahng and Bao Liu and Xu Xu}
}
@article{journals/tcad/RoyBC10,
  title = {Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips},
  pages = {1696-1708},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061790},
  author = {Sudip Roy 0001 and Bhargab B. Bhattacharya and Krishnendu Chakrabarty}
}
@article{journals/tcad/MajumderBPK12,
  title = {On-Chip Network-Enabled Multicore Platforms Targeting Maximum Likelihood Phylogeny Reconstruction},
  pages = {1061-1073},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2188401},
  author = {Turbo Majumder and Michael Edward Borgens and Partha Pratim Pande and Ananth Kalyanaraman}
}
@article{journals/tcad/ChiangWS94,
  title = {A weighted Steiner tree-based global router with simultaneous length and density minimization},
  pages = {1461-1469},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331403},
  author = {Charles Chiang and Chak-Kuen Wong and Majid Sarrafzadeh}
}
@article{journals/tcad/PelzR94,
  title = {Pattern matching and refinement hybrid approach to circuit comparison},
  pages = {264-276},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259949},
  author = {Georg Pelz and Uli Roettcher}
}
@article{journals/tcad/JaffariA10,
  title = {Advanced Variance Reduction and Sampling Techniques for Efficient Statistical Timing Analysis},
  pages = {1894-1907},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061553},
  author = {Javid Jaffari and Mohab Anis}
}
@article{journals/tcad/ChenM91,
  title = {A delay distribution methodology for the optimal systolic synthesis of linear recurrence algorithms},
  pages = {685-697},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137498},
  author = {C. Y. Roger Chen and Michael Z. Moricz}
}
@article{journals/tcad/SpotoCH86,
  title = {Statistical Integrated Circuit Design and Characterization},
  pages = {90-103},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270180},
  author = {J. P. Spoto and W. T. Coston and C. Paul Hernandez}
}
@article{journals/tcad/WeinhardtL01,
  title = {Pipeline vectorization},
  pages = {234-248},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908452},
  author = {Markus Weinhardt and Wayne Luk}
}
@article{journals/tcad/GhoneimaI05,
  title = {Optimum positioning of interleaved repeaters in bidirectional buses},
  pages = {461-469},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842801},
  author = {Maged Ghoneima and Yehea I. Ismail}
}
@article{journals/tcad/MulvaneyRC89,
  title = {PEPPER-a process simulator for VLSI},
  pages = {336-349},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.29588},
  author = {Brian J. Mulvaney and Walter B. Richardson and Timothy L. Crandle}
}
@article{journals/tcad/SerraSMM90,
  title = {The analysis of one-dimensional linear cellular automata and their aliasing properties},
  pages = {767-778},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55213},
  author = {Micaela Serra and Terry Slater and Jon C. Muzio and D. Michael Miller}
}
@article{journals/tcad/SuWL99,
  title = {A timing-driven soft-macro placement and resynthesis method in interaction with chip floorplanning},
  pages = {475-483},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752930},
  author = {Hsiao-Pin Su and Allen C.-H. Wu and Youn-Long Lin}
}
@article{journals/tcad/LeeM12,
  title = {Obstacle-Aware Clock-Tree Shaping During Placement},
  pages = {205-216},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2173490},
  author = {Dongjin Lee and Igor L. Markov}
}
@article{journals/tcad/WatanabeB93,
  title = {Heuristic minimization of multiple-valued relations},
  pages = {1458-1472},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256920},
  author = {Yosinori Watanabe and Robert K. Brayton}
}
@article{journals/tcad/KoN08,
  title = {Automated Scan Chain Division for Reducing Shift and Capture Power During Broadside At-Speed Test},
  pages = {2092-2097},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006091},
  author = {Ho Fai Ko and Nicola Nicolici}
}
@article{journals/tcad/GuggenbuhlMS91,
  title = {Simulation lossless symmetrical three conductor systems},
  pages = {904-910},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87600},
  author = {Walter Guggenbühl and Guy Morbach and Michael Schaller}
}
@article{journals/tcad/WolfKA89,
  title = {Addendum to 'A kernel-finding state assignment algorithm for multi-level logic'},
  pages = {925-927},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31552},
  author = {Wayne Wolf and Kurt Keutzer and Janaki Akella}
}
@article{journals/tcad/AlpertLKD04,
  title = {Closed-form delay and slew metrics made easy},
  pages = {1661-1669},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837727},
  author = {Charles J. Alpert and Frank Liu and Chandramouli V. Kashyap and Anirudh Devgan}
}
@article{journals/tcad/LiuCM04,
  title = {The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation},
  pages = {1200-1208},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831592},
  author = {Qing Huo Liu and Candong Cheng and Hisham Z. Massoud}
}
@article{journals/tcad/CabodiCQ99,
  title = {Improving the efficiency of BDD-based operators by means of partitioning},
  pages = {545-556},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759068},
  author = {Gianpiero Cabodi and Paolo Camurati and Stefano Quer}
}
@article{journals/tcad/ChengLW92,
  title = {Optimal diagnostic methods for wiring interconnects},
  pages = {1161-1166},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.160002},
  author = {Wu-Tung Cheng and James L. Lewandowski and Eleanor Wu}
}
@article{journals/tcad/JangJK11,
  title = {Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization},
  pages = {96-109},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2066650},
  author = {Hochang Jang and Deokjin Joo and Taewhan Kim}
}
@article{journals/tcad/GuerrieriN88,
  title = {Simulation of microcrack effects in dissolution of positive resist exposed by X-ray lithography},
  pages = {755-764},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3946},
  author = {Roberto Guerrieri and Andrew R. Neureuther}
}
@article{journals/tcad/LeeP03,
  title = {Timed compiled-code functional simulation of embedded software for performance analysis of SOC design},
  pages = {1-14},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805721},
  author = {Jong-Yeol Lee and In-Cheol Park}
}
@article{journals/tcad/PendurkarCZ01,
  title = {Switching activity generation with automated BIST synthesis forperformance testing of interconnects},
  pages = {1143-1158},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945309},
  author = {Rajesh Pendurkar and Abhijit Chatterjee and Yervant Zorian}
}
@article{journals/tcad/ChanHBC11,
  title = {Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks},
  pages = {1507-1520},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2157157},
  author = {Johnnie Chan and Gilbert Hendry and Keren Bergman and Luca P. Carloni}
}
@article{journals/tcad/PleumeekersSM95,
  title = {Investigation into the properties of the explicit method for the resolution of the semiconductor device equations},
  pages = {459-463},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372372},
  author = {Jacco L. Pleumeekers and Claude M. Simon and Serge Mottet}
}
@article{journals/tcad/LingappanRRJC06,
  title = {Test-Volume Reduction in Systems-on-a-Chip Using Heterogeneous and Multilevel Compression Techniques},
  pages = {2193-2206},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862735},
  author = {Loganathan Lingappan and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha and Srimat T. Chakradhar}
}
@article{journals/tcad/BozorgzadehKS03,
  title = {Creating and exploiting flexibility in rectilinear Steiner trees},
  pages = {605-615},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810747},
  author = {Elaheh Bozorgzadeh and Ryan Kastner and Majid Sarrafzadeh}
}
@article{journals/tcad/YuKW03,
  title = {Optimal joint module-selection and retiming with carry-save representation},
  pages = {836-846},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814251},
  author = {Zhan Yu and Kei-Yong Khoo and Alan N. Willson Jr.}
}
@article{journals/tcad/HayashiY00,
  title = {EMI-noise analysis under ASIC design environment},
  pages = {1337-1346},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892857},
  author = {Sachio Hayashi and Masaaki Yamada}
}
@article{journals/tcad/WangG02,
  title = {DS-LFSR: a BIST TPG for low switching activity},
  pages = {842-851},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013896},
  author = {Seongmoon Wang and Sandeep K. Gupta}
}
@article{journals/tcad/DeyGP98,
  title = {A controller redesign technique to enhance testability of controller-data path circuits},
  pages = {157-168},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681265},
  author = {Sujit Dey and Vijay Gangaram and Miodrag Potkonjak}
}
@article{journals/tcad/VecchiMR97,
  title = {An efficient solution scheme for the spherical-harmonics expansion of the Boltzmann transport equation [MOS transistors]},
  pages = {353-361},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602472},
  author = {Maria Cristina Vecchi and Jan Mohring and Massimo Rudan}
}
@article{journals/tcad/LiaoHL05,
  title = {Temperature and supply Voltage aware performance and power modeling at microarchitecture level},
  pages = {1042-1053},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850860},
  author = {Weiping Liao and Lei He and Kevin M. Lepak}
}
@article{journals/tcad/ChenSAGNY08,
  title = {A Robust Algorithm for Passive Reduced-Order Macromodeling of MTLs With FD-PUL Parameters Using Integrated Congruence Transform},
  pages = {574-578},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915535},
  author = {Changzhong Chen and Dharmendra Saraswat and Ramachandra Achar and Emad Gad and Michel S. Nakhla and Mustapha Chérif-Eddine Yagoub}
}
@article{journals/tcad/PaffrathS93,
  title = {Method of temporary coordinate domains for moving boundary value problems [semiconductor processing simulation]},
  pages = {746-756},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229749},
  author = {Meinhard Paffrath and Karl Steger}
}
@article{journals/tcad/MitraAM99,
  title = {An output encoding problem and a solution technique},
  pages = {761-768},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766726},
  author = {Subhasish Mitra and LaNae J. Avra and Edward J. McCluskey}
}
@article{journals/tcad/LawD88,
  title = {Verification of analytic point defect models using SUPREM-IV [dopant diffusion]},
  pages = {181-190},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3148},
  author = {Mark E. Law and Robert W. Dutton}
}
@article{journals/tcad/PinelloCS08,
  title = {Fault-Tolerant Distributed Deployment of Embedded Control Software},
  pages = {906-919},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917971},
  author = {Claudio Pinello and Luca P. Carloni and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/ChangHYS93,
  title = {A robust over-the-cell channel router},
  pages = {1592-1599},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256934},
  author = {Lih-Der Chang and Pei-Yung Hsiao and Jin-Tai Yan and Paul-Waie Shew}
}
@article{journals/tcad/HalamaPRSSS95,
  title = {VISTA-user interface, task level, and tool integration},
  pages = {1208-1222},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466337},
  author = {Stefan Halama and Christoph Pichler and Gerhard Rieger and Gerhard Schrom and Thomas Simlinger and Siegfried Selberherr}
}
@article{journals/tcad/CaiPL06,
  title = {Joint Power Management of Memory and Disk Under Performance Constraints},
  pages = {2697-2711},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882587},
  author = {Le Cai and Nathaniel Pettis and Yung-Hsiang Lu}
}
@article{journals/tcad/WeiD08,
  title = {Structural Macromodeling of Analog Circuits Through Model Decoupling and Transformation},
  pages = {712-725},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917575},
  author = {Ying Wei and Alex Doboli}
}
@article{journals/tcad/BoseN05,
  title = {Schematic array models for associative and non-associative memory circuits},
  pages = {1582-1593},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852051},
  author = {Soumitra Bose and Amit Nandi}
}
@article{journals/tcad/LinCL11,
  title = {Critical-Trunk-Based Obstacle-Avoiding Rectilinear Steiner Tree Routings and Buffer Insertion for Delay and Slack Optimization},
  pages = {1335-1348},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2150222},
  author = {Yen-Hung Lin and Shu-Hsin Chang and Yih-Lang Li}
}
@article{journals/tcad/ZengHAC06,
  title = {Understanding and closed-form-formula determination of frequency-dependent bonding-pad characterization},
  pages = {1696-1704},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858263},
  author = {Xiangyin Zeng and Jiangqi He and M. N. Abdulla and Qing-Lun Chen}
}
@article{journals/tcad/Jha89a,
  title = {A totally self-checking checker for Borden's code},
  pages = {731-736},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31530},
  author = {Niraj K. Jha}
}
@article{journals/tcad/CarlsonR87,
  title = {A Scanline Data Structure Processor for VLSI Geometry Checking},
  pages = {780-794},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270321},
  author = {Erik C. Carlson and Rob A. Rutenbar}
}
@article{journals/tcad/MuraliBM07,
  title = {An Application-Specific Design Methodology for On-Chip Crossbar Generation},
  pages = {1283-1296},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888284},
  author = {Srinivasan Murali and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/GalanisTTG06,
  title = {A high-performance data path for synthesizing DSP kernels},
  pages = {1154-1162},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855965},
  author = {Michalis D. Galanis and George Theodoridis and Spyros Tragoudas and Constantinos E. Goutis}
}
@article{journals/tcad/KagarisMT94,
  title = {A method for pseudo-exhaustive test pattern generation},
  pages = {1170-1178},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310906},
  author = {Dimitrios Kagaris and Fillia Makedon and Spyros Tragoudas}
}
@article{journals/tcad/SahniW88,
  title = {Two NP-hard interchangeable terminal problems},
  pages = {467-472},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3181},
  author = {Sartaj K. Sahni and San-Yuan Wu}
}
@article{journals/tcad/ZhouHLL07,
  title = {A Novel 3-D Dynamic Cellular Automata Model for Photoresist-Etching Process Simulation},
  pages = {100-114},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.882510},
  author = {Zai-Fa Zhou and Qing-An Huang and Wei-Hua Li and Wei Lu}
}
@article{journals/tcad/ShiQZX14,
  title = {Error Model Guided Joint Performance and Endurance Optimization for Flash Memory},
  pages = {343-355},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288691},
  author = {Liang Shi and Keni Qiu and Mengying Zhao and Chun Jason Xue}
}
@article{journals/tcad/FujitaFM93,
  title = {Variable ordering algorithms for ordered binary decision diagrams and their evaluation},
  pages = {6-12},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184839},
  author = {Masahiro Fujita and Hisanori Fujisawa and Yusuke Matsunaga}
}
@article{journals/tcad/El-MalehR95,
  title = {Delay-fault testability preservation of the concurrent decomposition and factorization transformations},
  pages = {582-590},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384420},
  author = {Aiman H. El-Maleh and Janusz Rajski}
}
@article{journals/tcad/Cortadella03,
  title = {Timing-driven logic bi-decomposition},
  pages = {675-685},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811447},
  author = {Jordi Cortadella}
}
@article{journals/tcad/KimCY13,
  title = {MULTES: Multilevel Temporal-Parallel Event-Driven Simulation},
  pages = {845-857},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2237769},
  author = {Dusung Kim and Maciej J. Ciesielski and Seiyang Yang}
}
@article{journals/tcad/XiongW11,
  title = {Dual Algorithms for Vectorless Power Grid Verification Under Linear Current Constraints},
  pages = {1469-1482},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2158433},
  author = {Xuanxing Xiong and Jia Wang}
}
@article{journals/tcad/Estreich83,
  title = {A Simulation Model for Schottky Diodes in GaAs Integrated Circuits},
  pages = {106-111},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270026},
  author = {D. B. Estreich}
}
@article{journals/tcad/RaoT87,
  title = {Network Partitioning and Ordering for MOS VLSI Circuits},
  pages = {128-144},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270255},
  author = {Vasant B. Rao and Timothy N. Trick}
}
@article{journals/tcad/BaoPTC13,
  title = {Generation of Effective 1-Detect TDF Patterns for Detecting Small-Delay Defects},
  pages = {1583-1594},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2266374},
  author = {Fang Bao and Ke Peng and Mohammad Tehranipoor and Krishnendu Chakrabarty}
}
@article{journals/tcad/KarfaBSM13,
  title = {Verification of Loop and Arithmetic Transformations of Array-Intensive Behaviors},
  pages = {1787-1800},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2272536},
  author = {Chandan Karfa and Kunal Banerjee and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@article{journals/tcad/FangCWG12a,
  title = {Diagnosis of Board-Level Functional Failures Under Uncertainty Using Dempster-Shafer Theory},
  pages = {1586-1599},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2198884},
  author = {Hongxia Fang and Krishnendu Chakrabarty and Zhiyuan Wang and Xinli Gu}
}
@article{journals/tcad/CoxR94,
  title = {On necessary and nonconflicting assignments in algorithmic test pattern generation},
  pages = {515-530},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.275361},
  author = {Henry Cox and Janusz Rajski}
}
@article{journals/tcad/ShinS87,
  title = {A Detailed Router Based on Incremental Routing Modifications: Mighty},
  pages = {942-955},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270336},
  author = {Hyunchul Shin and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/DongZX10,
  title = {Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs},
  pages = {1959-1972},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2062811},
  author = {Xiangyu Dong and Jishen Zhao and Yuan Xie 0001}
}
@article{journals/tcad/HamdiouiAGR04,
  title = {Linked faults in random access memories: concept, fault models, test algorithms, and industrial results},
  pages = {737-757},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826578},
  author = {Said Hamdioui and Zaid Al-Ars and A. J. van de Goor and Mike Rodgers}
}
@article{journals/tcad/HeloueAN09,
  title = {Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation},
  pages = {874-887},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2016546},
  author = {Khaled R. Heloue and Navid Azizi and Farid N. Najm}
}
@article{journals/tcad/HanS84,
  title = {Single-Row Routing in Narrow Streets},
  pages = {235-241},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270080},
  author = {Sangyong Han and Sartaj Sahni}
}
@article{journals/tcad/Li07a,
  title = {Transparent-Test Methodologies for Random Access Memories Without/With ECC},
  pages = {1888-1893},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895772},
  author = {Jin-Fu Li}
}
@article{journals/tcad/DevadasK92a,
  title = {Synthesis of robust delay-fault-testable circuits: practice},
  pages = {277-300},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124416},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/ChengK00,
  title = {A temperature-aware simulation environment for reliable ULSI chipdesign},
  pages = {1211-1220},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875333},
  author = {Yi-Kan Cheng and Sung-Mo Kang}
}
@article{journals/tcad/KimK96,
  title = {A new triple-layer OTC channel router},
  pages = {1059-1070},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536712},
  author = {Jaewon Kim and Sung-Mo Kang}
}
@article{journals/tcad/RoychowdhuryM06,
  title = {Delivering global DC convergence for large mixed-signal circuits via homotopy/continuation methods},
  pages = {66-78},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852461},
  author = {Jaijeet S. Roychowdhury and Robert C. Melville}
}
@article{journals/tcad/KangKYK11,
  title = {Runtime Power Management of 3-D Multi-Core Architectures Under Peak Power and Temperature Constraints},
  pages = {905-918},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2101371},
  author = {Kyungsu Kang and Jungsoo Kim and Sungjoo Yoo and Chong-Min Kyung}
}
@article{journals/tcad/SaaiedAAN05,
  title = {Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree},
  pages = {1637-1643},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852034},
  author = {Haydar Saaied and Dhamin Al-Khalili and Asim J. Al-Khalili and Mohamed Nekili}
}
@article{journals/tcad/JafariLJY10,
  title = {Buffer Optimization in Network-on-Chip Through Flow Regulation},
  pages = {1973-1986},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2063130},
  author = {Fahimeh Jafari and Zhonghai Lu and Axel Jantsch and Mohammad Hossien Yaghmaee}
}
@article{journals/tcad/SakuraiLN92,
  title = {Fast simulated diffusion: an optimization algorithm for multiminimum problems and its application to MOSFET model parameter extraction},
  pages = {228-234},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124401},
  author = {Takayasu Sakurai and Bill Lin and A. Richard Newton}
}
@article{journals/tcad/ShiraishiSF91,
  title = {Optimality of a feedthrough assignment algorithm in a CMOS logic cell layout},
  pages = {982-993},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85736},
  author = {Yoichi Shiraishi and Jun'ya Sakemi and Kazuyuki Fukuda}
}
@article{journals/tcad/TangD06,
  title = {High-level synthesis of /spl Delta//spl Sigma/ Modulator topologies optimized for complexity, sensitivity, and power consumption},
  pages = {597-607},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854633},
  author = {Hua Tang and Alex Doboli}
}
@article{journals/tcad/SierraCCB15,
  title = {A Formal Method for Optimal High-Level Casting of Heterogeneous Fixed-Point Adders and Subtractors},
  pages = {52-62},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2365094},
  author = {Roberto Sierra and Carlos Carreras and Gabriel Caffarena and Carlos A. López Bario}
}
@article{journals/tcad/JiangCJ00,
  title = {Crosstalk-driven interconnect optimization by simultaneous gate andwire sizing},
  pages = {999-1010},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863640},
  author = {Iris Hui-Ru Jiang and Yao-Wen Chang and Jing-Yang Jou}
}
@article{journals/tcad/BilginGNNR15,
  title = {Trade-Offs for Threshold Implementations Illustrated on AES},
  pages = {1188-1200},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2419623},
  author = {Begül Bilgin and Benedikt Gierlichs and Svetla Nikova and Ventzislav Nikov and Vincent Rijmen}
}
@article{journals/tcad/BertozziBM05,
  title = {Error control schemes for on-chip communication links: the energy-reliability tradeoff},
  pages = {818-831},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847907},
  author = {Davide Bertozzi and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/GuptaKSS06,
  title = {Gate-length biasing for runtime-leakage control},
  pages = {1475-1485},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857313},
  author = {Puneet Gupta and Andrew B. Kahng and Puneet Sharma and Dennis Sylvester}
}
@article{journals/tcad/ChenL84,
  title = {Three-Layer Channel Routing},
  pages = {156-163},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270070},
  author = {Yun Kang Chen and Mei Lun Liu}
}
@article{journals/tcad/XiongZVH09,
  title = {Optimal Test Margin Computation for At-Speed Structural Test},
  pages = {1414-1423},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024709},
  author = {Jinjun Xiong and Vladimir Zolotov and Chandu Visweswariah and Peter A. Habitz}
}
@article{journals/tcad/FeldmanWW93,
  title = {An efficient algorithm for some multirow layout problems},
  pages = {1178-1185},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238610},
  author = {Jack A. Feldman and Israel A. Wagner and Shmuel Wimer}
}
@article{journals/tcad/RoyM07a,
  title = {ECO-System: Embracing the Change in Placement},
  pages = {2173-2185},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907271},
  author = {Jarrod A. Roy and Igor L. Markov}
}
@article{journals/tcad/DSilvaKW08,
  title = {A Survey of Automated Techniques for Formal Software Verification},
  pages = {1165-1178},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923410},
  author = {Vijay D'Silva and Daniel Kroening and Georg Weissenbacher}
}
@article{journals/tcad/BhattacharyaM01,
  title = {Augmentation of SPICE for simulation of circuits containingresonant tunneling diodes},
  pages = {39-50},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905673},
  author = {Mayukh Bhattacharya and Pinaki Mazumder}
}
@article{journals/tcad/YanilmazE91,
  title = {Numerical device modeling for electronic circuit simulation},
  pages = {366-375},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67790},
  author = {Mehmet Yanilmaz and Virgil Eveleigh}
}
@article{journals/tcad/RudnickCP94,
  title = {An observability enhancement approach for improved testability and at-speed test},
  pages = {1051-1056},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298041},
  author = {Elizabeth M. Rudnick and Vivek Chickermane and Janak H. Patel}
}
@article{journals/tcad/ChoyCW96,
  title = {Incremental layout placement modification algorithms},
  pages = {437-445},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494707},
  author = {Chiu-sing Choy and Tsz-Shing Cheung and Kam-Keung Wong}
}
@article{journals/tcad/XieCF00,
  title = {SPICE models for flicker noise in n-MOSFETs from subthreshold tostrong inversion},
  pages = {1293-1303},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892853},
  author = {Dingming Xie and Mengzhang Cheng and Leonard Forbes}
}
@article{journals/tcad/BinderHS03,
  title = {Rigorous integration of semiconductor process and device simulators},
  pages = {1204-1214},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816219},
  author = {Thomas Binder and Andreas Hössinger and Siegfried Selberherr}
}
@article{journals/tcad/TakachJ91,
  title = {Easily testable gate-level and DCVS multipliers},
  pages = {932-942},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87603},
  author = {Andres R. Takach and Niraj K. Jha}
}
@article{journals/tcad/SridharaS07,
  title = {Coding for Reliable On-Chip Buses: A Class of Fundamental Bounds and Practical Codes},
  pages = {977-982},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884418},
  author = {Srinivasa R. Sridhara and Naresh R. Shanbhag}
}
@article{journals/tcad/BartlettBR91,
  title = {Timing optimization of multiphase sequential logic},
  pages = {51-62},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62791},
  author = {Karen A. Bartlett and Gaetano Borriello and Sitaram Raju}
}
@article{journals/tcad/McDonaldF88,
  title = {High-voltage device modeling for SPICE simulation of HVIC's},
  pages = {425-432},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3176},
  author = {R. J. McDonald and Jerry G. Fossum}
}
@article{journals/tcad/Moglestue85,
  title = {A Monte Carlo Particle Study of the Intrinsic Noise Figure in GaAs MESFET's},
  pages = {536-540},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270154},
  author = {C. Moglestue}
}
@article{journals/tcad/SassoneL06,
  title = {Traffic: a novel geometric algorithm for fast wire-optimized floorplanning},
  pages = {1075-1086},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855921},
  author = {Peter G. Sassone and Sung Kyu Lim}
}
@article{journals/tcad/BanerjeeM02,
  title = {Analysis of on-chip inductance effects for distributed RLC interconnects},
  pages = {904-915},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800459},
  author = {Kaustav Banerjee and Amit Mehrotra}
}
@article{journals/tcad/LiHH10,
  title = {Testing Random Defect and Process Variation Induced Comparison Faults of TCAMs With Asymmetric Cells},
  pages = {1843-1847},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2072710},
  author = {Jin-Fu Li and Yu-Jen Huang and Yong-Jyun Hu}
}
@article{journals/tcad/Rubanov11,
  title = {A General Framework to Perform the MAX/MIN Operations in Parameterized Statistical Timing Analysis Using Information Theoretic Concepts},
  pages = {1011-1019},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2113610},
  author = {Nikolay Rubanov}
}
@article{journals/tcad/BourenkovMM05,
  title = {MOS table models for circuit simulation},
  pages = {352-362},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842818},
  author = {Victor Bourenkov and Kevin G. McCarthy and Alan Mathewson}
}
@article{journals/tcad/ChantrapornchaiSH00,
  title = {Efficient design exploration based on module utility selection},
  pages = {19-29},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822617},
  author = {Chantana Chantrapornchai and Edwin Hsing-Mean Sha and Xiaobo Sharon Hu}
}
@article{journals/tcad/PedronS88,
  title = {Analysis and synthesis of combinational pass transistor circuits},
  pages = {775-786},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3948},
  author = {Corrado Pedron and André Stauffer}
}
@article{journals/tcad/JingHXBCG04,
  title = {UTACO: a unified timing and congestion optimization algorithm for standard cell global routing},
  pages = {358-365},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823354},
  author = {Tong Jing and Xianlong Hong and Jingyu Xu and Haiyun Bao and Chung-Kuan Cheng and Jun Gu}
}
@article{journals/tcad/SokelM85,
  title = {Practical Integration of Process, Device, and Circuit Simulation},
  pages = {554-560},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270157},
  author = {R. I. Sokel and D. B. MacMillen}
}
@article{journals/tcad/RenPK05,
  title = {Sensitivity guided net weighting for placement-driven synthesis},
  pages = {711-721},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846367},
  author = {Haoxing Ren and David Zhigang Pan and David S. Kung}
}
@article{journals/tcad/MitsuhashiY87,
  title = {A Resistance Calculation Algorithm and Its Application to Circuit Extraction},
  pages = {337-345},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270278},
  author = {Takashi Mitsuhashi and Kenji Yoshida}
}
@article{journals/tcad/CohoonP87,
  title = {Genetic Placement},
  pages = {956-964},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270337},
  author = {James P. Cohoon and William D. Paris}
}
@article{journals/tcad/EllerveeMCH01,
  title = {System-level data-format exploration for dynamically allocated datastructures},
  pages = {1469-1472},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969440},
  author = {Peeter Ellervee and Miguel Miranda and Francky Catthoor and Ahmed Hemani}
}
@article{journals/tcad/YenYY15,
  title = {Comment on "On Optimal Hyperuniversal and Rearrangeable Switch Box Designs"},
  pages = {1133-1137},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2408256},
  author = {Mao-Hsu Yen and Hung-Kuan Yen and Chu Yu}
}
@article{journals/tcad/LeeKWC08,
  title = {Fast and Optimal Redundant Via Insertion},
  pages = {2197-2208},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006151},
  author = {Kuang-Yao Lee and Cheng-Kok Koh and Ting-Chi Wang and Kai-Yuan Chao}
}
@article{journals/tcad/Laux85,
  title = {Techniques for Small-Signal Analysis of Semiconductor Devices},
  pages = {472-481},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270145},
  author = {Steven E. Laux}
}
@article{journals/tcad/UebbingF86,
  title = {Process-Based Three-Dimensional Capacitance Simulation -- TRICEPS},
  pages = {215-220},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270189},
  author = {R. H. Uebbing and Masao Fukuma}
}
@article{journals/tcad/KimOYK09,
  title = {An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution},
  pages = {568-581},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2013993},
  author = {Jungsoo Kim and Seungyong Oh and Sungjoo Yoo and Chong-Min Kyung}
}
@article{journals/tcad/HarishBP07,
  title = {On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface Methodology},
  pages = {606-614},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883910},
  author = {B. P. Harish and Navakanta Bhat and Mahesh B. Patil}
}
@article{journals/tcad/Bryant87,
  title = {Algorithmic Aspects of Symbolic Switch Network Analysis},
  pages = {618-633},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270309},
  author = {Randal E. Bryant}
}
@article{journals/tcad/EngelkePRB06,
  title = {Simulating Resistive-Bridging and Stuck-At Faults},
  pages = {2181-2192},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.871626},
  author = {Piet Engelke and Ilia Polian and Michel Renovell and Bernd Becker}
}
@article{journals/tcad/DinizSBH15,
  title = {A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding},
  pages = {238-251},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2384517},
  author = {Cláudio Machado Diniz and Muhammad Shafique and Sergio Bampi and Jörg Henkel}
}
@article{journals/tcad/BozorgzadehGTS04,
  title = {Optimal integer delay-budget assignment on directed acyclic graphs},
  pages = {1184-1199},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829812},
  author = {Elaheh Bozorgzadeh and Soheil Ghiasi and Atsushi Takahashi 0001 and Majid Sarrafzadeh}
}
@article{journals/tcad/TengCRK97,
  title = {iTEM: a temperature-dependent electromigration reliability diagnosis tool},
  pages = {882-893},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644613},
  author = {Chin-Chi Teng and Yi-Kan Cheng and Elyse Rosenbaum and Sung-Mo Kang}
}
@article{journals/tcad/YangHCMC86,
  title = {An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design},
  pages = {5-14},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270172},
  author = {Ping Yang and Dale E. Hocevar and Paul F. Cox and Charles F. Machala III and Pallab K. Chatterjee}
}
@article{journals/tcad/MurrayH90,
  title = {Hierarchical test generation using precomputed tests for modules},
  pages = {594-603},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55189},
  author = {Brian T. Murray and John P. Hayes}
}
@article{journals/tcad/KajiharaPKR95,
  title = {Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits},
  pages = {1496-1504},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476580},
  author = {Seiji Kajihara and Irith Pomeranz and Kozo Kinoshita and Sudhakar M. Reddy}
}
@article{journals/tcad/BlaauwZS02,
  title = {Slope propagation in static timing analysis},
  pages = {1180-1195},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802274},
  author = {David T. Blaauw and Vladimir Zolotov and Savithri Sundareswaran}
}
@article{journals/tcad/Dmitriev-Zdorov98,
  title = {Multicycle generalization. A new way to improve the convergence of waveform relaxation for circuit simulation},
  pages = {435-443},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703936},
  author = {Vladimir B. Dmitriev-Zdorov}
}
@article{journals/tcad/OhmKD97,
  title = {A unified lower bound estimation technique for high-level synthesis},
  pages = {458-472},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631209},
  author = {Seong Yong Ohm and Fadi J. Kurdahi and Nikil D. Dutt}
}
@article{journals/tcad/SovianiTE07,
  title = {Optimizing Sequential Cycles Through Shannon Decomposition and Retiming},
  pages = {456-467},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.890583},
  author = {Cristian Soviani and Olivier Tardieu and Stephen A. Edwards}
}
@article{journals/tcad/OborilBET15,
  title = {Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy},
  pages = {367-380},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2015.2391254},
  author = {Fabian Oboril and Rajendra Bishnoi and Mojtaba Ebrahimi and Mehdi Baradaran Tahoori}
}
@article{journals/tcad/BaidyaM05,
  title = {Layout verification for mixed-domain integrated MEMS},
  pages = {563-577},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844100},
  author = {Bikram Baidya and Tamal Mukherjee}
}
@article{journals/tcad/KahngR92a,
  title = {On the performance bounds for a class of rectilinear Steiner tree heuristics in arbitrary dimension},
  pages = {1462-1465},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.177409},
  author = {Andrew B. Kahng and Gabriel Robins}
}
@article{journals/tcad/TanS00,
  title = {Hierarchical symbolic analysis of analog integrated circuits viadeterminant decision diagrams},
  pages = {401-412},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838990},
  author = {Sheldon X.-D. Tan and C.-J. Richard Shi}
}
@article{journals/tcad/NawinneJRRP15,
  title = {Exploring Multilevel Cache Hierarchies in Application Specific MPSoCs},
  pages = {1991-2003},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2445736},
  author = {Isuru Nawinne and Haris Javaid and Roshan G. Ragel and Swarnalatha Radhakrishnan and Sri Parameswaran}
}
@article{journals/tcad/ParkM92,
  title = {An efficient delay test generation system for combinational logic circuits},
  pages = {926-938},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144857},
  author = {Eun Sei Park and M. Ray Mercer}
}
@article{journals/tcad/MohC03,
  title = {Comments on "Handling soft modules in general nonslicing floorplan using Lagrangian relaxation"},
  pages = {1684-1686},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819428},
  author = {Teng-Sheng Moh and Tsu-Shuan Chang}
}
@article{journals/tcad/Song92,
  title = {An algorithm for L-shaped channel routing in a diagonal model},
  pages = {267-270},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124405},
  author = {Xiaoyu Song}
}
@article{journals/tcad/KabbaniAA05,
  title = {Delay analysis of CMOS gates using modified logical effort model},
  pages = {937-947},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847892},
  author = {Adnan Kabbani and Dhamin Al-Khalili and Asim J. Al-Khalili}
}
@article{journals/tcad/Al-HarbiNA07,
  title = {March DSS: A New Diagnostic March Test for All Memory Simple Static Faults},
  pages = {1713-1720},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895609},
  author = {Sultan M. Al-Harbi and Fadel Noor and Fadi M. Al-Turjman}
}
@article{journals/tcad/LuoYMWS11,
  title = {A New Strategy for Simultaneous Escape Based on Boundary Routing},
  pages = {205-214},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2097173},
  author = {Lijuan Luo and Tan Yan and Qiang Ma 0002 and Martin D. F. Wong and Toshiyuki Shibuya}
}
@article{journals/tcad/PleskaczOM99,
  title = {A DRC-based algorithm for extraction of critical areas for opens in large VLSI circuits},
  pages = {151-162},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743724},
  author = {Witold A. Pleskacz and Charles H. Ouyang and Wojciech Maly}
}
@article{journals/tcad/PomeranzR03c,
  title = {Transparent scan: a new approach to test generation and test compaction for scan circuits that incorporates limited scan operations},
  pages = {1663-1670},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819424},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/WatanabeKS87,
  title = {A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor},
  pages = {241-250},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270268},
  author = {T. Watanabe and H. Kitazawa and Y. Sugiyama}
}
@article{journals/tcad/XiangZ11,
  title = {Cost-Effective Power-Aware Core Testing in NoCs Based on a New Unicast-Based Multicast Scheme},
  pages = {135-147},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2066070},
  author = {Dong Xiang and Ye Zhang}
}
@article{journals/tcad/MaideeAB05,
  title = {Timing-driven partitioning-based placement for island style FPGAs},
  pages = {395-406},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842812},
  author = {Pongstorn Maidee and Cristinel Ababei and Kia Bazargan}
}
@article{journals/tcad/YuanQVS08,
  title = {An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting},
  pages = {1159-1164},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923245},
  author = {Lin Yuan and Gang Qu and Tiziano Villa and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Simard-Normandin83,
  title = {Channel Length Dependence of the Body-Factor Effect in NMOS Devices},
  pages = {2-4},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270015},
  author = {M. Simard-Normandin}
}
@article{journals/tcad/Lee88,
  title = {A new framework of design rules for compaction of VLSI layouts},
  pages = {1195-1204},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9189},
  author = {Jin-fuw Lee}
}
@article{journals/tcad/YalcinMPBSH01,
  title = {Fast and accurate timing characterization using functionalinformation},
  pages = {315-331},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908474},
  author = {Hakan Yalcin and Mohammad Mortazavi and Robert Palermo and Cyrus Bamji and Karem A. Sakallah and John P. Hayes}
}
@article{journals/tcad/RoyCCH07,
  title = {Numerically Convex Forms and Their Application in Gate Sizing},
  pages = {1637-1647},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895793},
  author = {Sanghamitra Roy and Weijen Chen and Charlie Chung-Ping Chen and Yu Hen Hu}
}
@article{journals/tcad/CalimeraLMP14,
  title = {Dynamic Indexing: Leakage-Aging Co-Optimization for Caches},
  pages = {251-264},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2287187},
  author = {Andrea Calimera and Mirko Loghi and Enrico Macii and Massimo Poncino}
}
@article{journals/tcad/IvanovA88,
  title = {Dynamic testability measures for ATPG},
  pages = {598-608},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3198},
  author = {André Ivanov and Vinod K. Agarwal}
}
@article{journals/tcad/ShelarSS06,
  title = {Technology Mapping Algorithm Targeting Routing Congestion Under Delay Constraints},
  pages = {625-636},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870078},
  author = {Rupesh S. Shelar and Prashant Saxena and Sachin S. Sapatnekar}
}
@article{journals/tcad/ChangHM03,
  title = {A new reasoning scheme for efficient redundancy addition and removal},
  pages = {945-951},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814239},
  author = {Chih-Wei Jim Chang and Ming-Fu Hsiao and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/DuanZCD15,
  title = {Accurate Predictions of Process-Execution Time and Process Status Based on Support-Vector Regression for Enterprise Information Systems},
  pages = {354-366},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387831},
  author = {Qing Duan and Jun Zeng and Krishnendu Chakrabarty and Gary Dispoto}
}
@article{journals/tcad/TehHT10,
  title = {Performance-Based Optical Proximity Correction Methodology},
  pages = {51-64},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2032360},
  author = {Siew-Hong Teh and Chun-Huat Heng and Arthur Tay}
}
@article{journals/tcad/Tollis91,
  title = {A new approach to wiring layouts},
  pages = {1392-1400},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97618},
  author = {Ioannis G. Tollis}
}
@article{journals/tcad/LiC04,
  title = {Test set embedding for deterministic BIST using a reconfigurable interconnection network},
  pages = {1289-1305},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831593},
  author = {Lei Li and Krishnendu Chakrabarty}
}
@article{journals/tcad/HuangYH11,
  title = {A Network-Flow Based Pin-Count Aware Routing Algorithm for Broadcast-Addressing EWOD Chips},
  pages = {1786-1799},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2163158},
  author = {Tsung-Wei Huang and Shih-Yuan Yeh and Tsung-Yi Ho}
}
@article{journals/tcad/ShendePMH03,
  title = {Synthesis of reversible logic circuits},
  pages = {710-722},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.811448},
  author = {Vivek V. Shende and Aditya K. Prasad and Igor L. Markov and John P. Hayes}
}
@article{journals/tcad/KasamsettyKS00,
  title = {A new class of convex functions for delay modeling and itsapplication to the transistor sizing problem [CMOS gates]},
  pages = {779-788},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851993},
  author = {Kishore Kasamsetty and Mahesh Ketkar and Sachin S. Sapatnekar}
}
@article{journals/tcad/HwangN91,
  title = {An efficient verifier for finite state machines},
  pages = {326-334},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67786},
  author = {Seung Ho Hwang and A. Richard Newton}
}
@article{journals/tcad/ChengLLWH07,
  title = {Device and Architecture Cooptimization for FPGA Power Reduction},
  pages = {1211-1221},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888289},
  author = {Lerong Cheng and Fei Li and Yan Lin and Phoebe Wong and Lei He}
}
@article{journals/tcad/KunduPCSK13,
  title = {A Metric for Test Set Characterization and Customization Toward Fault Diagnosis},
  pages = {1824-1828},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2272538},
  author = {Subhadip Kundu and Sankhadeep Pal and Santanu Chattopadhyay and Indranil Sengupta and Rohit Kapur}
}
@article{journals/tcad/KaneS87,
  title = {A Systolic Design-Rule Checker},
  pages = {22-32},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270242},
  author = {Rajiv Kane and Sartaj K. Sahni}
}
@article{journals/tcad/WangRJMM05,
  title = {General skew constrained clock network sizing based on sequential linear programming},
  pages = {773-782},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846362},
  author = {Kai Wang and Yajun Ran and Hailin Jiang and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/YaoZ09,
  title = {Automated Interface Refinement for Compositional Verification},
  pages = {433-446},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2012531},
  author = {Haiqiong Yao and Hao Zheng 0001}
}
@article{journals/tcad/SastryB88,
  title = {Detectability of CMOS stuck-open faults using random and pseudorandom test sequences},
  pages = {933-946},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7792},
  author = {Sarma Sastry and Melvin A. Breuer}
}
@article{journals/tcad/GuerrieriTGN91,
  title = {Massively parallel algorithms for scattering in optical lithography},
  pages = {1091-1100},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85755},
  author = {Roberto Guerrieri and Karim H. Tadros and John K. Gamelin and Andrew R. Neureuther}
}
@article{journals/tcad/WangW09,
  title = {Analysis of Deskew Signaling Via Adaptive Timing},
  pages = {601-605},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2016135},
  author = {Shuo Wang and Lei Wang 0003}
}
@article{journals/tcad/LasbouyguesEWMAA06,
  title = {Logical effort model extension to propagation delay representation},
  pages = {1677-1684},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857400},
  author = {B. Lasbouygues and Sylvain Engels and Robin Wilson and Philippe Maurine and Nadine Azémard and Daniel Auvergne}
}
@article{journals/tcad/NeiroukhES08,
  title = {Transforming Cyclic Circuits Into Acyclic Equivalents},
  pages = {1775-1787},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003305},
  author = {Osama Neiroukh and Stephen A. Edwards and Xiaoyu Song}
}
@article{journals/tcad/Groeneveld90,
  title = {A multiple layer contour-based gridless channel router},
  pages = {1278-1288},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62773},
  author = {Patrick Groeneveld}
}
@article{journals/tcad/Rohrer83,
  title = {Editorial},
  pages = {1},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270014},
  author = {Ronald A. Rohrer}
}
@article{journals/tcad/PalBSD08,
  title = {Accelerating Assertion Coverage With Adaptive Testbenches},
  pages = {967-972},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917975},
  author = {Bhaskar Pal and Ansuman Banerjee and Arnab Sinha and Pallab Dasgupta}
}
@article{journals/tcad/PaganiCH15,
  title = {Energy and Peak Power Efficiency Analysis for the Single Voltage Approximation (SVA) Scheme},
  pages = {1415-1428},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2406862},
  author = {Santiago Pagani and Jian-Jia Chen and Jörg Henkel}
}
@article{journals/tcad/Mazzone85,
  title = {Three-Dimensional Monte Carlo Simulations--Part II: Recoil Phenomena},
  pages = {110-117},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270103},
  author = {A. M. Mazzone}
}
@article{journals/tcad/Li95,
  title = {The complexity of segmented channel routing},
  pages = {518-523},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372378},
  author = {Wing Ning Li}
}
@article{journals/tcad/Rodriguez-TellezMA94,
  title = {Computationally efficient and accurate capacitance model for the GaAs MESFET for microwave nonlinear circuit design},
  pages = {1489-1497},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.331406},
  author = {Joe Rodriguez-Tellez and Kahtan A. Mezher and M. Al-Daas}
}
@article{journals/tcad/GaiMS88,
  title = {MOZART: a concurrent multilevel simulator},
  pages = {1005-1016},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7799},
  author = {Silvano Gai and Pier Luca Montessoro and Fabio Somenzi}
}
@article{journals/tcad/NahviI04,
  title = {Indirect test architecture for SoC testing},
  pages = {1128-1142},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829796},
  author = {Mohsen Nahvi and André Ivanov}
}
@article{journals/tcad/DaemsGS02,
  title = {Circuit simplification for the symbolic analysis of analogintegrated circuits},
  pages = {395-407},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992763},
  author = {Walter Daems and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/Vergis93,
  title = {On the multiple-fault testability of generalized counters},
  pages = {905-909},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229765},
  author = {Anastasios Vergis}
}
@article{journals/tcad/PomeranzR94b,
  title = {On achieving complete fault coverage for sequential machines},
  pages = {378-386},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265679},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/OConnorK00,
  title = {Automated synthesis of current-memory cells},
  pages = {413-424},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838991},
  author = {Ian O'Connor and Andreas Kaiser}
}
@article{journals/tcad/SuSN03,
  title = {Optimal decoupling capacitor sizing and placement for standard-cell layout designs},
  pages = {428-436},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809658},
  author = {Haihua Su and Sachin S. Sapatnekar and Sani R. Nassif}
}
@article{journals/tcad/DinakarraoYSTL13,
  title = {Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical-Thermal-Mechanical Coupling},
  pages = {1734-1747},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2270285},
  author = {Sai Manoj Pudukotai Dinakarrao and Hao Yu and Yang Shang and Chuan Seng Tan and Sung Kyu Lim}
}
@article{journals/tcad/RazdanBU93,
  title = {Clock suppression techniques for synchronous circuits},
  pages = {1547-1556},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256930},
  author = {Rahul Razdan and Gabriel P. Bischoff and Ernst G. Ulrich}
}
@article{journals/tcad/OliveiraL02,
  title = {A constructive genetic algorithm for gate matrix layout problems},
  pages = {969-974},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800454},
  author = {Alexandre César Muniz de Oliveira and Luiz Antonio Nogueira Lorena}
}
@article{journals/tcad/Yen94,
  title = {On multiterminal single bend wirability},
  pages = {822-826},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285255},
  author = {Hsu-Chun Yen}
}
@article{journals/tcad/StratigopoulosM08,
  title = {Error Moderation in Low-Cost Machine-Learning-Based Analog/RF Testing},
  pages = {339-351},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907232},
  author = {Haralampos-G. D. Stratigopoulos and Yiorgos Makris}
}
@article{journals/tcad/MenonLA91,
  title = {SCRIPT: a critical path tracing algorithm for synchronous sequential circuits},
  pages = {738-747},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137502},
  author = {Premachandran R. Menon and Ytzhak H. Levendel and Miron Abramovici}
}
@article{journals/tcad/WangLYVM06,
  title = {Modeling the Driver Load in the Presence of Process Variations},
  pages = {2264-2275},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862739},
  author = {Janet Meiling Wang and Jun Li and Satish K. Yanamanamanda and Lakshmi Kalpana Vakati and Kishore Kumar Muchherla}
}
@article{journals/tcad/TehranipoorR07,
  title = {Built-In Self-Test and Recovery Procedures for Molecular Electronics-Based Nanofabrics},
  pages = {943-958},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884419},
  author = {Mohammad Tehranipoor and Reza M. Rad}
}
@article{journals/tcad/ChengRTRK98,
  title = {ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips},
  pages = {668-681},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712099},
  author = {Yi-Kan Cheng and Prasun Raha and Chin-Chi Teng and Elyse Rosenbaum and Sung-Mo Kang}
}
@article{journals/tcad/GhoshRJ98,
  title = {A design-for-testability technique for register-transfer level circuits using control/data flow extraction},
  pages = {706-723},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712102},
  author = {Indradeep Ghosh and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/GaoW99a,
  title = {Wire-sizing optimization with inductance consideration using transmission-line model},
  pages = {1759-1767},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811325},
  author = {Youxin Gao and Martin D. F. Wong}
}
@article{journals/tcad/IsomaeY87,
  title = {A New Two-Dimensional Silicon Oxidation Model},
  pages = {410-416},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270286},
  author = {S. Isomae and S. Yamamoto}
}
@article{journals/tcad/GuruswamyW96,
  title = {Echelon: a multilayer detailed area router},
  pages = {1126-1136},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.536718},
  author = {Mohankumar Guruswamy and Martin D. F. Wong}
}
@article{journals/tcad/BlaauwL03,
  title = {Guest Editorial},
  pages = {962-963},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816086},
  author = {David T. Blaauw and Luciano Lavagno}
}
@article{journals/tcad/MolinaRMH06,
  title = {Bitwise scheduling to balance the computational cost of behavioral specifications},
  pages = {31-46},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852663},
  author = {María C. Molina and Rafael Ruiz-Sautua and Jose Manuel Mendias and Román Hermida}
}
@article{journals/tcad/BelluominiMH01,
  title = {Timed circuit verification using TEL structures},
  pages = {129-146},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905681},
  author = {Wendy Belluomini and Chris J. Myers and H. Peter Hofstee}
}
@article{journals/tcad/KonukFL96,
  title = {Charge-based fault simulation for CMOS network breaks},
  pages = {1555-1567},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552089},
  author = {Haluk Konuk and F. Joel Ferguson and Tracy Larrabee}
}
@article{journals/tcad/KavousianosBNT02,
  title = {A new built-in TPG method for circuits with random patternresistant faults},
  pages = {859-866},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013898},
  author = {Xrysovalantis Kavousianos and Dimitris Bakalis and Dimitris Nikolos and Spyros Tragoudas}
}
@article{journals/tcad/PeymandoustM03,
  title = {Application of symbolic computer algebra in high-level data-flow synthesis},
  pages = {1154-1165},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816213},
  author = {Armita Peymandoust and Giovanni De Micheli}
}
@article{journals/tcad/LiHZZBYYPC07,
  title = {Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning},
  pages = {645-658},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.885831},
  author = {Zhuoyuan Li and Xianlong Hong and Qiang Zhou and Shan Zeng and Jinian Bian and Wenjian Yu and Hannah Honghua Yang and Vijay Pitchumani and Chung-Kuan Cheng}
}
@article{journals/tcad/FiliolOM12,
  title = {Analog IC Variability Bound Estimation Using the Cornish-Fisher Expansion},
  pages = {1457-1461},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2191552},
  author = {Hubert Filiol and Ian O'Connor and Dominique Morche}
}
@article{journals/tcad/DevadasMNS88,
  title = {MUSTANG: state assignment of finite state machines targeting multilevel logic implementations},
  pages = {1290-1300},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16807},
  author = {Srinivas Devadas and Hi-Keung Tony Ma and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/HanZF15,
  title = {An Adaptive Graph Sparsification Approach to Scalable Harmonic Balance Analysis of Strongly Nonlinear Post-Layout RF Circuits},
  pages = {173-185},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2376991},
  author = {Lengfei Han and Xueqian Zhao and Zhuo Feng}
}
@article{journals/tcad/PeiJH07,
  title = {Fault Modeling and Detection for Drowsy SRAM Caches},
  pages = {1084-1100},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885827},
  author = {Wei Pei and Wen-Ben Jone and Yiming Hu}
}
@article{journals/tcad/RamprasadSH97,
  title = {Analytical estimation of signal transition activity from word-level statistics},
  pages = {718-733},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644033},
  author = {Sumant Ramprasad and Naresh R. Shanbhag and Ibrahim N. Hajj}
}
@article{journals/tcad/ChengXH09,
  title = {Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting},
  pages = {130-140},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009143},
  author = {Lerong Cheng and Jinjun Xiong and Lei He}
}
@article{journals/tcad/Bar-YehudaFPW89,
  title = {Depth-first-search and dynamic programming algorithms for efficient CMOS cell generation},
  pages = {737-743},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31531},
  author = {Reuven Bar-Yehuda and Jack A. Feldman and Ron Y. Pinter and Shmuel Wimer}
}
@article{journals/tcad/YaldizDT08,
  title = {Stochastic Modeling and Optimization for Energy Management in Multicore Systems: A Video Decoding Case Study},
  pages = {1264-1277},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923077},
  author = {Soner Yaldiz and Alper Demir and Serdar Tasiran}
}
@article{journals/tcad/YangW96,
  title = {Balanced partitioning},
  pages = {1533-1540},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552086},
  author = {Hannah Honghua Yang and Martin D. F. Wong}
}
@article{journals/tcad/WardD82,
  title = {Optimized Extraction of MOS Model Parameters},
  pages = {163-168},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270007},
  author = {D. E. Ward and K. Doganis}
}
@article{journals/tcad/SiarryBD87,
  title = {Thermodynamic Optimization of Block Placement},
  pages = {211-221},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270265},
  author = {Patrick Siarry and L. Bergonzi and Gérard Dreyfus}
}
@article{journals/tcad/JiangCY12,
  title = {INTEGRA: Fast Multibit Flip-Flop Clustering for Clock Power Saving},
  pages = {192-204},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2177459},
  author = {Iris Hui-Ru Jiang and Chih-Long Chang and Yu-Ming Yang}
}
@article{journals/tcad/BreuerSS00,
  title = {Fundamental CAD algorithms},
  pages = {1449-1475},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.898826},
  author = {Melvin A. Breuer and Majid Sarrafzadeh and Fabio Somenzi}
}
@article{journals/tcad/ChangCPY03,
  title = {Multilevel global placement with congestion control},
  pages = {395-409},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809661},
  author = {Chin-Chih Chang and Jason Cong and David Zhigang Pan and Xin Yuan}
}
@article{journals/tcad/FeySBD08,
  title = {Automatic Fault Localization for Property Checking},
  pages = {1138-1149},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923234},
  author = {Görschwin Fey and Stefan Staber and Roderick Bloem and Rolf Drechsler}
}
@article{journals/tcad/CiampoliniPB91,
  title = {Efficient 3-D simulation of complex structures},
  pages = {1141-1149},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85760},
  author = {Paolo Ciampolini and Anna Pierantoni and Giorgio Baccarani}
}
@article{journals/tcad/KengV13,
  title = {Path-Directed Abstraction and Refinement for SAT-Based Design Debugging},
  pages = {1609-1622},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2263036},
  author = {Brian Keng and Andreas G. Veneris}
}
@article{journals/tcad/DeoKL87,
  title = {Exact and Approximate Solutions for the Gate Matrix Layout Problem},
  pages = {79-84},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270248},
  author = {Narsingh Deo and Mukkai S. Krishnamoorthy and Michael A. Langston}
}
@article{journals/tcad/RosingerAN04,
  title = {Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction},
  pages = {1142-1153},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829797},
  author = {Paul M. Rosinger and Bashir M. Al-Hashimi and Nicola Nicolici}
}
@article{journals/tcad/TokudaKSSKFOT88,
  title = {A macrocell approach for VLSI processor design},
  pages = {1272-1277},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16805},
  author = {Takeshi Tokuda and Jiro Korematsu and Yukihiko Shimazu and Narumi Sakashita and Tohru Kengaku and Toshiki Fugiyama and Takio Ohno and Osamu Tomisawa}
}
@article{journals/tcad/MaT11,
  title = {Layout-Aware Critical Path Delay Test Under Maximum Power Supply Noise Effects},
  pages = {1923-1934},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2163159},
  author = {Junxia Ma and Mohammad Tehranipoor}
}
@article{journals/tcad/EugeneS99,
  title = {Multilayer pin assignment for macro cell circuits},
  pages = {1452-1461},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790622},
  author = {Le-Chin Eugene Liu and Carl Sechen}
}
@article{journals/tcad/BriandJ10,
  title = {Combining Control and Data Abstraction in the Verification of Hybrid Systems},
  pages = {1481-1494},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2066010},
  author = {Xavier Briand and Bertrand Jeannet}
}
@article{journals/tcad/SharmaC89,
  title = {Semiconductor device simulation using adaptive refinement and flux upwinding},
  pages = {590-598},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31515},
  author = {Mahesh Sharma and Graham F. Carey}
}
@article{journals/tcad/GuptaTP97,
  title = {The Elmore delay as a bound for RC trees with generalized input signals},
  pages = {95-104},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559334},
  author = {Rohini Gupta and Bogdan Tutuianu and Lawrence T. Pileggi}
}
@article{journals/tcad/SikdarGC04,
  title = {Generation of test patterns without prohibited pattern set},
  pages = {1650-1660},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.837730},
  author = {Biplab K. Sikdar and Niloy Ganguly and Parimal Pal Chaudhuri}
}
@article{journals/tcad/NyeRST88,
  title = {DELIGHT.SPICE: an optimization-based system for the design of integrated circuits},
  pages = {501-519},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3185},
  author = {William Nye and David C. Riley and Alberto L. Sangiovanni-Vincentelli and André L. Tits}
}
@article{journals/tcad/SapatnekarD96,
  title = {Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits},
  pages = {1237-1248},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541443},
  author = {Sachin S. Sapatnekar and Rahul B. Deokar}
}
@article{journals/tcad/FalkowskiSP92,
  title = {Effective computer methods for the calculation of Rademacher-Walsh spectrum for completely and incompletely specified Boolean functions},
  pages = {1207-1226},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170986},
  author = {Bogdan J. Falkowski and Ingo Schäfer and Marek A. Perkowski}
}
@article{journals/tcad/DongO00,
  title = {Time-domain thermal noise simulation of switched capacitor circuitsand delta-sigma modulators},
  pages = {473-481},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838996},
  author = {Jennifer Y. Dong and Ajoy Opal}
}
@article{journals/tcad/ThongN11,
  title = {An Optimal and Practical Approach to Single Constant Multiplication},
  pages = {1373-1386},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2153853},
  author = {Jason Thong and Nicola Nicolici}
}
@article{journals/tcad/SriramK95,
  title = {Efficient approximation of the time domain response of lossy coupled transmission line trees},
  pages = {1013-1024},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402500},
  author = {Mysore Sriram and Sung-Mo Kang}
}
@article{journals/tcad/Stratigopoulos12,
  title = {Test Metrics Model for Analog Test Development},
  pages = {1116-1128},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2185931},
  author = {Haralampos-G. D. Stratigopoulos}
}
@article{journals/tcad/KuI08,
  title = {Area Optimization for Leakage Reduction and Thermal Stability in Nanometer-Scale Technologies},
  pages = {241-248},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.913393},
  author = {Ja Chun Ku and Yehea I. Ismail}
}
@article{journals/tcad/CocchiniP00,
  title = {Fanout optimization using bipolar LT-trees},
  pages = {339-349},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833202},
  author = {Pasquale Cocchini and Massoud Pedram}
}
@article{journals/tcad/Supowit87,
  title = {Finding a Maximum Planar Subset of a Set of Nets in a Channel},
  pages = {93-94},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270250},
  author = {Kenneth J. Supowit}
}
@article{journals/tcad/LinYL07,
  title = {A Novel gamma d/n, RLCG Transmission Line Model Considering Complex RC(L) Loads},
  pages = {970-977},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884413},
  author = {Saihua Lin and Huazhong Yang and Rong Luo}
}
@article{journals/tcad/LinS85,
  title = {The S-Algorithm: A Promising Solution for Systematic Functional Test Generation},
  pages = {250-263},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270121},
  author = {Tonysheng Lin and Stephen Y. H. Su}
}
@article{journals/tcad/ChengG14,
  title = {Maximizing Yield per Area of Highly Parallel CMPs Using Hardware Redundancy},
  pages = {1545-1558},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2334298},
  author = {Da Cheng and Sandeep K. Gupta}
}
@article{journals/tcad/Zola04,
  title = {Simple model of metal oxide varistor for Pspice Simulation},
  pages = {1491-1494},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835134},
  author = {Julio Guillermo Zola}
}
@article{journals/tcad/SutanthavibulSR91,
  title = {An analytical approach to floorplan design and optimization},
  pages = {761-769},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137505},
  author = {Suphachai Sutanthavibul and Eugene Shragowitz and J. Ben Rosen}
}
@article{journals/tcad/DregoCBS11,
  title = {Reduction of Variation-Induced Energy Overhead in Multi-Core Processors},
  pages = {891-904},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2102431},
  author = {Nigel Drego and Anantha P. Chandrakasan and Duane S. Boning and Devavrat Shah}
}
@article{journals/tcad/SaldanhaBS94,
  title = {Circuit structure relations to redundancy and delay},
  pages = {875-883},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293944},
  author = {Alexander Saldanha and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/KimD98,
  title = {Performance optimization by gate sizing and path sensitization},
  pages = {459-462},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703945},
  author = {Juho Kim and David Hung-Chang Du}
}
@article{journals/tcad/ChantrapornchaiSS06,
  title = {Design Exploration With Imprecise Latency and Register Constraints},
  pages = {2650-2662},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882591},
  author = {Chantana Chantrapornchai and Wanlop Surakampontorn and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/GhoshDN92,
  title = {Heuristic minimization of Boolean relations using testing techniques},
  pages = {1166-1172},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.160003},
  author = {Abhijit Ghosh and Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/LiuTMWH07,
  title = {TermMerg: An Efficient Terminal-Reduction Method for Interconnect Circuits},
  pages = {1382-1392},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893554},
  author = {Pu Liu and Sheldon X.-D. Tan and Bruce McGaughy and Lifeng Wu and Lei He}
}
@article{journals/tcad/UedaKH85,
  title = {CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design},
  pages = {12-22},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270094},
  author = {Kazuhiro Ueda and Hitoshi Kitazawa and Ikuo Harada}
}
@article{journals/tcad/BrambillaGG12,
  title = {MTFS: Mixed Time-Frequency Method for the Steady-State Analysis of Almost-Periodic Nonlinear Circuits},
  pages = {1346-1355},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2191553},
  author = {Angelo Brambilla and Giambattista Gruosso and Giancarlo Storti Gajani}
}
@article{journals/tcad/ZhangSR00,
  title = {Low-power weighted random pattern testing},
  pages = {1389-1398},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892863},
  author = {Xiaodong Zhang 0010 and Wenlei Shan and Kaushik Roy}
}
@article{journals/tcad/RahmatWA93,
  title = {Computation of drain and substrate currents in ultra-short-channel nMOSFET's using the hydrodynamic model},
  pages = {817-824},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229756},
  author = {Khalid Rahmat and Jacob K. White and Dimitri A. Antoniadis}
}
@article{journals/tcad/TakefujiLC91,
  title = {Comments on 'O(n2) algorithms for graph planarization'},
  pages = {1582-1583},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103509},
  author = {Yoshiyasu Takefuji and Kuo Chun Lee and Yong B. Cho}
}
@article{journals/tcad/BondD09,
  title = {Stable Reduced Models for Nonlinear Descriptor Systems Through Piecewise-Linear Approximation and Projection},
  pages = {1467-1480},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2030596},
  author = {Bradley N. Bond and Luca Daniel}
}
@article{journals/tcad/BeyeneS97,
  title = {Transient analysis of diode switching circuits using asymptotic waveform evaluation},
  pages = {1447-1453},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664227},
  author = {Wendemagegnehu T. Beyene and José E. Schutt-Ainé}
}
@article{journals/tcad/FinderSF14,
  title = {Latency Analysis for Sequential Circuits},
  pages = {643-647},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2292501},
  author = {Alexander Finder and André Sülflow and Görschwin Fey}
}
@article{journals/tcad/GaiM91,
  title = {The fault dropping problem in concurrent event-driven simulation},
  pages = {968-971},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85734},
  author = {Silvano Gai and Pier Luca Montessoro}
}
@article{journals/tcad/DuboisPT90,
  title = {A general and flexible switchbox router: CARIOCA},
  pages = {1307-1317},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62775},
  author = {Pierre-François Dubois and Alain Puissochet and Anne-Marie Tagant}
}
@article{journals/tcad/BollingerM94,
  title = {Test generation for IDDQ testing of bridging faults in CMOS circuits},
  pages = {1413-1418},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329270},
  author = {S. Wayne Bollinger and Scott F. Midkiff}
}
@article{journals/tcad/Bergamaschi91,
  title = {SKOL: a system for logic synthesis and technology mapping},
  pages = {1342-1355},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97614},
  author = {Reinaldo A. Bergamaschi}
}
@article{journals/tcad/TahooriM07,
  title = {Application-Dependent Delay Testing of FPGAs},
  pages = {553-563},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.882503},
  author = {Mehdi Baradaran Tahoori and Subhasish Mitra}
}
@article{journals/tcad/BrachtendorfMFLL14,
  title = {Homotopy Method for Finding the Steady States of Oscillators},
  pages = {867-878},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2302637},
  author = {Hans Georg Brachtendorf and Robert C. Melville and Peter Feldmann and Siegmar Lampe and Rainer Laur}
}
@article{journals/tcad/BoningHW91,
  title = {The intertool profile interchange format: an object-oriented approach [semiconductor technology CAD/CAM]},
  pages = {1150-1156},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85761},
  author = {Duane S. Boning and Michael L. Heytens and Alexander S. Wong}
}
@article{journals/tcad/McCoyR95,
  title = {Non-tree routing [VLSI layout]},
  pages = {780-784},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387740},
  author = {Bernard A. McCoy and Gabriel Robins}
}
@article{journals/tcad/RaoK93,
  title = {On clustering for maximal regularity extraction},
  pages = {1198-1208},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238612},
  author = {D. Sreenivasa Rao and Fadi J. Kurdahi}
}
@article{journals/tcad/LuoCWCCW08,
  title = {Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits},
  pages = {2097-2101},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006139},
  author = {Pei-Wen Luo and Jwu-E Chen and Chin-Long Wey and Liang-Chia Cheng and Ji-Jan Chen and Wen Ching Wu}
}
@article{journals/tcad/KuoCHW07,
  title = {Performance-Driven Crosstalk Elimination at Postcompiler Level-The Case of Low-Crosstalk Op-Code Assignment},
  pages = {564-573},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.884861},
  author = {Wu-An Kuo and Yi-Ling Chiang and TingTing Hwang and Allen C.-H. Wu}
}
@article{journals/tcad/KwonK05,
  title = {Performance-driven event-based synchronization for multi-FPGA simulation accelerator with event time-multiplexing bus},
  pages = {1444-1456},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852035},
  author = {Young-Su Kwon and Chong-Min Kyung}
}
@article{journals/tcad/ChenCW99,
  title = {Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation},
  pages = {1014-1025},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771182},
  author = {Chung-Ping Chen and Chris C. N. Chu and Martin D. F. Wong}
}
@article{journals/tcad/SengarMC07,
  title = {Secured Flipped Scan-Chain Model for Crypto-Architecture},
  pages = {2080-2084},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.906483},
  author = {Gaurav Sengar and Debdeep Mukhopadhyay and Dipanwita Roy Chowdhury}
}
@article{journals/tcad/Jha91,
  title = {Totally self-checking checker designs for Bose-Lin, Bose, and Blaum codes},
  pages = {136-143},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62799},
  author = {Niraj K. Jha}
}
@article{journals/tcad/RullingS93,
  title = {A new method for hierarchical compaction [VLSI]},
  pages = {353-360},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205014},
  author = {Wolfgang Rülling and Thomas Schilz}
}
@article{journals/tcad/MenezesBP97,
  title = {A sequential quadratic programming approach to concurrent gate and wire sizing},
  pages = {867-881},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644611},
  author = {Noel Menezes and Ross Baldick and Lawrence T. Pileggi}
}
@article{journals/tcad/KuoYDW89,
  title = {Two-dimensional transient analysis of a collector-up ECL inverter},
  pages = {1038-1045},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39065},
  author = {James B. Kuo and Tsen-Shau Yang and Robert W. Dutton and Bruce A. Wooley}
}
@article{journals/tcad/RahmatWA96,
  title = {Simulation of semiconductor devices using a Galerkin/spherical harmonic expansion approach to solving the coupled Poisson-Boltzmann system},
  pages = {1181-1196},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541439},
  author = {Khalid Rahmat and Jacob K. White and Dimitri A. Antoniadis}
}
@article{journals/tcad/CongPL93,
  title = {Physical models and efficient algorithms for over-the-cell routing in standard cell design},
  pages = {723-734},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277618},
  author = {Jason Cong and Bryan Preas and C. L. Liu}
}
@article{journals/tcad/Appel88,
  title = {Simulating digital circuits with one bit per wire},
  pages = {987-993},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7796},
  author = {Andrew W. Appel}
}
@article{journals/tcad/KoskinenC96,
  title = {Hierarchical tolerance analysis using statistical behavioral models},
  pages = {506-516},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506138},
  author = {Timo Koskinen and Peter Y. K. Cheung}
}
@article{journals/tcad/ShinKCP13,
  title = {Dynamic Driver Supply Voltage Scaling for Organic Light Emitting Diode Displays},
  pages = {1017-1030},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2248193},
  author = {Donghwa Shin and Younghyun Kim and Naehyuck Chang and Massoud Pedram}
}
@article{journals/tcad/Mueller-ThunsSDA93,
  title = {VLSI logic and fault simulation on general-purpose parallel computers},
  pages = {446-460},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.215006},
  author = {Robert B. Mueller-Thuns and Daniel G. Saab and Robert F. Damiano and Jacob A. Abraham}
}
@article{journals/tcad/SinhaZS07,
  title = {Advances in Computation of the Maximum of a Set of Gaussian Random Variables},
  pages = {1522-1533},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893544},
  author = {Debjit Sinha and Hai Zhou and Narendra V. Shenoy}
}
@article{journals/tcad/Gebotys99,
  title = {A minimum-cost circulation approach to DSP address-code generation},
  pages = {726-741},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766724},
  author = {Catherine H. Gebotys}
}
@article{journals/tcad/BilavarnGPB06,
  title = {Design Space Pruning Through Early Estimations of Area/Delay Tradeoffs for FPGA Implementations},
  pages = {1950-1968},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862742},
  author = {Sébastien Bilavarn and Guy Gogniat and Jean Luc Philippe and Lilian Bossuet}
}
@article{journals/tcad/Eshbaugh92,
  title = {Generation of correlated parameters for statistical circuit simulation},
  pages = {1198-1206},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170985},
  author = {Kevin S. Eshbaugh}
}
@article{journals/tcad/HelvigRZ00,
  title = {New approximation algorithms for routing with multiport terminals},
  pages = {1118-1128},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875285},
  author = {Christopher S. Helvig and Gabriel Robins and Alexander Zelikovsky}
}
@article{journals/tcad/TengA13,
  title = {Latch-Based Performance Optimization for Field-Programmable Gate Arrays},
  pages = {667-680},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2235913},
  author = {Bill Teng and Jason Helge Anderson}
}
@article{journals/tcad/SunWWL97,
  title = {Routing for symmetric FPGAs and FPICs},
  pages = {20-31},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559329},
  author = {Yachyang Sun and Ting-Chi Wang and Chak-Kuen Wong and C. L. Liu}
}
@article{journals/tcad/HeloueN08,
  title = {Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models},
  pages = {1826-1839},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003291},
  author = {Khaled R. Heloue and Farid N. Najm}
}
@article{journals/tcad/RaviJ02,
  title = {Test synthesis of systems-on-a-chip},
  pages = {1211-1217},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802265},
  author = {Srivaths Ravi and Niraj K. Jha}
}
@article{journals/tcad/LinHLSKFHGM14,
  title = {Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection},
  pages = {1573-1590},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2334301},
  author = {David Lin and Ted Hong and Yanjing Li and Eswaran S and Sharad Kumar and Farzan Fallah and Nagib Hakim and Donald S. Gardner and Subhasish Mitra}
}
@article{journals/tcad/YilmazOB13,
  title = {Efficient Process Shift Detection and Test Realignment},
  pages = {1934-1942},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2276614},
  author = {Ender Yilmaz and Sule Ozev and Kenneth M. Butler}
}
@article{journals/tcad/JinDDS15,
  title = {Mining Requirements From Closed-Loop Control Models},
  pages = {1704-1717},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2421907},
  author = {Xiaoqing Jin and Alexandre Donzé and Jyotirmoy V. Deshmukh and Sanjit A. Seshia}
}
@article{journals/tcad/LeeCY07,
  title = {MBast-Tree: A Multilevel Floorplanner for Large-Scale Building-Module Design},
  pages = {1430-1444},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891368},
  author = {Hsun-Cheng Lee and Yao-Wen Chang and Hannah Honghua Yang}
}
@article{journals/tcad/JejurikarG06,
  title = {Energy-aware task scheduling with task synchronization for embedded real-time systems},
  pages = {1024-1037},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855964},
  author = {Ravindra Jejurikar and Rajesh K. Gupta}
}
@article{journals/tcad/PradhanL05,
  title = {EBIST: a novel test generator with built-in fault detection capability},
  pages = {1457-1466},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850815},
  author = {Dhiraj K. Pradhan and Chunsheng Liu}
}
@article{journals/tcad/BodapatiN06,
  title = {High-level current macro model for logic blocks},
  pages = {837-855},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855976},
  author = {Srinivas Bodapati and Farid N. Najm}
}
@article{journals/tcad/ForghieriGCGRB88,
  title = {A new discretization strategy of the semiconductor equations comprising momentum and energy balance},
  pages = {231-242},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3153},
  author = {Alessandro Forghieri and Roberto Guerrieri and Paolo Ciampolini and Antonio Gnudi and Massimo Rudan and Giorgio Baccarani}
}
@article{journals/tcad/ShungJRWSRLATHRB91,
  title = {An integrated CAD system for algorithm-specific IC design},
  pages = {447-463},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75628},
  author = {C. Bernard Shung and Rajeev Jain and Ken Rimey and Edward Wang and Mani B. Srivastava and Brian C. Richards and Erik Lettang and Syed Khalid Azim and Lars E. Thon and Paul N. Hilfinger and Jan M. Rabaey and Robert W. Brodersen}
}
@article{journals/tcad/YuZW06,
  title = {Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method},
  pages = {12-18},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853690},
  author = {Wenjian Yu and Mengsheng Zhang and Zeyi Wang}
}
@article{journals/tcad/LinHTCSCK13,
  title = {Parametric Delay Test of Post-Bond Through-Silicon Vias in 3-D ICs via Variable Output Thresholding Analysis},
  pages = {737-747},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2236837},
  author = {Yu-Hsiang Lin and Shi-Yu Huang and Kun-Han Tsai and Wu-Tung Cheng and Stephen K. Sunter and Yung-Fa Chou and Ding-Ming Kwai}
}
@article{journals/tcad/HazraMDPHBM13,
  title = {POWER-TRUCTOR: An Integrated Tool Flow for Formal Verification and Coverage of Architectural Power Intent},
  pages = {1801-1813},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2267454},
  author = {Aritra Hazra and Rajdeep Mukherjee and Pallab Dasgupta and Ajit Pal and Kevin Harer and Ansuman Banerjee and Subhankar Mukherjee}
}
@article{journals/tcad/NewellF82,
  title = {Exploitation of Hierarchy in Analyses of Integrated Circuit Artwork},
  pages = {192-200},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270011},
  author = {Martin E. Newell and Daniel T. Fitzpatrick}
}
@article{journals/tcad/Bailey93,
  title = {A delay-based model for circuit parallelism},
  pages = {1903-1912},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251154},
  author = {Mary L. Bailey}
}
@article{journals/tcad/ZhuCPF15,
  title = {Nonsmooth Optimization Method for VLSI Global Placement},
  pages = {642-655},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394484},
  author = {Wenxing Zhu and Jianli Chen and Zheng Peng and Genghua Fan}
}
@article{journals/tcad/AlvesBNDB10,
  title = {A Cost Effective Approach for Online Error Detection Using Invariant Relationships},
  pages = {788-801},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043590},
  author = {Nuno Alves and Alison Buben and Kundan Nepal and Jennifer Dworak and R. Iris Bahar}
}
@article{journals/tcad/GonciariAN03a,
  title = {Addressing useless test data in core-based system-on-a-chip test},
  pages = {1568-1580},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818376},
  author = {Paul Theo Gonciari and Bashir M. Al-Hashimi and Nicola Nicolici}
}
@article{journals/tcad/KangKLL83,
  title = {Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design},
  pages = {18-29},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270017},
  author = {Sung-Mo Kang and Robert H. Krambeck and Hung-Fai Stephen Law and Alexander D. Lopez}
}
@article{journals/tcad/AlpaslanKMHD12,
  title = {NIM-X: A Noise Index Model-Based X-Filling Technique to Overcome the Power Supply Switching Noise Effects on Path Delay Test},
  pages = {809-813},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2179040},
  author = {Elif Alpaslan and Bram Kruseman and Ananta K. Majhi and Wilmar M. Heuvelman and Jennifer Dworak}
}
@article{journals/tcad/AlippiGS03,
  title = {An application-level synthesis methodology for multidimensional embedded processing systems},
  pages = {1457-1470},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818304},
  author = {Cesare Alippi and Andrea Galbusera and Marco Stellini}
}
@article{journals/tcad/YuYH15,
  title = {Reliability-Driven Chip-Level Design for High-Frequency Digital Microfluidic Biochips},
  pages = {529-539},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2387828},
  author = {Shang-Tsung Yu and Sheng-Han Yeh and Tsung-Yi Ho}
}
@article{journals/tcad/KhandelwalS07,
  title = {Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors},
  pages = {1246-1255},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888282},
  author = {Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/tcad/WagnerL01,
  title = {C compiler design for a network processor},
  pages = {1302-1308},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959859},
  author = {Jens Wagner and Rainer Leupers}
}
@article{journals/tcad/VenturiSBQJR91,
  title = {Monte Carlo simulations of high energy electrons and holes in Si-n-MOSFET's},
  pages = {1276-1286},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88923},
  author = {Franco Venturi and Enrico Sangiorgi and Rosella Brunetti and Wolfgang Quade and Carlo Jacoboni and Bruno Riccò}
}
@article{journals/tcad/SutanthavibulSL93,
  title = {An adaptive timing-driven placement for high performance VLSIs},
  pages = {1488-1498},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256922},
  author = {Suphachai Sutanthavibul and Eugene Shragowitz and Rung-Bin Lin}
}
@article{journals/tcad/SungKK03,
  title = {A transient noise model for frequency-dependent noise sources},
  pages = {1097-1104},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814956},
  author = {Joon-Jea Sung and Guen-Soon Kang and Suki Kim}
}
@article{journals/tcad/VrudhulaBS03,
  title = {Probabilistic analysis of interconnect coupling noise},
  pages = {1188-1203},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816212},
  author = {Sarma B. K. Vrudhula and David T. Blaauw and Supamas Sirichotiyakul}
}
@article{journals/tcad/TakasakiSNKO87,
  title = {Block-Level Hardware Logic Simulation Machine},
  pages = {46-54},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270245},
  author = {Shigeru Takasaki and Tohru Sasaki and Nobuyoshi Nomizu and Nobuhiko Koike and Kenji Ohmori}
}
@article{journals/tcad/PlazaMB08,
  title = {Optimizing Nonmonotonic Interconnect Using Functional Simulation and Logic Restructuring},
  pages = {2107-2119},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006156},
  author = {Stephen Plaza and Igor L. Markov and Valeria Bertacco}
}
@article{journals/tcad/DasdanA97,
  title = {Two novel multiway circuit partitioning algorithms using relaxed locking},
  pages = {169-178},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573831},
  author = {Ali Dasdan and Cevdet Aykanat}
}
@article{journals/tcad/WuG92,
  title = {Partitioning algorithms for layout synthesis from register-transfer netlists},
  pages = {453-463},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125093},
  author = {Allen C.-H. Wu and Daniel D. Gajski}
}
@article{journals/tcad/CortadellaKBKLSTY02,
  title = {Lazy transition systems and asynchronous circuit synthesis withrelative timing assumptions},
  pages = {109-130},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980253},
  author = {Jordi Cortadella and Michael Kishinevsky and Steven M. Burns and Alex Kondratyev and Luciano Lavagno and Ken S. Stevens and Alexander Taubin and Alexandre Yakovlev}
}
@article{journals/tcad/LingappanRJ06,
  title = {Satisfiability-based test generation for nonseparable RTL controller-datapath circuits},
  pages = {544-557},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853700},
  author = {Loganathan Lingappan and Srivaths Ravi and Niraj K. Jha}
}
@article{journals/tcad/ChangYHH13a,
  title = {An ILP-Based Routing Algorithm for Pin-Constrained EWOD Chips With Obstacle Avoidance},
  pages = {1655-1667},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269767},
  author = {Jia-Wen Chang and Sheng-Han Yeh and Tsung-Wei Huang and Tsung-Yi Ho}
}
@article{journals/tcad/KimCY09,
  title = {High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation},
  pages = {1274-1278},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2020716},
  author = {Myeong-Jin Kim and Eui-Young Chung and Sungroh Yoon}
}
@article{journals/tcad/AzizKSY01,
  title = {Efficient control state-space search},
  pages = {332-336},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908475},
  author = {Adnan Aziz and James H. Kukula and Thomas R. Shiple and Jun Yuan}
}
@article{journals/tcad/MenonAH94,
  title = {Redundancy identification and removal in combinational circuits},
  pages = {646-651},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277639},
  author = {Premachandran R. Menon and Hitesh Ahuja and Mohan Harihara}
}
@article{journals/tcad/LeeN88,
  title = {SIMPL-2: (SIMulated Profiles from the Layout-Version 2)},
  pages = {160-167},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3145},
  author = {K. Lee and Andrew R. Neureuther}
}
@article{journals/tcad/HeitzingerHS03,
  title = {On smoothing three-dimensional Monte Carlo ion implantation simulation results},
  pages = {879-883},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814259},
  author = {Clemens Heitzinger and Andreas Hössinger and Siegfried Selberherr}
}
@article{journals/tcad/0002LCFPCWHWM13,
  title = {Combinational Logic Design Using Six-Terminal NEM Relays},
  pages = {653-666},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2232707},
  author = {Daesung Lee 0002 and W. Scott Lee and Chen Chen and Farzan Fallah and J. Provine and Soogine Chong and John Watkins and Roger T. Howe and H.-S. Philip Wong and Subhasish Mitra}
}
@article{journals/tcad/WenL01,
  title = {Analysis and generation of control and observation structures foranalog circuits},
  pages = {165-171},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905684},
  author = {Yun-Che Wen and Kuen-Jong Lee}
}
@article{journals/tcad/KhouriLJ99,
  title = {High-level synthesis of low-power control-flow intensive circuits},
  pages = {1715-1729},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811321},
  author = {Kamal S. Khouri and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/MaamariR90,
  title = {A method of fault simulation based on stem regions},
  pages = {212-220},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46788},
  author = {Fadi Maamari and Janusz Rajski}
}
@article{journals/tcad/DevadasK92b,
  title = {Validatable nonrobust delay-fault testable circuits via logic synthesis},
  pages = {1559-1573},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180267},
  author = {Srinivas Devadas and Kurt Keutzer}
}
@article{journals/tcad/YanCM11,
  title = {SafeChoice: A Novel Approach to Hypergraph Clustering for Wirelength-Driven Placement},
  pages = {1020-1033},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2114950},
  author = {Jackey Z. Yan and Chris C. N. Chu and Wai-Kei Mak}
}
@article{journals/tcad/ChakrabartyM98,
  title = {Design of built-in test generator circuits using width compression},
  pages = {1044-1051},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728923},
  author = {Krishnendu Chakrabarty and Brian T. Murray}
}
@article{journals/tcad/DumlugolOCM87,
  title = {Switch-Electrical Segmented Waveform Relaxation for Digital MOS VLSI and Its Acceleration on Parallel Computers},
  pages = {992-1005},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270340},
  author = {Dundar Dumlugol and Patrick Odent and Johan Cockx and Hugo De Man}
}
@article{journals/tcad/LefteriuA10,
  title = {A New Approach to Modeling Multiport Systems From Frequency-Domain Data},
  pages = {14-27},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034500},
  author = {Sandra Lefteriu and Athanasios C. Antoulas}
}
@article{journals/tcad/VittalM97a,
  title = {Low-power buffered clock tree design},
  pages = {965-975},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658565},
  author = {Ashok Vittal and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/WuLCHCSL13,
  title = {1-D Cell Generation With Printability Enhancement},
  pages = {419-432},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2226454},
  author = {Po-Hsun Wu and Mark Po-Hung Lin and Tung-Chieh Chen and Tsung-Yi Ho and Yu-Chuan Chen and Shun-Ren Siao and Shu-Hung Lin}
}
@article{journals/tcad/DongL07,
  title = {Hierarchical Harmonic-Balance Methods for Frequency-Domain Analog-Circuit Analysis},
  pages = {2089-2101},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907018},
  author = {Wei Dong and Peng Li}
}
@article{journals/tcad/ChenK91,
  title = {A new circuit optimization technique for high performance CMOS circuits},
  pages = {670-677},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79504},
  author = {H. Y. Chen and Sung-Mo Kang}
}
@article{journals/tcad/Sangiovanni-VincentelliN09,
  title = {Challenges and Solutions in the Development of Automotive Systems},
  pages = {937-940},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2024982},
  author = {Alberto L. Sangiovanni-Vincentelli and Marco Di Natale}
}
@article{journals/tcad/WangBCA13,
  title = {Analytical Models for Three-Dimensional Ion Implantation Profiles in FinFETs},
  pages = {2004-2008},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2277975},
  author = {Liping Wang and Andrew R. Brown and Binjie Cheng and Asen Asenov}
}
@article{journals/tcad/Miller98,
  title = {An improved method for computing a generalized spectral coefficient},
  pages = {233-238},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700721},
  author = {D. Michael Miller}
}
@article{journals/tcad/NowrozHKR14,
  title = {Novel Techniques for High-Sensitivity Hardware Trojan Detection Using Thermal and Power Maps},
  pages = {1792-1805},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2354293},
  author = {Abdullah Nazma Nowroz and Kangqiao Hu and Farinaz Koushanfar and Sherief Reda}
}
@article{journals/tcad/KanjilalCA95,
  title = {Test function embedding algorithms with application to interconnected finite state machines},
  pages = {1115-1127},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.406713},
  author = {Suman Kanjilal and Srimat T. Chakradhar and Vishwani D. Agrawal}
}
@article{journals/tcad/MaesMD86,
  title = {SIMPAR: A Versatile Technology Independent Parameter Extraction Program Using a New Optimized Fit-Strategy},
  pages = {320-325},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270202},
  author = {W. Maes and Kristin M. De Meyer and Luc H. Dupas}
}
@article{journals/tcad/CaldwellKMMZ99,
  title = {On wirelength estimations for row-based placement},
  pages = {1265-1278},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784119},
  author = {Andrew E. Caldwell and Andrew B. Kahng and Stefanus Mantik and Igor L. Markov and Alexander Zelikovsky}
}
@article{journals/tcad/ChanSEM00,
  title = {Distributed-memory parallel routing for field-programmable gatearrays},
  pages = {850-862},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856973},
  author = {Pak K. Chan and Martine D. F. Schlag and Carl Ebeling and Larry McMurchie}
}
@article{journals/tcad/SoaresP15,
  title = {Automatic Placement to Improve Capacitance Matching Using a Generalized Common-Centroid Layout and Spatial Correlation Optimization},
  pages = {1691-1695},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2419624},
  author = {Carlos Fernando Teodósio Soares and Antonio Petraglia}
}
@article{journals/tcad/PierzynskaP97,
  title = {Pitfalls in delay fault testing},
  pages = {321-329},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594838},
  author = {Alicja Pierzynska and Slawomir Pilarski}
}
@article{journals/tcad/SamiSSZ02,
  title = {An instruction-level energy model for embedded VLIW architectures},
  pages = {998-1010},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801105},
  author = {Mariagiovanna Sami and Donatella Sciuto and Cristina Silvano and Vittorio Zaccaria}
}
@article{journals/tcad/LiS06,
  title = {An O(bn/sup 2/) time algorithm for optimal buffer insertion with b buffer types},
  pages = {484-489},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854631},
  author = {Zhuo Li 0001 and Weiping Shi}
}
@article{journals/tcad/GiunchigliaNT07,
  title = {Quantifier Structure in Search-Based Procedures for QBFs},
  pages = {497-507},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.888264},
  author = {Enrico Giunchiglia and Massimo Narizzano and Armando Tacchella}
}
@article{journals/tcad/HaferP83,
  title = {A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic},
  pages = {4-18},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270016},
  author = {Louis J. Hafer and Alice C. Parker}
}
@article{journals/tcad/WangZCYCG11,
  title = {Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications},
  pages = {167-179},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2097170},
  author = {Renshen Wang and Yulei Zhang and Nan-Chi Chou and Evangeline F. Y. Young and Chung-Kuan Cheng and Ronald L. Graham}
}
@article{journals/tcad/RaudvereSJ08,
  title = {Application and Verification of Local Nonsemantic-Preserving Transformations in System Design},
  pages = {1091-1103},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923249},
  author = {Tarvo Raudvere and Ingo Sander and Axel Jantsch}
}
@article{journals/tcad/BrambillaGG10,
  title = {FSSA: Fast Steady-State Algorithm for the Analysis of Mixed Analog/Digital Circuits},
  pages = {528-537},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042886},
  author = {Angelo Brambilla and Giambattista Gruosso and Giancarlo Storti Gajani}
}
@article{journals/tcad/GriffithAG06,
  title = {Performance Characterization of a Reconfigurable Planar-Array Digital Microfluidic System},
  pages = {345-357},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.859515},
  author = {Eric J. Griffith and Srinivas Akella and Mark K. Goldberg}
}
@article{journals/tcad/DamianiOFER90,
  title = {Aliasing in signature analysis testing with multiple input shift registers},
  pages = {1344-1353},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62779},
  author = {Maurizio Damiani and Piero Olivo and Michele Favalli and Silvia Ercolani and Bruno Riccò}
}
@article{journals/tcad/BogdanM11a,
  title = {Hitting Time Analysis for Fault-Tolerant Communication at Nanoscale in Future Multiprocessor Platforms},
  pages = {1197-1210},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2138430},
  author = {Paul Bogdan and Radu Marculescu}
}
@article{journals/tcad/HassanAE08,
  title = {Input Vector Reordering for Leakage Power Reduction in FPGAs},
  pages = {1555-1564},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927673},
  author = {Hassan Hassan and Mohab Anis and Mohamed I. Elmasry}
}
@article{journals/tcad/OdanakaHOMU91,
  title = {SMART-II: a three-dimensional CAD model for submicrometer MOSFET's},
  pages = {619-628},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79499},
  author = {Shinji Odanaka and Akira Hiroki and Kikuyo Ohe and Kaori Moriyama and Hiroyuki Umimoto}
}
@article{journals/tcad/YildizM02,
  title = {Preferred direction Steiner trees},
  pages = {1368-1372},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804105},
  author = {Mehmet Can Yildiz and Patrick H. Madden}
}
@article{journals/tcad/OikonomakosZ06,
  title = {An Integrated High-Level On-Line Test Synthesis Tool},
  pages = {2479-2491},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.882120},
  author = {Petros Oikonomakos and Mark Zwolinski}
}
@article{journals/tcad/YangK08,
  title = {Generating Scalable and Modular Macromodels for Microchannels Using the Galerkin-Based Technique},
  pages = {1545-1554},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927764},
  author = {Y.-J. J. Yang and C.-W. Kuo}
}
@article{journals/tcad/BallicchiaO10,
  title = {Design and Modeling of Optimum Quality Spiral Inductors With Regularization and Debye Approximation},
  pages = {1669-1681},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061470},
  author = {Mauro Ballicchia and Simone Orcioni}
}
@article{journals/tcad/CongX08,
  title = {A Robust Mixed-Size Legalization and Detailed Placement Algorithm},
  pages = {1349-1362},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925792},
  author = {Jason Cong and Min Xie 0004}
}
@article{journals/tcad/Macii08,
  title = {Editorial},
  pages = {1-2},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.911333},
  author = {Enrico Macii}
}
@article{journals/tcad/AlmukhaizimDM06,
  title = {Entropy-driven parity-tree selection for low-overhead concurrent error detection in finite state machines},
  pages = {1547-1554},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855933},
  author = {Sobeeh Almukhaizim and Petros Drineas and Yiorgos Makris}
}
@article{journals/tcad/Sarrafzadeh87,
  title = {Channel-Routing Problem in the Knock-Knee Mode Is NP-Complete},
  pages = {503-506},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270298},
  author = {Majid Sarrafzadeh}
}
@article{journals/tcad/MatsonG86,
  title = {Macromodeling and Optimization of Digital MOS VLSI Circuits},
  pages = {659-678},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270236},
  author = {Mark Douglas Matson and Lance A. Glasser}
}
@article{journals/tcad/ReisS10,
  title = {PABTEC: Passivity-Preserving Balanced Truncation for Electrical Circuits},
  pages = {1354-1367},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2010.2059330},
  author = {Timo Reis and Tatjana Stykel}
}
@article{journals/tcad/HouC03,
  title = {Concurrent transient fault simulation for analog circuits},
  pages = {1385-1398},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818129},
  author = {Junwei Hou and Abhijit Chatterjee}
}
@article{journals/tcad/BalarinCGHJLSSS99,
  title = {Synthesis of software programs for embedded control applications},
  pages = {834-849},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766731},
  author = {Felice Balarin and Massimiliano Chiodo and Paolo Giusto and Harry Hsieh and Attila Jurecska and Luciano Lavagno and Alberto L. Sangiovanni-Vincentelli and Ellen Sentovich and Kei Suzuki}
}
@article{journals/tcad/HuttonRGC98,
  title = {Characterization and parameterized generation of synthetic combinational benchmark circuits},
  pages = {985-996},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728919},
  author = {Michael D. Hutton and Jonathan Rose and Jerry P. Grossman and Derek G. Corneil}
}
@article{journals/tcad/EjlaliAE12,
  title = {Low-Energy Standby-Sparing for Hard Real-Time Systems},
  pages = {329-342},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2173488},
  author = {Alireza Ejlali and Bashir M. Al-Hashimi and Petru Eles}
}
@article{journals/tcad/LuoBHC15,
  title = {Design and Optimization of a Cyberphysical Digital-Microfluidic Biochip for the Polymerase Chain Reaction},
  pages = {29-42},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2363396},
  author = {Yan Luo and Bhargab B. Bhattacharya and Tsung-Yi Ho and Krishnendu Chakrabarty}
}
@article{journals/tcad/RatzlaffP94,
  title = {RICE: rapid interconnect circuit evaluation using AWE},
  pages = {763-776},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285250},
  author = {Curtis L. Ratzlaff and Lawrence T. Pillage}
}
@article{journals/tcad/BrownRV92,
  title = {A detailed router for field-programmable gate arrays},
  pages = {620-628},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127623},
  author = {Stephen Dean Brown and Jonathan Rose and Zvonko G. Vranesic}
}
@article{journals/tcad/PamunuwaET05,
  title = {Modeling delay and noise in arbitrarily coupled RC trees},
  pages = {1725-1739},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852279},
  author = {Dinesh Pamunuwa and Shauki Elassaad and Hannu Tenhunen}
}
@article{journals/tcad/IsmailFN00,
  title = {Equivalent Elmore delay for RLC trees},
  pages = {83-97},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822622},
  author = {Yehea I. Ismail and Eby G. Friedman and José Luis Neves}
}
@article{journals/tcad/KuboT06,
  title = {Global Routing by Iterative Improvements for Two-Layer Ball Grid Array Packages},
  pages = {725-733},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870064},
  author = {Yukiko Kubo and Atsushi Takahashi 0001}
}
@article{journals/tcad/UrdahlSK14,
  title = {Path Predicate Abstraction for Sound System-Level Models of RT-Level Circuit Designs},
  pages = {291-304},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2285276},
  author = {Joakim Urdahl and Dominik Stoffel and Wolfgang Kunz}
}
@article{journals/tcad/KishinevskyKLST98,
  title = {Partial-scan delay fault testing of asynchronous circuits},
  pages = {1184-1199},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736191},
  author = {Michael Kishinevsky and Alex Kondratyev and Luciano Lavagno and Alexander Saldanha and Alexander Taubin}
}
@article{journals/tcad/McConaghyG09a,
  title = {Globally Reliable Variation-Aware Sizing of Analog Integrated Circuits via Response Surfaces and Structural Homotopy},
  pages = {1627-1640},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030351},
  author = {Trent McConaghy and Georges G. E. Gielen}
}
@article{journals/tcad/ChoiAPMH94,
  title = {A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm},
  pages = {899-908},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293947},
  author = {Woo-Sung Choi and Jae-Gyung Ahn and Young-June Park and Hong-Shick Min and Chang-Gyu Hwang}
}
@article{journals/tcad/OngaKOKD86,
  title = {A Composite Two-Dimensional Process/Device Simulation System (TOPMODE) and its Application for Total Process Designing in Submicron VLSI MOS Device Phase},
  pages = {365-370},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270205},
  author = {S. Onga and M. Konaka and A. Ohmichi and K. Kanaka and R. Dang}
}
@article{journals/tcad/ChandraC02,
  title = {Low-power scan testing and test data compression forsystem-on-a-chip},
  pages = {597-604},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998630},
  author = {Anshuman Chandra and Krishnendu Chakrabarty}
}
@article{journals/tcad/ChenC06,
  title = {Modern Floorplanning Based on B*-Tree and Fast Simulated Annealing},
  pages = {637-650},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870076},
  author = {Tung-Chieh Chen and Yao-Wen Chang}
}
@article{journals/tcad/MathewS99,
  title = {Combining multiple DFT schemes with test generation},
  pages = {685-696},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766721},
  author = {Ben Mathew and Daniel G. Saab}
}
@article{journals/tcad/PomeranzRV07,
  title = {z-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs},
  pages = {1700-1712},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895758},
  author = {Irith Pomeranz and Sudhakar M. Reddy and Srikanth Venkataraman}
}
@article{journals/tcad/PasrichaDB07,
  title = {BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC},
  pages = {1454-1464},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.891376},
  author = {Sudeep Pasricha and Nikil D. Dutt and Mohamed Ben-Romdhane}
}
@article{journals/tcad/LavagnoKS95,
  title = {Synthesis of hazard-free asynchronous circuits with bounded wire delays},
  pages = {61-86},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363123},
  author = {Luciano Lavagno and Kurt Keutzer and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/PellegriniB14,
  title = {Cardio: CMP Adaptation for Reliability Through Dynamic Introspective Operation},
  pages = {265-278},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284008},
  author = {Andrea Pellegrini and Valeria Bertacco}
}
@article{journals/tcad/ZhangJBS08,
  title = {Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach},
  pages = {791-802},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917594},
  author = {Lihong Zhang and Nuttorn Jangkrajarng and Sambuddha Bhattacharya and C.-J. Richard Shi}
}
@article{journals/tcad/ShihRA86,
  title = {FAUST: An MOS Fault Simulator with Timing Information},
  pages = {557-563},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270226},
  author = {Hsi-Ching Shih and Joseph T. Rahmeh and Jacob A. Abraham}
}
@article{journals/tcad/BarzilaiCRR87,
  title = {HSS--A High-Speed Simulator},
  pages = {601-617},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270308},
  author = {Zeev Barzilai and J. Lawrence Carter and Barry K. Rosen and Joe D. Rutledge}
}
@article{journals/tcad/HuP93,
  title = {SaPOSM: an optimization method applied to parameter extraction of MOSFET models},
  pages = {1481-1487},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256940},
  author = {Yu Hen Hu and ShaoWei Pan}
}
@article{journals/tcad/PomeranzR04,
  title = {Vector-restoration-based static compaction using random initial omission},
  pages = {1587-1592},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836720},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/Hughes88,
  title = {Multiple fault detection using single fault test sets},
  pages = {100-108},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3137},
  author = {Joseph L. A. Hughes}
}
@article{journals/tcad/SugimotoF86,
  title = {Standard Description Form for Device Characteristics in VLSI's},
  pages = {293-302},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270198},
  author = {M. Sugimoto and M. Fukuma}
}
@article{journals/tcad/PlasunSS98,
  title = {Integrated optimization capabilities in the VISTA technology CAD framework},
  pages = {1244-1251},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736564},
  author = {Richard Plasun and Michael Stockinger and Siegfried Selberherr}
}
@article{journals/tcad/RanterPSGS02,
  title = {CYCLONE: automated design and layout of RF LC-oscillators},
  pages = {1161-1170},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802267},
  author = {Carl De Ranter and Geert Van der Plas and Michiel Steyaert and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/ZhouW99,
  title = {Global routing with crosstalk constraints},
  pages = {1683-1688},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806813},
  author = {Hai Zhou and Martin D. F. Wong}
}
@article{journals/tcad/OhkuraTM87,
  title = {Analysis of MOSFET Capacitances and Their Behavior at Short-Channel Lengths Using an AC Device Simulator},
  pages = {423-430},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270288},
  author = {Y. Ohkura and Toru Toyabe and H. Masuda}
}
@article{journals/tcad/ThakerAZ03,
  title = {A test evaluation technique for VLSI circuits using register-transfer level fault modeling},
  pages = {1104-1113},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814958},
  author = {Pradip A. Thaker and Vishwani D. Agrawal and Mona E. Zaghloul}
}
@article{journals/tcad/HedenstiernaJ93,
  title = {Comments on `A module generator for optimized CMOS buffers'},
  pages = {180-181},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184856},
  author = {Nils Hedenstierna and Kjell O. Jeppson}
}
@article{journals/tcad/SangiorgiPSD85,
  title = {Two-Dimensional Numerical Analysis of Latchup in a VLSI CMOS Technology},
  pages = {561-574},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270158},
  author = {Enrico Sangiorgi and Mark R. Pinto and Stanley E. Swirhun and Robert W. Dutton}
}
@article{journals/tcad/RenLCSFKZD12,
  title = {HORNET: A Cycle-Level Multicore Simulator},
  pages = {890-903},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2184760},
  author = {Pengju Ren and Mieszko Lis and Myong Hyon Cho and Keun Sup Shim and Christopher W. Fletcher and Omer Khan and Nanning Zheng and Srinivas Devadas}
}
@article{journals/tcad/KorobkovAV15,
  title = {Efficient FinFET Device Model Implementation for SPICE Simulation},
  pages = {1696-1699},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424956},
  author = {Alexander Korobkov and Amit Agarwal and Subramanian Venkateswaran}
}
@article{journals/tcad/SuBNP01,
  title = {Learning as applied to stochastic optimization for standard-cellplacement},
  pages = {516-527},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918210},
  author = {Lixin Su and Wray L. Buntine and A. Richard Newton and Bradley S. Peters}
}
@article{journals/tcad/KahngPXY10,
  title = {Layout Decomposition Approaches for Double Patterning Lithography},
  pages = {939-952},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048374},
  author = {Andrew B. Kahng and Chul-Hong Park and Xu Xu and Hailong Yao}
}
@article{journals/tcad/ShigyoWY89,
  title = {Discretization problem for multidimensional current flow},
  pages = {1046-1050},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39066},
  author = {Naoyuki Shigyo and T. Wada and Seiji Yasuda}
}
@article{journals/tcad/LuoSC13,
  title = {An Analytical Placement Framework for 3-D ICs and Its Extension on Thermal Awareness},
  pages = {510-523},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2232708},
  author = {Guojie Luo and Yiyu Shi and Jason Cong}
}
@article{journals/tcad/SakallahYG90,
  title = {A first-order charge conserving MOS capacitance model},
  pages = {99-108},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45860},
  author = {Karem A. Sakallah and Yao-Tsung Yen and Steve S. Greenberg}
}
@article{journals/tcad/JiangXE13,
  title = {On Effective Through-Silicon Via Repair for 3-D-Stacked ICs},
  pages = {559-571},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2228742},
  author = {Li Jiang and Qiang Xu and Bill Eklow}
}
@article{journals/tcad/StyblinskiA93,
  title = {Combination of interpolation and self-organizing approximation techniques-a new approach to circuit performance modeling},
  pages = {1775-1785},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248089},
  author = {M. A. Styblinski and Syed A. Aftab}
}
@article{journals/tcad/WimerK88,
  title = {Analysis of strategies for constructive general block placement},
  pages = {371-377},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3170},
  author = {Shmuel Wimer and Israel Koren}
}
@article{journals/tcad/XuHLPB09,
  title = {Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty},
  pages = {623-637},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2013996},
  author = {Yang Xu and Kan-Lin Hsiung and Xin Li 0001 and Lawrence T. Pileggi and Stephen P. Boyd}
}
@article{journals/tcad/PetrovO01,
  title = {Performance and power effectiveness in embedded processors customizable partitioned caches},
  pages = {1309-1318},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959860},
  author = {Peter Petrov and Alex Orailoglu}
}
@article{journals/tcad/HwangM86,
  title = {Derivation and Refinement of Fan-Out Constraints to Generate Tests in Combinational Logic Circuits},
  pages = {564-572},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270227},
  author = {Ki Soo Hwang and M. Ray Mercer}
}
@article{journals/tcad/YangLT14,
  title = {Utilizing ATE Vector Repeat With Linear Decompressor for Test Vector Compression},
  pages = {1219-1230},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2314307},
  author = {Joon-Sung Yang and Jinkyu Lee and Nur A. Touba}
}
@article{journals/tcad/ChouhanBB09,
  title = {A Framework for Energy-Consumption-Based Design Space Exploration for Wireless Sensor Nodes},
  pages = {1017-1024},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018865},
  author = {Sonali Chouhan and Ranjan Bose and M. Balakrishnan}
}
@article{journals/tcad/CzyszMRT08,
  title = {Low-Power Test Data Application in EDT Environment Through Decompressor Freeze},
  pages = {1278-1290},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923111},
  author = {Dariusz Czysz and Grzegorz Mrugalski and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/KabbaniAA03,
  title = {Technology-portable analytical model for DSM CMOS inverter transition-time estimation},
  pages = {1177-1187},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816215},
  author = {Adnan Kabbani and Dhamin Al-Khalili and Asim J. Al-Khalili}
}
@article{journals/tcad/BeniniMPM98,
  title = {Telescopic units: a new paradigm for performance optimization of VLSI designs},
  pages = {220-232},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700720},
  author = {Luca Benini and Enrico Macii and Massimo Poncino and Giovanni De Micheli}
}
@article{journals/tcad/TanakaKK89,
  title = {HARP: FORTRAN to silicon [compilation system]},
  pages = {649-660},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31521},
  author = {Toshiaki Tanaka and Tsutomu Kobayashi and Osamu Karatsu}
}
@article{journals/tcad/TinOM98,
  title = {Comments on "A small-signal MOSFET model for radio frequency IC applications"},
  pages = {372-374},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703827},
  author = {Suet Fong Tin and Ashraf A. Osman and Kartikeya Mayaram}
}
@article{journals/tcad/DavoodiKS06,
  title = {Probabilistic Evaluation of Solutions in Variability-Driven Optimization},
  pages = {3010-3016},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882529},
  author = {Azadeh Davoodi and Vishal Khandelwal and Ankur Srivastava}
}
@article{journals/tcad/WangSRC10,
  title = {Two Fast Methods for Estimating the Minimum Standby Supply Voltage for Large SRAMs},
  pages = {1908-1920},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061810},
  author = {Jiajing Wang and Amith Singhee and Rob A. Rutenbar and Benton H. Calhoun}
}
@article{journals/tcad/ChangYHH13,
  title = {Integrated Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips},
  pages = {216-227},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2224347},
  author = {Jia-Wen Chang and Sheng-Han Yeh and Tsung-Wei Huang and Tsung-Yi Ho}
}
@article{journals/tcad/McConaghyG09,
  title = {Template-Free Symbolic Performance Modeling of Analog Circuits via Canonical-Form Functions and Genetic Programming},
  pages = {1162-1175},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021034},
  author = {Trent McConaghy and Georges G. E. Gielen}
}
@article{journals/tcad/KimK01,
  title = {Crosstalk noise minimization in domino logic design},
  pages = {1091-1100},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945305},
  author = {Ki-Wook Kim and Sung-Mo Kang}
}
@article{journals/tcad/JungK13,
  title = {Statistical Viability Analysis for Detecting False Paths Under Delay Variation},
  pages = {111-123},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2211102},
  author = {Jongyoon Jung and Taewhan Kim}
}
@article{journals/tcad/EvmorfopoulosSA02,
  title = {A Monte Carlo approach for maximum power estimation based onextreme value theory},
  pages = {415-432},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992765},
  author = {Nestoras E. Evmorfopoulos and Georgios I. Stamoulis and John N. Avaritsiotis}
}
@article{journals/tcad/AgostaBPS09,
  title = {A Transform-Parametric Approach to Boolean Matching},
  pages = {805-817},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2009.2016547},
  author = {Giovanni Agosta and Francesco Bruschi and Gerardo Pelosi and Donatella Sciuto}
}
@article{journals/tcad/VeeraraghavanFE86,
  title = {SPICE Simulation of SOI MOSFET Integrated Circuits},
  pages = {653-658},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270235},
  author = {Surya Veeraraghavan and Jerry G. Fossum and William R. Eisenstadt}
}
@article{journals/tcad/LiR87,
  title = {Space Compression Methods With Output Data Modification},
  pages = {290-294},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270273},
  author = {Yiu Kei Li and J. P. Robinson}
}
@article{journals/tcad/KirovskiHPC06,
  title = {Protecting Combinational Logic Synthesis Solutions},
  pages = {2687-2696},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882490},
  author = {Darko Kirovski and Yean-Yow Hwang and Miodrag Potkonjak and Jason Cong}
}
@article{journals/tcad/MasoumiES00,
  title = {Fast and efficient parametric modeling of contact-to-substratecoupling},
  pages = {1282-1292},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892852},
  author = {Nasser Masoumi and Mohamed I. Elmasry and Safieddin Safavi-Naeini}
}
@article{journals/tcad/KleinhansSJA91,
  title = {GORDIAN: VLSI placement by quadratic programming and slicing optimization},
  pages = {356-365},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.67789},
  author = {Jürgen M. Kleinhans and Georg Sigl and Frank M. Johannes and Kurt Antreich}
}
@article{journals/tcad/SchoenmakerM02,
  title = {Electromagnetic interconnects and passives modeling: softwareimplementation issues},
  pages = {534-543},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.998625},
  author = {Wim Schoenmaker and Peter Meuris}
}
@article{journals/tcad/MalyS82,
  title = {Statistical Simulation of the IC Manufacturing Process},
  pages = {120-131},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1982.1270003},
  author = {Wojciech Maly and Andrzej J. Strojwas}
}
@article{journals/tcad/ArjomandS10,
  title = {Power-Performance Analysis of Networks-on-Chip With Arbitrary Buffer Allocation Schemes},
  pages = {1558-1571},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061171},
  author = {Mohammad Arjomand and Hamid Sarbazi-Azad}
}
@article{journals/tcad/HernandezRSFD12,
  title = {On the Impact of Within-Die Process Variation in GALS-Based NoC Performance},
  pages = {294-307},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2170071},
  author = {Carles Hernández and Antoni Roca and Federico Silla and Jose Flich and José Duato}
}
@article{journals/tcad/KnechtelML12,
  title = {Assembling 2-D Blocks Into 3-D Chips},
  pages = {228-241},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2011.2174640},
  author = {Johann Knechtel and Igor L. Markov and Jens Lienig}
}
@article{journals/tcad/KosinaS94,
  title = {A hybrid device simulator that combines Monte Carlo and drift-diffusion analysis},
  pages = {201-210},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259943},
  author = {Hans Kosina and Siegfried Selberherr}
}
@article{journals/tcad/KhanSBH15,
  title = {Multicast FullHD H.264 Intra Video Encoder Architecture},
  pages = {2049-2053},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2446933},
  author = {Muhammad Usman Karim Khan and Muhammad Shafique and Lars Bauer and Jörg Henkel}
}
@article{journals/tcad/ToumazouM95,
  title = {Analog IC design automation. I. Automated circuit generation: new concepts and methods},
  pages = {218-238},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370422},
  author = {Christofer Toumazou and Costas A. Makris}
}
@article{journals/tcad/GuptaKP97,
  title = {Transmission line synthesis via constrained multivariable optimization},
  pages = {6-19},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559328},
  author = {Rohini Gupta and Byron Krauter and Lawrence T. Pileggi}
}
@article{journals/tcad/HuangSL90,
  title = {New approaches for the repairs of memories with redundancy by row/column deletion for yield enhancement},
  pages = {323-328},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46807},
  author = {Wei-Kang Huang and Yinan N. Shen and Fabrizio Lombardi}
}
@article{journals/tcad/LiCL07,
  title = {NEMO: A New Implicit-Connection-Graph-Based Gridless Router With Multilayer Planes and Pseudo Tile Propagation},
  pages = {705-718},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.891381},
  author = {Yih-Lang Li and Hsin-Yu Chen and Chih-Ta Lin}
}
@article{journals/tcad/LiuLJWTY06,
  title = {Fast Thermal Simulation for Runtime Temperature Tracking and Management},
  pages = {2882-2893},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882594},
  author = {Pu Liu and Hang Li and Lingling Jin and Wei Wu and Sheldon X.-D. Tan and Jun Yang 0002}
}
@article{journals/tcad/ParkSDDNPE08,
  title = {Register File Power Reduction Using Bypass Sensitive Compiler},
  pages = {1155-1159},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923254},
  author = {Sanghyun Park and Aviral Shrivastava and Nikil D. Dutt and Alexandru Nicolau and Yunheung Paek and Eugene Earlie}
}
@article{journals/tcad/RanawakeHLG94,
  title = {PMC-3D: a parallel three-dimensional Monte Carlo semiconductor device simulator},
  pages = {712-724},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285244},
  author = {Udaya A. Ranawake and Carl Huster and Patrick M. Lenders and Stephen Marshall Goodnick}
}
@article{journals/tcad/ChinW93,
  title = {A new grid-generation method for 2-D simulation of devices with nonplanar semiconductor surface},
  pages = {1337-1344},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240081},
  author = {Shan-Ping Chin and Ching-Yuan Wu}
}
@article{journals/tcad/RadulescuDPGRWG05,
  title = {An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration},
  pages = {4-17},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839493},
  author = {Andrei Radulescu and John Dielissen and Santiago González Pestana and Om Prakash Gangwal and Edwin Rijpkema and Paul Wielage and Kees G. W. Goossens}
}
@article{journals/tcad/CohoonH88,
  title = {BEAVER: a computational-geometry-based tool for switchbox routing},
  pages = {684-697},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3208},
  author = {James P. Cohoon and Patrick L. Heck}
}
@article{journals/tcad/PengL06,
  title = {An Efficient Low-Power Repeater-Insertion Scheme},
  pages = {2726-2736},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882601},
  author = {Yuantao Peng and Xun Liu}
}
@article{journals/tcad/MaierETBK99,
  title = {Equivalent circuit model of resistive IC sensors derived with the box integration method},
  pages = {1000-1013},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771181},
  author = {Christoph Maier and Markus Emmenegger and Stefano Taschini and Henry Baltes and Jan G. Korvink}
}
@article{journals/tcad/LuckeP93,
  title = {Data-flow transformations for critical path time reduction in high-level DSP synthesis},
  pages = {1063-1068},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238043},
  author = {Lori E. Lucke and Keshab K. Parhi}
}
@article{journals/tcad/Korshak04,
  title = {Noise-rejection model based on charge-transfer equation for digital CMOS circuits},
  pages = {1460-1468},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835133},
  author = {Alexander Korshak}
}
@article{journals/tcad/BohmayrBLRS98,
  title = {Monte Carlo simulation of silicon amorphization during ion implantation},
  pages = {1236-1243},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736563},
  author = {Walter Bohmayr and Alexander Burenkov and Jürgen Lorenz and Heiner Ryssel and Siegfried Selberherr}
}
@article{journals/tcad/CiesielskiGRGB09,
  title = {Optimization of Data-Flow Computations Using Canonical TED Representation},
  pages = {1321-1333},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024708},
  author = {Maciej J. Ciesielski and Daniel Gomez-Prado and Qian Ren and Jérémie Guillot and Emmanuel Boutillon}
}
@article{journals/tcad/ChangZ14,
  title = {A Blind Dynamic Fingerprinting Technique for Sequential Circuit Intellectual Property Protection},
  pages = {76-89},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2282282},
  author = {Chip-Hong Chang and Li Zhang}
}
@article{journals/tcad/XieB99,
  title = {Accelerating Markovian analysis of asynchronous systems using state compression},
  pages = {869-888},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771173},
  author = {Aiguo Xie and Peter A. Beerel}
}
@article{journals/tcad/BrambillaGG11,
  title = {A Probe-Based Harmonic Balance Method to Simulate Coupled Oscillators},
  pages = {960-971},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2110570},
  author = {Angelo Brambilla and Giambattista Gruosso and Giancarlo Storti Gajani}
}
@article{journals/tcad/KirovskiLPM99,
  title = {Application-driven synthesis of memory-intensive systems-on-chip},
  pages = {1316-1326},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784123},
  author = {Darko Kirovski and Chunho Lee and Miodrag Potkonjak and William H. Mangione-Smith}
}
@article{journals/tcad/Poncet85,
  title = {Finite-Element Simulation of Local Oxidation of Silicon},
  pages = {41-53},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270097},
  author = {A. Poncet}
}
@article{journals/tcad/BroussevT10,
  title = {Time-Varying Root-Locus of Large-Signal LC Oscillators},
  pages = {830-834},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043592},
  author = {Svetozar S. Broussev and Nikolay T. Tchamov}
}
@article{journals/tcad/Vygen06,
  title = {Slack in static timing analysis},
  pages = {1876-1885},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858348},
  author = {Jens Vygen}
}
@article{journals/tcad/HsiehHLH91,
  title = {LiB: a CMOS cell compiler},
  pages = {994-1005},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85737},
  author = {Yung-Ching Hsieh and Chi-Yi Hwang and Youn-Long Lin and Yu-Chin Hsu}
}
@article{journals/tcad/LiuP05,
  title = {HyPE: hybrid power estimation for IP-based systems-on-chip},
  pages = {1089-1103},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850891},
  author = {Xun Liu and Marios C. Papaefthymiou}
}
@article{journals/tcad/YehCHYH14,
  title = {Voltage-Aware Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips},
  pages = {1302-1315},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2331340},
  author = {Sheng-Han Yeh and Jia-Wen Chang and Tsung-Wei Huang and Shang-Tsung Yu and Tsung-Yi Ho}
}
@article{journals/tcad/HachtelJKM92,
  title = {On properties of algebraic transformations and the synthesis of multifault-irredundant circuits},
  pages = {313-321},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124418},
  author = {Gary D. Hachtel and Reily M. Jacoby and Kurt Keutzer and Christopher R. Morrison}
}
@article{journals/tcad/KongO95,
  title = {Methods to improve digital MOS macromodel accuracy},
  pages = {868-881},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391734},
  author = {Jeong-Taek Kong and David Overhauser}
}
@article{journals/tcad/KanjilalCA95a,
  title = {A partition and resynthesis approach to testable design of large circuits},
  pages = {1268-1276},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466342},
  author = {Suman Kanjilal and Srimat T. Chakradhar and Vishwani D. Agrawal}
}
@article{journals/tcad/EngelkePRKSB08,
  title = {On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing},
  pages = {327-338},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.913382},
  author = {Piet Engelke and Ilia Polian and Michel Renovell and Sandip Kundu and Bharath Seshadri and Bernd Becker}
}
@article{journals/tcad/EoSE02,
  title = {A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines},
  pages = {723-730},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004316},
  author = {Yungseon Eo and Jongin Shim and William R. Eisenstadt}
}
@article{journals/tcad/LinMCL98,
  title = {Test-point insertion: scan paths through functional logic},
  pages = {838-851},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720319},
  author = {Chih-Chang Lin and Malgorzata Marek-Sadowska and Kwang-Ting Cheng and Mike Tien-Chien Lee}
}
@article{journals/tcad/WangM88a,
  title = {Circuits for pseudoexhaustive test pattern generation},
  pages = {1068-1080},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7806},
  author = {Laung-Terng Wang and Edward J. McCluskey}
}
@article{journals/tcad/AbramoviciLM83,
  title = {A Logic Simulation Machine},
  pages = {82-94},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270024},
  author = {Miron Abramovici and Ytzhak H. Levendel and Premachandran R. Menon}
}
@article{journals/tcad/ShangDJ07,
  title = {SLOPES: Hardware-Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs},
  pages = {508-526},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.883909},
  author = {Li Shang and Robert P. Dick and Niraj K. Jha}
}
@article{journals/tcad/ChenWSHC15,
  title = {Novel Spare TSV Deployment for 3-D ICs Considering Yield and Timing Constraints},
  pages = {577-588},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2385759},
  author = {Yu-Guang Chen and Wan-Yu Wen and Yiyu Shi and Wing-Kai Hon and Shih-Chieh Chang}
}
@article{journals/tcad/AghaghiriFP04,
  title = {Transition reduction in memory buses using sector-based encoding techniques},
  pages = {1164-1174},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831589},
  author = {Yazdan Aghaghiri and Farzan Fallah and Massoud Pedram}
}
@article{journals/tcad/TarafdarL00,
  title = {A data-centric approach to high-level synthesis},
  pages = {1251-1267},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892850},
  author = {Shantanu Tarafdar and Miriam Leeser}
}
@article{journals/tcad/LiuW0SZS14,
  title = {Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems},
  pages = {1450-1462},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2341922},
  author = {Duo Liu and Tianzheng Wang and Yi Wang 0003 and Zili Shao and Qingfeng Zhuge and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/MonteiroDGKW97,
  title = {Estimation of average switching activity in combinational logic circuits using symbolic simulation},
  pages = {121-127},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559336},
  author = {José C. Monteiro and Srinivas Devadas and Abhijit Ghosh and Kurt Keutzer and Jacob K. White}
}
@article{journals/tcad/HoblerS88,
  title = {Two-dimensional modeling of ion implantation induced point defects},
  pages = {174-180},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3147},
  author = {Gerhard Hobler and Siegfried Selberherr}
}
@article{journals/tcad/CiampoliniFPGRB89,
  title = {Adaptive mesh generation preserving the quality of the initial grid},
  pages = {490-500},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.24877},
  author = {Paolo Ciampolini and Alessandro Forghieri and Anna Pierantoni and Antonio Gnudi and Massimo Rudan and Giorgio Baccarani}
}
@article{journals/tcad/SrivastavaXSB10,
  title = {Corrections to "Analytical Expressions for High-Frequency VLSI Interconnect Impedance Extraction in the Presence of a Multilayer Conductive Substrate" [Jul 09 1047-1060]},
  pages = {849},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2047753},
  author = {Navin Srivastava and Chuan Xu and Roberto Suaya and Kaustav Banerjee}
}
@article{journals/tcad/GrahamPN95,
  title = {Template-based MOSFET device model},
  pages = {924-933},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402493},
  author = {Mark G. Graham and John J. Paulos and Douglas W. Nychka}
}
@article{journals/tcad/BazarganD07,
  title = {Guest Editorial},
  pages = {201-202},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.891079},
  author = {Kia Bazargan and André DeHon}
}
@article{journals/tcad/HeitzingerPTTOS03,
  title = {Simulation of arsenic in situ doping with polysilicon CVD and its application to high aspect ratio trenches},
  pages = {285-292},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807879},
  author = {Clemens Heitzinger and Wolfgang Pyka and Naoki Tamaoki and Toshiro Takase and Toshimitsu Ohmine and Siegfried Selberherr}
}
@article{journals/tcad/XieDZW09,
  title = {Adjustment-Based Modeling for Timing Analysis Under Variability},
  pages = {1085-1095},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018874},
  author = {Lin Xie and Azadeh Davoodi and Jun Zhang and Tai-Hsuan Wu}
}
@article{journals/tcad/PomeranzR00,
  title = {On n-detection test sets and variable n-detection test sets fortransition faults},
  pages = {372-383},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833205},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/LiuP14,
  title = {Post-Layout Simulation Time Reduction for Phase-Locked Loop Frequency Synthesizer Using System Identification Techniques},
  pages = {1751-1755},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2354291},
  author = {Lechang Liu and Ramesh K. Pokharel}
}
@article{journals/tcad/KimJT98,
  title = {Circuit optimization using carry-save-adder cells},
  pages = {974-984},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728918},
  author = {Taewhan Kim and William Jao and Steven W. K. Tjiang}
}
@article{journals/tcad/ParkK02,
  title = {Digital filter synthesis based on an algorithm to generate all minimal signed digit representations},
  pages = {1525-1529},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804374},
  author = {In-Cheol Park and Hyeong-Ju Kang}
}
@article{journals/tcad/WuS90a,
  title = {Efficient physical timing models for CMOS AND-OR-inverter and OR-AND-inverter gates and their applications},
  pages = {1002-1009},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.59076},
  author = {Chung-Yu Wu and Ming-Chuen Shiau}
}
@article{journals/tcad/LandmanR96,
  title = {Activity-sensitive architectural power analysis},
  pages = {571-587},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503928},
  author = {Paul E. Landman and Jan M. Rabaey}
}
@article{journals/tcad/ArdestaniMSER13,
  title = {Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation},
  pages = {1187-1200},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2253156},
  author = {Ehsan K. Ardestani and Francisco J. Mesa-Martinez and Gabriel Southern and Elnaz Ebrahimi and Jose Renau}
}
@article{journals/tcad/MochockiHQ04,
  title = {A unified approach to variable voltage scheduling for nonideal DVS processors},
  pages = {1370-1377},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833602},
  author = {Bren Mochocki and Xiaobo Sharon Hu and Gang Quan}
}
@article{journals/tcad/LiaoCL11,
  title = {A Parallel Test Pattern Generation Algorithm to Meet Multiple Quality Objectives},
  pages = {1767-1772},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2157693},
  author = {Kuan-Yu Liao and Chia-Yuan Chang and James Chien-Mo Li}
}
@article{journals/tcad/BandaliGB14,
  title = {Accelerated Harmonic-Balance Analysis Using a Graphical Processing Unit Platform},
  pages = {1017-1030},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2304696},
  author = {Bardia Bandali and Emad Gad and Miodrag Bolic}
}
@article{journals/tcad/OzdalW06b,
  title = {A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards},
  pages = {2784-2794},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882584},
  author = {Muhammet Mustafa Ozdal and Martin D. F. Wong}
}
@article{journals/tcad/ZhangCF04,
  title = {Behavioral modeling and performance evaluation of microelectrofluidics-based PCR systems using SystemC},
  pages = {843-858},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828115},
  author = {Tianhao Zhang and Krishnendu Chakrabarty and Richard B. Fair}
}
@article{journals/tcad/NajmBYH90,
  title = {Probabilistic simulation for reliability analysis of CMOS VLSI circuits},
  pages = {439-450},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45875},
  author = {Farid N. Najm and Richard Burch and Ping Yang and Ibrahim N. Hajj}
}
@article{journals/tcad/KimSK11,
  title = {Field Programmable Stateful Logic Array},
  pages = {1800-1813},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2165067},
  author = {Kyosun Kim and Sangho Shin and Sung-Mo Kang}
}
@article{journals/tcad/VasilyevRW06,
  title = {Macromodel Generation for BioMEMS Components Using a Stabilized Balanced Truncation Plus Trajectory Piecewise-Linear Approach},
  pages = {285-293},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.857389},
  author = {Dmitry Vasilyev and Michal Rewienski and Jacob White}
}
@article{journals/tcad/KuM92,
  title = {Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits},
  pages = {696-718},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137516},
  author = {David C. Ku and Giovanni De Micheli}
}
@article{journals/tcad/OpalskiS86,
  title = {Generalization of Yield Optimization Problem: Maximum Income Approach},
  pages = {346-360},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1986.1270204},
  author = {Leszek J. Opalski and M. A. Styblinski}
}
@article{journals/tcad/AllegrettoNB91,
  title = {Numerical analysis of magnetic-field-sensitive bipolar devices},
  pages = {501-511},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75633},
  author = {Walter Allegretto and Arokia Nathan and Henry Baltes}
}
@article{journals/tcad/Devgan96,
  title = {Transient simulation of integrated circuits in the charge-voltage plane},
  pages = {1379-1390},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.543770},
  author = {Anirudh Devgan}
}
@article{journals/tcad/AgarwalZB04,
  title = {Statistical clock skew analysis considering intradie-process variations},
  pages = {1231-1242},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.831573},
  author = {Aseem Agarwal and Vladimir Zolotov and David Blaauw}
}
@article{journals/tcad/HwangH93,
  title = {Zone scheduling},
  pages = {926-934},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238029},
  author = {Cheng-Tsung Hwang and Yu-Chin Hsu}
}
@article{journals/tcad/HortaF97,
  title = {Algorithm-driven synthesis of data conversion architectures},
  pages = {1116-1135},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662675},
  author = {Nuno C. G. Horta and José E. Franca}
}
@article{journals/tcad/BeerelMM98,
  title = {Covering conditions and algorithms for the synthesis of speed-independent circuits},
  pages = {205-219},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700719},
  author = {Peter A. Beerel and Chris J. Myers and Teresa H. Y. Meng}
}
@article{journals/tcad/TauschWW01,
  title = {Improved integral formulations for fast 3-D method-of-momentssolvers},
  pages = {1398-1405},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969433},
  author = {Johannes Tausch and Junfeng Wang and Jacob K. White}
}
@article{journals/tcad/ChadhaSVCV87,
  title = {WATOPT -- An Optimizer for Circuit Applications},
  pages = {472-479},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270294},
  author = {Rakesh Chadha and Kishore Singhal and Jirí Vlach and Ernst Christen and Milan Vlach}
}
@article{journals/tcad/SeongM08,
  title = {Bitmask-Based Code Compression for Embedded Systems},
  pages = {673-685},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917563},
  author = {Seok-Won Seong and Prabhat Mishra}
}
@article{journals/tcad/LaiYL13,
  title = {Localized Stability Checking and Design of IC Power Delivery With Distributed Voltage Regulators},
  pages = {1321-1334},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2256393},
  author = {Suming Lai and Boyuan Yan and Peng Li}
}
@article{journals/tcad/XiangDPCW08,
  title = {Fast Dummy-Fill Density Analysis With Coupling Constraints},
  pages = {633-642},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917963},
  author = {Hua Xiang and Liang Deng and Ruchir Puri and Kai-Yuan Chao and Martin D. F. Wong}
}
@article{journals/tcad/YangWK06,
  title = {Secure Scan: A Design-for-Test Architecture for Crypto Chips},
  pages = {2287-2293},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862745},
  author = {Bo Yang 0010 and Kaijie Wu and Ramesh Karri}
}
@article{journals/tcad/LiuV05,
  title = {Incremental fault diagnosis},
  pages = {240-251},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.841070},
  author = {Jiang Brandon Liu and Andreas G. Veneris}
}
@article{journals/tcad/XiongH04,
  title = {Full-chip routing optimization with RLC crosstalk budgeting},
  pages = {366-377},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823347},
  author = {Jinjun Xiong and Lei He}
}
@article{journals/tcad/OzdalJNBS15,
  title = {Wavelet-Based Trace Alignment Algorithms for Heterogeneous Architectures},
  pages = {381-394},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387856},
  author = {Muhammet Mustafa Ozdal and Aamer Jaleel and Paolo Narváez and Steven M. Burns and Ganapati Srinivasa}
}
@article{journals/tcad/MakW97,
  title = {On optimal board-level routing for FPGA-based logic emulation},
  pages = {282-289},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594833},
  author = {Wai-Kei Mak and Martin D. F. Wong}
}
@article{journals/tcad/ChungH10,
  title = {High-Level Design and Validation of the BlueSPARC Multithreaded Processor},
  pages = {1459-1470},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2057870},
  author = {Eric S. Chung and James C. Hoe}
}
@article{journals/tcad/KimK06,
  title = {Increasing encoding efficiency of LFSR reseeding-based test compression},
  pages = {913-917},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855977},
  author = {Hong-Sik Kim and Sungho Kang}
}
@article{journals/tcad/ErcolaniFDOR92,
  title = {Testability measures in pseudorandom testing},
  pages = {794-800},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137524},
  author = {Silvia Ercolani and Michele Favalli and Maurizio Damiani and Piero Olivo and Bruno Riccò}
}
@article{journals/tcad/PistoriusLM00,
  title = {PartGen: a generator of very large circuits to benchmark thepartitioning of FPGAs},
  pages = {1314-1321},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.892855},
  author = {Joachim Pistorius and Edmée Legai and Michel Minoux}
}
@article{journals/tcad/GongC98,
  title = {Locating bridging faults using dynamically computed stuck-at fault dictionaries},
  pages = {876-887},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720323},
  author = {Yiming Gong and Sreejit Chakravarty}
}
@article{journals/tcad/AroraRSR96,
  title = {Modeling and extraction of interconnect capacitances for multilayer VLSI circuits},
  pages = {58-67},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486272},
  author = {Narain D. Arora and Kartik V. Raol and Reinhard Schumann and Llanda M. Richardson}
}
@article{journals/tcad/BriskVI10,
  title = {An Optimal Linear-Time Algorithm for Interprocedural Register Allocation in High Level Synthesis Using SSA Form},
  pages = {1096-1109},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049060},
  author = {Philip Brisk and Ajay K. Verma and Paolo Ienne}
}
@article{journals/tcad/IwasakiA90,
  title = {An analysis of the aliasing probability of multiple-input signature registers in the case of a 2m-ary symmetric channel},
  pages = {427-438},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45874},
  author = {K. Iwasaki and F. Arakawa}
}
@article{journals/tcad/TsengS86,
  title = {Automated Synthesis of Data Paths in Digital Systems},
  pages = {379-395},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270207},
  author = {Chia-Jeng Tseng and Daniel P. Siewiorek}
}
@article{journals/tcad/VinodL05a,
  title = {An efficient coefficient-partitioning algorithm for realizing low-complexity digital filters},
  pages = {1936-1946},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852659},
  author = {A. Prasad Vinod and Edmund Ming-Kit Lai}
}
@article{journals/tcad/AcarO09,
  title = {Low-Cost Characterization and Calibration of RF Integrated Circuits through I - Q Data Analysis},
  pages = {993-1005},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2020718},
  author = {Erkan Acar and Sule Ozev}
}
@article{journals/tcad/AktunaRC99,
  title = {Device-level early floorplanning algorithms for RF circuits},
  pages = {375-388},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752922},
  author = {Mehmet Aktuna and Rob A. Rutenbar and L. Richard Carley}
}
@article{journals/tcad/Sorkin87,
  title = {Asymptotically Perfect Trivial Global Routing: A Stochastic Analysis},
  pages = {820-827},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270325},
  author = {Gregory B. Sorkin}
}
@article{journals/tcad/MaamariR93,
  title = {The dynamic reduction of fault simulation},
  pages = {137-148},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184850},
  author = {Fadi Maamari and Janusz Rajski}
}
@article{journals/tcad/AyariK94,
  title = {A new dynamic test vector compaction for automatic test pattern generation},
  pages = {353-358},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.265676},
  author = {Bechir Ayari and Bozena Kaminska}
}
@article{journals/tcad/WangTJ03,
  title = {Automatic interconnection rectification for SoC design verification based on the port order fault model},
  pages = {104-114},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805723},
  author = {Chun-Yao Wang and Shing-Wu Tung and Jing-Yang Jou}
}
@article{journals/tcad/ChenKS94,
  title = {Structural and behavioral synthesis for testability techniques},
  pages = {777-785},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285251},
  author = {Chung-Hsing Chen and Tanay Karnik and Daniel G. Saab}
}
@article{journals/tcad/LouTKS02,
  title = {Estimating routing congestion using probabilistic analysis},
  pages = {32-41},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.974135},
  author = {Jinan Lou and Shashidhar Thakur and Shankar Krishnamoorthy and Henry S. Sheng}
}
@article{journals/tcad/HeistermanL91,
  title = {The efficient solution of integer programs for hierarchical global routing},
  pages = {748-753},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137503},
  author = {Jörg Heistermann and Thomas Lengauer}
}
@article{journals/tcad/Koranne15a,
  title = {DÉJÀ VU: An Entropy Reduced Hash Function for VLSI Layout Databases},
  pages = {1798-1807},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432132},
  author = {Sandeep Koranne}
}
@article{journals/tcad/WuCD91,
  title = {A STRIDE towards practical 3-D device simulation-numerical and visualization considerations},
  pages = {1132-1140},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85759},
  author = {Ke-Chih Wu and Goodwin R. Chin and Robert W. Dutton}
}
@article{journals/tcad/NgoyaRO97,
  title = {Newton-Raphson iteration speed-up algorithm for the solution of nonlinear circuit equations in general-purpose CAD programs},
  pages = {638-644},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640621},
  author = {Edouard Ngoya and Jean Rousset and Juan J. Obregon}
}
@article{journals/tcad/Beetem92,
  title = {Hierarchical topological sorting of apparent loops via partitioning},
  pages = {607-619},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127622},
  author = {John F. Beetem}
}
@article{journals/tcad/SureshK16,
  title = {Managing Test Coverage Uncertainty due to Random Noise in Nano-CMOS: A Case-Study on an SRAM Array},
  pages = {155-165},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2449236},
  author = {Vikram B. Suresh and Sandip Kundu}
}
@article{journals/tcad/WalkerT89,
  title = {Behavioral transformation for algorithmic level IC design},
  pages = {1115-1128},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.39073},
  author = {Robert A. Walker and Donald E. Thomas}
}
@article{journals/tcad/Pomeranz15a,
  title = {Computation of Seeds for LFSR-Based Diagnostic Test Generation},
  pages = {2004-2012},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2459031},
  author = {Irith Pomeranz}
}
@article{journals/tcad/LiuSH11,
  title = {Simultaneous Technology Mapping and Placement for Delay Minimization},
  pages = {416-426},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2089569},
  author = {Yifang Liu and Rupesh S. Shelar and Jiang Hu}
}
@article{journals/tcad/OzdalBH12,
  title = {Algorithms for Gate Sizing and Device Parameter Selection for High-Performance Designs},
  pages = {1558-1571},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2196279},
  author = {Muhammet Mustafa Ozdal and Steven M. Burns and Jiang Hu}
}
@article{journals/tcad/JainG94,
  title = {Efficient symbolic simulation-based verification using the parametric form of Boolean expressions},
  pages = {1005-1015},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298036},
  author = {Prabhat Jain and Ganesh Gopalakrishnan}
}
@article{journals/tcad/PomeranzR00b,
  title = {On synchronizable circuits and their synchronizing sequences},
  pages = {1086-1092},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863649},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/Patil99,
  title = {Extension of the VR discretization scheme for velocity saturation},
  pages = {1508-1511},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790627},
  author = {Mahesh B. Patil}
}
@article{journals/tcad/YuDFL08,
  title = {Statistical Static Timing Analysis Considering Process Variation Model Uncertainty},
  pages = {1880-1890},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003302},
  author = {Guo Yu and Wei Dong and Zhuo Feng and Peng Li}
}
@article{journals/tcad/PomeranzR02b,
  title = {n-pass n-detection fault simulation and its applications},
  pages = {980-986},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800453},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/ParkerS90,
  title = {An improved FET model for computer simulators},
  pages = {551-553},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55175},
  author = {Anthony E. Parker and David J. Skellern}
}
@article{journals/tcad/BartlettCGH86,
  title = {Synthesis and Optimization of Multilevel Logic under Timing Constraints},
  pages = {582-596},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270229},
  author = {Karen A. Bartlett and William W. Cohen and Aart J. de Geus and Gary D. Hachtel}
}
@article{journals/tcad/JiangCJC04,
  title = {Simultaneous floor plan and buffer-block optimization},
  pages = {694-703},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826582},
  author = {Iris Hui-Ru Jiang and Yao-Wen Chang and Jing-Yang Jou and Kai-Yuan Chao}
}
@article{journals/tcad/ChandraC03,
  title = {A unified approach to reduce SOC test data volume, scan power and testing time},
  pages = {352-363},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807895},
  author = {Anshuman Chandra and Krishnendu Chakrabarty}
}
@article{journals/tcad/WrightS93,
  title = {Capacitance of top leads metal - comparison between formula, simulation, and experiment},
  pages = {1897-1902},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251153},
  author = {Peter J. Wright and Yung-Che Albert Shih}
}
@article{journals/tcad/UpadhyayaS88,
  title = {A new approach to the design of built-in self-testing PLAs for high fault coverage},
  pages = {60-67},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3130},
  author = {Shambhu J. Upadhyaya and Kewal K. Saluja}
}
@article{journals/tcad/ChoP07,
  title = {BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP},
  pages = {2130-2143},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2007.907003},
  author = {Minsik Cho and David Z. Pan}
}
@article{journals/tcad/KatoKKIH94,
  title = {A rapid, stable decoupled algorithm for solving semiconductor hydrodynamic equations},
  pages = {1425-1428},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329272},
  author = {Akira Kato and Mitsutaka Katada and Toyoharu Kamiya and Toyoki Ito and Tadashi Hattori}
}
@article{journals/tcad/SuHYCC10,
  title = {Clock Skew Minimization in Multi-Voltage Mode Designs Using Adjustable Delay Buffers},
  pages = {1921-1930},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061654},
  author = {Yu-Shih Su and Wing-Kai Hon and Cheng-Chih Yang and Shih-Chieh Chang and Yeong-Jar Chang}
}
@article{journals/tcad/EnamiNH09,
  title = {Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise},
  pages = {541-553},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2013990},
  author = {Takashi Enami and Shinyu Ninomiya and Masanori Hashimoto}
}
@article{journals/tcad/AcquavivaBFV13,
  title = {Semi-Automatic Generation of Device Drivers for Rapid Embedded Platform Development},
  pages = {1293-1306},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2257924},
  author = {Andrea Acquaviva and Nicola Bombieri and Franco Fummi and Sara Vinco}
}
@article{journals/tcad/HwangHLH90,
  title = {A fast transistor-chaining algorithm for CMOS cell layout},
  pages = {781-786},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55207},
  author = {Chi-Yi Hwang and Yung-Chin Hsieh and Youn-Long Lin and Yu-Chin Hsu}
}
@article{journals/tcad/MinzL06,
  title = {Block-level 3-D Global Routing With an Application to 3-D Packaging},
  pages = {2248-2257},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860952},
  author = {Jacob R. Minz and Sung Kyu Lim}
}
@article{journals/tcad/LiuCH15,
  title = {Reactant Minimization in Sample Preparation on Digital Microfluidic Biochips},
  pages = {1429-1440},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2418286},
  author = {Chia-Hung Liu and Ting-Wei Chiang and Juinn-Dar Huang}
}
@article{journals/tcad/KalavadeS98,
  title = {Hardware/software partitioning for multifunction systems},
  pages = {819-837},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.720318},
  author = {Asawaree Kalavade and P. A. Subrahmanyam}
}
@article{journals/tcad/KuoRD89,
  title = {Two-dimensional analysis of a merged BiPMOS device},
  pages = {929-932},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31554},
  author = {James B. Kuo and G. P. Rosseel and Robert W. Dutton}
}
@article{journals/tcad/LeeHB12,
  title = {Efficient Overdetection Elimination of Acceptable Faults for Yield Improvement},
  pages = {754-764},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2179036},
  author = {Kuen-Jong Lee and Tong-Yu Hsieh and Melvin A. Breuer}
}
@article{journals/tcad/LiuDZRG12,
  title = {An Efficient High-Frequency Linear RF Amplifier Synthesis Method Based on Evolutionary Computation and Machine Learning Techniques},
  pages = {981-993},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187207},
  author = {Bo Liu and Noël Deferm and Dixian Zhao and Patrick Reynaert and Georges G. E. Gielen}
}
@article{journals/tcad/HuangGM03,
  title = {Modeling nonlinear dynamics in analog circuits via root localization},
  pages = {895-907},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814256},
  author = {Xiaoling Huang and Chris S. Gathercole and H. Alan Mantooth}
}
@article{journals/tcad/Abdel-MalekHH99,
  title = {A boundary gradient search technique and its applications in design centering},
  pages = {1654-1660},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806810},
  author = {Hany L. Abdel-Malek and Abdel-Karim S. O. Hassan and Mohamed H. Heaba}
}
@article{journals/tcad/ShirakawaF83,
  title = {A Rerouting Scheme for Single-Layer Printed Wiring Boards},
  pages = {267-271},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1983.1270044},
  author = {Isao Shirakawa and Shin Futagami}
}
@article{journals/tcad/KodamaINNNKI015,
  title = {Self-Aligned Double and Quadruple Patterning Aware Grid Routing Methods},
  pages = {753-765},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2015.2404878},
  author = {Chikaaki Kodama and Hirotaka Ichikawa and Koichi Nakayama and Fumiharu Nakajima and Shigeki Nojima and Toshiya Kotani and Takeshi Ihara and Atsushi Takahashi 0001}
}
@article{journals/tcad/YangK92,
  title = {HALO: an efficient global placement strategy for standard cells},
  pages = {1024-1031},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149773},
  author = {Yeong-Yil Yang and Chong-Min Kyung}
}
@article{journals/tcad/OchottaRC96,
  title = {Synthesis of high-performance analog circuits in ASTRX/OBLX},
  pages = {273-294},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489099},
  author = {Emil S. Ochotta and Rob A. Rutenbar and L. Richard Carley}
}
@article{journals/tcad/GuoCCWCHC14,
  title = {Pre-Silicon Bug Forecast},
  pages = {451-463},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288688},
  author = {Qi Guo and Tianshi Chen and Yunji Chen and Rui Wang and Huanhuan Chen and Weiwu Hu and Guoliang Chen 0001}
}
@article{journals/tcad/AgnihotriOLYKKM05,
  title = {Mixed block placement via fractional cut recursive bisection},
  pages = {748-761},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846363},
  author = {Ameya R. Agnihotri and Satoshi Ono and Chen Li 0004 and Mehmet Can Yildiz and Ateen Khatkhate and Cheng-Kok Koh and Patrick H. Madden}
}
@article{journals/tcad/RaoV06,
  title = {Energy-Optimal Speed Control of a Generic Device},
  pages = {2737-2746},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882598},
  author = {Ravishankar Rao and Sarma B. K. Vrudhula}
}
@article{journals/tcad/Giles86,
  title = {Ion Implantation Calculations in Two Dimensions Using the Boltzmann Transport Equation},
  pages = {679-684},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270237},
  author = {Martin D. Giles}
}
@article{journals/tcad/FungBC08,
  title = {Slack Allocation and Routing to Improve FPGA Timing While Repairing Short-Path Violations},
  pages = {686-697},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917585},
  author = {Ryan Fung and Vaughn Betz and William Chow}
}
@article{journals/tcad/AloulRMS03,
  title = {Solving difficult instances of Boolean satisfiability in the presence of symmetry},
  pages = {1117-1137},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.816218},
  author = {Fadi A. Aloul and Arathi Ramani and Igor L. Markov and Karem A. Sakallah}
}
@article{journals/tcad/WongBKN06,
  title = {Two Algorithms for Fast and Accurate Passivity-Preserving Model Order Reduction},
  pages = {2062-2075},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873893},
  author = {Ngai Wong and Venkataramanan Balakrishnan and Cheng-Kok Koh and Tung-Sang Ng}
}
@article{journals/tcad/KhanT05,
  title = {Rewiring for watermarking digital circuit netlists},
  pages = {1132-1137},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850855},
  author = {M. Moiz Khan and Spyros Tragoudas}
}
@article{journals/tcad/JooCPPCCC08,
  title = {Energy and Performance Optimization of Demand Paging With OneNAND Flash},
  pages = {1969-1982},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006081},
  author = {Yongsoo Joo and Yongseok Choi and Jaehyun Park and Chanik Park and Sung Woo Chung and Eui-Young Chung and Naehyuck Chang}
}
@article{journals/tcad/ChocklerKP12,
  title = {Computing Mutation Coverage in Interpolation-Based Model Checking},
  pages = {765-778},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2180382},
  author = {Hana Chockler and Daniel Kroening and Mitra Purandare}
}
@article{journals/tcad/StoffelK04,
  title = {Equivalence checking of arithmetic circuits on the arithmetic bit level},
  pages = {586-597},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826548},
  author = {Dominik Stoffel and Wolfgang Kunz}
}
@article{journals/tcad/ViswanathanC05,
  title = {FastPlace: efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model},
  pages = {722-733},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2005.846365},
  author = {Natarajan Viswanathan and Chris C. N. Chu}
}
@article{journals/tcad/Sapatnekar96,
  title = {Wire sizing as a convex optimization problem: exploring the area-delay tradeoff},
  pages = {1001-1011},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511579},
  author = {Sachin S. Sapatnekar}
}
@article{journals/tcad/SpindlerSJ08,
  title = {Kraftwerk2 - A Fast Force-Directed Quadratic Placement Approach Using an Accurate Net Model},
  pages = {1398-1411},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925783},
  author = {Peter Spindler and Ulf Schlichtmann and Frank M. Johannes}
}
@article{journals/tcad/KimGP94,
  title = {Time-domain macromodels for VLSI interconnect analysis},
  pages = {1257-1270},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317469},
  author = {Seok-Yoon Kim and Nanda Gopal and Lawrence T. Pillage}
}
@article{journals/tcad/LuCLC10,
  title = {A Metal-Only-ECO Solver for Input-Slew and Output-Loading Violations},
  pages = {240-245},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2040011},
  author = {Chien Pang Lu and Mango Chia-Tso Chao and Chen Hsing Lo and Chih-Wei Chang}
}
@article{journals/tcad/StanionBS95,
  title = {An efficient method for generating exhaustive test sets},
  pages = {1516-1525},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476582},
  author = {Ted Stanion and Debashis Bhattacharya and Carl Sechen}
}
@article{journals/tcad/FinoFS95,
  title = {Automatic symbolic analysis of switched-capacitor filtering networks using signal flow graphs},
  pages = {858-867},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391733},
  author = {M. Helena Fino and José E. da Franca and Adolfo Steiger-Garção}
}
@article{journals/tcad/ZhaoJSZX15,
  title = {Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation},
  pages = {227-237},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2376989},
  author = {Mengying Zhao and Lei Jiang and Liang Shi and Youtao Zhang and Chun Jason Xue}
}
@article{journals/tcad/LiW95,
  title = {Cellular automata for efficient parallel logic and fault simulation},
  pages = {740-749},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.387734},
  author = {Yih-Lang Li and Cheng-Wen Wu}
}
@article{journals/tcad/YuB10,
  title = {Diagnosis of Integrated Circuits With Multiple Defects of Arbitrary Characteristics},
  pages = {977-987},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048352},
  author = {Xiaochun Yu and Ronald D. Blanton}
}
@article{journals/tcad/AllanW99,
  title = {Efficient extra material critical area algorithms},
  pages = {1480-1486},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790624},
  author = {Gerard A. Allan and Anthony J. Walton}
}
@article{journals/tcad/CaoJXHFHH08,
  title = {Fashion: A Fast and Accurate Solution to Global Routing Problem},
  pages = {726-737},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917590},
  author = {Zhen Cao and Tong Jing and Jinjun Xiong and Yu Hu and Zhe Feng 0002 and Lei He and Xianlong Hong}
}
@article{journals/tcad/Schmidt82,
  title = {Circuit Pack Parameter Estimation Using Rent's Rule},
  pages = {186-192},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270010},
  author = {D. C. Schmidt}
}
@article{journals/tcad/Jha90,
  title = {Strong fault-secure and strongly self-checking domino-CMOS implementations of totally self-checking circuits},
  pages = {332-336},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46809},
  author = {Niraj K. Jha}
}
@article{journals/tcad/NassifSD84,
  title = {FABRICS II: A Statistically Based IC Fabrication Process Simulator},
  pages = {40-46},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270055},
  author = {Sani R. Nassif and Andrzej J. Strojwas and Stephen W. Director}
}
@article{journals/tcad/ArumiMFEHK13,
  title = {Diagnosis of Interconnect Full Open Defects in the Presence of Gate Leakage Currents},
  pages = {301-312},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2228269},
  author = {Daniel Arumí and Rosa Rodríguez-Montañés and Joan Figueras and Stefan Eichenberger and Camelia Hora and Bram Kruseman}
}
@article{journals/tcad/YunD99a,
  title = {Automatic synthesis of extended burst-mode circuits. II. (Automaticsynthesis)},
  pages = {118-132},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743715},
  author = {Kenneth Y. Yun and David L. Dill}
}
@article{journals/tcad/SastryP91,
  title = {Estimating the minimum of partitioning and floorplanning problems},
  pages = {273-282},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68416},
  author = {Sarma Sastry and Jen-I Pi}
}
@article{journals/tcad/PecheuxLV05,
  title = {VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems},
  pages = {204-225},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.841071},
  author = {François Pêcheux and Christophe Lallement and Alain Vachoux}
}
@article{journals/tcad/BeniniVM98,
  title = {Iterative remapping for logic circuits},
  pages = {948-964},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728916},
  author = {Luca Benini and Patrick Vuillod and Giovanni De Micheli}
}
@article{journals/tcad/WeerasekeraPZT09,
  title = {Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints},
  pages = {1237-1250},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2021734},
  author = {Roshan Weerasekera and Dinesh Pamunuwa and Li-Rong Zheng and Hannu Tenhunen}
}
@article{journals/tcad/MahmoudSF14,
  title = {Design Framework to Overcome Aging Degradation of the 16 nm VLSI Technology Circuits},
  pages = {691-703},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2014.2299713},
  author = {Mohamed Mounir Mahmoud and Norhayati Soin and Hossam A. H. Fahmy}
}
@article{journals/tcad/AcaryBB10,
  title = {Time-Stepping Numerical Simulation of Switched Circuits Within the Nonsmooth Dynamical Systems Approach},
  pages = {1042-1055},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049134},
  author = {Vincent Acary and Olivier Bonnefon and Bernard Brogliato}
}
@article{journals/tcad/DagaB97,
  title = {Interface finite-state machines: definition, minimization, and decomposition},
  pages = {497-505},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631212},
  author = {Ajay J. Daga and William P. Birmingham}
}
@article{journals/tcad/TangSW99,
  title = {Diagnosis of clustered faults for identical degree topologies},
  pages = {1192-1201},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775637},
  author = {Qian-Yu Tang and Xiaoyu Song and Yuke Wang}
}
@article{journals/tcad/DaemsGS03,
  title = {Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits},
  pages = {517-534},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810742},
  author = {Walter Daems and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/HwangFK87,
  title = {An Efficient Approach to Gate Matrix Layout},
  pages = {802-809},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270323},
  author = {D. K. Hwang and W. Kent Fuchs and Sung-Mo Kang}
}
@article{journals/tcad/MakarenkoT86,
  title = {A Statistical Analysis of PLA Folding},
  pages = {39-51},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270176},
  author = {Darrell Makarenko and John Tartar}
}
@article{journals/tcad/DuttD00,
  title = {Probability-based approaches to VLSI circuit partitioning},
  pages = {534-549},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845078},
  author = {Shantanu Dutt and Wenyong Deng}
}
@article{journals/tcad/GardnerLR91,
  title = {A parallel block iterative method for the hydrodynamic device model},
  pages = {1187-1192},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85765},
  author = {Carl L. Gardner and Paul J. Lanzkron and Donald J. Rose}
}
@article{journals/tcad/VaishnavP01,
  title = {Alphabetic trees-theory and applications in layout-driven logicsynthesis},
  pages = {58-69},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905675},
  author = {Hirendu Vaishnav and Massoud Pedram}
}
@article{journals/tcad/HoSS93,
  title = {An exact algorithm for single-layer wire length minimization},
  pages = {175-180},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184855},
  author = {Jan-Ming Ho and Atsushi Suzuki and Majid Sarrafzadeh}
}
@article{journals/tcad/AgrawalRS90,
  title = {Automatic modeling of switch-level networks using partial orders [MOS circuits]},
  pages = {696-707},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55209},
  author = {Prathima Agrawal and Scott H. Robinson and Thomas G. Szymanski}
}
@article{journals/tcad/SapatnekarRVK93,
  title = {An exact solution to the transistor sizing problem for CMOS circuits using convex optimization},
  pages = {1621-1634},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248073},
  author = {Sachin S. Sapatnekar and Vasant B. Rao and Pravin M. Vaidya and Sung-Mo Kang}
}
@article{journals/tcad/Ciesielski89,
  title = {Layer assignment for VLSI interconnect delay minimization},
  pages = {702-707},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31525},
  author = {Maciej J. Ciesielski}
}
@article{journals/tcad/KuoCC09,
  title = {Efficient Boolean Characteristic Function for Timed Automatic Test Pattern Generation},
  pages = {417-425},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013269},
  author = {Yu-Min Kuo and Yue-Lung Chang and Shih-Chieh Chang}
}
@article{journals/tcad/ChoudhuryM09,
  title = {Reliability Analysis of Logic Circuits},
  pages = {392-405},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2012530},
  author = {Mihir R. Choudhury and Kartik Mohanram}
}
@article{journals/tcad/JohnsonKMW84,
  title = {Chip Substrate Resistance Modeling Technique for Integrated Circuit Design},
  pages = {126-134},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270066},
  author = {Thomas A. Johnson and Ronald W. Knepper and Victor Marcello and Wen Wang}
}
@article{journals/tcad/DevadasM90,
  title = {Easily testable PLA-based finite state machines},
  pages = {604-611},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55190},
  author = {Srinivas Devadas and Hi-Keung Tony Ma}
}
@article{journals/tcad/BenkoskiMCM90,
  title = {Timing verification using statically sensitizable paths},
  pages = {10723-10784},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62737},
  author = {Jacques Benkoski and E. Vanden Meersch and Luc J. M. Claesen and Hugo De Man}
}
@article{journals/tcad/PauwW90,
  title = {Multiple storage adaptive multi-trees},
  pages = {248-252},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46800},
  author = {Wim De Pauw and Ludo Weyten}
}
@article{journals/tcad/LiJ98,
  title = {Machine learning-based VLSI cells shape function estimation},
  pages = {613-623},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709400},
  author = {Xiao Quan Li and Marwan A. Jabri}
}
@article{journals/tcad/SzeWW04,
  title = {Multilevel circuit clustering for delay minimization},
  pages = {1073-1085},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.829817},
  author = {Cliff C. N. Sze and Ting-Chi Wang and Li-C. Wang}
}
@article{journals/tcad/PomeranzR09b,
  title = {Forward-Looking Reverse Order Fault Simulation for n -Detection Test Sets},
  pages = {1424-1428},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2023193},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HauckB97a,
  title = {Pin assignment for multi-FPGA systems},
  pages = {956-964},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658564},
  author = {Scott Hauck and Gaetano Borriello}
}
@article{journals/tcad/JoneM93,
  title = {Multiple fault testing using minimal single fault test set for fanout-free circuits},
  pages = {149-157},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184851},
  author = {Wen-Ben Jone and Patrick H. Madden}
}
@article{journals/tcad/WangHSCBD14,
  title = {A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage Systems},
  pages = {1623-1631},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2347929},
  author = {Yi Wang and Min Huang and Zili Shao and Henry C. B. Chan and Luis Angel D. Bathen and Nikil D. Dutt}
}
@article{journals/tcad/RileyS86,
  title = {Models for a New Profit-Based Methodology for Statistical Design of Integrated Circuits},
  pages = {131-169},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270183},
  author = {David C. Riley and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Sinanoglu13,
  title = {Scan to Nonscan Conversion via Test Cube Analysis},
  pages = {289-300},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2218603},
  author = {Ozgur Sinanoglu}
}
@article{journals/tcad/Gonzalez-EchevarriaCRFSVL14,
  title = {Automated Generation of the Optimal Performance Trade-Offs of Integrated Inductors},
  pages = {1269-1273},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2316092},
  author = {Reinier Gonzalez-Echevarria and Rafael Castro-López and Elisenda Roca and Francisco V. Fernández and Javier Sieiro and Neus Vidal and Jose Maria Lopez-Villegas}
}
@article{journals/tcad/CrippaTC02,
  title = {A statistical methodology for the design of high-performance CMOScurrent-steering digital-to-analog converters},
  pages = {377-394},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.992761},
  author = {Paolo Crippa and Claudio Turchetti and Massimo Conti}
}
@article{journals/tcad/YangT12,
  title = {Efficient Trace Signal Selection for Silicon Debug by Error Transmission Analysis},
  pages = {442-446},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2171184},
  author = {Joon-Sung Yang and Nur A. Touba}
}
@article{journals/tcad/Rinaldi96,
  title = {Fast and simple method for calculating the minority-carrier current in arbitrarily doped semiconductors},
  pages = {1025-1026},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.511582},
  author = {N. F. Rinaldi}
}
@article{journals/tcad/YamamuraH90,
  title = {A globally and quadratically convergent algorithm for solving nonlinear resistive networks},
  pages = {487-499},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55173},
  author = {Kiyotaka Yamamura and Kazuo Horiuchi}
}
@article{journals/tcad/MukherjeeD12,
  title = {Assertion Aware Sampling Refinement: A Mixed-Signal Perspective},
  pages = {1772-1776},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2202394},
  author = {Subhankar Mukherjee and Pallab Dasgupta}
}
@article{journals/tcad/LindermeirGA99,
  title = {Analog testing by characteristic observation inference},
  pages = {1353-1368},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784126},
  author = {Walter M. Lindermeir and Helmut E. Graeb and Kurt Antreich}
}
@article{journals/tcad/ChangS05,
  title = {Statistical timing analysis under spatial correlations},
  pages = {1467-1482},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.850834},
  author = {Hongliang Chang and Sachin S. Sapatnekar}
}
@article{journals/tcad/ZhuGSDJ08,
  title = {Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management},
  pages = {1479-1492},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925793},
  author = {Changyun Zhu and Zhenyu (Peter) Gu and Li Shang and Robert P. Dick and Russ Joseph}
}
@article{journals/tcad/TsengH05,
  title = {False coupling exploration in timing analysis},
  pages = {1795-1805},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2005.852435},
  author = {Ken Tseng and Mark Horowitz}
}
@article{journals/tcad/Al-KhaliliZA90,
  title = {A module generator for optimized CMOS buffers},
  pages = {1028-1046},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62730},
  author = {Asim J. Al-Khalili and Yong Zhu and Dhamin Al-Khalili}
}
@article{journals/tcad/WuCC95,
  title = {LILA: layout generation for iterative logic arrays},
  pages = {1359-1369},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469662},
  author = {Qinghong Wu and C. Y. Roger Chen and Bradley S. Carlson}
}
@article{journals/tcad/LahiriRLD04,
  title = {Design of high-performance system-on-chips using communication architecture tuners},
  pages = {620-636},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826585},
  author = {Kanishka Lahiri and Anand Raghunathan and Ganesh Lakshminarayana and Sujit Dey}
}
@article{journals/tcad/ShenQXWZL11,
  title = {A Halting Algorithm to Determine the Existence of the Decoder},
  pages = {1556-1563},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2159792},
  author = {ShengYu Shen and Ying Qin and Liquan Xiao and Kefei Wang and Jianmin Zhang and Sikun Li}
}
@article{journals/tcad/RakC10,
  title = {Macromodeling of the Memristor in SPICE},
  pages = {632-636},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042900},
  author = {Ádám Rák and György Cserey}
}
@article{journals/tcad/ShenHP12,
  title = {Native Simulation of MPSoC Using Hardware-Assisted Virtualization},
  pages = {1074-1087},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187526},
  author = {Hao Shen and Mian Muhammad Hamayun and Frédéric Pétrot}
}
@article{journals/tcad/HwangG95,
  title = {Min-cut replication in partitioned networks},
  pages = {96-106},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363121},
  author = {L. James Hwang and Abbas El Gamal}
}
@article{journals/tcad/GroszT82,
  title = {Some Modifications to Newton's Method for the Determination of the Steady-State Response of Nonlinear Oscillatory Circuits},
  pages = {116-120},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1982.1270002},
  author = {Francis B. Grosz and Timothy N. Trick}
}
@article{journals/tcad/ChangfanHT00,
  title = {Timing optimization on routed designs with incremental placementand routing characterization},
  pages = {188-196},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828547},
  author = {Chieh Changfan and Yu-Chin Hsu and Fur-Shing Tsai}
}
@article{journals/tcad/TuRCLMQKH93,
  title = {Berkeley reliability tools-BERT},
  pages = {1524-1534},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256927},
  author = {Robert H. Tu and Elyse Rosenbaum and Wilson Y. Chan and Chester C. Li and Eric Minami and Khandker Quader and Ping K. Ko and Chenming Hu}
}
@article{journals/tcad/DabiriNMPS08,
  title = {General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing},
  pages = {1788-1797},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003268},
  author = {Foad Dabiri and Ani Nahapetian and Tammara Massey and Miodrag Potkonjak and Majid Sarrafzadeh}
}
@article{journals/tcad/MaDWS89,
  title = {Logic verification algorithms and their parallel implementation},
  pages = {181-189},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21836},
  author = {Hi-Keung Tony Ma and Srinivas Devadas and Ruey-Sing Wei and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/CheonW03,
  title = {Design hierarchy-guided multilevel circuit partitioning},
  pages = {420-427},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809659},
  author = {Yongseok Cheon and Martin D. F. Wong}
}
@article{journals/tcad/0001M13,
  title = {A Two-Variable Model for SAT-Based ATPG},
  pages = {1943-1956},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2275254},
  author = {Huan Chen 0001 and João Marques-Silva}
}
@article{journals/tcad/HsiehLC06,
  title = {Vectorless Estimation of Maximum Instantaneous Current for Sequential Circuits},
  pages = {2341-2352},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873894},
  author = {C.-T. Hsieh and J.-C. Lin and S.-C. Chang}
}
@article{journals/tcad/YanH96,
  title = {Minimizing the number of switchboxes for region definition and ordering assignment},
  pages = {336-347},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489104},
  author = {Jin-Tai Yan and Pei-Yung Hsiao}
}
@article{journals/tcad/StrojwasD91,
  title = {An efficient algorithm for parametric fault simulation of monolithic IC's},
  pages = {1049-1058},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85741},
  author = {Andrzej J. Strojwas and Stephen W. Director}
}
@article{journals/tcad/WangFCB09,
  title = {Deviation-Based LFSR Reseeding for Test-Data Compression},
  pages = {259-271},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009166},
  author = {Zhanglei Wang and Hongxia Fang and Krishnendu Chakrabarty and Michael Bienek}
}
@article{journals/tcad/EkpanyapongHL06,
  title = {Profile-Driven Instruction Mapping for Dataflow Architectures},
  pages = {3017-3025},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.883927},
  author = {Mongkol Ekpanyapong and Michael B. Healy and Sung Kyu Lim}
}
@article{journals/tcad/SuC00,
  title = {Intrinsic response extraction for the removal of the parasiticeffects in analog test buses},
  pages = {437-445},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838993},
  author = {Chauchin Su and Yue-Tsang Chen}
}
@article{journals/tcad/XuN05,
  title = {Modular SOC testing with reduced wrapper count},
  pages = {1894-1908},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852447},
  author = {Qiang Xu and Nicola Nicolici}
}
@article{journals/tcad/PykaFHS99,
  title = {Three-dimensional simulation of HPCVD-linking continuum transport and reaction kinetics with topography simulation},
  pages = {1741-1749},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811323},
  author = {Wolfgang Pyka and Peter Fleischmann and Bernhard Haindl and Siegfried Selberherr}
}
@article{journals/tcad/Hook92,
  title = {Automatic extraction of circuit models from layout artwork for a BiCMOS technology},
  pages = {732-738},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137518},
  author = {Terence B. Hook}
}
@article{journals/tcad/GuptaJ88,
  title = {A universal test set for CMOS circuits},
  pages = {590-597},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3197},
  author = {Gopal Gupta and Niraj K. Jha}
}
@article{journals/tcad/MaoC94,
  title = {Reducing correlation to improve coverage of delay faults in scan-path design},
  pages = {638-646},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277638},
  author = {Weiwei Mao and Michael D. Ciletti}
}
@article{journals/tcad/KavousianosC11,
  title = {Generation of Compact Stuck-At Test Sets Targeting Unmodeled Defects},
  pages = {787-791},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2101750},
  author = {Xrysovalantis Kavousianos and Krishnendu Chakrabarty}
}
@article{journals/tcad/GuzeyWLF10,
  title = {Increasing the Efficiency of Simulation-Based Functional Verification Through Unsupervised Support Vector Analysis},
  pages = {138-148},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034347},
  author = {Onur Guzey and Li-C. Wang and Jeremy R. Levitt and Harry Foster}
}
@article{journals/tcad/VittalM97,
  title = {Crosstalk reduction for VLSI},
  pages = {290-298},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.594834},
  author = {Ashok Vittal and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/ChatzigeorgiouNT99,
  title = {A modeling technique for CMOS gates},
  pages = {557-575},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759070},
  author = {Alexander Chatzigeorgiou and Spiridon Nikolaidis and Ioannis Tsoukalas}
}
@article{journals/tcad/DivekarL82,
  title = {Modeling of avalanche generation current of bipolar junction transistors for computer circuit simulation},
  pages = {112-116},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1982.1270001},
  author = {Dileep A. Divekar and R. E. Lovelace}
}
@article{journals/tcad/FujinagaTKUKT95,
  title = {3-D numerical modeling of thermal flow for insulating thin film using surface diffusion},
  pages = {631-638},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384427},
  author = {Masato Fujinaga and I. Tottori and Tatsuya Kunikiyo and Tetsuya Uchida and Norihiko Kotani and Yasumasa Tsukamoto}
}
@article{journals/tcad/ShenC03,
  title = {Bounds on the number of slicing, mosaic, and general floorplans},
  pages = {1354-1361},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818136},
  author = {Zion Cien Shen and Chris C. N. Chu}
}
@article{journals/tcad/LakshminarayanaJ99a,
  title = {FACT: a framework for applying throughput and power optimizing transformations to control-flow-intensive behavioral descriptions},
  pages = {1577-1594},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806804},
  author = {Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/TurchettiM84,
  title = {A CAD-Oriented Analytical MOSFET Model for High-Accuracy Applications},
  pages = {117-122},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1984.1270064},
  author = {Claudio Turchetti and Guido Masetti}
}
@article{journals/tcad/LongZM08,
  title = {EBOARST: An Efficient Edge-Based Obstacle-Avoiding Rectilinear Steiner Tree Construction Algorithm},
  pages = {2169-2182},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006098},
  author = {Jieyi Long and Hai Zhou and Seda Ogrenci Memik}
}
@article{journals/tcad/ChengW91,
  title = {An improved two-way partitioning algorithm with stable performance [VLSI]},
  pages = {1502-1511},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103500},
  author = {Chung-Kuan Cheng and Yen-Chuen A. Wei}
}
@article{journals/tcad/Wey88,
  title = {On yield consideration for the design of redundant programmable logic arrays},
  pages = {528-535},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3187},
  author = {Chin-Long Wey}
}
@article{journals/tcad/AdirNZ12,
  title = {Concurrent Generation of Concurrent Programs for Post-Silicon Validation},
  pages = {1297-1302},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2189394},
  author = {Allon Adir and Amir Nahir and Avi Ziv}
}
@article{journals/tcad/ShamY03,
  title = {Routability-driven floorplanner with buffer block planning},
  pages = {470-480},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.809649},
  author = {Chiu-Wing Sham and Evangeline F. Y. Young}
}
@article{journals/tcad/DagenaisGR92,
  title = {Transistor-level estimation of worst-case delays in MOS VLSI circuits},
  pages = {384-395},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124425},
  author = {Michel Dagenais and Serge Gaiotti and Nicholas C. Rumin}
}
@article{journals/tcad/PomeranzR99,
  title = {A comment on "Improving a nonenumerative method to estimate path delay fault coverage"},
  pages = {665-666},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759083},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/YanLJ05,
  title = {Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems},
  pages = {1030-1041},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850895},
  author = {Le Yan and Jiong Luo and Niraj K. Jha}
}
@article{journals/tcad/Li07,
  title = {Testing Ternary Content Addressable Memories With Comparison Faults Using March-Like Tests},
  pages = {919-931},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884415},
  author = {Jin-Fu Li}
}
@article{journals/tcad/ZhangY13,
  title = {Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks},
  pages = {1633-1637},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2273985},
  author = {Chao Zhang and Wenjian Yu}
}
@article{journals/tcad/KagarisT02,
  title = {On the nonenumerative path delay fault simulation problem},
  pages = {1095-1101},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801108},
  author = {Dimitrios Kagaris and Spyros Tragoudas}
}
@article{journals/tcad/Lowther88,
  title = {The solution of a numerical problem encountered when adding a mobility model to a finite-element device simulator},
  pages = {929-930},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3224},
  author = {Rex E. Lowther}
}
@article{journals/tcad/RajskiTKM04,
  title = {Embedded deterministic test},
  pages = {776-792},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826558},
  author = {Janusz Rajski and Jerzy Tyszer and Mark Kassab and Nilanjan Mukherjee}
}
@article{journals/tcad/KatzenelsonW86,
  title = {VLSI Simulation and Data Abstractions},
  pages = {371-378},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270206},
  author = {J. Katzenelson and E. Weitz}
}
@article{journals/tcad/ZhouA01,
  title = {Buffer minimization in pass transistor logic},
  pages = {693-697},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920711},
  author = {Hai Zhou and Adnan Aziz}
}
@article{journals/tcad/LiD14,
  title = {A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug},
  pages = {1081-1094},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2307533},
  author = {Min Li and Azadeh Davoodi}
}
@article{journals/tcad/KazmierskiWAM12,
  title = {An Explicit Linearized State-Space Technique for Accelerated Simulation of Electromagnetic Vibration Energy Harvesters},
  pages = {522-531},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176124},
  author = {Tom J. Kazmierski and Leran Wang and Bashir M. Al-Hashimi and Geoff V. Merrett}
}
@article{journals/tcad/VandeweerdCRSM89,
  title = {REDUSA: module generation by automatic elimination of superfluous blocks in regular structures},
  pages = {989-998},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.35551},
  author = {I. Vandeweerd and Kris Croes and Luc Rijnders and Paul Six and Hugo De Man}
}
@article{journals/tcad/CallegariBWA09,
  title = {A Statistical Diagnosis Approach for Analyzing Design-Silicon Timing Mismatch},
  pages = {1728-1741},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030394},
  author = {Nicholas Callegari and Pouria Bastani and Li-C. Wang and Magdy S. Abadir}
}
@article{journals/tcad/ChoiSP05,
  title = {Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times},
  pages = {18-28},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839485},
  author = {Kihwan Choi and Ramakrishna Soma and Massoud Pedram}
}
@article{journals/tcad/BushnellD89,
  title = {Automated design tool execution in the Ulysses design environment},
  pages = {279-287},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21847},
  author = {Michael L. Bushnell and Stephen W. Director}
}
@article{journals/tcad/BeltrameFS10,
  title = {Decision-Theoretic Design Space Exploration of Multiprocessor Platforms},
  pages = {1083-1095},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049053},
  author = {Giovanni Beltrame and Luca Fossati and Donatella Sciuto}
}
@article{journals/tcad/BachtoldKB96,
  title = {Enhanced multipole acceleration technique for the solution of large Poisson computations},
  pages = {1541-1546},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552087},
  author = {Martin Bächtold and Jan G. Korvink and Henry Baltes}
}
@article{journals/tcad/RogierZ03,
  title = {A fast technique based on perfectly matched layers for the full-wave solution of 2-D dispersive microstrip lines},
  pages = {1650-1656},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819425},
  author = {Hendrik Rogier and Daniel De Zutter}
}
@article{journals/tcad/BalkirYP94,
  title = {Numerical integration using Bezier splines},
  pages = {737-745},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285248},
  author = {Sina Balkir and Mehmet Yanilmaz and Martin A. Plonus}
}
@article{journals/tcad/LokanathanB99,
  title = {A methodology for concurrent process-circuit optimization},
  pages = {889-902},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.771174},
  author = {Arun N. Lokanathan and Jay B. Brockman}
}
@article{journals/tcad/HubnerVC97,
  title = {Partitioning and analysis of static digital CMOS circuits},
  pages = {1292-1310},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.663819},
  author = {Uwe Hübner and Heinrich Theodor Vierhaus and Raul Camposano}
}
@article{journals/tcad/Jerome85,
  title = {The Role of Semiconductor Device Diameter and Energy-Band Bending in Convergence of Picard Iteration for Gummel's Map},
  pages = {489-495},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270147},
  author = {Joseph W. Jerome}
}
@article{journals/tcad/RundensteinerGB93,
  title = {Component synthesis from functional descriptions},
  pages = {1287-1299},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240076},
  author = {Elke A. Rundensteiner and Daniel D. Gajski and Lubomir Bic}
}
@article{journals/tcad/LiuM88,
  title = {Design of large embedded CMOS PLAs for built-in self-test},
  pages = {50-59},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3129},
  author = {Dick L. Liu and Edward J. McCluskey}
}
@article{journals/tcad/SchieM89,
  title = {Two methods to improve the performance of Monte Carlo simulations of ion implantation in amorphous targets},
  pages = {108-113},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21829},
  author = {Eddie van Schie and Jan Middelhoek}
}
@article{journals/tcad/ChenSCJW13,
  title = {A Numerically Efficient Formulation for Time-Domain Electromagnetic-Semiconductor Cosimulation for Fast-Transient Systems},
  pages = {802-806},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2232709},
  author = {Quan Chen and Wim Schoenmaker and Guan-Hua Chen and Lijun Jiang and Ngai Wong}
}
@article{journals/tcad/SuL97,
  title = {A phase assignment method for virtual-wire-based hardware emulation},
  pages = {776-783},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644040},
  author = {Hsiao-Pin Su and Youn-Long Lin}
}
@article{journals/tcad/GhasemazarP11,
  title = {Optimizing the Power-Delay Product of a Linear Pipeline by Opportunistic Time Borrowing},
  pages = {1493-1506},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2159218},
  author = {Mohammad Ghasemazar and Massoud Pedram}
}
@article{journals/tcad/ShawkiSE90,
  title = {2-D simulation of degenerate hot electron transport in MODFETs including DX center trapping},
  pages = {1150-1163},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62752},
  author = {Tarek Shawki and Georges Salmer and Osman El-Sayed}
}
@article{journals/tcad/YakopcicTSP13,
  title = {Generalized Memristive Device SPICE Model and its Application in Circuit Design},
  pages = {1201-1214},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2013.2252057},
  author = {Chris Yakopcic and Tarek M. Taha and Guru Subramanyam and Robinson E. Pino}
}
@article{journals/tcad/Vu-QuocZN04,
  title = {Efficient simulation of coupled circuit-field problems: generalized Falk method},
  pages = {1209-1219},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.832640},
  author = {Loc Vu-Quoc and Yuhu Zhai and Khai D. T. Ngo}
}
@article{journals/tcad/ApanovichLPSB94,
  title = {Steady-state and transient analysis of submicron devices using energy balance and simplified hydrodynamic models},
  pages = {702-711},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285243},
  author = {Y. Apanovich and Eugeny D. Lyumkis and Boris S. Polsky and Alex I. Shur and Peter A. Blakey}
}
@article{journals/tcad/FerentD13,
  title = {Symbolic Matching and Constraint Generation for Systematic Comparison of Analog Circuits},
  pages = {616-629},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2234826},
  author = {Cristian Ferent and Alex Doboli}
}
@article{journals/tcad/KimHKAK08,
  title = {Total Energy Minimization of Real-Time Tasks in an On-Chip Multiprocessor Using Dynamic Voltage Scaling Efficiency Metric},
  pages = {2088-2092},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006094},
  author = {Hyunjin Kim and Hyejeong Hong and Hong-Sik Kim and Jin-Ho Ahn and Sungho Kang}
}
@article{journals/tcad/YangWWI06,
  title = {Fast detection of data retention faults and other SRAM cell open defects},
  pages = {167-180},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852680},
  author = {Josh Yang and Baosheng Wang and Yuejian Wu and André Ivanov}
}
@article{journals/tcad/DuanM06a,
  title = {Robust Simulation of High-Q Oscillators Using a Homotopy-Based Harmonic Balance Method},
  pages = {2843-2851},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882602},
  author = {Xiaochun Duan and Kartikeya Mayaram}
}
@article{journals/tcad/PatelS05,
  title = {Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models},
  pages = {1261-1271},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850819},
  author = {Hiren D. Patel and Sandeep K. Shukla}
}
@article{journals/tcad/Al-JunaidKWB06,
  title = {Timeless Discretization of Magnetization Slope in the Modeling of Ferromagnetic Hysteresis},
  pages = {2757-2764},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882476},
  author = {Hessa Al-Junaid and Tom J. Kazmierski and Peter R. Wilson and Jerzy Baranowski}
}
@article{journals/tcad/ReddiB11,
  title = {Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations},
  pages = {1429-1445},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2163635},
  author = {Vijay Janapa Reddi and David M. Brooks}
}
@article{journals/tcad/CarmonaCKT09,
  title = {Elastic Circuits},
  pages = {1437-1455},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2030436},
  author = {Josep Carmona and Jordi Cortadella and Michael Kishinevsky and Alexander Taubin}
}
@article{journals/tcad/WuM97,
  title = {Routing for array-type FPGA's},
  pages = {506-518},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631213},
  author = {Yu-Liang Wu and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/Lee89,
  title = {Universality of mobility-gate field characteristics of electrons in the inversion charge layer and its application in MOSFET modeling},
  pages = {724-730},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31529},
  author = {Shiuh-Wuu Lee}
}
@article{journals/tcad/CzyszMMRST11,
  title = {Deterministic Clustering of Incompatible Test Cubes for Higher Power-Aware EDT Compression},
  pages = {1225-1238},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2126574},
  author = {Dariusz Czysz and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and P. Szczerbicki and Jerzy Tyszer}
}
@article{journals/tcad/YuB12a,
  title = {Improving Diagnosis Through Failing Behavior Identification},
  pages = {1614-1625},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2196278},
  author = {Xiaochun Yu and Ronald D. Blanton}
}
@article{journals/tcad/GongZLTZ11,
  title = {Binning Optimization for Transparently-Latched Circuits},
  pages = {270-283},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2081870},
  author = {Min Gong and Hai Zhou and Li Li 0021 and Jun Tao and Xuan Zeng}
}
@article{journals/tcad/AadithyaDVR13,
  title = {Accurate Prediction of Random Telegraph Noise Effects in SRAMs and DRAMs},
  pages = {73-86},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2212897},
  author = {Karthik V. Aadithya and Alper Demir and Sriramkumar Venugopalan and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/SrinivasJA96,
  title = {Functional test generation for synchronous sequential circuits},
  pages = {831-843},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503950},
  author = {Mandyam-Komar Srinivas and James Jacob and Vishwani D. Agrawal}
}
@article{journals/tcad/ChenLWL95,
  title = {TRACER-fpga: a router for RAM-based FPGA's},
  pages = {371-374},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365127},
  author = {Ching-Dong Chen and Yuh-Sheng Lee and Allen C.-H. Wu and Youn-Long Lin}
}
@article{journals/tcad/CzajkowskiB08,
  title = {Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs},
  pages = {2236-2249},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006144},
  author = {Tomasz S. Czajkowski and Stephen Dean Brown}
}
@article{journals/tcad/KimYK11,
  title = {Program Phase-Aware Dynamic Voltage Scaling Under Variable Computational Workload and Memory Stall Environment},
  pages = {110-123},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2068630},
  author = {Jungsoo Kim and Sungjoo Yoo and Chong-Min Kyung}
}
@article{journals/tcad/RamdasS13,
  title = {Testing Chips With Spare Identical Cores},
  pages = {1124-1135},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2245376},
  author = {Abishek Ramdas and Ozgur Sinanoglu}
}
@article{journals/tcad/Koranne15,
  title = {Design and Analysis of Silicon Photonics Wave Guides Using Symbolic Methods},
  pages = {341-353},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2015.2394398},
  author = {Sandeep Koranne}
}
@article{journals/tcad/WordelmanKS98,
  title = {Comparison of statistical enhancement methods for Monte Carlo semiconductor simulation},
  pages = {1230-1235},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736562},
  author = {Carl J. Wordelman and Thomas J. T. Kwan and Charles M. Snell}
}
@article{journals/tcad/ChuFHL86,
  title = {A Database-Driven VLSI Design System},
  pages = {180-187},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1986.1270185},
  author = {Kung-Chao Chu and John P. Fishburn and Peter Honeyman and Y. Edmund Lien}
}
@article{journals/tcad/LeiM13,
  title = {Simultaneous Constrained Pin Assignment and Escape Routing Considering Differential Pairs for FPGA-PCB Co-Design},
  pages = {1866-1878},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2276536},
  author = {Seong-I. Lei and Wai-Kei Mak}
}
@article{journals/tcad/DrechslerB97,
  title = {Sympathy: fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions},
  pages = {1-5},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.559327},
  author = {Rolf Drechsler and Bernd Becker}
}
@article{journals/tcad/WangZ07,
  title = {Optimal Jumper Insertion for Antenna Avoidance Considering Antenna Charge Sharing},
  pages = {1445-1453},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2007.893551},
  author = {Jia Wang and Hai Zhou}
}
@article{journals/tcad/GhoshRJ99,
  title = {Hierarchical test generation and design for testability methods for ASPPs and ASIPs},
  pages = {357-370},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748165},
  author = {Indradeep Ghosh and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/DaveJ98,
  title = {COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems},
  pages = {900-919},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728913},
  author = {Bharat P. Dave and Niraj K. Jha}
}
@article{journals/tcad/Wong08,
  title = {Efficient Positive-Real Balanced Truncation of Symmetric Systems Via Cross-Riccati Equations},
  pages = {470-480},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915534},
  author = {Ngai Wong}
}
@article{journals/tcad/EickSLSG11,
  title = {Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits},
  pages = {180-193},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2097172},
  author = {Michael Eick and Martin Strasser and Kun Lu and Ulf Schlichtmann and Helmut E. Graeb}
}
@article{journals/tcad/PatilB90,
  title = {A parallel branch and bound algorithm for test generation},
  pages = {313-322},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46806},
  author = {Srinivas Patil and Prithviraj Banerjee}
}
@article{journals/tcad/PomeranzR02a,
  title = {Test compaction for at-speed testing of scan circuits based onnonscan test. sequences and removal of transfer sequences},
  pages = {706-714},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1004314},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HoOCT15,
  title = {Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits},
  pages = {161-172},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2014.2379656},
  author = {Kuan-Hsien Ho and Hung-Chih Ou and Yao-Wen Chang and Hui-Fang Tsao}
}
@article{journals/tcad/ZengL09,
  title = {Locality-Driven Parallel Power Grid Optimization},
  pages = {1190-1200},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2020719},
  author = {Zhiyu Zeng and Peng Li}
}
@article{journals/tcad/BelkhaleBB93,
  title = {Task scheduling for exploiting parallelism and hierarchy in VLSI CAD algorithms},
  pages = {557-567},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277604},
  author = {Krishna P. Belkhale and Randall J. Brouwer and Prithviraj Banerjee}
}
@article{journals/tcad/WangW08,
  title = {An Efficient Unknown BlockingScheme for Low Control Data Volume and High Observability},
  pages = {2039-2052},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006093},
  author = {Seongmoon Wang and Wenlong Wei}
}
@article{journals/tcad/WangLC04,
  title = {Critical path selection for delay fault testing based upon a statistical timing model},
  pages = {1550-1565},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.835137},
  author = {Li-C. Wang and Jing-Jia Liou and Kwang-Ting Cheng}
}
@article{journals/tcad/WangZKTC14,
  title = {Built-In Self-Test, Diagnosis, and Repair of MultiMode Power Switches},
  pages = {1231-1244},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2314303},
  author = {Ran Wang and Zhaobo Zhang and Xrysovalantis Kavousianos and Yiorgos Tsiatouhas and Krishnendu Chakrabarty}
}
@article{journals/tcad/FujiyoshiKI09,
  title = {A Tree Based Novel Representation for 3D-Block Packing},
  pages = {759-764},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015424},
  author = {Kunihiro Fujiyoshi and Hidenori Kawai and Keisuke Ishihara}
}
@article{journals/tcad/XiaoY11,
  title = {Placement and Routing for Cross-Referencing Digital Microfluidic Biochips},
  pages = {1000-1010},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2011.2113730},
  author = {Zigang Xiao and Evangeline F. Y. Young}
}
@article{journals/tcad/ChanSZ94,
  title = {Spectral K-way ratio-cut partitioning and clustering},
  pages = {1088-1096},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310898},
  author = {Pak K. Chan and Martine D. F. Schlag and Jason Y. Zien}
}
@article{journals/tcad/DongR08,
  title = {General-Purpose Nonlinear Model-Order Reduction Using Piecewise-Polynomial Representations},
  pages = {249-264},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.907272},
  author = {Ning Dong and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/ShendeBM06,
  title = {Synthesis of quantum-logic circuits},
  pages = {1000-1010},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855930},
  author = {Vivek V. Shende and Stephen S. Bullock and Igor L. Markov}
}
@article{journals/tcad/SchenkRG04,
  title = {The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation},
  pages = {400-411},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823345},
  author = {Olaf Schenk and Stefan Röllin and Anshul Gupta}
}
@article{journals/tcad/AlpertDK01,
  title = {RC delay metrics for performance optimization},
  pages = {571-582},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.920682},
  author = {Charles J. Alpert and Anirudh Devgan and Chandramouli V. Kashyap}
}
@article{journals/tcad/MarculescuOPJH09,
  title = {Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives},
  pages = {3-21},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2010691},
  author = {Radu Marculescu and Ümit Y. Ogras and Li-Shiuan Peh and Natalie D. Enright Jerger and Yatin Vasant Hoskote}
}
@article{journals/tcad/GuerrieriS88,
  title = {Three-dimensional capacitance evaluation on a Connection Machine},
  pages = {1125-1133},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.9183},
  author = {Roberto Guerrieri and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/FangJ95,
  title = {Timing optimization by gate resizing and critical path identification},
  pages = {201-217},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370424},
  author = {Chen-Liang Fang and Wen-Ben Jone}
}
@article{journals/tcad/WangLJHS06,
  title = {Improving Ariadne's Bundle by Following Multiple Threads in Abstraction Refinement},
  pages = {2297-2316},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873897},
  author = {Chao Wang and Bing Li and HoonSang Jin and Gary D. Hachtel and Fabio Somenzi}
}
@article{journals/tcad/Pixley92,
  title = {A theory and implementation of sequential hardware equivalence},
  pages = {1469-1478},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180261},
  author = {Carl Pixley}
}
@article{journals/tcad/CookePC92,
  title = {S-parameter analysis of multiconductor, integrated circuit interconnect systems},
  pages = {353-360},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124422},
  author = {Bradly J. Cooke and John L. Prince and Andreas C. Cangellaris}
}
@article{journals/tcad/WangW92a,
  title = {Optimal floorplan area optimization},
  pages = {992-1002},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.149770},
  author = {Ting-Chi Wang and Martin D. F. Wong}
}
@article{journals/tcad/KoushanfarKHPP01,
  title = {Symbolic debugging of embedded hardware and software},
  pages = {392-401},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913757},
  author = {Farinaz Koushanfar and Darko Kirovski and Inki Hong and Miodrag Potkonjak and Marios C. Papaefthymiou}
}
@article{journals/tcad/GrosseWDD09,
  title = {Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques},
  pages = {703-715},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2017215},
  author = {Daniel Große and Robert Wille and Gerhard W. Dueck and Rolf Drechsler}
}
@article{journals/tcad/DunlopK85,
  title = {A Procedure for Placement of Standard-Cell VLSI Circuits},
  pages = {92-98},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270101},
  author = {Alfred E. Dunlop and Brian W. Kernighan}
}
@article{journals/tcad/El-MalehKS06,
  title = {Efficient Static Compaction Techniques for Sequential Circuits Based on Reverse-Order Restoration and Test Relaxation},
  pages = {2556-2564},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873895},
  author = {Aiman H. El-Maleh and S. Saqib Khursheed and Sadiq M. Sait}
}
@article{journals/tcad/ChaudharyP95,
  title = {Computing the area versus delay trade-off curves in technology mapping},
  pages = {1480-1489},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476578},
  author = {Kamal Chaudhary and Massoud Pedram}
}
@article{journals/tcad/FairGJKRRS91,
  title = {Two-dimensional process simulation using verified phenomenological models},
  pages = {643-651},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79501},
  author = {Richard B. Fair and Carl L. Gardner and Michael J. Johnson and Stephen W. Kenkel and Donald J. Rose and J. E. Rose and Ravi Subrahmanyan}
}
@article{journals/tcad/ZhuZJHY05,
  title = {Spanning graph-based nonrectilinear steiner tree algorithms},
  pages = {1066-1075},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850862},
  author = {Qi Zhu and Hai Zhou and Tong Jing and Xianlong Hong and Yang Yang}
}
@article{journals/tcad/ChangJC12,
  title = {Timing ECO Optimization Via Bézier Curve Smoothing and Fixability Identification},
  pages = {1857-1866},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2209117},
  author = {Hua-Yu Chang and Iris Hui-Ru Jiang and Yao-Wen Chang}
}
@article{journals/tcad/SalujaSK88,
  title = {A concurrent testing technique for digital circuits},
  pages = {1250-1260},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16803},
  author = {Kewal K. Saluja and Rajiv Sharma and Charles R. Kime}
}
@article{journals/tcad/Edwards02,
  title = {An Esterel compiler for large control-dominated systems},
  pages = {169-183},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980257},
  author = {Stephen A. Edwards}
}
@article{journals/tcad/ChenLC03,
  title = {INDUCTWISE: inductance-wise interconnect simulator and extractor},
  pages = {884-894},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814260},
  author = {Tsung-Hao Chen and Clement Luk and Charlie Chung-Ping Chen}
}
@article{journals/tcad/LahiriRD01,
  title = {System-level performance analysis for designing on-chipcommunication architectures},
  pages = {768-783},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924830},
  author = {Kanishka Lahiri and Anand Raghunathan and Sujit Dey}
}
@article{journals/tcad/PomeranzR09,
  title = {Functional Broadside Tests Under an Expanded Definition of Functional Operation Conditions},
  pages = {121-129},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009152},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/ShihLYLKLSW14,
  title = {DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool},
  pages = {1356-1369},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2323203},
  author = {Hsiu-Chuan Shih and Pei-Wen Luo and Jen-Chieh Yeh and Shu-Yen Lin and Ding-Ming Kwai and Shih-Lien Lu and Andre Schaefer and Cheng-Wen Wu}
}
@article{journals/tcad/CaldwellKM03,
  title = {Hierarchical whitespace allocation in top-down placement},
  pages = {1550-1556},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.818375},
  author = {Andrew E. Caldwell and Andrew B. Kahng and Igor L. Markov}
}
@article{journals/tcad/ValamehrSKMHIL13,
  title = {A 3-D Split Manufacturing Approach to Trustworthy System Development},
  pages = {611-615},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2227257},
  author = {Jonathan Valamehr and Timothy Sherwood and Ryan Kastner and David Marangoni-Simonsen and Ted Huffmire and Cynthia E. Irvine and Timothy E. Levin}
}
@article{journals/tcad/TummeltshammerHP07,
  title = {Time-Multiplexed Multiple-Constant Multiplication},
  pages = {1551-1563},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.893549},
  author = {Peter Tummeltshammer and James C. Hoe and Markus Püschel}
}
@article{journals/tcad/SrinivasanGK12,
  title = {A Wavelet-Based Spatio-Temporal Heat Dissipation Model for Reordering of Program Phases to Produce Temperature Extremes in a Chip},
  pages = {1867-1880},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2208643},
  author = {Sudarshan Srinivasan and Kunal P. Ganeshpure and Sandip Kundu}
}
@article{journals/tcad/DamianiOFR89,
  title = {An analytical model for the aliasing probability in signature analysis testing},
  pages = {1133-1144},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.41499},
  author = {Maurizio Damiani and Piero Olivo and Michele Favalli and Bruno Riccò}
}
@article{journals/tcad/WehmeyerJSMB01,
  title = {Analysis of the influence of register file size on energyconsumption, code size, and execution time},
  pages = {1329-1337},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959862},
  author = {Lars Wehmeyer and Manoj Kumar Jain and Stefan Steinke and Peter Marwedel and M. Balakrishnan}
}
@article{journals/tcad/GuoRP03,
  title = {Reverse-order-restoration-based static test compaction for synchronous sequential circuits},
  pages = {293-304},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807885},
  author = {Ruifeng Guo and Sudhakar M. Reddy and Irith Pomeranz}
}
@article{journals/tcad/MuttrejaRRJ07a,
  title = {Hybrid Simulation for Energy Estimation of Embedded Software},
  pages = {1843-1854},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895760},
  author = {Anish Muttreja and Anand Raghunathan and Srivaths Ravi and Niraj K. Jha}
}
@article{journals/tcad/Szymanski85,
  title = {Dogleg Channel Routing is NP-Complete},
  pages = {31-41},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270096},
  author = {Thomas G. Szymanski}
}
@article{journals/tcad/RoychowdhuryNP94,
  title = {Algorithms for the transient simulation of lossy interconnect},
  pages = {96-104},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273746},
  author = {Jaijeet S. Roychowdhury and A. Richard Newton and Donald O. Pederson}
}
@article{journals/tcad/VermaBI08,
  title = {Data-Flow Transformations to Maximize the Use of Carry-Save Representation in Arithmetic Circuits},
  pages = {1761-1774},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003280},
  author = {Ajay K. Verma and Philip Brisk and Paolo Ienne}
}
@article{journals/tcad/WangMR05,
  title = {ADAMIN: automated, accurate macromodeling of digital aggressors for power and ground supply noise prediction},
  pages = {56-64},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839470},
  author = {Zhe Wang and Rajeev Murgai and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/Hayes84,
  title = {Fault Modeling for Digital MOS Integrated Circuits},
  pages = {200-208},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270076},
  author = {John P. Hayes}
}
@article{journals/tcad/MasudaAMY88,
  title = {MOSTSM: a physically based charge conservative MOSFET model},
  pages = {1229-1236},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16801},
  author = {Hiroo Masuda and Yukio Aoki and Jun'ichi Mano and Osamu Yamashiro}
}
@article{journals/tcad/MohanM93,
  title = {Wolverines: standard cell placement on a network of workstations},
  pages = {1312-1326},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.240079},
  author = {Sundarar Mohan and Pinaki Mazumder}
}
@article{journals/tcad/TzengCH09,
  title = {Layout-Based Defect-Driven Diagnosis for Intracell Bridging Defects},
  pages = {764-769},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2017216},
  author = {Chao-Wen Tzeng and Han-Chia Cheng and Shi-Yu Huang}
}
@article{journals/tcad/XingK02,
  title = {Shortest path search using tiles and piecewise linear costpropagation},
  pages = {145-158},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980255},
  author = {Zhaoyun Xing and Russell Kao}
}
@article{journals/tcad/YilmazD09,
  title = {Analog Layout Generator for CMOS Circuits},
  pages = {32-45},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009137},
  author = {Ender Yilmaz and Günhan Dündar}
}
@article{journals/tcad/LiSH94,
  title = {A probabilistic timing approach to hot-carrier effect estimation},
  pages = {1223-1234},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.317465},
  author = {Ping-Chung Li and Georgios I. Stamoulis and Ibrahim N. Hajj}
}
@article{journals/tcad/SharmaA93,
  title = {OPTIMA: A nonlinear model parameter extraction program with statistical confidence region algorithms},
  pages = {982-987},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238034},
  author = {Mahesh S. Sharma and Narain D. Arora}
}
@article{journals/tcad/BanerjeeMRC06,
  title = {An integrated DFT solution for mixed-signal SOCs},
  pages = {1368-1377},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855972},
  author = {Shibaji Banerjee and Debdeep Mukhopadhyay and C. V. G. Rao and Dipanwita Roy Chowdhury}
}
@article{journals/tcad/PotkonjakS98,
  title = {Behavioral optimization using the manipulation of timing constraints},
  pages = {936-947},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728915},
  author = {Miodrag Potkonjak and Mani B. Srivastava}
}
@article{journals/tcad/BorrielloVC99,
  title = {Guest Editorial},
  pages = {1-2},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.1999.739053},
  author = {Gaetano Borriello and Diederik Verkest and Francky Catthoor}
}
@article{journals/tcad/FengM09,
  title = {Algorithms for Automatic Model Topology Formulation},
  pages = {502-515},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2013994},
  author = {Yongfeng Feng and H. Alan Mantooth}
}
@article{journals/tcad/RaviLJ00,
  title = {TAO-BIST: A framework for testability analysis and optimization forbuilt-in self-test of RTL circuits},
  pages = {894-906},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856976},
  author = {Srivaths Ravi and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/HoCCL05,
  title = {Crosstalk- and performance-driven multilevel full-chip routing},
  pages = {869-878},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847902},
  author = {Tsung-Yi Ho and Yao-Wen Chang and Sao-Jie Chen and D. T. Lee}
}
@article{journals/tcad/LiBSZ08,
  title = {Model Order Reduction of Parameterized Interconnect Networks via a Two-Directional Arnoldi Process},
  pages = {1571-1582},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927768},
  author = {Yung-Ta Li and Zhaojun Bai and Yangfeng Su and Xuan Zeng}
}
@article{journals/tcad/MatsuzawaMHS87,
  title = {Two-Dimensional Simulation of Photolithography on Reflective Stepped Substrate},
  pages = {446-451},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270291},
  author = {Teruo Matsuzawa and A. Moniwa and N. Hasegawa and H. Sunami}
}
@article{journals/tcad/JiangLJ09,
  title = {Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging},
  pages = {272-284},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2008.2009163},
  author = {Tai-Ying Jiang and Chien-Nan Jimmy Liu and Jing-Yang Jou}
}
@article{journals/tcad/FengRK05,
  title = {Preserving the film coefficient as a parameter in the compact thermal model for fast electrothermal simulation},
  pages = {1838-1847},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852660},
  author = {Lihong Feng and Evgenii B. Rudnyi and Jan G. Korvink}
}
@article{journals/tcad/LeeKHBK03,
  title = {Chip-level charged-device modeling and simulation in CMOS integrated circuits},
  pages = {67-81},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805720},
  author = {Jaesik Lee and Ki-Wook Kim and Yoonjong Huh and Peter Bendix and Sung-Mo Kang}
}
@article{journals/tcad/SanyalGK09,
  title = {An Improved Soft-Error Rate Measurement Technique},
  pages = {596-600},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2009.2014003},
  author = {Alodeep Sanyal and Kunal P. Ganeshpure and Sandip Kundu}
}
@article{journals/tcad/SesicDM08,
  title = {Dynamic Power Management of a System With a Two-Priority Request Queue Using Probabilistic-Model Checking},
  pages = {403-407},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2007.911342},
  author = {Aleksandra Sesic and Stanisa Dautovic and Veljko Malbasa}
}
@article{journals/tcad/Entrena-ArrontesC95,
  title = {Combinational and sequential logic optimization by redundancy addition and removal},
  pages = {909-916},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391740},
  author = {Luis Entrena-Arrontes and Kwang-Ting Cheng}
}
@article{journals/tcad/BronckersSPVR09,
  title = {A Methodology to Predict the Impact of Substrate Noise in Analog/RF Systems},
  pages = {1613-1626},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030360},
  author = {Stephane Bronckers and Karen Scheir and Geert Van der Plas and Gerd Vandersteen and Yves Rolain}
}
@article{journals/tcad/ZhaoPSB02,
  title = {Hierarchical analysis of power distribution networks},
  pages = {159-168},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980256},
  author = {Min Zhao and Rajendran Panda and Sachin S. Sapatnekar and David T. Blaauw}
}
@article{journals/tcad/ShepardT00,
  title = {Return-limited inductances: a practical approach to on-chipinductance extraction},
  pages = {425-436},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.838992},
  author = {Kenneth L. Shepard and Zhong Tian}
}
@article{journals/tcad/Moldovan87,
  title = {ADVIS: A Software Package for the Design of Systolic Arrays},
  pages = {33-40},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1987.1270243},
  author = {Dan I. Moldovan}
}
@article{journals/tcad/WempleY95,
  title = {Integrated circuit substrate coupling models based on Voronoi tessellation},
  pages = {1459-1469},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.476576},
  author = {Ivan L. Wemple and Andrew T. Yang}
}
@article{journals/tcad/RutenbarA88,
  title = {Systolic routing hardware: performance evaluation and optimization},
  pages = {397-410},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3173},
  author = {Rob A. Rutenbar and Daniel E. Atkins}
}
@article{journals/tcad/TianWB01,
  title = {Model-based dummy feature placement for oxide chemical-mechanicalpolishing manufacturability},
  pages = {902-910},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931037},
  author = {Ruiqi Tian and Martin D. F. Wong and Robert Boone}
}
@article{journals/tcad/ChungJ13,
  title = {Functional Timing Analysis Made Fast and General},
  pages = {1421-1434},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2013.2256461},
  author = {Yi-Ting Chung and Jie-Hong Roland Jiang}
}
@article{journals/tcad/FengMY04,
  title = {Constrained floorplanning using network flows},
  pages = {572-580},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825877},
  author = {Yan Feng and Dinesh P. Mehta and Hannah Honghua Yang}
}
@article{journals/tcad/SwierczynskiFKP15,
  title = {FPGA Trojans Through Detecting and Weakening of Cryptographic Primitives},
  pages = {1236-1249},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2399455},
  author = {Pawel Swierczynski and Marc Fyrbiak and Philipp Koppe and Christof Paar}
}
@article{journals/tcad/Pomeranz04,
  title = {Constrained test generation for embedded synchronous sequential circuits with serial-input access},
  pages = {164-172},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819886},
  author = {Irith Pomeranz}
}
@article{journals/tcad/JessKNOV06,
  title = {Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits},
  pages = {2376-2392},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881332},
  author = {Jochen A. G. Jess and K. Kalafala and Srinath R. Naidu and Ralph H. J. M. Otten and Chandramouli Visweswariah}
}
@article{journals/tcad/TannirK10,
  title = {Computation of Intermodulation Distortion in RF Circuits Using Single-Tone Moments Analysis},
  pages = {1121-1125},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2044672},
  author = {Dani Tannir and Roni Khazaka}
}
@article{journals/tcad/LimJK13,
  title = {An Optimal Allocation Algorithm of Adjustable Delay Buffers and Practical Extensions for Clock Skew Optimization in Multiple Power Mode Designs},
  pages = {392-405},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2220769},
  author = {Kyoung-Hwan Lim and Deokjin Joo and Taewhan Kim}
}
@article{journals/tcad/Phillips03,
  title = {Projection-based approaches for model reduction of weakly nonlinear, time-varying systems},
  pages = {171-187},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.806605},
  author = {Joel R. Phillips}
}
@article{journals/tcad/GiaquintaMP15,
  title = {Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions},
  pages = {483-494},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2387375},
  author = {Emanuele Giaquinta and Anadi Mishra and Laura Pozzi}
}
@article{journals/tcad/Gonzalez84,
  title = {An Approximation Problem for the Multi-Via Assignment Problem},
  pages = {257-264},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270084},
  author = {Teofilo F. Gonzalez}
}
@article{journals/tcad/FukuiYYHM87,
  title = {A Block Interconnection Algorithm for Hierarchical Layout System},
  pages = {383-391},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270283},
  author = {Masahiro Fukui and A. Yamamoto and R. Yamaguchi and Sigeru Hayama and Y. Mano}
}
@article{journals/tcad/SeomunKS08,
  title = {Skewed Flip-Flop and Mixed-Vt Gates for Minimizing Leakage in Sequential Circuits},
  pages = {1956-1968},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006084},
  author = {Jun Seomun and Jae-Hyun Kim and Youngsoo Shin}
}
@article{journals/tcad/PengPL15,
  title = {Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-Wire Coupling},
  pages = {1964-1976},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2446934},
  author = {Yarui Peng and Dusan Petranovic and Sung Kyu Lim}
}
@article{journals/tcad/FujiyoshiM00,
  title = {Arbitrary convex and concave rectilinear block packing usingsequence-pair},
  pages = {224-233},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828551},
  author = {Kunihiro Fujiyoshi and Hiroshi Murata}
}
@article{journals/tcad/KahngR06a,
  title = {Wirelength minimization for min-cut placements via placement feedback},
  pages = {1301-1312},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855917},
  author = {Andrew B. Kahng and Sherief Reda}
}
@article{journals/tcad/KahngX04,
  title = {Local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning},
  pages = {464-471},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825847},
  author = {Andrew B. Kahng and Xu Xu}
}
@article{journals/tcad/PavanLCZC03,
  title = {A complete model of E2PROM memory cells for circuit simulations},
  pages = {1072-1079},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814952},
  author = {Paolo Pavan and Luca Larcher and Massimiliano Cuozzo and Paola Zuliani and Antonino Conte}
}
@article{journals/tcad/HungWGS93,
  title = {Improving the performance of parallel relaxation-based circuit simulators},
  pages = {1762-1774},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248088},
  author = {Gih-Guang Hung and Yen-Cheng Wen and Kyle Gallivan and Resve A. Saleh}
}
@article{journals/tcad/LiuPM15,
  title = {Procrustes1: Power Constrained Performance Improvement Using Extended Maximize-Then-Swap Algorithm},
  pages = {1664-1676},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2421911},
  author = {Guangshuo Liu and Jinpyo Park and Diana Marculescu}
}
@article{journals/tcad/ZuluagaT09,
  title = {Design-Space Exploration of Resource-Sharing Solutions for Custom Instruction Set Extensions},
  pages = {1788-1801},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2026355},
  author = {Marcela Zuluaga and Nigel P. Topham}
}
@article{journals/tcad/JavaidIP10,
  title = {Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems},
  pages = {1777-1789},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061353},
  author = {Haris Javaid and Aleksandar Ignjatovic and Sri Parameswaran}
}
@article{journals/tcad/WardKVLASP13,
  title = {Structure-Aware Placement Techniques for Designs With Datapaths},
  pages = {228-241},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2233862},
  author = {Samuel I. Ward and Myung-Chul Kim and Natarajan Viswanathan and Zhuo Li 0001 and Charles J. Alpert and Earl E. Swartzlander Jr. and David Z. Pan}
}
@article{journals/tcad/SeifiPV99,
  title = {Probabilistic design of integrated circuits with correlated input parameters},
  pages = {1214-1219},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775639},
  author = {Abbas Seifi and Kumaraswamy Ponnambalam and Jirí Vlach}
}
@article{journals/tcad/SunFDL12,
  title = {Efficient SRAM Failure Rate Prediction via Gibbs Sampling},
  pages = {1831-1844},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2209884},
  author = {Shupeng Sun and Yamei Feng and Changdao Dong and Xin Li 0001}
}
@article{journals/tcad/Casinovi01,
  title = {Effect of the switching order on power dissipation inswitched-capacitor circuits},
  pages = {1389-1397},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969432},
  author = {Giorgio Casinovi}
}
@article{journals/tcad/Bailey92,
  title = {How circuit size affects parallelism},
  pages = {208-215},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124399},
  author = {Mary L. Bailey}
}
@article{journals/tcad/KannanKSK15,
  title = {Security Vulnerabilities of Emerging Nonvolatile Main Memories and Countermeasures},
  pages = {2-15},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2014.2369741},
  author = {Sachhidh Kannan and Naghmeh Karimi and Ozgur Sinanoglu and Ramesh Karri}
}
@article{journals/tcad/BazarganKS99,
  title = {Nostradamus: a floorplanner of uncertain designs},
  pages = {389-397},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.752923},
  author = {Kia Bazargan and Samjung Kim and Majid Sarrafzadeh}
}
@article{journals/tcad/SinhaZ06,
  title = {Gate-size optimization under timing constraints for coupling-noise reduction},
  pages = {1064-1074},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855932},
  author = {Debjit Sinha and Hai Zhou}
}
@article{journals/tcad/KirovskiPG99,
  title = {Improving the observability and controllability of datapaths foremulation-based debugging},
  pages = {1529-1541},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806800},
  author = {Darko Kirovski and Miodrag Potkonjak and Lisa M. Guerra}
}
@article{journals/tcad/LeeS10,
  title = {A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files},
  pages = {1018-1027},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049050},
  author = {Jongeun Lee and Aviral Shrivastava}
}
@article{journals/tcad/IbrahimBB12,
  title = {GREDA: A Fast and More Accurate Gate Reliability EDA Tool},
  pages = {509-521},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176123},
  author = {Walid Ibrahim and Valeriu Beiu and Azam Beg}
}
@article{journals/tcad/RongP06,
  title = {Battery-aware power management based on Markovian decision processes},
  pages = {1337-1349},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855975},
  author = {Peng Rong and Massoud Pedram}
}
@article{journals/tcad/HuangAT98,
  title = {Diagnosis of clustered faults and wafer testing},
  pages = {136-148},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681263},
  author = {Kaiyuan Huang and Vinod K. Agarwal and Krishnaiyan Thulasiraman}
}
@article{journals/tcad/PedramP99,
  title = {Interconnection analysis for standard cell layouts},
  pages = {1512-1519},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790628},
  author = {Massoud Pedram and Bryan Preas}
}
@article{journals/tcad/ShiZS12,
  title = {Accelerating Gate Sizing Using Graphics Processing Units},
  pages = {160-164},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2164539},
  author = {Bing Shi and Yufu Zhang and Ankur Srivastava}
}
@article{journals/tcad/LinLC06,
  title = {Pseudofunctional testing},
  pages = {1535-1546},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.857379},
  author = {Yung-Chieh Lin and Feng Lu and Kwang-Ting Cheng}
}
@article{journals/tcad/LucasDC10,
  title = {Variation-Aware Placement With Multi-Cycle Statistical Timing Analysis for FPGAs},
  pages = {1818-1822},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2056411},
  author = {Gregory Lucas and Chen Dong and Deming Chen}
}
@article{journals/tcad/RaoCBS07,
  title = {Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors},
  pages = {468-479},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2007.891036},
  author = {Rajeev R. Rao and Kaviraj Chopra and David T. Blaauw and Dennis Sylvester}
}
@article{journals/tcad/YonedaM07,
  title = {Synthesis of Timed Circuits Based on Decomposition},
  pages = {1177-1195},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2006.888269},
  author = {Tomohiro Yoneda and Chris J. Myers}
}
@article{journals/tcad/QiYLTH06,
  title = {Wideband passive multiport model order reduction and realization of RLCM circuits},
  pages = {1496-1509},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855937},
  author = {Zhenyu Qi and Hao Yu and Pu Liu and Sheldon X.-D. Tan and Lei He}
}
@article{journals/tcad/SingheeR09,
  title = {Statistical Blockade: Very Fast Statistical Simulation and Modeling of Rare Circuit Events and Its Application to Memory Design},
  pages = {1176-1189},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2009.2020721},
  author = {Amith Singhee and Rob A. Rutenbar}
}
@article{journals/tcad/ReleJPR01,
  title = {Compact and efficient code generation through program restructuringon limited memory embedded DSPs},
  pages = {477-494},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918207},
  author = {Siddharth Rele and Vipin Jain and Santosh Pande and J. Ramanujam}
}
@article{journals/tcad/NowickD95,
  title = {Exact two-level minimization of hazard-free logic with multiple-input changes},
  pages = {986-997},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402498},
  author = {Steven M. Nowick and David L. Dill}
}
@article{journals/tcad/YehW96,
  title = {On the integration of partitioning and global routing for rectilinear placement problems},
  pages = {83-91},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486274},
  author = {Chingwei Yeh and Chi-Shong Wang}
}
@article{journals/tcad/KnappW92,
  title = {A prescriptive formal model for data-path hardware},
  pages = {158-184},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124396},
  author = {David W. Knapp and Marianne Winslett}
}
@article{journals/tcad/HuK13,
  title = {Guest editorial: Special section on cross-domain physical optimization},
  pages = {173-174},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2238475},
  author = {Jiang Hu and Cheng-Kok Koh}
}
@article{journals/tcad/YangC91,
  title = {Optimum and suboptimum algorithms for input encoding and its relationship to logic minimization},
  pages = {4-12},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62787},
  author = {Seiyang Yang and Maciej J. Ciesielski}
}
@article{journals/tcad/TaiKM94,
  title = {A parallel-in-time method for the transient simulation of SOI devices with drain current overshoots},
  pages = {1035-1044},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.298039},
  author = {Gwo-Chung Tai and Can E. Korman and Isaak D. Mayergoyz}
}
@article{journals/tcad/GhoshJD99,
  title = {A low overhead design for testability and test generation technique for core-based systems-on-a-chip},
  pages = {1661-1676},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806811},
  author = {Indradeep Ghosh and Niraj K. Jha and Sujit Dey}
}
@article{journals/tcad/ChenCCCH08,
  title = {Full-Chip Routing Considering Double-Via Insertion},
  pages = {844-857},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917597},
  author = {Huang-Yu Chen and Mei-Fang Chiang and Yao-Wen Chang and Lumdo Chen and Brian Han}
}
@article{journals/tcad/LiuC07,
  title = {Power/Ground Network and Floorplan Cosynthesis for Fast Design Convergence},
  pages = {693-704},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.892336},
  author = {Chen-Wei Liu and Yao-Wen Chang}
}
@article{journals/tcad/RaviLJ02,
  title = {High-level test compaction techniques},
  pages = {827-841},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013895},
  author = {Srivaths Ravi and Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/MaoC90,
  title = {DYTEST: a self-learning algorithm using dynamic testability measures to accelerate test generation},
  pages = {893-898},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.57782},
  author = {Weiwei Mao and Michael D. Ciletti}
}
@article{journals/tcad/ChenW08,
  title = {An Implicit Approach to Minimizing Range-Equivalent Circuits},
  pages = {1942-1955},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006088},
  author = {Yung-Chih Chen and Chun-Yao Wang}
}
@article{journals/tcad/NasseryEOV12,
  title = {Test Signal Development and Analysis for OFDM Systems RF Front-End Parameter Extraction},
  pages = {958-967},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2183370},
  author = {Afsaneh Nassery and Osman Emir Erol and Sule Ozev and Marian Verhelst}
}
@article{journals/tcad/LiuFG11,
  title = {Efficient and Accurate Statistical Analog Yield Optimization and Variation-Aware Circuit Sizing Based on Computational Intelligence Techniques},
  pages = {793-805},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2011.2106850},
  author = {Bo Liu and Francisco V. Fernández and Georges G. E. Gielen}
}
@article{journals/tcad/Hills0SWLBWM15,
  title = {Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations},
  pages = {1082-1095},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2415492},
  author = {Gage Hills and Jie Zhang 0007 and Max Marcel Shulaker and Hai Wei and Chi-Shuen Lee and Arjun Balasingam and H.-S. Philip Wong and Subhasish Mitra}
}
@article{journals/tcad/SridharVRA12,
  title = {Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs},
  pages = {23-36},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2011.2174236},
  author = {Arvind Sridhar and Alessandro Vincenzi and Martino Ruggiero and David Atienza}
}
@article{journals/tcad/KunzP93,
  title = {Accelerated dynamic learning for test pattern generation in combinational circuits},
  pages = {684-694},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277613},
  author = {Wolfgang Kunz and Dhiraj K. Pradhan}
}
@article{journals/tcad/YuLHHKC14,
  title = {Thermal-Aware On-Line Scheduler for 3-D Many-Core Processor Throughput Optimization},
  pages = {763-773},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2013.2293476},
  author = {Cody Hao Yu and Chiao-Ling Lung and Yi-Lun Ho and Ruei-Siang Hsu and Ding-Ming Kwai and Shih-Chieh Chang}
}
@article{journals/tcad/LapinskiiJV02,
  title = {Application-specific clustered VLIW datapaths: early exploration on a parameterized design space},
  pages = {889-903},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800451},
  author = {Viktor S. Lapinskii and Margarida F. Jacome and Gustavo de Veciana}
}
@article{journals/tcad/CongLS96,
  title = {Multiway VLSI circuit partitioning based on dual net representation},
  pages = {396-409},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494703},
  author = {Jason Cong and Wilburt Labio and Narayanan Shivakumar}
}
@article{journals/tcad/SavojMB14,
  title = {Sequential Equivalence Checking for Clock-Gated Circuits},
  pages = {305-317},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2013.2284190},
  author = {Hamid Savoj and Alan Mishchenko and Robert K. Brayton}
}
@article{journals/tcad/OrhanovicWT93,
  title = {Time-domain simulation of uniform and nonuniform multiconductor lossy lines by the method of characteristics},
  pages = {900-904},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.229764},
  author = {Neven Orhanovic and Paul Wang and Vijay K. Tripathi}
}
@article{journals/tcad/ToubaM01,
  title = {Bit-fixing in pseudorandom sequences for scan BIST},
  pages = {545-555},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918212},
  author = {Nur A. Touba and Edward J. McCluskey}
}
@article{journals/tcad/BanerjeeKSM14,
  title = {Verification of Code Motion Techniques Using Value Propagation},
  pages = {1180-1193},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2014.2314392},
  author = {Kunal Banerjee and Chandan Karfa and Dipankar Sarkar and Chittaranjan A. Mandal}
}
@article{journals/tcad/SrivastavaR08,
  title = {Independent and Interdependent Latch Setup/Hold Time Characterization via Newton-Raphson Solution and Euler Curve Tracking of State-Transition Equations},
  pages = {817-830},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917595},
  author = {Shweta Srivastava and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/IshikawaMYG87,
  title = {Compaction-Based Custom LSI Layout Design Method},
  pages = {374-382},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270282},
  author = {Masaki Ishikawa and Tsuneo Matsuda and Takeshi Yoshimura and Satoshi Goto}
}
@article{journals/tcad/GrissomB14,
  title = {Fast Online Synthesis of Digital Microfluidic Biochips},
  pages = {356-369},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2290582},
  author = {Daniel Grissom and Philip Brisk}
}
@article{journals/tcad/RajskiV92,
  title = {The testability-preserving concurrent decomposition and factorization of Boolean expressions},
  pages = {778-793},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137523},
  author = {Janusz Rajski and Jagadeesh Vasudevamurthy}
}
@article{journals/tcad/ChiangNL89,
  title = {Time-efficient VLSI artwork analysis algorithms in GOALIE2},
  pages = {640-648},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31520},
  author = {Kuang-Wei Chiang and Surendra Nahar and Chi-Yuan Lo}
}
@article{journals/tcad/Bohringer06,
  title = {Modeling and Controlling Parallel Tasks in Droplet-Based Microfluidic Systems},
  pages = {334-344},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855958},
  author = {Karl-Friedrich Böhringer}
}
@article{journals/tcad/GebhardtYS11,
  title = {Design of an Energy-Efficient Asynchronous NoC and Its Optimization Tools for Heterogeneous SoCs},
  pages = {1387-1399},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2149870},
  author = {Daniel Gebhardt and JunBok You and Kenneth S. Stevens}
}
@article{journals/tcad/CirianiBD06,
  title = {Testability of SPP Three-Level Logic Networks in Static Fault Models},
  pages = {2241-2248},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862746},
  author = {Valentina Ciriani and Anna Bernasconi and Rolf Drechsler}
}
@article{journals/tcad/LeeCBKJ12,
  title = {A Quadratic Eigenvalue Solver of Linear Complexity for 3-D Electromagnetics-Based Analysis of Large-Scale Integrated Circuits},
  pages = {380-390},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2170989},
  author = {Jongwon Lee and Duo Chen and Venkataramanan Balakrishnan and Cheng-Kok Koh and Dan Jiao}
}
@article{journals/tcad/IranliP06,
  title = {Cycle-Based Decomposition of Markov Chains With Applications to Low-Power Synthesis and Sequence Compaction for Finite State Machines},
  pages = {2712-2725},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882478},
  author = {Ali Iranli and Massoud Pedram}
}
@article{journals/tcad/ChiproutN95,
  title = {Analysis of interconnect networks using complex frequency hopping (CFH)},
  pages = {186-200},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370425},
  author = {Eli Chiprout and Michel S. Nakhla}
}
@article{journals/tcad/DevadasMNS90,
  title = {Irredundant sequential machines via optimal logic synthesis},
  pages = {8-18},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45852},
  author = {Srinivas Devadas and Hi-Keung Tony Ma and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/SchoenmakerMMM02,
  title = {Renormalization group meshes and the discretization of TCAD equations},
  pages = {1425-1433},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804383},
  author = {Wim Schoenmaker and Wim Magnus and Peter Meuris and Bert Maleszka}
}
@article{journals/tcad/UedaKH83,
  title = {A Parallel Processing Approach for Logic Module Placement},
  pages = {39-47},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1983.1270019},
  author = {Kazuhiro Ueda and Tsutomu Komatsubara and Tsutomu Hosaka}
}
@article{journals/tcad/Chang99,
  title = {Comment on "Event suppression by optimizing VHDL programs"},
  pages = {1400-1401},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784131},
  author = {K. C. Chang}
}
@article{journals/tcad/HocevarLT83,
  title = {A Study of Variance Reduction Techniques for Estimating Circuit Yields},
  pages = {180-192},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270035},
  author = {Dale E. Hocevar and Michael R. Lightner and Timothy N. Trick}
}
@article{journals/tcad/Axelrad98,
  title = {Grid quality and its influence on accuracy and convergence in device simulation},
  pages = {149-157},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681264},
  author = {Valery Axelrad}
}
@article{journals/tcad/LavineCABN85,
  title = {Monte Carlo Simulation of the Photoelectron Crosstalk in Silicon Imaging Devices},
  pages = {531-535},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270153},
  author = {James P. Lavine and Win-Chyi Chang and Constantine N. Anagnostopoulos and Bruce C. Burkey and E. T. Nelson}
}
@article{journals/tcad/Yan99,
  title = {An improved optimal algorithm for bubble-sorting-basednon-Manhattan channel routing},
  pages = {163-171},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743726},
  author = {Jin-Tai Yan}
}
@article{journals/tcad/CaoVSCAEBF14,
  title = {Cross-Layer Modeling and Simulation of Circuit Reliability},
  pages = {8-23},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2289874},
  author = {Yu Cao and Jyothi Velamala and Ketul Sutaria and Mike Shuo-Wei Chen and Jonathan Ahlbin and Ivan Sanchez Esqueda and Michael Bajura and Michael Fritze}
}
@article{journals/tcad/ChenCX11,
  title = {MVP: Minimum-Violations Partitioning for Reducing Capture Power in At-Speed Delay-Fault Testing},
  pages = {1762-1767},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2162237},
  author = {Zhen Chen and Krishnendu Chakrabarty and Dong Xiang}
}
@article{journals/tcad/LuoCH13a,
  title = {Real-Time Error Recovery in Cyberphysical Digital-Microfluidic Biochips Using a Compact Dictionary},
  pages = {1839-1852},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2277980},
  author = {Yan Luo and Krishnendu Chakrabarty and Tsung-Yi Ho}
}
@article{journals/tcad/GuZL14,
  title = {Multiple-Population Moment Estimation: Exploiting Interpopulation Correlation for Efficient Moment Estimation in Analog/Mixed-Signal Validation},
  pages = {961-974},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2304929},
  author = {Chenjie Gu and Manzil Zaheer and Xin Li 0001}
}
@article{journals/tcad/CongKR93,
  title = {Matching-based methods for high-performance clock routing},
  pages = {1157-1169},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238608},
  author = {Jason Cong and Andrew B. Kahng and Gabriel Robins}
}
@article{journals/tcad/Jang14,
  title = {Error-Correcting Code Aware Memory Subsystem},
  pages = {1706-1717},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2351494},
  author = {Wooyoung Jang}
}
@article{journals/tcad/FavalliOR91,
  title = {A novel critical path heuristic for fast fault grading},
  pages = {544-548},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75639},
  author = {Michele Favalli and Piero Olivo and Bruno Riccò}
}
@article{journals/tcad/SripramongT02,
  title = {The invention of CMOS amplifiers using genetic programming and current-flow analysis},
  pages = {1237-1252},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804109},
  author = {Thanwa Sripramong and Christofer Toumazou}
}
@article{journals/tcad/BalakrishnanT07,
  title = {Relationship Between Entropy and Test Data Compression},
  pages = {386-395},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.882600},
  author = {Kedarnath J. Balakrishnan and Nur A. Touba}
}
@article{journals/tcad/KrabbenborgBGM96,
  title = {Layout to circuit extraction for three-dimensional thermal-electrical circuit simulation of device structures},
  pages = {765-774},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503944},
  author = {Benno H. Krabbenborg and A. Bosma and H. C. de Graaff and Ton J. Mouthaan}
}
@article{journals/tcad/KandalaftRA13,
  title = {Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing},
  pages = {538-546},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2237226},
  author = {Nabeeh Kandalaft and Rashid Rashidzadeh and Majid Ahmadi}
}
@article{journals/tcad/KulkarniC05,
  title = {A sensitivity-based approach to analyzing signal delay uncertainty of coupled interconnects},
  pages = {1336-1346},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2005.852059},
  author = {Medha Kulkarni and Tom Chen}
}
@article{journals/tcad/SivaramanS01,
  title = {Path delay fault diagnosis and coverage-a metric and an estimationtechnique},
  pages = {440-457},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.913761},
  author = {Mukund Sivaraman and Andrzej J. Strojwas}
}
@article{journals/tcad/ChouC94,
  title = {Capacitance calculation of IC packages using the finite element method and planes of symmetry},
  pages = {1159-1166},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310904},
  author = {Tai-Yu Chou and Zoltan J. Cendes}
}
@article{journals/tcad/PenaO99,
  title = {A new algorithm for exact reduction of incompletely specified finite state machines},
  pages = {1619-1632},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.806807},
  author = {Jorge M. Pena and Arlindo L. Oliveira}
}
@article{journals/tcad/Pomeranz14f,
  title = {Improving the Accuracy of Defect Diagnosis by Considering Fewer Tests},
  pages = {2010-2014},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2358936},
  author = {Irith Pomeranz}
}
@article{journals/tcad/Banerjee12,
  title = {Verifying Coalitions in 3-Party Systems},
  pages = {1439-1451},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2194491},
  author = {Ansuman Banerjee}
}
@article{journals/tcad/WilleLD14,
  title = {Exact Reordering of Circuit Lines for Nearest Neighbor Quantum Architectures},
  pages = {1818-1831},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2356463},
  author = {Robert Wille and Aaron Lye and Rolf Drechsler}
}
@article{journals/tcad/WangCTJ06,
  title = {On sampling algorithms in multilevel QR factorization method for magnetoquasistatic analysis of integrated circuits over multilayered lossy substrates},
  pages = {1777-1792},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.859534},
  author = {Hao Gang Wang and Chi Hou Chan and Leung Tsang and Vikram Jandhyala}
}
@article{journals/tcad/NaeemJL13,
  title = {Scalability Analysis of Memory Consistency Models in NoC-Based Distributed Shared Memory SoCs},
  pages = {760-773},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2012.2235914},
  author = {Abdul Naeem and Axel Jantsch and Zhonghai Lu}
}
@article{journals/tcad/HaghdadA08,
  title = {Design-Specific Optimization Considering Supply and Threshold Voltage Variations},
  pages = {1891-1901},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003288},
  author = {Kian Haghdad and Mohab Anis}
}
@article{journals/tcad/CasottoRS87,
  title = {A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells},
  pages = {838-847},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270327},
  author = {Andrea Casotto and Fabio Romeo and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/HouLF14,
  title = {A BIST Scheme With the Ability of Diagnostic Data Compression for RAMs},
  pages = {2020-2024},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2363393},
  author = {Chih-Sheng Hou and Jin-Fu Li and Ting-Jun Fu}
}
@article{journals/tcad/PandaDN98,
  title = {Incorporating DRAM access modes into high-level synthesis},
  pages = {96-109},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.681260},
  author = {Preeti Ranjan Panda and Nikil D. Dutt and Alexandru Nicolau}
}
@article{journals/tcad/ChouR96,
  title = {Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switching},
  pages = {1257-1265},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541445},
  author = {Tan-Li Chou and Kaushik Roy}
}
@article{journals/tcad/SharifiR10,
  title = {Accurate Direct and Indirect On-Chip Temperature Sensing for Efficient Dynamic Thermal Management},
  pages = {1586-1599},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061310},
  author = {Shervin Sharifi and Tajana Simunic Rosing}
}
@article{journals/tcad/Agrawal86,
  title = {Concurrency and Communication in Hardware Simulators},
  pages = {617-623},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270231},
  author = {Prathima Agrawal}
}
@article{journals/tcad/SaucierA93,
  title = {Lexicographical expressions of Boolean functions with application to multilevel synthesis},
  pages = {1642-1654},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248075},
  author = {Gabriele Saucier and Pierre Abouzeid}
}
@article{journals/tcad/SatoCASH03,
  title = {Bidirectional closed-form transformation between on-chip coupling noise waveforms and interconnect delay-change curves},
  pages = {560-572},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.810750},
  author = {Takashi Sato and Yu Cao and Kanak Agarwal and Dennis Sylvester and Chenming Hu}
}
@article{journals/tcad/Hill83,
  title = {Edisim: A Graphical Simulator Interface for LSI Design},
  pages = {57-61},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1983.1270021},
  author = {Dwight D. Hill}
}
@article{journals/tcad/AeltenAD94,
  title = {Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs},
  pages = {122-134},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273743},
  author = {Filip Van Aelten and Jonathan Allen and Srinivas Devadas}
}
@article{journals/tcad/SinhaZ06a,
  title = {Statistical Timing Analysis With Coupling},
  pages = {2965-2975},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882482},
  author = {Debjit Sinha and Hai Zhou}
}
@article{journals/tcad/ReddyPK97,
  title = {Compact test sets for high defect coverage},
  pages = {923-930},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644620},
  author = {Sudhakar M. Reddy and Irith Pomeranz and Seiji Kajihara}
}
@article{journals/tcad/MurataFNK96,
  title = {VLSI module placement based on rectangle-packing by the sequence-pair},
  pages = {1518-1524},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552084},
  author = {Hiroshi Murata and Kunihiro Fujiyoshi and Shigetoshi Nakatake and Yoji Kajitani}
}
@article{journals/tcad/DrechslerDG00,
  title = {Fast exact minimization of BDD's},
  pages = {384-389},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.833206},
  author = {Rolf Drechsler and Nicole Drechsler and Wolfgang Günther}
}
@article{journals/tcad/JaffariA08a,
  title = {Statistical Thermal Profile Considering Process Variations: Analysis and Applications},
  pages = {1027-1040},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2008.923251},
  author = {Javid Jaffari and Mohab Anis}
}
@article{journals/tcad/ShangPJ06,
  title = {PowerHerd: a distributed scheme for dynamically satisfying peak-power constraints in interconnection networks},
  pages = {92-110},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852438},
  author = {Li Shang and Li-Shiuan Peh and Niraj K. Jha}
}
@article{journals/tcad/ChamberlainF86,
  title = {Collecting Data About Logic Simulation},
  pages = {405-412},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270209},
  author = {Roger D. Chamberlain and Mark A. Franklin}
}
@article{journals/tcad/MahadevanASBM08,
  title = {A Reactive and Cycle-True IP Emulator for MPSoC Exploration},
  pages = {109-122},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2007.906990},
  author = {Shankar Mahadevan and Federico Angiolini and Jens Sparsø and Luca Benini and Jan Madsen}
}
@article{journals/tcad/YangZBP08,
  title = {Applications of the Multi-Interval Chebyshev Collocation Method in RF Circuit Simulation},
  pages = {495-507},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915546},
  author = {Baolin Yang and Yu Zhu and Ali Bouaricha and Joel R. Phillips}
}
@article{journals/tcad/Armstrong84,
  title = {Chip Level Modeling of LSI Devices},
  pages = {288-297},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1984.1270087},
  author = {James R. Armstrong}
}
@article{journals/tcad/AngioliniMCRB07,
  title = {A Layout-Aware Analysis of Networks-on-Chip and Traditional Interconnects for MPSoCs},
  pages = {421-434},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.888287},
  author = {Federico Angiolini and Paolo Meloni and Salvatore Carta and Luigi Raffo and Luca Benini}
}
@article{journals/tcad/HiraiTISEHN91,
  title = {Three-dimensional resist process simulator PEACE (photo and electron beam lithography analyzing computer engineering system)},
  pages = {802-807},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137508},
  author = {Yoshihiko Hirai and Sadafumi Tomida and Kazushi Ikeda and Masaru Sasago and Masayuki Endo and Sigeru Hayama and Noboru Nomura}
}
@article{journals/tcad/LiCXS13,
  title = {On Timing Model Extraction and Hierarchical Statistical Timing Analysis},
  pages = {367-380},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2228305},
  author = {Bing Li and Ning Chen and Yang Xu and Ulf Schlichtmann}
}
@article{journals/tcad/Savir95,
  title = {Shrinking wide compressors [BIST]},
  pages = {1379-1387},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.469669},
  author = {Jacob Savir}
}
@article{journals/tcad/TeichTSM97,
  title = {Performance analysis and optimization of mixed asynchronous synchronous systems},
  pages = {473-484},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.631210},
  author = {Jürgen Teich and Lothar Thiele and Sundararajan Sriram and Michael Martin}
}
@article{journals/tcad/SamiiSLCP08,
  title = {Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling},
  pages = {973-977},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917974},
  author = {Soheil Samii and Mikko Selkälä and Erik Larsson and Krishnendu Chakrabarty and Zebo Peng}
}
@article{journals/tcad/YuH05,
  title = {A provably passive and cost-efficient model for inductive interconnects},
  pages = {1283-1294},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850820},
  author = {Hao Yu and Lei He}
}
@article{journals/tcad/KriplaniNH95,
  title = {Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution},
  pages = {998-1012},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402499},
  author = {Harish Kriplani and Farid N. Najm and Ibrahim N. Hajj}
}
@article{journals/tcad/ChenH05a,
  title = {Worst case crosstalk noise for nonswitching victims in high-speed buses},
  pages = {1275-1283},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2005.850823},
  author = {Jun Chen and Lei He}
}
@article{journals/tcad/BlaauwOZD03,
  title = {Static electromigration analysis for on-chip signal interconnects},
  pages = {39-48},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805728},
  author = {David Blaauw and Chanhee Oh and Vladimir Zolotov and Aurobindo Dasgupta}
}
@article{journals/tcad/BorahOI96,
  title = {Transistor sizing for low power CMOS circuits},
  pages = {665-671},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503935},
  author = {Manjit Borah and Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/WangC02,
  title = {3-D Thermal-ADI: a linear-time chip level transient thermal simulator},
  pages = {1434-1445},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804385},
  author = {Ting-Yuan Wang and Charlie Chung-Ping Chen}
}
@article{journals/tcad/SunRRJ04,
  title = {Custom-instruction synthesis for extensible-processor platforms},
  pages = {216-228},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822133},
  author = {Fei Sun and Srivaths Ravi and Anand Raghunathan and Niraj K. Jha}
}
@article{journals/tcad/LiZLZ05,
  title = {Power-optimal simultaneous buffer insertion/sizing and wire sizing for two-pin nets},
  pages = {1915-1924},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852672},
  author = {Ruiming Li and Dian Zhou and Jin Liu and Xuan Zeng}
}
@article{journals/tcad/GielenFMV04,
  title = {An analytical integration method for the simulation of continuous-time /spl Delta//spl Sigma/ modulators},
  pages = {389-399},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.823356},
  author = {Georges G. E. Gielen and Kenneth Francken and Ewout Martens and Martin Vogels}
}
@article{journals/tcad/Shi13,
  title = {Graph-Pair Decision Diagram Construction for Topological Symbolic Circuit Analysis},
  pages = {275-288},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2217963},
  author = {Guoyong Shi}
}
@article{journals/tcad/XuL08,
  title = {Using Transfer-Resource Graph for Software-Based Verification of System-on-Chip},
  pages = {1315-1328},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923092},
  author = {Xiaoxi Xu and Cheng-Chew Lim}
}
@article{journals/tcad/PeyranZZ04,
  title = {Area optimization of delay-optimized structures using intrinsic constraint graphs},
  pages = {888-906},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.828124},
  author = {Olivier Peyran and Zheng Zeng and Wenjun Zhuang}
}
@article{journals/tcad/LeeBS05,
  title = {Static leakage reduction through simultaneous V/sub t//T/sub ox/ and state assignment},
  pages = {1014-1029},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.847906},
  author = {Dongwoo Lee and David Blaauw and Dennis Sylvester}
}
@article{journals/tcad/ChengHD88,
  title = {PISCES-MC: a multiwindow, multimethod 2-D device simulator},
  pages = {1017-1026},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7800},
  author = {D. Y. Cheng and Chang G. Hwang and Robert W. Dutton}
}
@article{journals/tcad/HiroseYT88,
  title = {An improved two-dimensional simulation model (MEGA) for GaAs MESFET applicable to LSI design},
  pages = {225-230},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3152},
  author = {Mayumi Hirose and Jiro Yoshida and Nobuyuki Toyoda}
}
@article{journals/tcad/IniguezM95,
  title = {Development of a Cinfinity-continuous small-signal model for a MOS transistor in normal operation},
  pages = {163-166},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370428},
  author = {Benjamín Iñíguez and Eugeni García-Moreno}
}
@article{journals/tcad/WangLKCP14,
  title = {Architecture and Control Algorithms for Combating Partial Shading in Photovoltaic Systems},
  pages = {917-930},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2014.2302383},
  author = {Yanzhi Wang and Xue Lin and Younghyun Kim and Naehyuck Chang and Massoud Pedram}
}
@article{journals/tcad/Chen10,
  title = {Formalization of a Parameterized Parallel Adder Within the Coq Theorem Prover},
  pages = {149-153},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034346},
  author = {G. Chen}
}
@article{journals/tcad/GopeJ04,
  title = {Oct-tree-based multilevel low-rank decomposition algorithm for rapid 3-D parasitic extraction},
  pages = {1575-1580},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836723},
  author = {Dipanjan Gope and Vikram Jandhyala}
}
@article{journals/tcad/PaulinK89,
  title = {Force-directed scheduling for the behavioral synthesis of ASICs},
  pages = {661-679},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31522},
  author = {Pierre G. Paulin and John P. Knight}
}
@article{journals/tcad/HuangYHTWC15,
  title = {Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits},
  pages = {615-628},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394378},
  author = {Ching-Yi Huang and Zheng-Shan Yu and Yung-Chun Hu and Tung-Chen Tsou and Chun-Yao Wang and Yung-Chih Chen}
}
@article{journals/tcad/LiuYC14,
  title = {A Global Maximum Error Controller-Based Method for Linearization Point Selection in Trajectory Piecewise-Linear Model Order Reduction},
  pages = {1100-1104},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2014.2307000},
  author = {Ying Liu and Weizheng Yuan and Honglong Chang}
}
@article{journals/tcad/LeePS10,
  title = {Pulse Width Allocation and Clock Skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches},
  pages = {355-366},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041845},
  author = {Hyein Lee and Seungwhun Paik and Youngsoo Shin}
}
@article{journals/tcad/Miskov-ZivanovM08,
  title = {Modeling and Optimization for Soft-Error Reliability of Sequential Circuits},
  pages = {803-816},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2008.917591},
  author = {Natasa Miskov-Zivanov and Diana Marculescu}
}
@article{journals/tcad/CongP01,
  title = {Interconnect performance estimation models for design planning},
  pages = {739-752},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.924827},
  author = {Jason Cong and David Zhigang Pan}
}
@article{journals/tcad/BatalamaPP93,
  title = {A heuristic single-row router minimizing interstreet crossings},
  pages = {946-955},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238031},
  author = {Stella N. Batalama and Dimitrios A. Pados and Theodore S. Papatheodorou}
}
@article{journals/tcad/MangassarianLV14,
  title = {Debugging RTL Using Structural Dominance},
  pages = {153-166},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2013.2278491},
  author = {Hratch Mangassarian and Bao Le and Andreas G. Veneris}
}
@article{journals/tcad/PomeranzR01,
  title = {Vector replacement to improve static-test compaction forsynchronous sequential circuits},
  pages = {336-342},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.908476},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/KeutzerMS91,
  title = {Is redundancy necessary to reduce delay?},
  pages = {427-435},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75626},
  author = {Kurt Keutzer and Sharad Malik and Alexander Saldanha}
}
@article{journals/tcad/ChuH87,
  title = {Charge-Sharing Models for Switch-Level Simulation},
  pages = {1053-1061},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270346},
  author = {Chorng-Yeong Chu and Mark Horowitz}
}
@article{journals/tcad/GowdaS94,
  title = {BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits},
  pages = {1166-1170},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310905},
  author = {Sudhir M. Gowda and Bing J. Sheu}
}
@article{journals/tcad/CabodiCQ00,
  title = {Improving symbolic reachability analysis by means of activityprofiles},
  pages = {1065-1075},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863646},
  author = {Gianpiero Cabodi and Paolo Camurati and Stefano Quer}
}
@article{journals/tcad/ChouCK10,
  title = {Accurately Handle Don't-Care Conditions in High-Level Designs and Application for Reducing Initialized Registers},
  pages = {646-651},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2010.2042905},
  author = {Hong-Zu Chou and Kai-Hui Chang and Sy-Yen Kuo}
}
@article{journals/tcad/CongHKP01,
  title = {Interconnect sizing and spacing with consideration of couplingcapacitance},
  pages = {1164-1169},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945311},
  author = {Jason Cong and Lei He and Cheng-Kok Koh and David Zhigang Pan}
}
@article{journals/tcad/SalekLP99,
  title = {An integrated logical and physical design flow for deep submicron circuits},
  pages = {1305-1315},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784122},
  author = {Amir H. Salek and Jinan Lou and Massoud Pedram}
}
@article{journals/tcad/NairBHY89,
  title = {Generation of performance constraints for layout},
  pages = {860-874},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31546},
  author = {Ravi Nair and C. Leonard Berman and Peter S. Hauge and Ellen J. Yoffa}
}
@article{journals/tcad/YanD95,
  title = {New RTD large-signal DC model suitable for PSPICE},
  pages = {167-172},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.370427},
  author = {Zhixin Yan and M. Jamal Deen}
}
@article{journals/tcad/CalhounB92,
  title = {A framework and method for hierarchical test generation},
  pages = {45-67},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108618},
  author = {John D. Calhoun and Franc Brglez}
}
@article{journals/tcad/GerezH89,
  title = {Switchbox routing by stepwise reshaping},
  pages = {1350-1361},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44515},
  author = {Sabih H. Gerez and Otto E. Herrmann}
}
@article{journals/tcad/HungSYYP06,
  title = {Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis},
  pages = {1652-1663},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.858352},
  author = {William N. N. Hung and Xiaoyu Song and Guowu Yang and Jin Yang and Marek A. Perkowski}
}
@article{journals/tcad/BalasaMK04,
  title = {On the exploration of the solution space in analog placement with symmetry constraints},
  pages = {177-191},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822132},
  author = {Florin Balasa and Sarat C. Maruvada and Karthik Krishnamoorthy}
}
@article{journals/tcad/SilvaPS10,
  title = {Effective Corner-Based Techniques for Variation-Aware IC Timing Verification},
  pages = {157-162},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2009.2034343},
  author = {Luís Guerra e Silva and Joel R. Phillips and Luis Miguel Silveira}
}
@article{journals/tcad/WangKYAW06,
  title = {Algorithms in FastStokes and Its Application to Micromachined Device Simulation},
  pages = {248-257},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2005.855938},
  author = {Xin Wang and Joe Kanapka and Wenjing Ye and Narayan R. Aluru and Jacob White}
}
@article{journals/tcad/ChadhaVC92,
  title = {M3-a multilevel mixed-mode mixed A/D simulator},
  pages = {575-585},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.127619},
  author = {Rakesh Chadha and Chandramouli Visweswariah and Chin-Fu Chen}
}
@article{journals/tcad/MaheshV10,
  title = {New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity},
  pages = {275-288},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035548},
  author = {Raveendranatha P. Mahesh and A. Prasad Vinod}
}
@article{journals/tcad/WongQP04,
  title = {Optimization-intensive watermarking techniques for decision problems},
  pages = {119-127},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819900},
  author = {Jennifer L. Wong and Gang Qu and Miodrag Potkonjak}
}
@article{journals/tcad/Musoll10,
  title = {Hardware-Based Load Balancing for Massive Multicore Architectures Implementing Power Gating},
  pages = {493-497},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2018863},
  author = {Enric Musoll}
}
@article{journals/tcad/WangMTR06,
  title = {Analysis and methodology for multiple-fault diagnosis},
  pages = {558-575},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.854624},
  author = {Zhiyuan Wang and Malgorzata Marek-Sadowska and Kun-Han Tsai and Janusz Rajski}
}
@article{journals/tcad/KidambiTMB98,
  title = {Three-dimensional defect sensitivity modeling for open circuits in ULSI structures},
  pages = {366-371},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703826},
  author = {M. K. Kidambi and Akhilesh Tyagi and Mohammed R. Madani and Magdy A. Bayoumi}
}
@article{journals/tcad/PomeranzR06b,
  title = {Generation of Functional Broadside Tests for Transition Faults},
  pages = {2207-2218},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860959},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HuttonRC02,
  title = {Automatic generation of synthetic sequential benchmark circuits},
  pages = {928-940},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.800456},
  author = {Michael D. Hutton and Jonathan Rose and Derek G. Corneil}
}
@article{journals/tcad/ChangLGWW10,
  title = {NTHU-Route 2.0: A Robust Global Router for Modern Designs},
  pages = {1931-1944},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2010.2061590},
  author = {Yen-Jung Chang and Yu-Ting Lee and Jhih-Rong Gao and Pei-Ci Wu and Ting-Chi Wang}
}
@article{journals/tcad/AkturanJ02,
  title = {RS-FDRA: A register-sensitive software pipelining algorithm for embedded VLIW processors},
  pages = {1395-1415},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804373},
  author = {Cagdas Akturan and Margarida F. Jacome}
}
@article{journals/tcad/TsaiK00,
  title = {Cell-level placement for improving substrate thermal distribution},
  pages = {253-266},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828554},
  author = {Ching-Han Tsai and Sung-Mo Kang}
}
@article{journals/tcad/SaxenaC11,
  title = {Guest Editorial},
  pages = {165-166},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2010.2098150},
  author = {Prashant Saxena and Yao-Wen Chang}
}
@article{journals/tcad/0004KMMRRTW15,
  title = {Isometric Test Data Compression},
  pages = {1847-1859},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432133},
  author = {Amit Kumar 0004 and Mark Kassab and Elham K. Moghaddam and Nilanjan Mukherjee and Janusz Rajski and Sudhakar M. Reddy and Jerzy Tyszer and Chen Wang}
}
@article{journals/tcad/ScheinbergP00,
  title = {A computer simulation model for simulating distortion in FETresistors},
  pages = {981-989},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863638},
  author = {Norman Scheinberg and Aleksey Pinkhasov}
}
@article{journals/tcad/DattaGCMLR07,
  title = {Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices},
  pages = {1957-1966},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2007.896320},
  author = {Animesh Datta and Ashish Goel and R. T. Cakici and Hamid Mahmoodi and Dheepa Lekshmanan and Kaushik Roy}
}
@article{journals/tcad/DinhCW10,
  title = {A Routing Approach to Reduce Glitches in Low Power FPGAs},
  pages = {235-240},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035564},
  author = {Quang Dinh and Deming Chen and Martin D. F. Wong}
}
@article{journals/tcad/HuS02,
  title = {A timing-constrained simultaneous global routing algorithm},
  pages = {1025-1036},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.801083},
  author = {Jiang Hu and Sachin S. Sapatnekar}
}
@article{journals/tcad/IsmailA90,
  title = {Adaptive meshing schemes for simulating dopant diffusion},
  pages = {276-289},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46803},
  author = {Razali Ismail and Gehan Amaratunga}
}
@article{journals/tcad/AmannB89,
  title = {Optimal state chains and state codes in finite state machines},
  pages = {153-170},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21834},
  author = {Rainer Amann and Utz G. Baitinger}
}
@article{journals/tcad/BelluominiM00,
  title = {Timed state space exploration using POSETs},
  pages = {501-520},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845076},
  author = {Wendy Belluomini and Chris J. Myers}
}
@article{journals/tcad/MandoiuVG00,
  title = {A new heuristic for rectilinear Steiner trees},
  pages = {1129-1139},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875292},
  author = {Ion I. Mandoiu and Vijay V. Vazirani and Joseph L. Ganley}
}
@article{journals/tcad/SuCH07,
  title = {An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles},
  pages = {719-733},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2007.892338},
  author = {Bor-Yiing Su and Yao-Wen Chang and Jiang Hu}
}
@article{journals/tcad/LiRS89,
  title = {On path selection in combinational logic circuits},
  pages = {56-63},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21819},
  author = {Wing Ning Li and Sudhakar M. Reddy and Sartaj K. Sahni}
}
@article{journals/tcad/LisankeBGG87,
  title = {Testability-Driven Random Test-Pattern Generation},
  pages = {1082-1087},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270348},
  author = {Robert Lisanke and Franc Brglez and Aart J. de Geus and David Gregory}
}
@article{journals/tcad/TakahashiKLST05,
  title = {A method for reducing the target fault list of crosstalk faults in synchronous sequential circuits},
  pages = {252-263},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.837733},
  author = {Hiroshi Takahashi and Keith J. Keller and Kim T. Le and Kewal K. Saluja and Yuzo Takamatsu}
}
@article{journals/tcad/TiwariMA98,
  title = {Guarded evaluation: pushing power management to logic synthesis/design},
  pages = {1051-1060},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.728924},
  author = {Vivek Tiwari and Sharad Malik and Pranav Ashar}
}
@article{journals/tcad/NemaniN99,
  title = {High-level area and power estimation for VLSI circuits},
  pages = {697-713},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766722},
  author = {Mahadevamurty Nemani and Farid N. Najm}
}
@article{journals/tcad/HuangJK97,
  title = {Gauss-elimination-based generation of multiple seed-polynomial pairs for LFSR},
  pages = {1015-1024},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658569},
  author = {Li-Ren Huang and Jing-Yang Jou and Sy-Yen Kuo}
}
@article{journals/tcad/RorrisOMLPS90,
  title = {A new approach to the simulation of the coupled point defects and impurity diffusion},
  pages = {1113-1122},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62735},
  author = {E. Rorris and R. R. O'Brien and F. F. Morehead and R. F. Lever and J. P. Peng and G. R. Srinivasan}
}
@article{journals/tcad/ChouOM08,
  title = {Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels},
  pages = {1866-1879},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2008.2003301},
  author = {Chen-Ling Chou and Ümit Y. Ogras and Radu Marculescu}
}
@article{journals/tcad/HeebF92,
  title = {A module generator based on the PQ-tree algorithm},
  pages = {876-884},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144851},
  author = {Hans-Rudolf Heeb and Wolfgang Fichtner}
}
@article{journals/tcad/WangK92,
  title = {Computer-aided modeling and evaluation of reconfigurable VLSI processor arrays with VHDL},
  pages = {185-197},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124397},
  author = {Kuochen Wang and Sy-Yen Kuo}
}
@article{journals/tcad/ImamOO96,
  title = {MOSFET global modeling for deep submicron devices with a modified BSIM1 SPICE model},
  pages = {446-451},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494709},
  author = {Mohamed A. Imam and Mohamed A. Osman and Ashraf A. Osman}
}
@article{journals/tcad/PapaLMSLNAM08,
  title = {RUMBLE: An Incremental Timing-Driven Physical-Synthesis Optimization Algorithm},
  pages = {2156-2168},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2006155},
  author = {David A. Papa and Tao Luo 0002 and Michael D. Moffitt and Chin Ngai Sze and Zhuo Li 0001 and Gi-Joon Nam and Charles J. Alpert and Igor L. Markov}
}
@article{journals/tcad/Mak04,
  title = {I/O placement for FPGAs with multiple I/O standards},
  pages = {315-321},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822106},
  author = {Wai-Kei Mak}
}
@article{journals/tcad/Guo02,
  title = {Transient simulation of high-speed interconnects based on thesemidiscretization of Telegrapher's equations},
  pages = {799-809},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.1013893},
  author = {Yu-Shun Guo}
}
@article{journals/tcad/XiaS92,
  title = {Parallel waveform-Newton algorithms for circuit simulation},
  pages = {432-442},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125091},
  author = {Eugene Z. Xia and Resve A. Saleh}
}
@article{journals/tcad/LinRGDS15,
  title = {Efficient Wire Routing and Wire Sizing for Weight Minimization of Automotive Systems},
  pages = {1730-1741},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2448680},
  author = {Chung-Wei Lin and Lei Rao and Paolo Giusto and Joseph D'Ambrosio and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/TenentesKRYA15,
  title = {DFT Architecture With Power-Distribution-Network Consideration for Delay-Based Power Gating Test},
  pages = {2013-2024},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2446939},
  author = {Vasileios Tenentes and S. Saqib Khursheed and Daniele Rossi and Sheng Yang and Bashir M. Al-Hashimi}
}
@article{journals/tcad/LeGD12,
  title = {Automatic TLM Fault Localization for SystemC},
  pages = {1249-1262},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2188800},
  author = {Hoang M. Le and Daniel Große and Rolf Drechsler}
}
@article{journals/tcad/AzarderakhshK15,
  title = {High-Performance Two-Dimensional Finite Field Multiplication and Exponentiation for Cryptographic Applications},
  pages = {1569-1576},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424928},
  author = {Reza Azarderakhsh and Mehran Mozaffari Kermani}
}
@article{journals/tcad/Wolf89,
  title = {How to build a hardware description and measurement system on an object-oriented programming language},
  pages = {288-301},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21848},
  author = {Wayne Wolf}
}
@article{journals/tcad/ZhangPHWM11,
  title = {Characterization and Design of Logic Circuits in the Presence of Carbon Nanotube Density Variations},
  pages = {1103-1113},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2121010},
  author = {Jie Zhang 0007 and Nishant Patil and Arash Hazeghi and H.-S. Philip Wong and Subhasish Mitra}
}
@article{journals/tcad/EoSES02,
  title = {Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system},
  pages = {1489-1497},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804381},
  author = {Yungseon Eo and Seongkyun Shin and William R. Eisenstadt and Jongin Shim}
}
@article{journals/tcad/AntreichGW94,
  title = {Circuit analysis and optimization driven by worst-case distances},
  pages = {57-71},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.273749},
  author = {Kurt Antreich and Helmut E. Graeb and Claudia U. Wieser}
}
@article{journals/tcad/DingWHP98,
  title = {Stratified random sampling for power estimation},
  pages = {465-471},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703828},
  author = {Chih-Shun Ding and Qing Wu and Cheng-Ta Hsieh and Massoud Pedram}
}
@article{journals/tcad/BrambillaM01,
  title = {Statistical method for the analysis of interconnects delay insubmicrometer layouts},
  pages = {957-966},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.936377},
  author = {Angelo Brambilla and Paolo Maffezzoni}
}
@article{journals/tcad/PaikLS11,
  title = {Retiming Pulsed-Latch Circuits With Regulating Pulse Width},
  pages = {1114-1127},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2126932},
  author = {Seungwhun Paik and Seonggwan Lee and Youngsoo Shin}
}
@article{journals/tcad/CortezHKLMS15,
  title = {Intelligent Voltage Ramp-Up Time Adaptation for Temperature Noise Reduction on Memory-Based PUF Systems},
  pages = {1162-1175},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2422844},
  author = {Mafalda Cortez and Said Hamdioui and Ali Kaichouhi and Vincent van der Leest and Roel Maes and Geert Jan Schrijen}
}
@article{journals/tcad/MazumderPF88,
  title = {Methodologies for testing embedded content addressable memories},
  pages = {11-20},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3126},
  author = {Pinaki Mazumder and Janak H. Patel and W. Kent Fuchs}
}
@article{journals/tcad/PassasKP12,
  title = {Crossbar NoCs Are Scalable Beyond 100 Nodes},
  pages = {573-585},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2176730},
  author = {Giorgos Passas and Manolis Katevenis and Dionisios N. Pnevmatikatos}
}
@article{journals/tcad/ChenKRZ02,
  title = {Area fill synthesis for uniform layout density},
  pages = {1132-1147},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802278},
  author = {Yu Chen and Andrew B. Kahng and Gabriel Robins and Alexander Zelikovsky}
}
@article{journals/tcad/Najm93,
  title = {Transition density: a new measure of activity in digital circuits},
  pages = {310-323},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.205010},
  author = {Farid N. Najm}
}
@article{journals/tcad/TsengSS01,
  title = {Timing- and crosstalk-driven area routing},
  pages = {528-544},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.918211},
  author = {Hsiao-Ping Tseng and Louis Scheffer and Carl Sechen}
}
@article{journals/tcad/BaiD04,
  title = {High-level crosstalk defect Simulation methodology for system-on-chip interconnects},
  pages = {1355-1361},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833612},
  author = {Xiaoliang Bai and Sujit Dey}
}
@article{journals/tcad/ChenWC12,
  title = {A Practical Regularization Technique for Modified Nodal Analysis in Large-Scale Time-Domain Circuit Simulation},
  pages = {1031-1040},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2184761},
  author = {Quan Chen and Shih-Hung Weng and Chung-Kuan Cheng}
}
@article{journals/tcad/AccianiCD91,
  title = {Improving the computational efficiency of the tree relaxation method for an iterative solution of linear circuit equations},
  pages = {668-670},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79503},
  author = {Giuseppe Acciani and D. Congedo and Bruno Dilecce}
}
@article{journals/tcad/MorvanDQ13,
  title = {Polyhedral Bubble Insertion: A Method to Improve Nested Loop Pipelining for High-Level Synthesis},
  pages = {339-352},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2228270},
  author = {Antoine Morvan and Steven Derrien and Patrice Quinton}
}
@article{journals/tcad/ZhouM06,
  title = {Gate sizing to radiation harden combinational logic},
  pages = {155-166},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.853696},
  author = {Quming Zhou and Kartik Mohanram}
}
@article{journals/tcad/MoreanoBSA05,
  title = {Efficient datapath merging for partially reconfigurable architectures},
  pages = {969-980},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850844},
  author = {Nahri Moreano and Edson Borin and Cid C. de Souza and Guido Araujo}
}
@article{journals/tcad/HazelhurstS95,
  title = {A simple theorem prover based on symbolic trajectory evaluation and BDD's},
  pages = {413-422},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.372367},
  author = {Scott Hazelhurst and Carl-Johan H. Seger}
}
@article{journals/tcad/LiuX12,
  title = {On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation},
  pages = {1263-1274},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2189395},
  author = {Xiao Liu and Qiang Xu}
}
@article{journals/tcad/FranckenG03,
  title = {A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators},
  pages = {1049-1061},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814954},
  author = {Kenneth Francken and Georges G. E. Gielen}
}
@article{journals/tcad/UmansVS06,
  title = {Complexity of two-level logic minimization},
  pages = {1230-1246},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855944},
  author = {Christopher Umans and Tiziano Villa and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/LiH11,
  title = {3-D Parallel Fault Simulation With GPGPU},
  pages = {1545-1555},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2011.2158432},
  author = {Min Li and Michael S. Hsiao}
}
@article{journals/tcad/BartlettBHJMRSW88,
  title = {Multi-level logic minimization using implicit don't cares},
  pages = {723-740},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3211},
  author = {Karen A. Bartlett and Robert K. Brayton and Gary D. Hachtel and Reily M. Jacoby and Christopher R. Morrison and Richard L. Rudell and Alberto L. Sangiovanni-Vincentelli and Albert R. Wang}
}
@article{journals/tcad/DavoodiHOS15,
  title = {Guest Editorial: Special Section on Physical Design Techniques for Advanced Technology Nodes},
  pages = {501},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2410671},
  author = {Azadeh Davoodi and Jiang Hu and Muhammet Mustafa Ozdal and Cliff C. N. Sze}
}
@article{journals/tcad/LeeR88,
  title = {A compact IGFET model-ASIM},
  pages = {952-975},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7794},
  author = {Shiuh-Wuu Lee and Robert C. Rennick}
}
@article{journals/tcad/PaulCP00,
  title = {VERILAT: verification using logic augmentation and transformations},
  pages = {1041-1051},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863644},
  author = {Debjyoti Paul and Mitrajit Chatterjee and Dhiraj K. Pradhan}
}
@article{journals/tcad/ParlakbilekL93,
  title = {A multiple-strength multiple-delay compiled-code logic simulator},
  pages = {1937-1946},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.251157},
  author = {Ahmet N. Parlakbilek and David M. Lewis}
}
@article{journals/tcad/HeraguAB95,
  title = {Fault coverage estimation by test vector sampling},
  pages = {590-596},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384421},
  author = {Keerthi Heragu and Vishwani D. Agrawal and Michael L. Bushnell}
}
@article{journals/tcad/Cheng93,
  title = {Redundancy removal for sequential circuits without reset states},
  pages = {13-24},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.184840},
  author = {Kwang-Ting Cheng}
}
@article{journals/tcad/Leeser89,
  title = {Reasoning about the function and timing of integrated circuits with interval temporal logic},
  pages = {1233-1246},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.44505},
  author = {Miriam Leeser}
}
@article{journals/tcad/HoJC12,
  title = {TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders},
  pages = {1723-1733},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2201480},
  author = {Kuan-Hsien Ho and Jie-Hong Roland Jiang and Yao-Wen Chang}
}
@article{journals/tcad/ToubaM97,
  title = {Logic synthesis of multilevel circuits with concurrent error detection},
  pages = {783-789},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644041},
  author = {Nur A. Touba and Edward J. McCluskey}
}
@article{journals/tcad/LuWTC12,
  title = {Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs},
  pages = {620-629},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2170569},
  author = {Shyue-Kung Lu and Zhen-Yu Wang and Yi-Ming Tsai and Jiann-Liang Chen}
}
@article{journals/tcad/TsaiCB00,
  title = {On improving test quality of scan-based BIST},
  pages = {928-938},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856978},
  author = {Huan-Chih Tsai and Kwang-Ting Cheng and Sudipta Bhawmik}
}
@article{journals/tcad/LeeKSOK13,
  title = {Preemptible I/O Scheduling of Garbage Collection for Solid State Drives},
  pages = {247-260},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2012.2227479},
  author = {Junghee Lee and Youngjae Kim and Galen M. Shipman and Sarp Oral and Jongman Kim}
}
@article{journals/tcad/Najm94,
  title = {Low-pass filter for computing the transition density in digital circuits},
  pages = {1123-1131},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.310901},
  author = {Farid N. Najm}
}
@article{journals/tcad/ChenCDHLP10,
  title = {Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages},
  pages = {1709-1722},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061770},
  author = {Deming Chen and Jason Cong and Chen Dong and Lei He and Fei Li and Chi-Chen Peng}
}
@article{journals/tcad/GornikMOP15,
  title = {A Hardware-Based Countermeasure to Reduce Side-Channel Leakage: Design, Implementation, and Evaluation},
  pages = {1308-1319},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2015.2423274},
  author = {Andreas Gornik and Amir Moradi and Jürgen Oehm and Christof Paar}
}
@article{journals/tcad/HachtelNS82,
  title = {An Algorithm for Optimal PLA Folding},
  pages = {63-77},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1982.1269996},
  author = {Gary D. Hachtel and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/LiYWZZ15,
  title = {MOS Table Models for Fast and Accurate Simulation of Analog and Mixed-Signal Circuits Using Efficient Oscillation-Diminishing Interpolations},
  pages = {1481-1494},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2015.2413392},
  author = {Xiao Li and Fan Yang and Dake Wu and Zhenya Zhou and Xuan Zeng}
}
@article{journals/tcad/HillK96,
  title = {Determining accuracy bounds for simulation-based switching activity estimation},
  pages = {611-618},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503931},
  author = {Anthony M. Hill and Sung-Mo Kang}
}
@article{journals/tcad/AlvarezAYWTH88,
  title = {Application of statistical design and response surface methods to computer-aided VLSI device design},
  pages = {272-288},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3158},
  author = {Antonio R. Alvarez and Behrooz L. Abdi and Dennis L. Young and Harrison D. Weed and Jim Teplik and Eric R. Herald}
}
@article{journals/tcad/ModarressiTS10,
  title = {Virtual Point-to-Point Connections for NoCs},
  pages = {855-868},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048402},
  author = {Mehdi Modarressi and Arash Tavakkol and Hamid Sarbazi-Azad}
}
@article{journals/tcad/Starzyk94,
  title = {Hierarchical analysis of high frequency interconnect networks},
  pages = {658-664},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277641},
  author = {Janusz A. Starzyk}
}
@article{journals/tcad/Qu02,
  title = {Publicly detectable watermarking for intellectual property authentication in VLSI design},
  pages = {1363-1368},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804205},
  author = {Gang Qu}
}
@article{journals/tcad/Jouppi87,
  title = {Derivation of Signal Flow Direction in MOS VLSI},
  pages = {480-490},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270295},
  author = {Norman P. Jouppi}
}
@article{journals/tcad/AlpaslanHLCD10,
  title = {On Reducing Scan Shift Activity at RTL},
  pages = {1110-1120},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2010.2049057},
  author = {Elif Alpaslan and Yu Huang 0005 and Xijiang Lin and Wu-Tung Cheng and Jennifer Dworak}
}
@article{journals/tcad/FisherC86,
  title = {Modeling Time-Dependent Elements for SPICE Transient Analyses},
  pages = {429-432},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270212},
  author = {Gregory J. Fisher and J. Alvin Connelly}
}
@article{journals/tcad/Poirier89,
  title = {Excellerator: custom CMOS leaf cell layout generator},
  pages = {744-755},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31532},
  author = {Charles J. Poirier}
}
@article{journals/tcad/GuptaKMS05,
  title = {Layout-aware scan chain synthesis for improved path delay fault coverage},
  pages = {1104-1114},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2005.850900},
  author = {Puneet Gupta and Andrew B. Kahng and Ion I. Mandoiu and Puneet Sharma}
}
@article{journals/tcad/ChenL96,
  title = {A faster algorithm for rubber-band equivalent transformation for planar VLSI layouts},
  pages = {217-227},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486667},
  author = {Hsiao-Feng Steven Chen and D. T. Lee}
}
@article{journals/tcad/LiSCLC06,
  title = {IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults},
  pages = {2513-2525},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881330},
  author = {Katherine Shu-Min Li and Chauchin Su and Yao-Wen Chang and Chung-Len Lee and Jwu E. Chen}
}
@article{journals/tcad/SpillingerS86,
  title = {Improving the Performance of a Switch-Level Simulator Targeted for a Logic Simulation Machine},
  pages = {396-404},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270208},
  author = {Ilan Y. Spillinger and Gabriel M. Silberman}
}
@article{journals/tcad/HauckLS99,
  title = {Configuration compression for the Xilinx XC6200 FPGA},
  pages = {1107-1113},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.775631},
  author = {Scott Hauck and Zhiyuan Li and Eric J. Schwabe}
}
@article{journals/tcad/TangTW01,
  title = {Fast evaluation of sequence pair in block placement by longestcommon subsequence computation},
  pages = {1406-1413},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969434},
  author = {Xiaoping Tang and Ruiqi Tian and Martin D. F. Wong}
}
@article{journals/tcad/ChanW88,
  title = {The design of concurrent error diagnosable systolic arrays for band matrix multiplications},
  pages = {21-37},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3127},
  author = {Shek-Wayne Chan and Chin-Long Wey}
}
@article{journals/tcad/SongP96,
  title = {Minimization of exclusive sum-of-products expressions for multiple-valued input, incompletely specified functions},
  pages = {385-395},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494702},
  author = {Ning Song and Marek A. Perkowski}
}
@article{journals/tcad/GuoZHYQS13,
  title = {Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory},
  pages = {809-817},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2238990},
  author = {Yibo Guo and Qingfeng Zhuge and Jingtong Hu and Juan Yi and Meikang Qiu and Edwin Hsing-Mean Sha}
}
@article{journals/tcad/CongFXZ05,
  title = {MARS-a multilevel full-chip gridless routing system},
  pages = {382-394},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842803},
  author = {Jason Cong and Jie Fang and Min Xie 0004 and Yan Zhang}
}
@article{journals/tcad/AlaghiH15,
  title = {STRAUSS: Spectral Transform Use in Stochastic Circuit Synthesis},
  pages = {1770-1783},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2015.2432138},
  author = {Armin Alaghi and John P. Hayes}
}
@article{journals/tcad/HanumaiahVC11,
  title = {Performance Optimal Online DVFS and Task Migration Techniques for Thermally Constrained Multi-Core Processors},
  pages = {1677-1690},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2161308},
  author = {Vinay Hanumaiah and Sarma B. K. Vrudhula and Karam S. Chatha}
}
@article{journals/tcad/KouroussisAN06,
  title = {Voltage-Aware Static Timing Analysis},
  pages = {2156-2169},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.860953},
  author = {Dionysios Kouroussis and Rubil Ahmadi and Farid N. Najm}
}
@article{journals/tcad/WangTJ02a,
  title = {An automorphic approach to verification pattern generation for SoC design verification using port-order fault model},
  pages = {1225-1232},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.802266},
  author = {Chun-Yao Wang and Shing-Wu Tung and Jing-Yang Jou}
}
@article{journals/tcad/ZhengAX08,
  title = {A Compositional Method With Failure-Preserving Abstraction for Asynchronous Design Verification},
  pages = {1343-1347},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923104},
  author = {Hao Zheng 0001 and Jared Ahrens and Tian Xia}
}
@article{journals/tcad/NagleCP82,
  title = {Synthesis of Hardware for the Control of Digital Systems},
  pages = {201-212},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1982.1270012},
  author = {Andrew W. Nagle and Richard J. Cloutier and Alice C. Parker}
}
@article{journals/tcad/KimHN89,
  title = {Electrical-logic simulation and its applications},
  pages = {8-22},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21814},
  author = {Young Hwan Kim and Seung Ho Hwang and A. Richard Newton}
}
@article{journals/tcad/SaabR90,
  title = {Fast effective heuristics for the graph bisectioning problem},
  pages = {91-98},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.45859},
  author = {Youssef Saab and Vasant B. Rao}
}
@article{journals/tcad/AnandSK98,
  title = {Multiobjective optimization of VLSI interconnect parameters},
  pages = {1252-1261},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736565},
  author = {M. B. Anand and Hideki Shibata and Masakazu Kakumu}
}
@article{journals/tcad/XiangTW04,
  title = {Bus-driven floorplanning},
  pages = {1522-1530},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836728},
  author = {Hua Xiang and Xiaoping Tang and Martin D. F. Wong}
}
@article{journals/tcad/LongLKC97,
  title = {Analytical modeling of dual-gate HFET's},
  pages = {1409-1417},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.664223},
  author = {Wei Long and Li-heng Lee and Erhard Kohn and Ken K. Chin}
}
@article{journals/tcad/KaoYAC11,
  title = {CNoC: High-Radix Clos Network-on-Chip},
  pages = {1897-1910},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2164538},
  author = {Yu-Hsiang Kao and Ming Yang and N. Sertac Artan and H. Jonathan Chao}
}
@article{journals/tcad/SerraM88,
  title = {Space compaction for multiple-output circuits},
  pages = {1105-1113},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7809},
  author = {Micaela Serra and Jon C. Muzio}
}
@article{journals/tcad/Stankovic98,
  title = {Some remarks on terminology in spectral techniques for logic design: Walsh transform and Hadamard matrices},
  pages = {1211-1214},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.736193},
  author = {Radomir S. Stankovic}
}
@article{journals/tcad/SchecklerN94,
  title = {Models and algorithms for three-dimensional topography simulation with SAMPLE-3D},
  pages = {219-230},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.259945},
  author = {Edward W. Scheckler and Andrew R. Neureuther}
}
@article{journals/tcad/JanickiKMMRT13,
  title = {Test Time Reduction in EDT Bandwidth Management for SoC Designs},
  pages = {1776-1786},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2263038},
  author = {Jakub Janicki and Mark Kassab and Grzegorz Mrugalski and Nilanjan Mukherjee and Janusz Rajski and Jerzy Tyszer}
}
@article{journals/tcad/VaishnavP99,
  title = {Delay-optimal clustering targeting low-power VLSI circuits},
  pages = {799-812},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.766729},
  author = {Hirendu Vaishnav and Massoud Pedram}
}
@article{journals/tcad/VandelooS89,
  title = {Modeling of the MOS transistor for high frequency analog design},
  pages = {713-723},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31528},
  author = {Paul J. V. Vandeloo and Willy M. C. Sansen}
}
@article{journals/tcad/ZhongJ05,
  title = {Interconnect-aware low-power high-level synthesis},
  pages = {336-351},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2004.842820},
  author = {Lin Zhong and Niraj K. Jha}
}
@article{journals/tcad/HiraS97,
  title = {Verification of Tempura specification of sequential circuits},
  pages = {362-375},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602473},
  author = {M. Hira and Dipankar Sarkar}
}
@article{journals/tcad/LienLHCW13,
  title = {Counter-Based Output Selection for Test Response Compaction},
  pages = {152-164},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2214479},
  author = {Wei-Cheng Lien and Kuen-Jong Lee and Tong-Yu Hsieh and Krishnendu Chakrabarty and Yu-Hua Wu}
}
@article{journals/tcad/JungKK03,
  title = {Timing constraints for domino logic gates with timing-dependent keepers},
  pages = {96-103},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805724},
  author = {Seong-Ook Jung and Ki-Wook Kim and Sung-Mo Kang}
}
@article{journals/tcad/NieuwoudtM06,
  title = {Variability-Aware Multilevel Integrated Spiral Inductor Synthesis},
  pages = {2613-2625},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882475},
  author = {Arthur Nieuwoudt and Yehia Massoud}
}
@article{journals/tcad/GhoshDN93,
  title = {Sequential test generation and synthesis for testability at the register-transfer and logic levels},
  pages = {579-598},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.277606},
  author = {Abhijit Ghosh and Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/ChenYL03,
  title = {Test pattern generation and clock disabling for simultaneous test time and power reduction},
  pages = {363-370},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.807890},
  author = {Jih-Jeen Chen and Chia-Kai Yang and Kuen-Jong Lee}
}
@article{journals/tcad/StarkH90,
  title = {Techniques for calculating currents and voltages in VLSI power supply networks},
  pages = {126-132},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.46778},
  author = {Don Stark and Mark Horowitz}
}
@article{journals/tcad/VenkateswaranM90,
  title = {A hexagonal array machine for multilayer wire routing},
  pages = {1096-1112},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62734},
  author = {Raja Venkateswaran and Pinaki Mazumder}
}
@article{journals/tcad/DartuMP96,
  title = {Performance computation for precharacterized CMOS gates with RC loads},
  pages = {544-553},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506141},
  author = {Florentin Dartu and Noel Menezes and Lawrence T. Pileggi}
}
@article{journals/tcad/Drusinsky-Yoresh90,
  title = {Symbolic cover minimization of fully I/O specified finite state machines},
  pages = {779-781},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55214},
  author = {Doron Drusinsky-Yoresh}
}
@article{journals/tcad/YamadaOK89,
  title = {A hierarchical algorithm for one-dimensional gate assignment based on contraction of nets},
  pages = {622-629},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31518},
  author = {Shoichiro Yamada and Hirokai Okude and Tamotsu Kasai}
}
@article{journals/tcad/DeogunB89,
  title = {Via minimization in VLSI routing with movable terminals},
  pages = {917-920},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31550},
  author = {Jitender S. Deogun and Bhargab B. Bhattacharya}
}
@article{journals/tcad/MalikSBS91,
  title = {Retiming and resynthesis: optimizing sequential networks with combinational techniques},
  pages = {74-84},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62793},
  author = {Sharad Malik and Ellen M. Sentovich and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/SchirnerD07,
  title = {Result-Oriented Modeling - A Novel Technique for Fast and Accurate TLM},
  pages = {1688-1699},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2007.895757},
  author = {Gunar Schirner and Rainer Dömer}
}
@article{journals/tcad/ChengDSTB92,
  title = {Geometric compaction on channel routing},
  pages = {115-127},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.108624},
  author = {Chung-Kuan Cheng and David N. Deutsch and Craig Shohara and Mark Taparauskas and Mark Bubien}
}
@article{journals/tcad/GonzalezK88,
  title = {Minimization of the number of layers for single row routing with fixed street capacity},
  pages = {420-424},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3175},
  author = {Teofilo F. Gonzalez and Shashishekhar Kurki-Gowdara}
}
@article{journals/tcad/ChenLRK00,
  title = {Interconnect thermal modeling for accurate simulation of circuittiming and reliability},
  pages = {197-205},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.828548},
  author = {Danqing Chen and Erhong Li and Elyse Rosenbaum and Sung-Mo Kang}
}
@article{journals/tcad/MemikBM08,
  title = {Presynthesis Area Estimation of Reconfigurable Streaming Accelerators},
  pages = {2027-2038},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006097},
  author = {Seda Ogrenci Memik and Nikolaos Bellas and Somsubhra Mondal}
}
@article{journals/tcad/ZhaoUM06,
  title = {Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip},
  pages = {1411-1418},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855919},
  author = {Dan Zhao and Shambhu J. Upadhyaya and Martin Margala}
}
@article{journals/tcad/Kruger91,
  title = {A tool for hierarchical test generation},
  pages = {519-524},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.75635},
  author = {Gerd Krüger}
}
@article{journals/tcad/ChenC09,
  title = {High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier},
  pages = {1844-1856},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2030446},
  author = {Jiajia Chen and Chip-Hong Chang}
}
@article{journals/tcad/ChenF05,
  title = {An RLC interconnect model based on fourier analysis},
  pages = {170-183},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2004.841065},
  author = {Guoqing Chen and Eby G. Friedman}
}
@article{journals/tcad/StroeleW98,
  title = {Hardware-optimal test register insertion},
  pages = {531-539},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.703833},
  author = {Albrecht P. Stroele and Hans-Joachim Wunderlich}
}
@article{journals/tcad/OnaissiN08,
  title = {A Linear-Time Approach for Static Timing Analysis Covering All Process Corners},
  pages = {1291-1304},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923635},
  author = {Sari Onaissi and Farid N. Najm}
}
@article{journals/tcad/CharbonGMS99,
  title = {Substrate optimization based on semi-analytical techniques},
  pages = {172-190},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743727},
  author = {Edoardo Charbon and Ranjit Gharpurey and Robert G. Meyer and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/Abu-IssaQ09,
  title = {Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST},
  pages = {755-759},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2015736},
  author = {Abdallatif S. Abu-Issa and Steven F. Quigley}
}
@article{journals/tcad/MohammadS05,
  title = {Optimizing program disturb fault tests using defect-based testing},
  pages = {905-915},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847941},
  author = {Mohammad Gh. Mohammad and Kewal K. Saluja}
}
@article{journals/tcad/RoyD09,
  title = {Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation},
  pages = {1481-1492},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2026354},
  author = {Sourajeet Roy and Anestis Dounavis}
}
@article{journals/tcad/SavirB91,
  title = {Partitioning of polynomial tasks: test generation, an example},
  pages = {1465-1468},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97626},
  author = {Jacob Savir and Paul H. Bardell}
}
@article{journals/tcad/ParkMR06,
  title = {Efficient modeling of 1/falpha/ noise using multirate process},
  pages = {1247-1256},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855953},
  author = {Jongsun Park and Khurram Muhammad and Kaushik Roy}
}
@article{journals/tcad/GauthierYJ01,
  title = {Automatic generation and targeting of application-specificoperating systems and embedded systems software},
  pages = {1293-1301},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959858},
  author = {Lovic Gauthier and Sungjoo Yoo and Ahmed Amine Jerraya}
}
@article{journals/tcad/ShiTS06,
  title = {Efficient DC fault simulation of nonlinear analog circuits: one-step relaxation and adaptive simulation continuation},
  pages = {1392-1400},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855884},
  author = {C.-J. Richard Shi and Michael W. Tian and Guoyong Shi}
}
@article{journals/tcad/WilhelmGRSPF09,
  title = {Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems},
  pages = {966-978},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2013287},
  author = {Reinhard Wilhelm and Daniel Grund and Jan Reineke and Marc Schlickling and Markus Pister and Christian Ferdinand}
}
@article{journals/tcad/Bryant91,
  title = {Formal verification of memory circuits by switch-level simulation},
  pages = {94-102},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62795},
  author = {Randal E. Bryant}
}
@article{journals/tcad/XiangHXO09,
  title = {Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture},
  pages = {1101-1105},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2009.2018775},
  author = {Dong Xiang and Dianwei Hu and Qiang Xu and Alex Orailoglu}
}
@article{journals/tcad/TsaiCC04,
  title = {Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing},
  pages = {565-572},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825875},
  author = {Jeng-Liang Tsai and Tsung-Hao Chen and Charlie Chung-Ping Chen}
}
@article{journals/tcad/ZhuoSB13,
  title = {A Statistical Framework for Post-Fabrication Oxide Breakdown Reliability Prediction and Management},
  pages = {630-643},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2012.2228303},
  author = {Cheng Zhuo and Dennis Sylvester and David Blaauw}
}
@article{journals/tcad/LagneseT91,
  title = {Architectural partitioning for system level synthesis of integrated circuits},
  pages = {847-860},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.87596},
  author = {Elizabeth D. Lagnese and Donald E. Thomas}
}
@article{journals/tcad/FerrandiLPST10,
  title = {Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems},
  pages = {911-924},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048354},
  author = {Fabrizio Ferrandi and Pier Luca Lanzi and Christian Pilato and Donatella Sciuto and Antonino Tumeo}
}
@article{journals/tcad/HirschS92,
  title = {The effect of placement of automatically extracted structure},
  pages = {1140-1152},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.160000},
  author = {Mark Hirsch and Daniel P. Siewiorek}
}
@article{journals/tcad/GadNAZ09,
  title = {A-Stable and L-Stable High-Order Integration Methods for Solving Stiff Differential Equations},
  pages = {1359-1372},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2009.2024712},
  author = {Emad Gad and Michel S. Nakhla and Ramachandra Achar and Yinghong Zhou}
}
@article{journals/tcad/KalligerosKN04,
  title = {Multiphase BIST: a new reseeding technique for high test-data compression},
  pages = {1429-1446},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.833617},
  author = {Emmanouil Kalligeros and Xrysovalantis Kavousianos and Dimitris Nikolos}
}
@article{journals/tcad/ChoHMPS96a,
  title = {Algorithms for approximate FSM traversal based on state space decomposition},
  pages = {1465-1478},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.552080},
  author = {Hyunwoo Cho and Gary D. Hachtel and Enrico Macii and Bernard Plessier and Fabio Somenzi}
}
@article{journals/tcad/ChickermaneLP94,
  title = {Addressing design for testability at the architectural level},
  pages = {920-934},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.293949},
  author = {Vivek Chickermane and Jaushin Lee and Janak H. Patel}
}
@article{journals/tcad/ArslanO16,
  title = {Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains},
  pages = {141-154},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2448689},
  author = {Baris Arslan and Alex Orailoglu}
}
@article{journals/tcad/BaccusCD92,
  title = {Adaptive mesh refinement for multilayer process simulation using the finite element method},
  pages = {396-403},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.124426},
  author = {Bruno Baccus and Dominique Collard and Emmanuel Dubois 0002}
}
@article{journals/tcad/LeePR08,
  title = {On Complete Functional Broadside Tests for Transition Faults},
  pages = {583-587},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2008.915531},
  author = {Hangkyu Lee and Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/GoplenS06,
  title = {Placement of Thermal Vias in 3-D ICs Using Various Thermal Objectives},
  pages = {692-709},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870069},
  author = {Brent Goplen and Sachin S. Sapatnekar}
}
@article{journals/tcad/ChenH07,
  title = {Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity},
  pages = {734-738},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.888262},
  author = {Jun Chen and Lei He}
}
@article{journals/tcad/Tannir15,
  title = {Direct Sensitivity Analysis of Nonlinear Distortion in RF Circuits Using Multidimensional Moments},
  pages = {321-331},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2014.2384521},
  author = {Dani Tannir}
}
@article{journals/tcad/HsuC12,
  title = {Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs},
  pages = {1366-1378},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193582},
  author = {Meng-Kai Hsu and Yao-Wen Chang}
}
@article{journals/tcad/EldibW14,
  title = {An SMT Based Method for Optimizing Arithmetic Computations in Embedded Software Code},
  pages = {1611-1622},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2341931},
  author = {Hassan Eldib and Chao Wang}
}
@article{journals/tcad/LiL12,
  title = {Layout-Aware Multiple Scan Tree Synthesis for 3-D SoCs},
  pages = {1930-1934},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2012.2208644},
  author = {Katherine Shu-Min Li and Yi-Yu Liao}
}
@article{journals/tcad/SunLLLG15,
  title = {Fast Statistical Analysis of Rare Circuit Failure Events via Scaled-Sigma Sampling for High-Dimensional Variation Space},
  pages = {1096-1109},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2015.2404895},
  author = {Shupeng Sun and Xin Li and Hongzhou Liu and Kangsheng Luo and Ben Gu}
}
@article{journals/tcad/Cho00,
  title = {Wiring space and length estimation in two-dimensional arrays},
  pages = {612-615},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.845086},
  author = {Jun Dong Cho}
}
@article{journals/tcad/TeraiANOUS87,
  title = {Symbolic Layout System: Application Results and Functional Improvements},
  pages = {346-354},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270279},
  author = {Masayuki Terai and Yoshihide Ajioka and T. Noda and Masaru Ozaki and T. Umeki and Koji Sato}
}
@article{journals/tcad/ChoHS93,
  title = {Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration},
  pages = {935-945},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238030},
  author = {Hyunwoo Cho and Gary D. Hachtel and Fabio Somenzi}
}
@article{journals/tcad/ZhuW97,
  title = {Clock skew minimization during FPGA placement},
  pages = {376-385},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.602474},
  author = {Kai Zhu and Martin D. F. Wong}
}
@article{journals/tcad/GuptaSDGN04,
  title = {Using global code motions to improve the quality of results for high-level synthesis},
  pages = {302-312},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822105},
  author = {Sumit Gupta and Nicolae Savoiu and Nikil D. Dutt and Rajesh K. Gupta and Alexandru Nicolau}
}
@article{journals/tcad/SimunicBGM01,
  title = {Event-driven power management},
  pages = {840-857},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.931003},
  author = {Tajana Simunic and Luca Benini and Peter W. Glynn and Giovanni De Micheli}
}
@article{journals/tcad/HeitzingerSPS05,
  title = {A method for generating structurally aligned grids for semiconductor device simulation},
  pages = {1485-1491},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852297},
  author = {Clemens Heitzinger and Alireza Sheikholeslami and Jong Mun Park and Siegfried Selberherr}
}
@article{journals/tcad/UshioNKKU90,
  title = {A fast three-dimensional process simulator OPUS/3D with access to two-dimensional simulation results},
  pages = {745-751},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55211},
  author = {Shintaro Ushio and Kenji Nishi and Shigeki Kuroda and Kazuhiko Kai and Jun Ueda}
}
@article{journals/tcad/HuangW89a,
  title = {Improved gate matrix layout},
  pages = {875-889},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.31547},
  author = {Shuo Huang and Omar Wing}
}
@article{journals/tcad/VanasscheGS03,
  title = {Behavioral modeling of (coupled) harmonic oscillators},
  pages = {1017-1026},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.814947},
  author = {Piet Vanassche and Georges G. E. Gielen and Willy M. C. Sansen}
}
@article{journals/tcad/MeiR07,
  title = {Small-Signal Analysis of Oscillators Using Generalized Multitime Partial Differential Equations},
  pages = {1054-1069},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885826},
  author = {Ting Mei and Jaijeet S. Roychowdhury}
}
@article{journals/tcad/LoNB87,
  title = {Algorithms for an Advanced Fault Simulation System in MOTIS},
  pages = {232-240},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1987.1270267},
  author = {Chi-Yuan Lo and Hao N. Nham and Ajoy K. Bose}
}
@article{journals/tcad/MaYHYXGYJ13,
  title = {Performance Estimation Techniques With MPSoC Transaction-Accurate Models},
  pages = {1920-1933},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2013.2275252},
  author = {De Ma and Rongjie Yan and Kai Huang and Min Yu and Siwen Xiu and Haitong Ge and Xiaolang Yan and Ahmed Amine Jerraya}
}
@article{journals/tcad/PomeranzR94c,
  title = {On determining symmetries in inputs of logic circuits},
  pages = {1428-1434},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329273},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/WangC06,
  title = {A scalable scan-path test point insertion technique to enhance delay fault coverage for standard scan designs},
  pages = {1555-1564},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855929},
  author = {Seongmoon Wang and Srimat T. Chakradhar}
}
@article{journals/tcad/Macii07,
  title = {Editorial},
  pages = {1},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.888846},
  author = {Enrico Macii}
}
@article{journals/tcad/TeodorovicDM13,
  title = {Recursive Boolean Formula Minimization Algorithms for Implication Logic},
  pages = {1829-1833},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2269799},
  author = {Predrag Teodorovic and Stanisa Dautovic and Veljko Malbasa}
}
@article{journals/tcad/TsaoC86,
  title = {A Fast-Timing Simulator for Digital MOS Circuits},
  pages = {536-540},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270224},
  author = {David Tsao and Chin-Fu Chen}
}
@article{journals/tcad/VrudhulaWG06,
  title = {Hermite Polynomial Based Interconnect Analysis in the Presence of Process Variations},
  pages = {2001-2011},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862734},
  author = {Sarma B. K. Vrudhula and Janet Meiling Wang and Praveen Ghanta}
}
@article{journals/tcad/GnudiVB93,
  title = {Modeling impact ionization in a BJT by means of spherical harmonics expansion of the Boltzmann transport equation},
  pages = {1706-1713},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248081},
  author = {Antonio Gnudi and Davide Ventura and Giorgio Baccarani}
}
@article{journals/tcad/MogalQSB09,
  title = {Fast and Accurate Statistical Criticality Computation Under Process Variations},
  pages = {350-363},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2009.2013278},
  author = {Hushrav Mogal and Haifeng Qian and Sachin S. Sapatnekar and Kia Bazargan}
}
@article{journals/tcad/GilesG85,
  title = {Calculation of Channeling Effects During Ion Implantation Using the Boltzmann Transport Equation},
  pages = {362-368},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270133},
  author = {M. D. Giles and J. F. Gibbons}
}
@article{journals/tcad/ChiangSW90,
  title = {Global routing based on Steiner min-max trees},
  pages = {1318-1325},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62776},
  author = {Charles Chiang and Majid Sarrafzadeh and Chak-Kuen Wong}
}
@article{journals/tcad/MulasAACBM09,
  title = {Thermal Balancing Policy for Multiprocessor Stream Computing Platforms},
  pages = {1870-1882},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2009.2032372},
  author = {Fabrizio Mulas and David Atienza and Andrea Acquaviva and Salvatore Carta and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/KagarisT99,
  title = {On the design of optimal counter-based schemes for test set embedding},
  pages = {219-230},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.743738},
  author = {Dimitrios Kagaris and Spyros Tragoudas}
}
@article{journals/tcad/VariyamC00,
  title = {Specification-driven test generation for analog circuits},
  pages = {1189-1201},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.875320},
  author = {Pramodchandran N. Variyam and Abhijit Chatterjee}
}
@article{journals/tcad/LombardiSS88,
  title = {An algorithm for functional reconfiguration of fixed-size arrays},
  pages = {1114-1118},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7810},
  author = {Fabrizio Lombardi and Donatella Sciuto and Renato Stefanelli}
}
@article{journals/tcad/MicheliNS83,
  title = {Symmetric Displacement Algorithms for the Timing Analysis of Large Scale Circuits},
  pages = {167-180},
  year = {1983},
  volume = {2},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1983.1270034},
  author = {Giovanni De Micheli and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/MantoothG03,
  title = {Guest editorial},
  pages = {121-123},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.808577},
  author = {H. Alan Mantooth and Georges G. E. Gielen}
}
@article{journals/tcad/OdabasiogluCP98,
  title = {PRIMA: passive reduced-order interconnect macromodeling algorithm},
  pages = {645-654},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.712097},
  author = {Altan Odabasioglu and Mustafa Celik and Lawrence T. Pileggi}
}
@article{journals/tcad/WangW92b,
  title = {Transient analysis of dispersive VLSI interconnects terminated in nonlinear loads},
  pages = {1258-1277},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.170989},
  author = {Rui Wang and Omar Wing}
}
@article{journals/tcad/ModarresL87,
  title = {A Formal Approach to Design-Rule Checking},
  pages = {561-573},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1987.1270303},
  author = {Hossein Modarres and Ronald J. Lomax}
}
@article{journals/tcad/EbeidFQ15,
  title = {Model-Driven Design of Network Aspects of Distributed Embedded Systems},
  pages = {603-614},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394395},
  author = {Emad Samuel Malki Ebeid and Franco Fummi and Davide Quaglia}
}
@article{journals/tcad/WeyKS95,
  title = {Test generation and concurrent error detection in current-mode A/D converters},
  pages = {1291-1298},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466344},
  author = {Chin-Long Wey and Shoba Krishnan and Sondes Sahli}
}
@article{journals/tcad/GhaniN11,
  title = {Fast Vectorless Power Grid Verification Under an RLC Model},
  pages = {691-703},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2096593},
  author = {Nahi H. Abdul Ghani and Farid N. Najm}
}
@article{journals/tcad/XiaoFT14,
  title = {A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans},
  pages = {1778-1791},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2014.2356453},
  author = {Kan Xiao and Domenic Forte and Mohammad Tehranipoor}
}
@article{journals/tcad/ChangS09,
  title = {Access-Pattern-Aware On-Chip Memory Allocation for SIMD Processors},
  pages = {158-163},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009145},
  author = {Hoseok Chang and Wonyong Sung}
}
@article{journals/tcad/LongLMU13,
  title = {Theory and Analysis for Optimization of On-Chip Thermoelectric Cooling Systems},
  pages = {1628-1632},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2261436},
  author = {Jieyi Long and Dawei Li and Seda Ogrenci Memik and Semail Ulgen}
}
@article{journals/tcad/LinD95,
  title = {Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams},
  pages = {974-985},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402497},
  author = {Bill Lin and Srinivas Devadas}
}
@article{journals/tcad/ChenB01,
  title = {An efficient graph representation for arithmetic circuitverification},
  pages = {1443-1454},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.969437},
  author = {Yirng-An Chen and Randal E. Bryant}
}
@article{journals/tcad/HocevarYTE85,
  title = {Transient Sensitivity Computation for MOSFET Circuits},
  pages = {609-620},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270161},
  author = {Dale E. Hocevar and Ping Yang and Timothy N. Trick and Berton D. Epler}
}
@article{journals/tcad/ZhangCHGC06,
  title = {Correlation-Preserved Statistical Timing With a Quadratic Form of Gaussian Variables},
  pages = {2437-2449},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873885},
  author = {Lizheng Zhang and Weijen Chen and Yuhen Hu and John A. Gubner and Charlie Chung-Ping Chen}
}
@article{journals/tcad/BaharSNG05,
  title = {Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing},
  pages = {502-515},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844105},
  author = {R. Iris Bahar and Hui-Yuan Song and Kundan Nepal and Joel Grodstein}
}
@article{journals/tcad/MinYSBP06,
  title = {Efficient Interconnect Test Patterns for Crosstalk and Static Faults},
  pages = {2605-2608},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.873899},
  author = {P. Min and H. Yi and J. Song and S. Baeg and S. Park}
}
@article{journals/tcad/TolbertZLM11,
  title = {Analysis and Design of Energy and Slew Aware Subthreshold Clock Systems},
  pages = {1349-1358},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2011.2144595},
  author = {Jeremy R. Tolbert and Xin Zhao and Sung Kyu Lim and Saibal Mukhopadhyay}
}
@article{journals/tcad/KahngMXZ07,
  title = {Enhanced Design Flow and Optimizations for Multiproject Wafers},
  pages = {301-311},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.883922},
  author = {Andrew B. Kahng and Ion I. Mandoiu and Xu Xu and Alexander Zelikovsky}
}
@article{journals/tcad/ToyabeMASH85,
  title = {Three-Dimensional Device Simulator CADDETH with Highly Convergent Matrix Solution Algorithms},
  pages = {482-488},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270146},
  author = {Toru Toyabe and H. Masuda and Y. Aoki and H. Shukuri and T. Hagiwara}
}
@article{journals/tcad/YangSVB11,
  title = {Automating Logic Transformations With Approximate SPFDs},
  pages = {651-664},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2011.2110590},
  author = {Yu-Shen Yang and Subarna Sinha and Andreas G. Veneris and Robert K. Brayton}
}
@article{journals/tcad/StehrGA07,
  title = {Analog Performance Space Exploration by Normal-Boundary Intersection and by Fourier-Motzkin Elimination},
  pages = {1733-1748},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895756},
  author = {Guido Stehr and Helmut E. Graeb and Kurt Antreich}
}
@article{journals/tcad/MaslovFM08,
  title = {Quantum Circuit Placement},
  pages = {752-763},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2008.917562},
  author = {Dmitri Maslov and Sean M. Falconer and Michele Mosca}
}
@article{journals/tcad/JooKH11,
  title = {Fast Communication Architecture Exploration of Processor Pool-Based MPSoC via Static Performance Analysis},
  pages = {468-472},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2088930},
  author = {Young-Pyo Joo and Sungchan Kim and Soonhoi Ha}
}
@article{journals/tcad/LiuCW15,
  title = {Region-Based and Panel-Based Algorithms for Unroutable Placement Recognition},
  pages = {502-514},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2015.2394432},
  author = {Wen-Hao Liu and Tzu-Kai Chien and Ting-Chi Wang}
}
@article{journals/tcad/SitaramZS04,
  title = {Full-chip, three-dimensional shapes-based RLC extraction},
  pages = {711-727},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.826545},
  author = {Dipak Sitaram and Yu Zheng and Kenneth L. Shepard}
}
@article{journals/tcad/Drusinsky-Yoresh91,
  title = {A state assignment procedure for single-block implementation of state charts},
  pages = {1569-1576},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103506},
  author = {Doron Drusinsky-Yoresh}
}
@article{journals/tcad/GriffithRSZ94,
  title = {Closing the gap: near-optimal Steiner trees in polynomial time},
  pages = {1351-1365},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329264},
  author = {Jeff Griffith and Gabriel Robins and Jeffrey S. Salowe and Tongtong Zhang}
}
@article{journals/tcad/WangH97,
  title = {Boolean matching for incompletely specified functions},
  pages = {160-168},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.573830},
  author = {Kuo-Hua Wang and TingTing Hwang}
}
@article{journals/tcad/MukhopadhyayMR05,
  title = {Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS},
  pages = {1859-1880},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2005.852295},
  author = {Saibal Mukhopadhyay and Hamid Mahmoodi-Meimand and Kaushik Roy}
}
@article{journals/tcad/HashimotoYO04,
  title = {Equivalent waveform propagation for static timing analysis},
  pages = {498-508},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.825858},
  author = {Masanori Hashimoto and Yuji Yamada and Hidetoshi Onodera}
}
@article{journals/tcad/YaoYW14a,
  title = {Scalable Compact Modeling for On-Chip Passive Elements with Correlated Parameter Extraction and Adaptive Boundary Compression},
  pages = {1424-1428},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2014.2323197},
  author = {Jian Yao and Zuochang Ye and Yan Wang}
}
@article{journals/tcad/Wunderlich90,
  title = {Multiple distributions for biased random test patterns},
  pages = {584-593},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55187},
  author = {Hans-Joachim Wunderlich}
}
@article{journals/tcad/GaoL96,
  title = {Minimum crosstalk channel routing},
  pages = {465-474},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.506134},
  author = {Tong Gao and C. L. Liu}
}
@article{journals/tcad/Drusinsky-Yoresh91a,
  title = {Decision problems for interacting finite state machines},
  pages = {1576-1579},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103507},
  author = {Doron Drusinsky-Yoresh}
}
@article{journals/tcad/CampenhoutMS99,
  title = {Timing verification of sequential dynamic circuits},
  pages = {645-658},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.759081},
  author = {David Van Campenhout and Trevor N. Mudge and Karem A. Sakallah}
}
@article{journals/tcad/BeniniMLMOP01,
  title = {Synthesis of power-managed sequential components based oncomputational kernel extraction},
  pages = {1118-1131},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.945307},
  author = {Luca Benini and Giovanni De Micheli and Antonio Lioy and Enrico Macii and Giuseppe Odasso and Massimo Poncino}
}
@article{journals/tcad/WangZXS14,
  title = {On the Deployment of On-Chip Noise Sensors},
  pages = {519-531},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293477},
  author = {Tao Wang and Chun Zhang and Jinjun Xiong and Yiyu Shi}
}
@article{journals/tcad/ShiL05,
  title = {A fast algorithm for optimal buffer insertion},
  pages = {879-891},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2005.847942},
  author = {Weiping Shi and Zhuo Li 0001}
}
@article{journals/tcad/PomeranzR93,
  title = {3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits},
  pages = {1050-1058},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.238041},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/DevadasN87,
  title = {Topological Optimization of Multiple-Level Array Logic},
  pages = {915-941},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270335},
  author = {Srinivas Devadas and A. Richard Newton}
}
@article{journals/tcad/SharifiKR13,
  title = {PROMETHEUS: A Proactive Method for Thermal Management of Heterogeneous MPSoCs},
  pages = {1110-1123},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2013.2247656},
  author = {Shervin Sharifi and Dilip Krishnaswamy and Tajana Simunic Rosing}
}
@article{journals/tcad/HaworthBH93,
  title = {Optimal part selection},
  pages = {1611-1617},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256941},
  author = {Manjote S. Haworth and William P. Birmingham and Daniel E. Haworth}
}
@article{journals/tcad/WilsonB85,
  title = {Accurate Current Calculation in Two-Dimensional MOSFET Models},
  pages = {504-512},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270149},
  author = {Charles L. Wilson and James L. Blue}
}
@article{journals/tcad/MahlkeRSSS01,
  title = {Bitwidth cognizant architecture synthesis of custom hardwareaccelerators},
  pages = {1355-1371},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.959864},
  author = {Scott A. Mahlke and Rajiv A. Ravindran and Michael S. Schlansker and Robert Schreiber and Timothy Sherwood}
}
@article{journals/tcad/SaucierPS87,
  title = {ASYL: A Rule-Based System for Controller Synthesis},
  pages = {1088-1097},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270349},
  author = {Gabriele Saucier and Michel Crastes de Paulet and Pascal Sicard}
}
@article{journals/tcad/LinSW00,
  title = {A fast signature computation algorithm for LFSR and MISR},
  pages = {1031-1040},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.863643},
  author = {Bin-Hong Lin and Shao-Hui Shieh and Cheng-Wen Wu}
}
@article{journals/tcad/ChoiBR09,
  title = {Variation-Aware Low-Power Synthesis Methodology for Fixed-Point FIR Filters},
  pages = {87-97},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2008.2009135},
  author = {Jung Hwan Choi and Nilanjan Banerjee and Kaushik Roy}
}
@article{journals/tcad/RodrigoFRMBCSD11,
  title = {Cost-Efficient On-Chip Routing Implementations for CMP and MPSoC Systems},
  pages = {534-547},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2011.2119150},
  author = {Samuel Rodrigo and José Flich and Antoni Roca and Simone Medardoni and Davide Bertozzi and Jesús Camacho Villanueva and Federico Silla and José Duato}
}
@article{journals/tcad/ChakrabortySP10,
  title = {Stress Aware Layout Optimization Leveraging Active Area Dependent Mobility Enhancement},
  pages = {1533-1545},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2010.2061173},
  author = {Ashutosh Chakraborty and Sean X. Shi and David Z. Pan}
}
@article{journals/tcad/Opal96,
  title = {Sampled data simulation of linear and nonlinear circuits},
  pages = {295-307},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489100},
  author = {Ajoy Opal}
}
@article{journals/tcad/ChenZ12,
  title = {An Analytical Placer for VLSI Standard Cell Placement},
  pages = {1208-1221},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2012.2190289},
  author = {Jianli Chen and Wenxing Zhu}
}
@article{journals/tcad/Pomeranz12b,
  title = {A Metric for Identifying Detectable Path Delay Faults},
  pages = {1734-1742},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2201482},
  author = {Irith Pomeranz}
}
@article{journals/tcad/MaDNS88,
  title = {Test generation for sequential circuits},
  pages = {1081-1093},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.7807},
  author = {Hi-Keung Tony Ma and Srinivas Devadas and A. Richard Newton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/NikolovSD08,
  title = {Systematic and Automated Multiprocessor System Design, Programming, and Implementation},
  pages = {542-555},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2007.911337},
  author = {Hristo Nikolov and Todor Stefanov and Ed F. Deprettere}
}
@article{journals/tcad/OzdalW06,
  title = {Algorithmic study of single-layer bus routing for high-speed boards},
  pages = {490-503},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853685},
  author = {Muhammet Mustafa Ozdal and Martin D. F. Wong}
}
@article{journals/tcad/RudellS87,
  title = {Multiple-Valued Minimization for PLA Optimization},
  pages = {727-750},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.1987.1270318},
  author = {Richard L. Rudell and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/BansalPR06,
  title = {An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping},
  pages = {2765-2774},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2006.882489},
  author = {Aditya Bansal and Bipul Chandra Paul and Kaushik Roy}
}
@article{journals/tcad/LeeLW10,
  title = {Enhanced Double Via Insertion Using Wire Bending},
  pages = {171-184},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2009.2035559},
  author = {Kuang-Yao Lee and Shing-Tung Lin and Ting-Chi Wang}
}
@article{journals/tcad/WuDL11,
  title = {GRIP: Global Routing via Integer Programming},
  pages = {72-84},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2010.2066030},
  author = {Tai-Hsuan Wu and Azadeh Davoodi and Jeffrey T. Linderoth}
}
@article{journals/tcad/GloriaFO94,
  title = {Block placement with a Boltzmann Machine},
  pages = {694-701},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.285242},
  author = {Alessandro De Gloria and Paolo Faraboschi and Mauro Olivieri}
}
@article{journals/tcad/KimKLK02,
  title = {Domino logic synthesis based on implication graph},
  pages = {232-240},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.980261},
  author = {Ki-Wook Kim and Taewhan Kim and C. L. Liu and Sung-Mo Kang}
}
@article{journals/tcad/NoteCGM92,
  title = {Combined hardware selection and pipelining in high-performance data-path design},
  pages = {413-423},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.125089},
  author = {Stefaan Note and Francky Catthoor and Gert Goossens and Hugo De Man}
}
@article{journals/tcad/VytyazLHMM09,
  title = {Automated Design and Optimization of Low-Noise Oscillators},
  pages = {609-622},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2014808},
  author = {Igor Vytyaz and David C. Lee and Pavan Kumar Hanumolu and Un-Ku Moon and Kartikeya Mayaram}
}
@article{journals/tcad/SetliffR91,
  title = {On the feasibility of synthesizing CAD software from specifications: generating maze router tools in ELF},
  pages = {783-801},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137507},
  author = {Dorothy E. Setliff and Rob A. Rutenbar}
}
@article{journals/tcad/GirczycBK85,
  title = {Applicability of a Subset of Ada as an Algorithmic Hardware Description Language for Graph-Based Hardware Compilation},
  pages = {134-142},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1985.1270106},
  author = {Emil F. Girczyc and Raymond J. A. Buhr and John P. Knight}
}
@article{journals/tcad/DrechslerGS01,
  title = {Using lower bounds during dynamic BDD minimization},
  pages = {51-57},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905674},
  author = {Rolf Drechsler and Wolfgang Günther and Fabio Somenzi}
}
@article{journals/tcad/NikolaidisKK00,
  title = {Estimation of signal transition activity in FIR filters implementedby a MAC architecture},
  pages = {164-169},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.822629},
  author = {Spiridon Nikolaidis and E. Karaolis and Efstathios D. Kyriakis-Bitzaros}
}
@article{journals/tcad/CicianiI91,
  title = {A Markov chain-based yield formula for VLSI fault-tolerant chips},
  pages = {252-259},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.68412},
  author = {Bruno Ciciani and Giuseppe Iazeolla}
}
@article{journals/tcad/YehCCW07,
  title = {Flash Memory Testing and Built-In Self-Diagnosis With March-Like Test Algorithms},
  pages = {1101-1113},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885828},
  author = {Jen-Chieh Yeh and Kuo-Liang Cheng and Yung-Fa Chou and Cheng-Wen Wu}
}
@article{journals/tcad/JoshiWSK06,
  title = {Concurrent error detection for involutional functions with applications in fault-tolerant cryptographic hardware design},
  pages = {1163-1169},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855980},
  author = {Nikhil Joshi and Kaijie Wu and Jayachandran Sundararajan and Ramesh Karri}
}
@article{journals/tcad/SchutzSP82,
  title = {Analysis of Breakdown Phenomena in MOSFET's},
  pages = {77-85},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.1982.1269997},
  author = {A. Schütz and Siegfried Selberherr and Hans W. Pötzl}
}
@article{journals/tcad/FranzF85,
  title = {BAMBI -- A Design Model for Power MOSFET's},
  pages = {177-189},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270113},
  author = {A. F. Franz and G. A. Franz}
}
@article{journals/tcad/YangJH14,
  title = {PushPull: Short-Path Padding for Timing Error Resilient Circuits},
  pages = {558-570},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2014.2304681},
  author = {Yu-Ming Yang and Iris Hui-Ru Jiang and Sung-Ting Ho}
}
@article{journals/tcad/JoneP95,
  title = {A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits},
  pages = {374-384},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.365128},
  author = {Wen-Ben Jone and Christos A. Papachristou}
}
@article{journals/tcad/ZhaoFZSP06,
  title = {Optimal placement of power-supply pads and pins},
  pages = {144-154},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2005.852459},
  author = {Min Zhao and Yuhong Fu and Vladimir Zolotov and Savithri Sundareswaran and Rajendran Panda}
}
@article{journals/tcad/Piotrowski88,
  title = {An improved Spice2 Zener diode model for soft-region simulation capability},
  pages = {1301-1303},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.16808},
  author = {Leo R. Piotrowski}
}
@article{journals/tcad/Mazzone85a,
  title = {Monte Carlo Methods in Defects Migration -- Spontaneous Annealing of Damage Induced by Ion Implantation},
  pages = {369-373},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270134},
  author = {A. M. Mazzone}
}
@article{journals/tcad/YuB12,
  title = {Diagnosis-Assisted Adaptive Test},
  pages = {1405-1416},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2012.2193580},
  author = {Xiaochun Yu and R. D. (Shawn) Blanton}
}
@article{journals/tcad/AllegrettoSKR97,
  title = {Micromachined polysilicon power dissipation: simulation and experiment},
  pages = {627-637},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.640620},
  author = {Walter Allegretto and Bing Shen and Todd C. Kleckner and Alexander M. Robinson}
}
@article{journals/tcad/KimWK07,
  title = {The Robust QCA Adder Designs Using Composable QCA Building Blocks},
  pages = {176-183},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2006.883921},
  author = {Kyosun Kim and Kaijie Wu and Ramesh Karri}
}
@article{journals/tcad/WojciechowskiV93,
  title = {Ellipsoidal method for design centering and yield estimation},
  pages = {1570-1579},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.256932},
  author = {Jacek Wojciechowski and Jirí Vlach}
}
@article{journals/tcad/Barke88,
  title = {Line-to-ground capacitance calculation for VLSI: a comparison},
  pages = {295-298},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3160},
  author = {Erich Barke}
}
@article{journals/tcad/ClarkeF88,
  title = {Escher-a geometrical layout system for recursively defined circuits},
  pages = {908-918},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3222},
  author = {Edmund M. Clarke and Yulin Feng}
}
@article{journals/tcad/TanimotoS92,
  title = {Discretization error in MOSFET device simulation},
  pages = {921-925},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144856},
  author = {Hiroyoshi Tanimoto and Naoyuki Shigyo}
}
@article{journals/tcad/CarlsonCS91,
  title = {Optimal cell generation for dual independent layout styles},
  pages = {770-782},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137506},
  author = {Bradley S. Carlson and C. Y. Roger Chen and Uminder Singh}
}
@article{journals/tcad/ZhangGZJ05,
  title = {Threshold network synthesis and optimization and its application to nanotechnologies},
  pages = {107-118},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2004.839468},
  author = {Rui Zhang and Pallav Gupta and Lin Zhong and Niraj K. Jha}
}
@article{journals/tcad/Devadas91,
  title = {Optimizing interacting finite state machines using sequential don't cares},
  pages = {1473-1484},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.103497},
  author = {Srinivas Devadas}
}
@article{journals/tcad/LuBM02,
  title = {Dynamic frequency scaling with buffer insertion for mixed workloads},
  pages = {1284-1305},
  year = {2002},
  volume = {21},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.804087},
  author = {Yung-Hsiang Lu and Luca Benini and Giovanni De Micheli}
}
@article{journals/tcad/OwensI86,
  title = {A System for Designing, Simulating, and Testing High Performance VLSI Signal Processors},
  pages = {420-428},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1986.1270211},
  author = {Robert Michael Owens and Mary Jane Irwin}
}
@article{journals/tcad/MaM95,
  title = {Open faults in BiCMOS gates},
  pages = {567-575},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.384417},
  author = {Siyad C. Ma and Edward J. McCluskey}
}
@article{journals/tcad/LavoCLF98,
  title = {Diagnosing realistic bridging faults with single stuck-at information},
  pages = {255-268},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.700723},
  author = {David B. Lavo and Brian Chess and Tracy Larrabee and F. Joel Ferguson}
}
@article{journals/tcad/DanielG82,
  title = {CAD Systems for IC Design},
  pages = {2-12},
  year = {1982},
  volume = {1},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1982.1269991},
  author = {Marvin E. Daniel and Charles W. Gwyn}
}
@article{journals/tcad/MukherjeeR16,
  title = {Nearly-2-SAT Solutions for Segmented-Channel Routing},
  pages = {128-140},
  year = {2016},
  volume = {35},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2015.2446950},
  author = {Shyamapada Mukherjee and Suchismita Roy}
}
@article{journals/tcad/ChatterjeeMY95,
  title = {A submicron DC MOSFET model for simulation of analog circuits},
  pages = {1193-1207},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.466336},
  author = {Abhijit Chatterjee and Charles F. Machala III and Ping Yang}
}
@article{journals/tcad/LiS06a,
  title = {SILCA: SPICE-accurate iterative linear-centric analysis for efficient time-domain Simulation of VLSI circuits with strong parasitic couplings},
  pages = {1087-1103},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855943},
  author = {Zhao Li and C.-J. Richard Shi}
}
@article{journals/tcad/ShiHS06,
  title = {On symbolic model order reduction},
  pages = {1257-1272},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855887},
  author = {Guoyong Shi and Bo Hu and C.-J. Richard Shi}
}
@article{journals/tcad/Resnick86,
  title = {SPARTA: A System Partitioning Aid},
  pages = {490-498},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270220},
  author = {Martin L. Resnick}
}
@article{journals/tcad/RadeckaZ06,
  title = {Arithmetic transforms for compositions of sequential and imprecise datapaths},
  pages = {1382-1391},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855935},
  author = {Knockaert Radecka and Zeljko Zilic}
}
@article{journals/tcad/LekatsasW99,
  title = {SAMC: a code compression algorithm for embedded processors},
  pages = {1689-1701},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.811316},
  author = {Haris Lekatsas and Wayne Wolf}
}
@article{journals/tcad/PomeranzR97a,
  title = {On error correction in macro-based circuits},
  pages = {1088-1100},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662673},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/AhmedT09,
  title = {A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects},
  pages = {1573-1582},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2028679},
  author = {Nisar Ahmed and Mohammad Tehranipoor}
}
@article{journals/tcad/MukhopadhyaySC07,
  title = {Hierarchical Verification of Galois Field Circuits},
  pages = {1893-1898},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.895755},
  author = {Debdeep Mukhopadhyay and Gaurav Sengar and Dipanwita Roy Chowdhury}
}
@article{journals/tcad/LavagnoMBS95,
  title = {An efficient heuristic procedure for solving the state assignment problem for event-based specifications},
  pages = {45-60},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.363124},
  author = {Luciano Lavagno and Cho W. Moon and Robert K. Brayton and Alberto L. Sangiovanni-Vincentelli}
}
@article{journals/tcad/TafertshoferGA00,
  title = {IGRAINE-an Implication GRaph-bAsed engINE for fast implication, justification, and propagation},
  pages = {907-927},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.856977},
  author = {Paul Tafertshofer and Andreas Ganz and Kurt Antreich}
}
@article{journals/tcad/OhgoTMYSMS87,
  title = {A Two-Dimensional Integrated Process Simulator: SPIRIT-I},
  pages = {439-445},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1987.1270290},
  author = {M. Ohgo and Y. Takano and A. Moniwa and S. Yamamoto and Y. Sakai and H. Masuda and H. Sunami}
}
@article{journals/tcad/Molitor90,
  title = {Constrained via minimization for systolic arrays},
  pages = {537-542},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55183},
  author = {Paul Molitor}
}
@article{journals/tcad/PanC97,
  title = {Pseudorandom testing for mixed-signal circuits},
  pages = {1173-1185},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.662678},
  author = {Chen-Yang Pan and Kwang-Ting Cheng}
}
@article{journals/tcad/SongT08,
  title = {Identification of Critical Executable Paths at the Architectural Level},
  pages = {2291-2302},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2008.2008912},
  author = {Chunrong Song and Spyros Tragoudas}
}
@article{journals/tcad/PanYG13,
  title = {Design for Manufacturing With Emerging Nanolithography},
  pages = {1453-1472},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2276751},
  author = {David Z. Pan and Bei Yu and Jhih-Rong Gao}
}
@article{journals/tcad/FossumVF88,
  title = {Model selection for SOI MOSFET circuit simulation},
  pages = {541-544},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3189},
  author = {Jerry G. Fossum and Surya Veeraraghavan and Dan Fitzpatrick}
}
@article{journals/tcad/LakshminarayanaJ99,
  title = {High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors},
  pages = {265-281},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.748157},
  author = {Ganesh Lakshminarayana and Niraj K. Jha}
}
@article{journals/tcad/HuangWXWD13,
  title = {Dynamic Streamization Model Execution for SIMD Engines on Multicore Architectures},
  pages = {1814-1818},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2013.2272537},
  author = {Libo Huang and Zhiying Wang and Nong Xiao and Yongwen Wang and Qiang Dou}
}
@article{journals/tcad/ChenGLSC14,
  title = {Multibit Retention Registers for Power Gated Designs: Concept, Design, and Deployment},
  pages = {507-518},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2013.2293881},
  author = {Yu-Guang Chen and Hui Geng and Kuan-Yu Lai and Yiyu Shi and Shih-Chieh Chang}
}
@article{journals/tcad/ZhaoHF15,
  title = {A Performance-Guided Graph Sparsification Approach to Scalable and Robust SPICE-Accurate Integrated Circuit Simulations},
  pages = {1639-1651},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2015.2424958},
  author = {Xueqian Zhao and Lengfei Han and Zhuo Feng}
}
@article{journals/tcad/LyuhKK04,
  title = {Coupling-aware high-level interconnect synthesis [IC layout]},
  pages = {157-164},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819892},
  author = {Chun-Gi Lyuh and Taewhan Kim and Ki-Wook Kim}
}
@article{journals/tcad/MullerKF92,
  title = {Automatic rectangle-based adaptive mesh generation without obtuse angles},
  pages = {855-863},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.144849},
  author = {Stephan Müller and Kevin Kells and Wolfgang Fichtner}
}
@article{journals/tcad/GaneshpureK10,
  title = {On ATPG for Multiple Aggressor Crosstalk Faults},
  pages = {774-787},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2010.2043589},
  author = {Kunal P. Ganeshpure and Sandip Kundu}
}
@article{journals/tcad/AbabeiMB06,
  title = {Three-dimensional place and route for FPGAs},
  pages = {1132-1140},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.855945},
  author = {Cristinel Ababei and Hushrav Mogal and Kia Bazargan}
}
@article{journals/tcad/CaldwellCKMPQW04,
  title = {Effective iterative techniques for fingerprinting design IP},
  pages = {208-215},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.822126},
  author = {Andrew E. Caldwell and Hyun-Jin Choi and Andrew B. Kahng and Stefanus Mantik and Miodrag Potkonjak and Gang Qu and Jennifer L. Wong}
}
@article{journals/tcad/FavalliODR91,
  title = {Fault simulation of unconventional faults in CMOS circuits},
  pages = {677-682},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79505},
  author = {Michele Favalli and Piero Olivo and Maurizio Damiani and Bruno Riccò}
}
@article{journals/tcad/PhamN99,
  title = {An integral equation of the second kind for computation of capacitance},
  pages = {1435-1441},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790620},
  author = {Hoan H. Pham and Arokia Nathan}
}
@article{journals/tcad/ReviriegoPMO13,
  title = {A Method to Construct Low Delay Single Error Correction Codes for Protecting Data Bits Only},
  pages = {479-483},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2012.2226585},
  author = {Pedro Reviriego and Salvatore Pontarelli and Juan Antonio Maestro and Marco Ottavi}
}
@article{journals/tcad/IonutiuRS11,
  title = {SparseRC: Sparsity Preserving Model Reduction for RC Circuits With Many Terminals},
  pages = {1828-1841},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2011.2166075},
  author = {Roxana Ionutiu and Joost Rommes and Wil H. A. Schilders}
}
@article{journals/tcad/YericTB90,
  title = {A universal MOSFET mobility degradation model for circuit simulation},
  pages = {1123-1126},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62736},
  author = {Gregory Munson Yeric and A. F. Tasch Jr. and Sanjay K. Banerjee}
}
@article{journals/tcad/SakallahD85,
  title = {SAMSON2: An Event Driven VLSI Circuit Simulator},
  pages = {668-684},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1985.1270167},
  author = {Karem A. Sakallah and Stephen W. Director}
}
@article{journals/tcad/ShirahataKKKA92,
  title = {A mobility model including the screening effect in MOS inversion layer},
  pages = {1114-1119},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.159997},
  author = {Masayoshi Shirahata and Hiromi Kusano and Norihiko Kotani and Shigeru Kusanoki and Yoichi Akasaka}
}
@article{journals/tcad/NikdastXWZYWWW14,
  title = {Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip},
  pages = {437-450},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2013.2288676},
  author = {Mahdi Nikdast and Jiang Xu and Xiaowen Wu and Wei Zhang and Yaoyao Ye and Xuan Wang and Zhehui Wang and Zhe Wang}
}
@article{journals/tcad/KuonR07,
  title = {Measuring the Gap Between FPGAs and ASICs},
  pages = {203-215},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {2},
  doi = {10.1109/TCAD.2006.884574},
  author = {Ian Kuon and Jonathan Rose}
}
@article{journals/tcad/ShiXLH08,
  title = {Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations},
  pages = {1253-1263},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2008.923636},
  author = {Yiyu Shi and Jinjun Xiong and Chunchen Liu and Lei He}
}
@article{journals/tcad/KengSV10,
  title = {Bounded Model Debugging},
  pages = {1790-1803},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2010.2061370},
  author = {Brian Keng and Sean Safarpour and Andreas G. Veneris}
}
@article{journals/tcad/OdanakaN95,
  title = {Massively parallel computation using a splitting-up operator method for three-dimensional device simulation},
  pages = {824-832},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.391730},
  author = {Shinji Odanaka and Tatsuo Nogi}
}
@article{journals/tcad/SinanogluP08,
  title = {Isolation Techniques for Soft Cores},
  pages = {1453-1466},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2008.925794},
  author = {Ozgur Sinanoglu and Tsvetomir Petrov}
}
@article{journals/tcad/WeiCC12,
  title = {Design and Implementation of Block-Based Partitioning for Parallel Flip-Chip Power-Grid Analysis},
  pages = {370-379},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2011.2173489},
  author = {Chun-Jen Wei and Howard Chen and Sao-Jie Chen}
}
@article{journals/tcad/MoallemiZ94,
  title = {A general numerical procedure for multilayer multistep IC process simulation},
  pages = {1379-1390},
  year = {1994},
  volume = {13},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.329266},
  author = {M. Karim Moallemi and Hui Zhang}
}
@article{journals/tcad/HuangTXWL04,
  title = {A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem [IC layout]},
  pages = {141-147},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2003.819888},
  author = {Li-Da Huang and Xiaoping Tang and Hua Xiang and Martin D. F. Wong and I-Min Liu}
}
@article{journals/tcad/Minato96,
  title = {Fast factorization method for implicit cube set representation},
  pages = {377-384},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.494701},
  author = {Shin-ichi Minato}
}
@article{journals/tcad/WuTM96,
  title = {Graph based analysis of 2-D FPGA routing},
  pages = {33-44},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.486270},
  author = {Yu-Liang Wu and Shuji Tsukiyama and Malgorzata Marek-Sadowska}
}
@article{journals/tcad/RehmanKSH14,
  title = {Reliability-Driven Software Transformations for Unreliable Hardware},
  pages = {1597-1610},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2014.2341894},
  author = {Semeen Rehman and Florian Kriebel and Muhammad Shafique and Jörg Henkel}
}
@article{journals/tcad/Tsang-PingSB96,
  title = {A parallel implementation of an electrothermal simulation for GaAs MESFET devices},
  pages = {308-316},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.489101},
  author = {Chow Sit Tsang-Ping and Christopher M. Snowden and David M. Barry}
}
@article{journals/tcad/ChengK84,
  title = {Module Placement Based on Resistive Network Optimization},
  pages = {218-225},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1984.1270078},
  author = {Chung-Kuan Cheng and Ernest S. Kuh}
}
@article{journals/tcad/GuptaADDGKMNRSSS13,
  title = {Underdesigned and Opportunistic Computing in Presence of Hardware Variability},
  pages = {8-23},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.2012.2223467},
  author = {Puneet Gupta and Yuvraj Agarwal and Lara Dolecek and Nikil Dutt and Rajesh K. Gupta and Rakesh Kumar 0002 and Subhasish Mitra and Alexandru Nicolau and Tajana Simunic Rosing and Mani B. Srivastava and Steven Swanson and Dennis Sylvester}
}
@article{journals/tcad/DhodhiHSB95,
  title = {Datapath synthesis using a problem-space genetic algorithm},
  pages = {934-944},
  year = {1995},
  volume = {14},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.402494},
  author = {Muhammad K. Dhodhi and Frank H. Hielscher and Robert H. Storer and Jayaram Bhasker}
}
@article{journals/tcad/LiaoS91,
  title = {Boundary single-layer routing with movable terminals},
  pages = {1382-1391},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.97617},
  author = {Kuo-Feng Liao and Majid Sarrafzadeh}
}
@article{journals/tcad/SarbisheiR13,
  title = {On the Fixed-Point Accuracy Analysis and Optimization of Polynomial Specifications},
  pages = {831-844},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2013.2238290},
  author = {Omid Sarbishei and Katarzyna Radecka}
}
@article{journals/tcad/LiCS12,
  title = {Statistical Timing Analysis for Latch-Controlled Circuits With Reduced Iterations and Graph Transformations},
  pages = {1670-1683},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2012.2202393},
  author = {Bing Li and Ning Chen and Ulf Schlichtmann}
}
@article{journals/tcad/Akers88,
  title = {A parity bit signature for exhaustive testing},
  pages = {333-338},
  year = {1988},
  volume = {7},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.3166},
  author = {Sheldon B. Akers}
}
@article{journals/tcad/ShinK05,
  title = {Intra-task voltage scheduling on DVS-enabled hard real-time systems},
  pages = {1530-1549},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852036},
  author = {Dongkun Shin and Jihong Kim}
}
@article{journals/tcad/BeattieKAP01,
  title = {Equipotential shells for efficient inductance extraction},
  pages = {70-79},
  year = {2001},
  volume = {20},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.905676},
  author = {Michael W. Beattie and Byron Krauter and Lale Alatan and Lawrence T. Pileggi}
}
@article{journals/tcad/RajskiTWR05,
  title = {Finite memory test response compactors for embedded test applications},
  pages = {622-634},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2005.844111},
  author = {Janusz Rajski and Jerzy Tyszer and Chen Wang and Sudhakar M. Reddy}
}
@article{journals/tcad/PoikonenLL12,
  title = {On Synthesis of Boolean Expressions for Memristive Devices Using Sequential Implication Logic},
  pages = {1129-1134},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  doi = {10.1109/TCAD.2012.2187524},
  author = {Jussi H. Poikonen and Eero Lehtonen and Mika Laiho}
}
@article{journals/tcad/MakL06,
  title = {On Constrained Pin-Mapping for FPGA-PCB Codesign},
  pages = {2393-2401},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.881336},
  author = {Wei-Kei Mak and C.-L. Lai}
}
@article{journals/tcad/ChowFK92,
  title = {An improved analytical short-channel MOSFET model valid in all regions of operating for analog/digital circuit simulation},
  pages = {1522-1528},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.180265},
  author = {H.-C. Chow and W.-S. Feng and James B. Kuo}
}
@article{journals/tcad/MallikSBZ07,
  title = {Low-Power Optimization by Smart Bit-Width Allocation in a SystemC-Based ASIC Design Environment},
  pages = {447-455},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2006.888291},
  author = {Arindam Mallik and Debjit Sinha and Prithviraj Banerjee and Hai Zhou}
}
@article{journals/tcad/ManBMC85,
  title = {DIALOG: An Expert Debugging System for MOSVLSI Design},
  pages = {303-311},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.1985.1270126},
  author = {Hugo De Man and Ivo Bolsens and E. Vanden Meersch and Johan Van Cleynenbreugel}
}
@article{journals/tcad/JainPB90,
  title = {Delay time sensitivity in nonlinear monotone RC trees},
  pages = {554-560},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.55176},
  author = {Navneet K. Jain and V. C. Prasad and A. B. Bhattacharyya}
}
@article{journals/tcad/KavousianosKN07,
  title = {Multilevel Huffman Coding: An Efficient Test-Data Compression Method for IP Cores},
  pages = {1070-1083},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2006.885830},
  author = {Xrysovalantis Kavousianos and Emmanouil Kalligeros and Dimitris Nikolos}
}
@article{journals/tcad/ThurnerLS90,
  title = {Numerical treatment of nonrectangular field-oxide for 3-D MOSFET simulation},
  pages = {1189-1197},
  year = {1990},
  volume = {9},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.62756},
  author = {Martin Thurner and Philipp Lindorfer and Siegfried Selberherr}
}
@article{journals/tcad/ChaudharyR91,
  title = {Channel routing by sorting},
  pages = {754-760},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137504},
  author = {Kamal Chaudhary and Peter Robinson 0001}
}
@article{journals/tcad/Hochbaum96,
  title = {An optimal test compression procedure for combinational circuits},
  pages = {1294-1299},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.541449},
  author = {Dorit S. Hochbaum}
}
@article{journals/tcad/MarBDFLNWYZ87,
  title = {EASE--An Application-Based CAD System for Process Design},
  pages = {1032-1038},
  year = {1987},
  volume = {6},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.1987.1270344},
  author = {J. Mar and Krish Bhargavan and Steven G. Duvall and Ram Firestone and Dennis J. Lucey and S. N. Nandgaonkar and S. Wu and Kaung-Shia Yu and F. Zarbakhsh}
}
@article{journals/tcad/WalkeyCS03,
  title = {A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor},
  pages = {15-25},
  year = {2003},
  volume = {22},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2002.805727},
  author = {David J. Walkey and Dritan Celo and Tom J. Smy}
}
@article{journals/tcad/KakadeKP08,
  title = {Evaluation of Generalized LFSRs as Test Pattern Generators in Two-Dimensional Scan Designs},
  pages = {1689-1692},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927763},
  author = {Jayawant Kakade and Dimitrios Kagaris and Dhiraj K. Pradhan}
}
@article{journals/tcad/AminOAA97,
  title = {New fault models and efficient BIST algorithms for dual-port memories},
  pages = {987-1000},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.658567},
  author = {Alaaeldin A. Amin and Mohamed Y. Osman and Radwan E. Abdel-Aal and Husni Al-Muhtaseb}
}
@article{journals/tcad/BrennerV04,
  title = {Legalizing a placement with minimum total movement},
  pages = {1597-1613},
  year = {2004},
  volume = {23},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2004.836733},
  author = {Ulrich Brenner and Jens Vygen}
}
@article{journals/tcad/MaR06,
  title = {Fast Interval-Valued Statistical Modeling of Interconnect and Effective Capacitance},
  pages = {710-724},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.2006.870067},
  author = {James D. Ma and Rob A. Rutenbar}
}
@article{journals/tcad/Roy93,
  title = {A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues},
  pages = {1695-1705},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248080},
  author = {Kaushik Roy}
}
@article{journals/tcad/NoiaCGMV11,
  title = {Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs},
  pages = {1705-1718},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2011.2160177},
  author = {Brandon Noia and Krishnendu Chakrabarty and Sandeep Kumar Goel and Erik Jan Marinissen and Jouke Verbree}
}
@article{journals/tcad/WuLWY14,
  title = {BTI-Aware Sleep Transistor Sizing Algorithm for Reliable Power Gating Designs},
  pages = {1591-1595},
  year = {2014},
  volume = {33},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2014.2334331},
  author = {Kai-Chiang Wu and Ing-Chao Lin and Yao-Te Wang and Shuen-Shiang Yang}
}
@article{journals/tcad/Hitschfeld-KahlerCF93,
  title = {Mixed element trees: a generalization of modified octrees for the generation of meshes for the simulation of complex 3-D semiconductor device structures},
  pages = {1714-1725},
  year = {1993},
  volume = {12},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.248082},
  author = {Nancy Hitschfeld-Kahler and Paolo Conti and Wolfgang Fichtner}
}
@article{journals/tcad/HarutyunyanSVZ12,
  title = {A New Method for March Test Algorithm Generation and Its Application for Fault Detection in RAMs},
  pages = {941-949},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2012.2184107},
  author = {Gurgen Harutyunyan and Samvel K. Shoukourian and Valery A. Vardanian and Yervant Zorian}
}
@article{journals/tcad/SinghalBE07,
  title = {Interconnect Criticality-Driven Delay Relaxation},
  pages = {1803-1817},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2007.896319},
  author = {Love Singhal and Elaheh Bozorgzadeh and David Eppstein}
}
@article{journals/tcad/SmithNBSW84,
  title = {The Variable Geometry Automated Universal Array Layout System (VGAUA)},
  pages = {20-26},
  year = {1984},
  volume = {3},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1984.1270053},
  author = {David C. Smith and Richard Noto and Fred Borgini and Shanti S. Sharma and Joseph C. Werbickas}
}
@article{journals/tcad/AlimondaCAPB09,
  title = {A Feedback-Based Approach to DVFS in Data-Flow Applications},
  pages = {1691-1704},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2009.2030439},
  author = {Andrea Alimonda and Salvatore Carta and Andrea Acquaviva and Alessandro Pisano and Luca Benini}
}
@article{journals/tcad/Sasao06,
  title = {Analysis and synthesis of weighted-sum functions},
  pages = {789-796},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2006.870407},
  author = {T. Sasao}
}
@article{journals/tcad/NemaniN96,
  title = {Towards a high-level power estimation capability [digital ICs]},
  pages = {588-598},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.503929},
  author = {Mahadevamurty Nemani and Farid N. Najm}
}
@article{journals/tcad/Rosenberg85,
  title = {Geographical Data Structures Compared: A Study of Data Structures Supporting Region Queries},
  pages = {53-67},
  year = {1985},
  volume = {4},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  doi = {10.1109/TCAD.1985.1270098},
  author = {Jonathan B. Rosenberg}
}
@article{journals/tcad/ChangP00,
  title = {Codex-dp: co-design of communicating systems using dynamicprogramming},
  pages = {732-744},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.851989},
  author = {Jui-Ming Chang and Massoud Pedram}
}
@article{journals/tcad/KohlerSR10,
  title = {Fault Tolerant Network on Chip Switching With Graceful Performance Degradation},
  pages = {883-896},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  doi = {10.1109/TCAD.2010.2048399},
  author = {Adán Kohler and Gert Schley and Martin Radetzki}
}
@article{journals/tcad/ShihK92,
  title = {Analytic transient solution of general MOS circuit primitives},
  pages = {719-731},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137517},
  author = {Yung-Ho Shih and Sung-Mo Kang}
}
@article{journals/tcad/PesicJ05,
  title = {A compact nonquasi-static MOSFET model based on the equivalent nonlinear transmission line},
  pages = {1550-1561},
  year = {2005},
  volume = {24},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2005.852306},
  author = {Tatjana V. Pesic and Nebojsa D. Jankovic}
}
@article{journals/tcad/LiuSH15,
  title = {Reactant Minimization for Sample Preparation on Microfluidic Biochips With Various Mixing Models},
  pages = {1918-1927},
  year = {2015},
  volume = {34},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {12},
  doi = {10.1109/TCAD.2015.2440312},
  author = {Chia-Hung Liu and Kuo-Cheng Shen and Juinn-Dar Huang}
}
@article{journals/tcad/PedramI96,
  title = {Correction to "An Approach for Multilevel Logic Optimization Targeting Low Power"},
  pages = {1176},
  year = {1996},
  volume = {15},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.1996.536724},
  author = {Massoud Pedram and Sasan Iman}
}
@article{journals/tcad/JungerLM98,
  title = {A note on computing a maximal planar subgraph using PQ-trees},
  pages = {609-612},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.709399},
  author = {Michael Jünger and Sebastian Leipert and Petra Mutzel}
}
@article{journals/tcad/JayakumarTS89,
  title = {O(n2) algorithms for graph planarization},
  pages = {257-267},
  year = {1989},
  volume = {8},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.21845},
  author = {R. Jayakumar and Krishnaiyan Thulasiraman and M. N. S. Swamy}
}
@article{journals/tcad/WuK06,
  title = {Algorithm-level recomputing with shifted operands-a register transfer level concurrent error detection technique},
  pages = {413-422},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2005.853694},
  author = {Kaijie Wu and Ramesh Karri}
}
@article{journals/tcad/PomeranzR10a,
  title = {On Test Generation With Test Vector Improvement},
  pages = {502-506},
  year = {2010},
  volume = {29},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {3},
  doi = {10.1109/TCAD.2010.2041853},
  author = {Irith Pomeranz and Sudhakar M. Reddy}
}
@article{journals/tcad/HuangLL13,
  title = {Reactant and Waste Minimization in Multitarget Sample Preparation on Digital Microfluidic Biochips},
  pages = {1484-1494},
  year = {2013},
  volume = {32},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2013.2263035},
  author = {Juinn-Dar Huang and Chia-Hung Liu and Huei-Shan Lin}
}
@article{journals/tcad/WongN91,
  title = {The intertool profile interchange format: a technology CAD environment approach [semiconductor technology]},
  pages = {1157-1162},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.85762},
  author = {Alexander S. Wong and Andrew R. Neureuther}
}
@article{journals/tcad/KernsY97,
  title = {Stable and efficient reduction of large, multiport RC networks by pole analysis via congruence transformations},
  pages = {734-744},
  year = {1997},
  volume = {16},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {7},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.644034},
  author = {Kevin J. Kerns and Andrew T. Yang}
}
@article{journals/tcad/DeOrioBBI09,
  title = {Inferno: Streamlining Verification With Inferred Semantics},
  pages = {728-741},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2009.2013995},
  author = {Andrew DeOrio and Adam Bauserman and Valeria Bertacco and Beth Isaksen}
}
@article{journals/tcad/ZienSC99,
  title = {Multilevel spectral hypergraph partitioning with arbitrary vertex sizes},
  pages = {1389-1399},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.784130},
  author = {Jason Y. Zien and Martine D. F. Schlag and Pak K. Chan}
}
@article{journals/tcad/VillenaS11,
  title = {Multi-Dimensional Automatic Sampling Schemes for Multi-Point Modeling Methodologies},
  pages = {1141-1151},
  year = {2011},
  volume = {30},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {8},
  doi = {10.1109/TCAD.2011.2158721},
  author = {Jorge Fernandez Villena and L. Miguel Silveira}
}
@article{journals/tcad/YanSS06,
  title = {Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction},
  pages = {2282-2286},
  year = {2006},
  volume = {25},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/TCAD.2005.862747},
  author = {Shu Yan and Vivek Sarin and Weiping Shi}
}
@article{journals/tcad/PotinD86,
  title = {Mason: A Global Floorplanning Approach for VLSI Design},
  pages = {477-489},
  year = {1986},
  volume = {5},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {4},
  doi = {10.1109/TCAD.1986.1270219},
  author = {David P. La Potin and Stephen W. Director}
}
@article{journals/tcad/CinelB08,
  title = {A Distributed Heuristic Algorithm for the Rectilinear Steiner Minimal Tree Problem},
  pages = {2083-2087},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {11},
  doi = {10.1109/TCAD.2008.2006085},
  author = {Sertac Cinel and Cüneyt F. Bazlamaçci}
}
@article{journals/tcad/ChakrabortyB09,
  title = {HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection},
  pages = {1493-1502},
  year = {2009},
  volume = {28},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2009.2028166},
  author = {Rajat Subhra Chakraborty and Swarup Bhunia}
}
@article{journals/tcad/BermanT91,
  title = {Global flow optimization in automatic logic design},
  pages = {557-564},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.79493},
  author = {C. Leonard Berman and Louise Trevillyan}
}
@article{journals/tcad/HorioFKY91,
  title = {Simplified simulations of GaAs MESFET's with semi-insulating substrate compensated by deep levels},
  pages = {1295-1302},
  year = {1991},
  volume = {10},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.88925},
  author = {Kazushige Horio and Yasuji Fuseya and Hiroyuki Kusuki and Hisayoshi Yanai}
}
@article{journals/tcad/PriyadarshiSKDDFS12,
  title = {Parallel Transient Simulation of Multiphysics Circuits Using Delay-Based Partitioning},
  pages = {1522-1535},
  year = {2012},
  volume = {31},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  doi = {10.1109/TCAD.2012.2201156},
  author = {Shivam Priyadarshi and Christopher S. Saunders and Nikhil Kriplani and Harun Demircioglu and W. Rhett Davis and Paul D. Franzon and Michael B. Steer}
}
@article{journals/tcad/LiZS07,
  title = {Wire Sizing for Non-Tree Topology},
  pages = {872-880},
  year = {2007},
  volume = {26},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {5},
  doi = {10.1109/TCAD.2006.884572},
  author = {Zhuo Li 0001 and Nancy Ying Zhou and Weiping Shi}
}
@article{journals/tcad/LeeW08,
  title = {Congestion-Constrained Layer Assignment for Via Minimization in Global Routing},
  pages = {1643-1656},
  year = {2008},
  volume = {27},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {9},
  doi = {10.1109/TCAD.2008.927733},
  author = {T.-H. Lee and T.-C. Wang}
}
@article{journals/tcad/IvanovZ92,
  title = {Count-based BIST compaction schemes and aliasing probability computation},
  pages = {768-777},
  year = {1992},
  volume = {11},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.137522},
  author = {André Ivanov and Yervant Zorian}
}
@article{journals/tcad/SalehHRO00,
  title = {Clock skew verification in the presence of IR-drop in the powerdistribution network},
  pages = {635-644},
  year = {2000},
  volume = {19},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {6},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.848085},
  author = {Resve A. Saleh and Syed Zakir Hussain and Steffen Rochel and David Overhauser}
}
@article{journals/tcad/DeyRJW99,
  title = {Controller-based power management for control-flow intensive designs},
  pages = {1496-1508},
  year = {1999},
  volume = {18},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {10},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.790626},
  author = {Sujit Dey and Anand Raghunathan and Niraj K. Jha and Kazutoshi Wakabayashi}
}
@article{journals/tcad/AlpertCKMM98,
  title = {Faster minimization of linear wirelength for global placement},
  pages = {3-13},
  year = {1998},
  volume = {17},
  journal = {IEEE Trans. on CAD of Integrated Circuits and Systems},
  number = {1},
  url = {http://doi.ieeecomputersociety.org/10.1109/43.673628},
  author = {Charles J. Alpert and Tony F. Chan and Andrew B. Kahng and Igor L. Markov and Pep Mulet}
}
