
*** Running vivado
    with args -log zed_cal_gemm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zed_cal_gemm_1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_cal_gemm_1_0.tcl -notrace
Command: synth_design -top zed_cal_gemm_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7794 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.223 ; gain = 16.000 ; free physical = 23165 ; free virtual = 59879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zed_cal_gemm_1_0' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/synth/zed_cal_gemm_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm.v:61]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_la_0' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_la_0.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_la_0_ram' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_la_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_la_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_la_0_ram' (1#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_la_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_la_0' (2#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_la_0.v:46]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_lout_0' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_lout_0.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 169 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_lout_0_ram' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_lout_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 169 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_lout_0.v:26]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_lout_0_ram' (3#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_lout_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_lout_0' (4#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_lout_0.v:62]
INFO: [Synth 8-6157] synthesizing module 'a0_stream_cal' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_stream_cal_Loop_1_pr' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal_Loop_1_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal_Loop_1_pr.v:51]
INFO: [Synth 8-6155] done synthesizing module 'a0_stream_cal_Loop_1_pr' (5#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal_Loop_1_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_calulation' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_calulation_Loop_1_pr' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state14 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:812]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_fadd_32nbkb' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_fadd_32nbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_cal_gemm_ap_fadd_3_full_dsp_32' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'a0_cal_gemm_ap_fadd_3_full_dsp_32' (23#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_fadd_32nbkb' (24#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_fadd_32nbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_fmul_32ncud' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_fmul_32ncud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_cal_gemm_ap_fmul_2_max_dsp_32' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fmul_2_max_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'a0_cal_gemm_ap_fmul_2_max_dsp_32' (32#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/ip/a0_cal_gemm_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_fmul_32ncud' (33#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_fmul_32ncud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:4605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:4613]
INFO: [Synth 8-6155] done synthesizing module 'a0_calulation_Loop_1_pr' (34#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_calulation' (35#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_fifo_w32_d128_A' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_fifo_w32_d128_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_fifo_w32_d128_A' (36#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_fifo_w32_d128_A.v:11]
WARNING: [Synth 8-6014] Unused sequential element calulation_U0_ap_ready_count_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal.v:2574]
WARNING: [Synth 8-6014] Unused sequential element stream_cal_Loop_1_pr_U0_ap_ready_count_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal.v:2582]
INFO: [Synth 8-6155] done synthesizing module 'a0_stream_cal' (37#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_stream_cal.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_write_out' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:265]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_gemm_mux_325_dEe' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_mux_325_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm_mux_325_dEe' (38#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm_mux_325_dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:983]
INFO: [Synth 8-6155] done synthesizing module 'a0_write_out' (39#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_write_out.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_cal_initial' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_initial.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_out_initial' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_out_initial.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_out_initial.v:357]
INFO: [Synth 8-6155] done synthesizing module 'a0_out_initial' (40#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_out_initial.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_read_A' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_read_A.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_read_A.v:364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_read_A.v:1133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_read_A.v:1141]
INFO: [Synth 8-6155] done synthesizing module 'a0_read_A' (41#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_read_A.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_initial' (42#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_initial.v:10]
INFO: [Synth 8-6155] done synthesizing module 'a0_cal_gemm' (43#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_cal_gemm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zed_cal_gemm_1_0' (44#1) [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/synth/zed_cal_gemm_1_0.v:58]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[31]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[30]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[29]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[28]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[27]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[26]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[25]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[24]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[23]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[22]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[21]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[20]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[19]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[18]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[17]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[16]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[15]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[14]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[13]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[12]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[11]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[10]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[9]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[8]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[7]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[6]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[5]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[4]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[3]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[2]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[1]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q0[0]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[31]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[30]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[29]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[28]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[27]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[26]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[25]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[24]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[23]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[22]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[21]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[20]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[19]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[18]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[17]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[16]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[15]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[14]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[13]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[12]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[11]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[10]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[9]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[8]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[7]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[6]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[5]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[4]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[3]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[2]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[1]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_0_q1[0]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[31]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[30]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[29]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[28]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[27]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[26]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[25]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[24]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[23]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[22]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[21]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[20]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[19]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[18]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[17]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[16]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[15]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[14]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[13]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[12]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[11]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[10]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[9]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[8]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[7]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[6]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[5]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[4]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[3]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[2]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[1]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q0[0]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q1[31]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q1[30]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q1[29]
WARNING: [Synth 8-3331] design a0_cal_initial has unconnected port la_1_q1[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1511.852 ; gain = 144.629 ; free physical = 24021 ; free virtual = 60733
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.852 ; gain = 144.629 ; free physical = 24032 ; free virtual = 60739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1511.852 ; gain = 144.629 ; free physical = 24032 ; free virtual = 60739
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/constraints/a0_cal_gemm_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_cal_gemm_1_0/constraints/a0_cal_gemm_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_cal_gemm_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_cal_gemm_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  FDE => FDRE: 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1992.859 ; gain = 9.004 ; free physical = 22827 ; free virtual = 59595
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1992.859 ; gain = 625.637 ; free physical = 23092 ; free virtual = 59860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1992.859 ; gain = 625.637 ; free physical = 23092 ; free virtual = 59860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_cal_gemm_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1992.859 ; gain = 625.637 ; free physical = 23091 ; free virtual = 59859
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_81_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2779]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2780]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2781]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2782]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2783]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2784]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2785]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2786]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2787]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2788]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2789]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2790]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2791]
INFO: [Synth 8-4471] merging register 'lout_22_addr_reg_2064_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2792]
INFO: [Synth 8-4471] merging register 'lout_23_addr_reg_2070_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2793]
INFO: [Synth 8-4471] merging register 'lout_24_addr_reg_2076_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2794]
INFO: [Synth 8-4471] merging register 'lout_25_addr_reg_2082_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2795]
INFO: [Synth 8-4471] merging register 'lout_26_addr_reg_2088_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2796]
INFO: [Synth 8-4471] merging register 'lout_27_addr_reg_2094_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2797]
INFO: [Synth 8-4471] merging register 'lout_28_addr_reg_2100_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2798]
INFO: [Synth 8-4471] merging register 'lout_29_addr_reg_2106_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2799]
INFO: [Synth 8-4471] merging register 'lout_2_addr_reg_1944_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2800]
INFO: [Synth 8-4471] merging register 'lout_30_addr_reg_2112_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2801]
INFO: [Synth 8-4471] merging register 'lout_31_addr_reg_2118_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2802]
INFO: [Synth 8-4471] merging register 'lout_3_addr_reg_1950_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2803]
INFO: [Synth 8-4471] merging register 'lout_4_addr_reg_1956_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2804]
INFO: [Synth 8-4471] merging register 'lout_5_addr_reg_1962_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2805]
INFO: [Synth 8-4471] merging register 'lout_6_addr_reg_1968_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2806]
INFO: [Synth 8-4471] merging register 'lout_7_addr_reg_1974_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2807]
INFO: [Synth 8-4471] merging register 'lout_8_addr_reg_1980_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2808]
INFO: [Synth 8-4471] merging register 'lout_9_addr_reg_1986_reg[7:0]' into 'lout_0_addr_reg_1932_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2809]
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2538]
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2539]
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2540]
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2541]
INFO: [Synth 8-4471] merging register 'lout_10_addr_reg_1992_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2537]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2544]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2545]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2546]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2547]
INFO: [Synth 8-4471] merging register 'lout_11_addr_reg_1998_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2543]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2550]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2551]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2552]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2553]
INFO: [Synth 8-4471] merging register 'lout_12_addr_reg_2004_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2549]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2556]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2557]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2558]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2559]
INFO: [Synth 8-4471] merging register 'lout_13_addr_reg_2010_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2555]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2562]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2563]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2564]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2565]
INFO: [Synth 8-4471] merging register 'lout_14_addr_reg_2016_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2561]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2568]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2569]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2570]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2571]
INFO: [Synth 8-4471] merging register 'lout_15_addr_reg_2022_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2567]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2574]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2575]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2576]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2577]
INFO: [Synth 8-4471] merging register 'lout_16_addr_reg_2028_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2573]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2580]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2581]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2582]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2583]
INFO: [Synth 8-4471] merging register 'lout_17_addr_reg_2034_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2579]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2586]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2587]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2588]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2589]
INFO: [Synth 8-4471] merging register 'lout_18_addr_reg_2040_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2585]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2592]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2593]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2594]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2595]
INFO: [Synth 8-4471] merging register 'lout_19_addr_reg_2046_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2591]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2598]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2599]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2600]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2601]
INFO: [Synth 8-4471] merging register 'lout_1_addr_reg_1938_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2597]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2604]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2605]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2606]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2607]
INFO: [Synth 8-4471] merging register 'lout_20_addr_reg_2052_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2603]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2610]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2611]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2612]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2613]
INFO: [Synth 8-4471] merging register 'lout_21_addr_reg_2058_pp0_iter9_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter9_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2609]
INFO: [Synth 8-4471] merging register 'lout_22_addr_reg_2064_pp0_iter5_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter5_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2616]
INFO: [Synth 8-4471] merging register 'lout_22_addr_reg_2064_pp0_iter6_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter6_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2617]
INFO: [Synth 8-4471] merging register 'lout_22_addr_reg_2064_pp0_iter7_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter7_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2618]
INFO: [Synth 8-4471] merging register 'lout_22_addr_reg_2064_pp0_iter8_reg_reg[7:0]' into 'lout_0_addr_reg_1932_pp0_iter8_reg_reg[7:0]' [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2619]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2537]
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2538]
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2539]
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2540]
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2541]
WARNING: [Synth 8-6014] Unused sequential element lout_10_addr_reg_1992_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2537]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2543]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2544]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2545]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2546]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2547]
WARNING: [Synth 8-6014] Unused sequential element lout_11_addr_reg_1998_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2543]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2549]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2550]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2551]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2552]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2553]
WARNING: [Synth 8-6014] Unused sequential element lout_12_addr_reg_2004_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2549]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2555]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2556]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2557]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2558]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2559]
WARNING: [Synth 8-6014] Unused sequential element lout_13_addr_reg_2010_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2555]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2561]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2562]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2563]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2564]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2565]
WARNING: [Synth 8-6014] Unused sequential element lout_14_addr_reg_2016_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2561]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2567]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2568]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2569]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2570]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2571]
WARNING: [Synth 8-6014] Unused sequential element lout_15_addr_reg_2022_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2567]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2573]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2574]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2575]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2576]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2577]
WARNING: [Synth 8-6014] Unused sequential element lout_16_addr_reg_2028_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2573]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2579]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2580]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2581]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2582]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2583]
WARNING: [Synth 8-6014] Unused sequential element lout_17_addr_reg_2034_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2579]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2585]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2586]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2587]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2588]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2589]
WARNING: [Synth 8-6014] Unused sequential element lout_18_addr_reg_2040_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2585]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2591]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2592]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2593]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2594]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2595]
WARNING: [Synth 8-6014] Unused sequential element lout_19_addr_reg_2046_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2591]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2597]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2598]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2599]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2600]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2601]
WARNING: [Synth 8-6014] Unused sequential element lout_1_addr_reg_1938_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2597]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2603]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2604]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2605]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2606]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2607]
WARNING: [Synth 8-6014] Unused sequential element lout_20_addr_reg_2052_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2603]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2609]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2610]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2611]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2612]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2613]
WARNING: [Synth 8-6014] Unused sequential element lout_21_addr_reg_2058_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2609]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2615]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2616]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2617]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2618]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2619]
WARNING: [Synth 8-6014] Unused sequential element lout_22_addr_reg_2064_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2615]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2621]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2622]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2623]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2624]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2625]
WARNING: [Synth 8-6014] Unused sequential element lout_23_addr_reg_2070_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2621]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2627]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2628]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter6_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2629]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter7_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2630]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter8_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2631]
WARNING: [Synth 8-6014] Unused sequential element lout_24_addr_reg_2076_pp0_iter9_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2627]
WARNING: [Synth 8-6014] Unused sequential element lout_25_addr_reg_2082_pp0_iter10_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2633]
WARNING: [Synth 8-6014] Unused sequential element lout_25_addr_reg_2082_pp0_iter5_reg_reg was removed.  [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_calulation_Loop_1_pr.v:2634]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_i_fu_1447_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/869e/hdl/verilog/a0_fifo_w32_d128_A.v:93]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_595_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_551_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_665_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 1992.863 ; gain = 625.641 ; free physical = 22982 ; free virtual = 59759
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'a0_cal_gemm_fadd_32nbkb:/a0_cal_gemm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_cal_gemm_fmul_32ncud:/a0_cal_gemm_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_cal_gemm_fmul_32ncud:/a0_cal_gemm_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_cal_gemm_fmul_32ncud:/a0_cal_gemm_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_cal_gemm_fmul_32ncud:/a0_cal_gemm_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_calulation_Loop_1_pr__GB0 |           1|     37382|
|2     |a0_calulation_Loop_1_pr__GB1 |           1|     10509|
|3     |a0_calulation_Loop_1_pr__GB2 |           1|     12239|
|4     |a0_stream_cal__GC0           |           1|       474|
|5     |a0_cal_gemm__GC0             |           1|      3090|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal lout_0_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_1_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_2_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_3_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_4_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_5_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_6_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_7_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_8_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_9_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_10_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_11_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_12_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_13_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_14_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_15_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_16_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_17_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_18_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_19_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_20_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_21_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_22_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_23_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_24_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_25_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_26_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_27_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_28_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_29_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_30_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal lout_31_U/a0_cal_gemm_lout_0_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U170/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U171/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U172/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U173/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U174/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U175/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U176/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U177/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U178/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U179/din1_buf1_reg[31]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[23]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[24]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[25]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[26]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[27]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[28]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[29]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[30]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[0]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[1]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[2]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[3]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[4]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[5]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[6]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[7]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[8]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[9]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[10]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[11]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[12]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[13]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[14]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[15]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[16]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[17]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[18]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[19]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[20]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[21]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U196/din1_buf1_reg[22]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[23]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[24]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[25]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[26]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[27]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[28]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[29]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[30]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[0]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[1]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[2]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[3]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[4]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[5]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[6]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[7]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[8]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[9]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[10]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[11]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[12]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[13]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[14]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[15]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[16]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[17]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[18]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[19]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[20]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[21]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U189/din1_buf1_reg[22]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[23]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[24]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[25]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[26]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[27]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[28]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[29]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[30]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[0]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[1]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[2]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[3]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[4]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[5]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[6]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[7]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[8]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[9]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[10]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[11]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[12]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[13]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[14]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[15]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U181/din1_buf1_reg[16]' (FDE) to 'inst/calulation_Loop_1_pr_U0i_2_1/cal_gemm_fmul_32ncud_U195/din1_buf1_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__15.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__15.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__16.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__16.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__17.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__17.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__18.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__18.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__19.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__19.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__20.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__20.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__21.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__21.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__21.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__10.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__12.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__14.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__15.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__16.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_stream_cal_fu_288i_2_4/\stream_cal_Loop_1_pr_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:37 . Memory (MB): peak = 1992.863 ; gain = 625.641 ; free physical = 22726 ; free virtual = 59542
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_stream_cal_fu_288i_2_4/i_2_0/inStream1_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_3/la_0_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_3/la_0_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_4/la_1_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_4/la_1_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_5/la_2_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_5/la_2_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_6/la_3_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_6/la_3_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_7/la_4_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_7/la_4_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_8/la_5_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_8/la_5_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_9/la_6_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_9/la_6_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_202/la_7_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_202/la_7_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_203/la_8_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_203/la_8_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_204/la_9_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_204/la_9_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_205/la_10_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_205/la_10_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_206/la_11_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_206/la_11_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_207/la_12_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_207/la_12_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_208/la_13_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_208/la_13_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_209/la_14_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_209/la_14_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_210/la_15_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_210/la_15_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_211/la_16_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_211/la_16_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_212/la_17_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_212/la_17_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_213/la_18_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_213/la_18_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_214/la_19_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_214/la_19_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_215/la_20_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_215/la_20_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_216/la_21_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_216/la_21_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_217/la_22_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_217/la_22_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_218/la_23_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_218/la_23_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_219/la_24_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_219/la_24_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_220/la_25_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_220/la_25_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_221/la_26_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_221/la_26_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_222/la_27_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_222/la_27_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_223/la_28_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_223/la_28_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_224/la_29_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_224/la_29_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_225/la_30_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_225/la_30_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_226/la_31_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_226/la_31_U/a0_cal_gemm_la_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_227/lout_0_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_228/lout_1_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_229/lout_2_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_230/lout_3_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_231/lout_4_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_232/lout_5_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_233/lout_6_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_234/lout_7_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_235/lout_8_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_236/lout_9_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_237/lout_10_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_238/lout_11_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_239/lout_12_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_240/lout_13_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_241/lout_14_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_242/lout_15_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_243/lout_16_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_244/lout_17_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_245/lout_18_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_246/lout_19_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_247/lout_20_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_248/lout_21_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_249/lout_22_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_250/lout_23_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_251/lout_24_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_252/lout_25_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_253/lout_26_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_254/lout_27_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_255/lout_28_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_256/lout_29_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_257/lout_30_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_258/lout_31_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_calulation_Loop_1_pr__GB0 |           1|     34165|
|2     |a0_calulation_Loop_1_pr__GB1 |           1|      9447|
|3     |a0_calulation_Loop_1_pr__GB2 |           1|     11065|
|4     |a0_stream_cal__GC0           |           1|       354|
|5     |a0_cal_gemm__GC0             |           1|      1757|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:48 . Memory (MB): peak = 1992.863 ; gain = 625.641 ; free physical = 22661 ; free virtual = 59477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:55 . Memory (MB): peak = 1992.875 ; gain = 625.652 ; free physical = 22560 ; free virtual = 59377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |a0_calulation_Loop_1_pr__GB0 |           1|     34165|
|2     |a0_calulation_Loop_1_pr__GB1 |           1|      9447|
|3     |a0_calulation_Loop_1_pr__GB2 |           1|     11065|
|4     |a0_stream_cal__GC0           |           1|       354|
|5     |a0_cal_gemm__GC0             |           1|      1757|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_stream_cal_fu_288/inStream1_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/lout_0_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/lout_1_U/a0_cal_gemm_lout_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:11 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 23085 ; free virtual = 59906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net lout_0_ce1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2874 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2817 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2875 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2818 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2876 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_2819 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[0] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[1] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[2] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[3] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[4] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[5] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[6] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_stream_cal_fu_288_lout_31_address1[7] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[0] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[1] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[2] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[3] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[4] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[5] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[6] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_address0[7] is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_we1 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net lout_0_ce0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net la_0_ce0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_stream_cal_fu_288/calulation_U0/calulation_Loop_1_pr_U0/la_0_load_reg_17720  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:13 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 23069 ; free virtual = 59891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 23068 ; free virtual = 59889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:02:20 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 22835 ; free virtual = 59652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:20 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 22828 ; free virtual = 59645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:02:21 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 22800 ; free virtual = 59617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:02:21 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 22790 ; free virtual = 59607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   131|
|2     |DSP48E1    |    32|
|3     |DSP48E1_1  |    32|
|4     |DSP48E1_2  |    32|
|5     |DSP48E1_3  |    32|
|6     |DSP48E1_4  |    32|
|7     |LUT1       |   150|
|8     |LUT2       |  1240|
|9     |LUT3       |  5247|
|10    |LUT4       |  2155|
|11    |LUT5       |  2424|
|12    |LUT6       |  2940|
|13    |MUXCY      |  2368|
|14    |MUXF7      |   128|
|15    |RAMB18E1   |     1|
|16    |RAMB18E1_2 |    32|
|17    |RAMB36E1   |    32|
|18    |SRL16E     |    10|
|19    |XORCY      |   800|
|20    |FDE        |    96|
|21    |FDRE       | 13752|
|22    |FDSE       |     9|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:02:22 . Memory (MB): peak = 2001.758 ; gain = 634.535 ; free physical = 22790 ; free virtual = 59607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 252 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:01:44 . Memory (MB): peak = 2001.758 ; gain = 153.527 ; free physical = 22851 ; free virtual = 59668
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:02:22 . Memory (MB): peak = 2001.762 ; gain = 634.535 ; free physical = 22850 ; free virtual = 59667
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3748 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 640 instances
  FDE => FDRE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
654 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:57 ; elapsed = 00:02:31 . Memory (MB): peak = 2024.910 ; gain = 670.270 ; free physical = 22747 ; free virtual = 59564
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/prj/prj.runs/zed_cal_gemm_1_0_synth_1/zed_cal_gemm_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2024.918 ; gain = 0.008 ; free physical = 22505 ; free virtual = 59335
