Analysis & Synthesis report for tbuff
Sun Jul 28 17:25:17 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated
 12. Source assignments for memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated
 13. Source assignments for memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated
 14. Source assignments for memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated
 15. Source assignments for memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated
 16. Source assignments for memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated
 17. Source assignments for vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated
 18. Source assignments for vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated
 19. Parameter Settings for User Entity Instance: memory_controller:memctrl
 20. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:TextMemoryS
 21. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:ColourMemoryS
 22. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:HighlightMemoryS
 23. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:TextMemoryL
 24. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:ColourMemoryL
 25. Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:HighlightMemoryL
 26. Parameter Settings for User Entity Instance: vga_render:va
 27. Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr
 28. Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr|altsyncram:CharInfoS
 29. Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr|altsyncram:CharInfoL
 30. Parameter Settings for User Entity Instance: vga_render:va|vga_controller:vcontrol
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "vga_render:va|m48:m48s"
 33. Port Connectivity Checks: "vga_render:va|m96:m96l"
 34. Port Connectivity Checks: "vga_render:va|getcharindexS:gciS"
 35. Port Connectivity Checks: "vga_render:va|getcharindexL:gciL"
 36. Port Connectivity Checks: "vga_render:va|access6bitf96:a6b96sl"
 37. Port Connectivity Checks: "vga_render:va|access6bitf48:a6b48sl"
 38. Port Connectivity Checks: "vga_render:va|access6bitf96:a6b96l"
 39. Port Connectivity Checks: "vga_render:va|access6bitf48:a6b48l"
 40. Port Connectivity Checks: "hex_decoder:h1"
 41. Port Connectivity Checks: "memory_controller:memctrl"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 28 17:25:17 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; tbuff                                       ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 199                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 124,960                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; tbuff              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------+---------+
; vga_render.v                     ; yes             ; User Verilog HDL File            ; /home/re4/git/csc258-final/vga_render.v                                ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; /home/re4/git/csc258-final/vga_controller.v                            ;         ;
; s_initial_text.mif               ; yes             ; User Memory Initialization File  ; /home/re4/git/csc258-final/s_initial_text.mif                          ;         ;
; s_initial_highlight.mif          ; yes             ; User Memory Initialization File  ; /home/re4/git/csc258-final/s_initial_highlight.mif                     ;         ;
; s_initial_colour.mif             ; yes             ; User Memory Initialization File  ; /home/re4/git/csc258-final/s_initial_colour.mif                        ;         ;
; memory_controller.v              ; yes             ; User Verilog HDL File            ; /home/re4/git/csc258-final/memory_controller.v                         ;         ;
; main.v                           ; yes             ; User Verilog HDL File            ; /home/re4/git/csc258-final/main.v                                      ;         ;
; char_rom.v                       ; yes             ; User Verilog HDL File            ; /home/re4/git/csc258-final/char_rom.v                                  ;         ;
; char_data_s.mif                  ; yes             ; User Memory Initialization File  ; /home/re4/git/csc258-final/char_data_s.mif                             ;         ;
; char_data_l.mif                  ; yes             ; User Memory Initialization File  ; /home/re4/git/csc258-final/char_data_l.mif                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /opt/altera/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_t2n1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_t2n1.tdf                      ;         ;
; db/altsyncram_a9n1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_a9n1.tdf                      ;         ;
; db/altsyncram_4in1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_4in1.tdf                      ;         ;
; db/altsyncram_02n1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_02n1.tdf                      ;         ;
; db/altsyncram_d8n1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_d8n1.tdf                      ;         ;
; db/altsyncram_7hn1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_7hn1.tdf                      ;         ;
; db/altsyncram_g731.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_g731.tdf                      ;         ;
; db/altsyncram_s831.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/re4/git/csc258-final/db/altsyncram_s831.tdf                      ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 446            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 560            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 328            ;
;     -- 5 input functions                    ; 42             ;
;     -- 4 input functions                    ; 72             ;
;     -- <=3 input functions                  ; 117            ;
;                                             ;                ;
; Dedicated logic registers                   ; 199            ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 124960         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 521            ;
; Total fan-out                               ; 6518           ;
; Average fan-out                             ; 4.99           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                    ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
; |main                                        ; 560 (1)             ; 199 (0)                   ; 124960            ; 0          ; 98   ; 0            ; |main                                                                                      ; main               ; work         ;
;    |hex_decoder:h0|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h0                                                                       ; hex_decoder        ; work         ;
;    |hex_decoder:h1|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h1                                                                       ; hex_decoder        ; work         ;
;    |hex_decoder:h2|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h2                                                                       ; hex_decoder        ; work         ;
;    |hex_decoder:h3|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h3                                                                       ; hex_decoder        ; work         ;
;    |hex_decoder:h4|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h4                                                                       ; hex_decoder        ; work         ;
;    |hex_decoder:h5|                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hex_decoder:h5                                                                       ; hex_decoder        ; work         ;
;    |l25c:delay|                              ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|l25c:delay                                                                           ; l25c               ; work         ;
;    |memory_controller:memctrl|               ; 105 (31)            ; 0 (0)                     ; 84000             ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl                                                            ; memory_controller  ; work         ;
;       |altsyncram:ColourMemoryL|             ; 0 (0)               ; 0 (0)                     ; 7200              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:ColourMemoryL                                   ; altsyncram         ; work         ;
;          |altsyncram_d8n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 7200              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated    ; altsyncram_d8n1    ; work         ;
;       |altsyncram:ColourMemoryS|             ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:ColourMemoryS                                   ; altsyncram         ; work         ;
;          |altsyncram_a9n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 28800             ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated    ; altsyncram_a9n1    ; work         ;
;       |altsyncram:HighlightMemoryL|          ; 0 (0)               ; 0 (0)                     ; 1200              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:HighlightMemoryL                                ; altsyncram         ; work         ;
;          |altsyncram_7hn1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1200              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated ; altsyncram_7hn1    ; work         ;
;       |altsyncram:HighlightMemoryS|          ; 0 (0)               ; 0 (0)                     ; 4800              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:HighlightMemoryS                                ; altsyncram         ; work         ;
;          |altsyncram_4in1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 4800              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated ; altsyncram_4in1    ; work         ;
;       |altsyncram:TextMemoryL|               ; 0 (0)               ; 0 (0)                     ; 8400              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:TextMemoryL                                     ; altsyncram         ; work         ;
;          |altsyncram_02n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8400              ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated      ; altsyncram_02n1    ; work         ;
;       |altsyncram:TextMemoryS|               ; 0 (0)               ; 0 (0)                     ; 33600             ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:TextMemoryS                                     ; altsyncram         ; work         ;
;          |altsyncram_t2n1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 33600             ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated      ; altsyncram_t2n1    ; work         ;
;       |largecoordstoaddr:rcl|                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|largecoordstoaddr:rcl                                      ; largecoordstoaddr  ; work         ;
;       |smallcoordstoaddr:rcs|                ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|memory_controller:memctrl|smallcoordstoaddr:rcs                                      ; smallcoordstoaddr  ; work         ;
;    |vga_render:va|                           ; 414 (106)           ; 198 (172)                 ; 40960             ; 0          ; 0    ; 0            ; |main|vga_render:va                                                                        ; vga_render         ; work         ;
;       |access16bit:a16b|                     ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|access16bit:a16b                                                       ; access16bit        ; work         ;
;       |access8bit:a8b|                       ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|access8bit:a8b                                                         ; access8bit         ; work         ;
;       |char_rom:cr|                          ; 0 (0)               ; 0 (0)                     ; 40960             ; 0          ; 0    ; 0            ; |main|vga_render:va|char_rom:cr                                                            ; char_rom           ; work         ;
;          |altsyncram:CharInfoL|              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |main|vga_render:va|char_rom:cr|altsyncram:CharInfoL                                       ; altsyncram         ; work         ;
;             |altsyncram_s831:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |main|vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated        ; altsyncram_s831    ; work         ;
;          |altsyncram:CharInfoS|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |main|vga_render:va|char_rom:cr|altsyncram:CharInfoS                                       ; altsyncram         ; work         ;
;             |altsyncram_g731:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |main|vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated        ; altsyncram_g731    ; work         ;
;       |getnextCharandRowL:nCaRL|             ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|getnextCharandRowL:nCaRL                                               ; getnextCharandRowL ; work         ;
;       |getnextCharandRowS:nCaRS|             ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|getnextCharandRowS:nCaRS                                               ; getnextCharandRowS ; work         ;
;       |m48:m48s|                             ; 47 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s                                                               ; m48                ; work         ;
;          |mux6:m0|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m0                                                       ; mux6               ; work         ;
;          |mux6:m1|                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m1                                                       ; mux6               ; work         ;
;          |mux6:m2|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m2                                                       ; mux6               ; work         ;
;          |mux6:m3|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m3                                                       ; mux6               ; work         ;
;          |mux6:m4|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m4                                                       ; mux6               ; work         ;
;          |mux6:m5|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m5                                                       ; mux6               ; work         ;
;          |mux6:m6|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m6                                                       ; mux6               ; work         ;
;          |mux6:m7|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m48:m48s|mux6:m7                                                       ; mux6               ; work         ;
;       |m96:m96l|                             ; 95 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l                                                               ; m96                ; work         ;
;          |mux6:m0|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m0                                                       ; mux6               ; work         ;
;          |mux6:m1|                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m1                                                       ; mux6               ; work         ;
;          |mux6:m2|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m2                                                       ; mux6               ; work         ;
;          |mux6:m3|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m3                                                       ; mux6               ; work         ;
;          |mux6:m4|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m4                                                       ; mux6               ; work         ;
;          |mux6:m5|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m5                                                       ; mux6               ; work         ;
;          |mux6:m6|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m6                                                       ; mux6               ; work         ;
;          |mux6:m7|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m7                                                       ; mux6               ; work         ;
;          |mux6:m8|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m8                                                       ; mux6               ; work         ;
;          |mux6:m9|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:m9                                                       ; mux6               ; work         ;
;          |mux6:ma|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:ma                                                       ; mux6               ; work         ;
;          |mux6:mb|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:mb                                                       ; mux6               ; work         ;
;          |mux6:mc|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:mc                                                       ; mux6               ; work         ;
;          |mux6:md|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:md                                                       ; mux6               ; work         ;
;          |mux6:me|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:me                                                       ; mux6               ; work         ;
;          |mux6:mf|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|m96:m96l|mux6:mf                                                       ; mux6               ; work         ;
;       |vga_controller:vcontrol|              ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_render:va|vga_controller:vcontrol                                                ; vga_controller     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1200         ; 6            ; 1200         ; 6            ; 7200  ; None                    ;
; memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 4800         ; 6            ; 4800         ; 6            ; 28800 ; s_initial_colour.mif    ;
; memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 1            ; 1200         ; 1            ; 1200  ; None                    ;
; memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4800         ; 1            ; 4800         ; 1            ; 4800  ; s_initial_highlight.mif ;
; memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 1200         ; 7            ; 1200         ; 7            ; 8400  ; None                    ;
; memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 4800         ; 7            ; 4800         ; 7            ; 33600 ; s_initial_text.mif      ;
; vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 128          ; 256          ; --           ; --           ; 32768 ; char_data_l.mif         ;
; vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 128          ; 64           ; --           ; --           ; 8192  ; char_data_s.mif         ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 199   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 176   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|vga_render:va|vga_controller:vcontrol|yCounter[4] ;
; 28:1               ; 6 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; Yes        ; |main|vga_render:va|outcol[0]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|vga_render:va|getnextCharandRowS:nCaRS|row[2]     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|vga_render:va|getnextCharandRowL:nCaRL|row[1]     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |main|memory_controller:memctrl|rascii[1]               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |main|vga_render:va|cx[1]                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |main|vga_render:va|access8bit:a8b|Mux7                 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |main|vga_render:va|access16bit:a16b|Mux14              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|vga_render:va|cy[5]                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl ;
+---------------------+-------------------------+------------------------+
; Parameter Name      ; Value                   ; Type                   ;
+---------------------+-------------------------+------------------------+
; S_INITIAL_HIGHLIGHT ; s_initial_highlight.mif ; String                 ;
; S_INITIAL_COLOUR    ; s_initial_colour.mif    ; String                 ;
; S_INITIAL_ASCII     ; s_initial_text.mif      ; String                 ;
; L_INITIAL_HIGHLIGHT ; l_initial_highlight.mif ; String                 ;
; L_INITIAL_COLOUR    ; l_initial_colour.mif    ; String                 ;
; L_INITIAL_ASCII     ; l_initial_text.mif      ; String                 ;
; NIL                 ; 0000000                 ; Unsigned Binary        ;
; NCLR                ; 111111                  ; Unsigned Binary        ;
; NHL                 ; 1                       ; Unsigned Binary        ;
+---------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:TextMemoryS ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 7                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 4800                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 7                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 4800                 ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; s_initial_text.mif   ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_t2n1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:ColourMemoryS ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 4800                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 4800                 ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; s_initial_colour.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_a9n1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:HighlightMemoryS ;
+------------------------------------+-------------------------+-------------------------------------+
; Parameter Name                     ; Value                   ; Type                                ;
+------------------------------------+-------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                             ;
; WIDTH_A                            ; 1                       ; Signed Integer                      ;
; WIDTHAD_A                          ; 13                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 4800                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WIDTH_B                            ; 1                       ; Signed Integer                      ;
; WIDTHAD_B                          ; 13                      ; Signed Integer                      ;
; NUMWORDS_B                         ; 4800                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                             ;
; BYTE_SIZE                          ; 8                       ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; INIT_FILE                          ; s_initial_highlight.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_4in1         ; Untyped                             ;
+------------------------------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:TextMemoryL ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 7                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 7                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 1200                 ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; l_initial_text.mif   ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_02n1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:ColourMemoryL ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 1200                 ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; l_initial_colour.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_d8n1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:memctrl|altsyncram:HighlightMemoryL ;
+------------------------------------+-------------------------+-------------------------------------+
; Parameter Name                     ; Value                   ; Type                                ;
+------------------------------------+-------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT               ; Untyped                             ;
; WIDTH_A                            ; 1                       ; Signed Integer                      ;
; WIDTHAD_A                          ; 11                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 1200                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                             ;
; WIDTH_B                            ; 1                       ; Signed Integer                      ;
; WIDTHAD_B                          ; 11                      ; Signed Integer                      ;
; NUMWORDS_B                         ; 1200                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                             ;
; BYTE_SIZE                          ; 8                       ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                             ;
; INIT_FILE                          ; l_initial_highlight.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_7hn1         ; Untyped                             ;
+------------------------------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_render:va ;
+----------------+--------+----------------------------------+
; Parameter Name ; Value  ; Type                             ;
+----------------+--------+----------------------------------+
; black          ; 000000 ; Unsigned Binary                  ;
+----------------+--------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr ;
+----------------+-----------------+-------------------------------------+
; Parameter Name ; Value           ; Type                                ;
+----------------+-----------------+-------------------------------------+
; CHAR_DATA_S    ; char_data_s.mif ; String                              ;
; CHAR_DATA_L    ; char_data_l.mif ; String                              ;
+----------------+-----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr|altsyncram:CharInfoS ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 64                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; char_data_s.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_g731      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_render:va|char_rom:cr|altsyncram:CharInfoL ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 256                  ; Signed Integer                  ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; char_data_l.mif      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_s831      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_render:va|vga_controller:vcontrol ;
+-------------------------+------------+---------------------------------------------+
; Parameter Name          ; Value      ; Type                                        ;
+-------------------------+------------+---------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                              ;
; MONOCHROME              ; FALSE      ; String                                      ;
; RESOLUTION              ; 640x480    ; String                                      ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                             ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                             ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                             ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                             ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                             ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                             ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                             ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                             ;
+-------------------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 8                                                     ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:TextMemoryS      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 7                                                     ;
;     -- NUMWORDS_A                         ; 4800                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 7                                                     ;
;     -- NUMWORDS_B                         ; 4800                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:ColourMemoryS    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                     ;
;     -- NUMWORDS_A                         ; 4800                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 6                                                     ;
;     -- NUMWORDS_B                         ; 4800                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:HighlightMemoryS ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 1                                                     ;
;     -- NUMWORDS_A                         ; 4800                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 4800                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:TextMemoryL      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 7                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 7                                                     ;
;     -- NUMWORDS_B                         ; 1200                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:ColourMemoryL    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 6                                                     ;
;     -- NUMWORDS_B                         ; 1200                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_controller:memctrl|altsyncram:HighlightMemoryL ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 1                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1200                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; vga_render:va|char_rom:cr|altsyncram:CharInfoS        ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 64                                                    ;
;     -- NUMWORDS_A                         ; 128                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; vga_render:va|char_rom:cr|altsyncram:CharInfoL        ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 256                                                   ;
;     -- NUMWORDS_A                         ; 128                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|m48:m48s" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; b    ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|m96:m96l" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; b    ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|getcharindexS:gciS"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cy   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|getcharindexL:gciL"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cy   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|access6bitf96:a6b96sl" ;
+---------------+-------+----------+------------------------------+
; Port          ; Type  ; Severity ; Details                      ;
+---------------+-------+----------+------------------------------+
; inputin[3..1] ; Input ; Info     ; Stuck at VCC                 ;
; inputin[0]    ; Input ; Info     ; Stuck at GND                 ;
+---------------+-------+----------+------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|access6bitf48:a6b48sl" ;
+---------------+-------+----------+------------------------------+
; Port          ; Type  ; Severity ; Details                      ;
+---------------+-------+----------+------------------------------+
; inputin[2..1] ; Input ; Info     ; Stuck at VCC                 ;
; inputin[0]    ; Input ; Info     ; Stuck at GND                 ;
+---------------+-------+----------+------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|access6bitf96:a6b96l" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; inputin ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "vga_render:va|access6bitf48:a6b48l" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; inputin ; Input ; Info     ; Stuck at VCC                      ;
+---------+-------+----------+-----------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h1"        ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[3..2] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:memctrl"                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; wrx       ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; wry       ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; wren      ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; wascii    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "wascii[6..1]" will be connected to GND. ;
; wascii    ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; wcolour   ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hix       ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hiy       ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; hien      ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
; highlight ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 199                         ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 166                         ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 12                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 570                         ;
;     arith             ; 68                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 32                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 19                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 501                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 60                          ;
;         5 data inputs ; 23                          ;
;         6 data inputs ; 328                         ;
; boundary_port         ; 98                          ;
; stratixv_ram_block    ; 348                         ;
;                       ;                             ;
; Max LUT depth         ; 10.60                       ;
; Average LUT depth     ; 4.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 28 17:24:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tbuff -c tbuff
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /home/re4/git/csc258-final/vga_pll.v Line: 36
Info (12021): Found 13 design units, including 13 entities, in source file vga_render.v
    Info (12023): Found entity 1: vga_render File: /home/re4/git/csc258-final/vga_render.v Line: 15
    Info (12023): Found entity 2: getcharindexS File: /home/re4/git/csc258-final/vga_render.v Line: 147
    Info (12023): Found entity 3: getcharindexL File: /home/re4/git/csc258-final/vga_render.v Line: 155
    Info (12023): Found entity 4: getnextCharandRowS File: /home/re4/git/csc258-final/vga_render.v Line: 163
    Info (12023): Found entity 5: getnextCharandRowL File: /home/re4/git/csc258-final/vga_render.v Line: 200
    Info (12023): Found entity 6: mux6 File: /home/re4/git/csc258-final/vga_render.v Line: 237
    Info (12023): Found entity 7: m48 File: /home/re4/git/csc258-final/vga_render.v Line: 249
    Info (12023): Found entity 8: m96 File: /home/re4/git/csc258-final/vga_render.v Line: 272
    Info (12023): Found entity 9: access8bit File: /home/re4/git/csc258-final/vga_render.v Line: 313
    Info (12023): Found entity 10: access6bitf48 File: /home/re4/git/csc258-final/vga_render.v Line: 329
    Info (12023): Found entity 11: access6bitf96 File: /home/re4/git/csc258-final/vga_render.v Line: 344
    Info (12023): Found entity 12: access16bit File: /home/re4/git/csc258-final/vga_render.v Line: 368
    Info (12023): Found entity 13: l25c File: /home/re4/git/csc258-final/vga_render.v Line: 392
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /home/re4/git/csc258-final/vga_controller.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file memory_controller.v
    Info (12023): Found entity 1: memory_controller File: /home/re4/git/csc258-final/memory_controller.v Line: 18
    Info (12023): Found entity 2: smallcoordstoaddr File: /home/re4/git/csc258-final/memory_controller.v Line: 304
    Info (12023): Found entity 3: largecoordstoaddr File: /home/re4/git/csc258-final/memory_controller.v Line: 320
Info (12021): Found 2 design units, including 2 entities, in source file main.v
    Info (12023): Found entity 1: main File: /home/re4/git/csc258-final/main.v Line: 1
    Info (12023): Found entity 2: hex_decoder File: /home/re4/git/csc258-final/main.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file char_rom.v
    Info (12023): Found entity 1: char_rom File: /home/re4/git/csc258-final/char_rom.v Line: 9
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(26): object "searchMode" assigned a value but never read File: /home/re4/git/csc258-final/main.v Line: 26
Info (12128): Elaborating entity "l25c" for hierarchy "l25c:delay" File: /home/re4/git/csc258-final/main.v Line: 24
Info (12128): Elaborating entity "memory_controller" for hierarchy "memory_controller:memctrl" File: /home/re4/git/csc258-final/main.v Line: 52
Warning (10034): Output port "DEBUG" at memory_controller.v(33) has no driver File: /home/re4/git/csc258-final/memory_controller.v Line: 33
Info (12128): Elaborating entity "smallcoordstoaddr" for hierarchy "memory_controller:memctrl|smallcoordstoaddr:wcs" File: /home/re4/git/csc258-final/memory_controller.v Line: 53
Info (12128): Elaborating entity "largecoordstoaddr" for hierarchy "memory_controller:memctrl|largecoordstoaddr:wcl" File: /home/re4/git/csc258-final/memory_controller.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:TextMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 134
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:TextMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 134
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:TextMemoryS" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 134
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "s_initial_text.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t2n1.tdf
    Info (12023): Found entity 1: altsyncram_t2n1 File: /home/re4/git/csc258-final/db/altsyncram_t2n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t2n1" for hierarchy "memory_controller:memctrl|altsyncram:TextMemoryS|altsyncram_t2n1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:ColourMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 164
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:ColourMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 164
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:ColourMemoryS" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 164
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "s_initial_colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9n1.tdf
    Info (12023): Found entity 1: altsyncram_a9n1 File: /home/re4/git/csc258-final/db/altsyncram_a9n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_a9n1" for hierarchy "memory_controller:memctrl|altsyncram:ColourMemoryS|altsyncram_a9n1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:HighlightMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 194
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:HighlightMemoryS" File: /home/re4/git/csc258-final/memory_controller.v Line: 194
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:HighlightMemoryS" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 194
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4800"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "s_initial_highlight.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf
    Info (12023): Found entity 1: altsyncram_4in1 File: /home/re4/git/csc258-final/db/altsyncram_4in1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4in1" for hierarchy "memory_controller:memctrl|altsyncram:HighlightMemoryS|altsyncram_4in1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:TextMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 223
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:TextMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 223
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:TextMemoryL" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 223
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1200"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "l_initial_text.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02n1.tdf
    Info (12023): Found entity 1: altsyncram_02n1 File: /home/re4/git/csc258-final/db/altsyncram_02n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_02n1" for hierarchy "memory_controller:memctrl|altsyncram:TextMemoryL|altsyncram_02n1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:ColourMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 253
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:ColourMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 253
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:ColourMemoryL" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 253
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1200"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "l_initial_colour.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d8n1.tdf
    Info (12023): Found entity 1: altsyncram_d8n1 File: /home/re4/git/csc258-final/db/altsyncram_d8n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d8n1" for hierarchy "memory_controller:memctrl|altsyncram:ColourMemoryL|altsyncram_d8n1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_controller:memctrl|altsyncram:HighlightMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 283
Info (12130): Elaborated megafunction instantiation "memory_controller:memctrl|altsyncram:HighlightMemoryL" File: /home/re4/git/csc258-final/memory_controller.v Line: 283
Info (12133): Instantiated megafunction "memory_controller:memctrl|altsyncram:HighlightMemoryL" with the following parameter: File: /home/re4/git/csc258-final/memory_controller.v Line: 283
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1200"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "l_initial_highlight.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7hn1.tdf
    Info (12023): Found entity 1: altsyncram_7hn1 File: /home/re4/git/csc258-final/db/altsyncram_7hn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7hn1" for hierarchy "memory_controller:memctrl|altsyncram:HighlightMemoryL|altsyncram_7hn1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h5" File: /home/re4/git/csc258-final/main.v Line: 61
Info (12128): Elaborating entity "vga_render" for hierarchy "vga_render:va" File: /home/re4/git/csc258-final/main.v Line: 85
Info (12128): Elaborating entity "access6bitf48" for hierarchy "vga_render:va|access6bitf48:a6b48l" File: /home/re4/git/csc258-final/vga_render.v Line: 44
Warning (10230): Verilog HDL assignment warning at vga_render.v(334): truncated value with size 7 to match size of target (6) File: /home/re4/git/csc258-final/vga_render.v Line: 334
Info (12128): Elaborating entity "access6bitf96" for hierarchy "vga_render:va|access6bitf96:a6b96l" File: /home/re4/git/csc258-final/vga_render.v Line: 45
Warning (10230): Verilog HDL assignment warning at vga_render.v(349): truncated value with size 7 to match size of target (6) File: /home/re4/git/csc258-final/vga_render.v Line: 349
Info (12128): Elaborating entity "getcharindexL" for hierarchy "vga_render:va|getcharindexL:gciL" File: /home/re4/git/csc258-final/vga_render.v Line: 60
Info (12128): Elaborating entity "getcharindexS" for hierarchy "vga_render:va|getcharindexS:gciS" File: /home/re4/git/csc258-final/vga_render.v Line: 61
Info (12128): Elaborating entity "getnextCharandRowL" for hierarchy "vga_render:va|getnextCharandRowL:nCaRL" File: /home/re4/git/csc258-final/vga_render.v Line: 62
Info (12128): Elaborating entity "getnextCharandRowS" for hierarchy "vga_render:va|getnextCharandRowS:nCaRS" File: /home/re4/git/csc258-final/vga_render.v Line: 63
Warning (10230): Verilog HDL assignment warning at vga_render.v(178): truncated value with size 32 to match size of target (6) File: /home/re4/git/csc258-final/vga_render.v Line: 178
Warning (10230): Verilog HDL assignment warning at vga_render.v(181): truncated value with size 4 to match size of target (3) File: /home/re4/git/csc258-final/vga_render.v Line: 181
Warning (10230): Verilog HDL assignment warning at vga_render.v(185): truncated value with size 32 to match size of target (6) File: /home/re4/git/csc258-final/vga_render.v Line: 185
Warning (10230): Verilog HDL assignment warning at vga_render.v(192): truncated value with size 32 to match size of target (7) File: /home/re4/git/csc258-final/vga_render.v Line: 192
Warning (10230): Verilog HDL assignment warning at vga_render.v(193): truncated value with size 32 to match size of target (6) File: /home/re4/git/csc258-final/vga_render.v Line: 193
Info (12128): Elaborating entity "access8bit" for hierarchy "vga_render:va|access8bit:a8b" File: /home/re4/git/csc258-final/vga_render.v Line: 66
Info (12128): Elaborating entity "access16bit" for hierarchy "vga_render:va|access16bit:a16b" File: /home/re4/git/csc258-final/vga_render.v Line: 67
Info (12128): Elaborating entity "m96" for hierarchy "vga_render:va|m96:m96l" File: /home/re4/git/csc258-final/vga_render.v Line: 71
Info (12128): Elaborating entity "mux6" for hierarchy "vga_render:va|m96:m96l|mux6:m0" File: /home/re4/git/csc258-final/vga_render.v Line: 279
Info (12128): Elaborating entity "m48" for hierarchy "vga_render:va|m48:m48s" File: /home/re4/git/csc258-final/vga_render.v Line: 72
Info (12128): Elaborating entity "char_rom" for hierarchy "vga_render:va|char_rom:cr" File: /home/re4/git/csc258-final/vga_render.v Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_render:va|char_rom:cr|altsyncram:CharInfoS" File: /home/re4/git/csc258-final/char_rom.v Line: 20
Info (12130): Elaborated megafunction instantiation "vga_render:va|char_rom:cr|altsyncram:CharInfoS" File: /home/re4/git/csc258-final/char_rom.v Line: 20
Info (12133): Instantiated megafunction "vga_render:va|char_rom:cr|altsyncram:CharInfoS" with the following parameter: File: /home/re4/git/csc258-final/char_rom.v Line: 20
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "char_data_s.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g731.tdf
    Info (12023): Found entity 1: altsyncram_g731 File: /home/re4/git/csc258-final/db/altsyncram_g731.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g731" for hierarchy "vga_render:va|char_rom:cr|altsyncram:CharInfoS|altsyncram_g731:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_render:va|char_rom:cr|altsyncram:CharInfoL" File: /home/re4/git/csc258-final/char_rom.v Line: 34
Info (12130): Elaborated megafunction instantiation "vga_render:va|char_rom:cr|altsyncram:CharInfoL" File: /home/re4/git/csc258-final/char_rom.v Line: 34
Info (12133): Instantiated megafunction "vga_render:va|char_rom:cr|altsyncram:CharInfoL" with the following parameter: File: /home/re4/git/csc258-final/char_rom.v Line: 34
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "char_data_l.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s831.tdf
    Info (12023): Found entity 1: altsyncram_s831 File: /home/re4/git/csc258-final/db/altsyncram_s831.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s831" for hierarchy "vga_render:va|char_rom:cr|altsyncram:CharInfoL|altsyncram_s831:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_render:va|vga_controller:vcontrol" File: /home/re4/git/csc258-final/vga_render.v Line: 143
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/re4/git/csc258-final/main.v Line: 12
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/re4/git/csc258-final/main.v Line: 13
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/re4/git/csc258-final/main.v Line: 4
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /home/re4/git/csc258-final/main.v Line: 6
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: /home/re4/git/csc258-final/main.v Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/re4/git/csc258-final/main.v Line: 2
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/re4/git/csc258-final/main.v Line: 2
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/re4/git/csc258-final/main.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/re4/git/csc258-final/main.v Line: 3
Info (21057): Implemented 1033 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 587 logic cells
    Info (21064): Implemented 348 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1044 megabytes
    Info: Processing ended: Sun Jul 28 17:25:17 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:46


