<!doctype html><html lang=zh class="js csstransforms3d"><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=generator content="Hugo 0.104.3"><meta name=description content="My Verilog Learning Note"><meta name=author content="Todd Zhou"><link rel=icon href=/images/favicon.png type=image/png><title>ååˆ†é’Ÿè¯­æ³•å…¥é—¨ | æˆ‘çš„Verilogå­¦ä¹ ç¬”è®°</title><link href=/css/nucleus.css?1666318554 rel=stylesheet><link href=/css/fontawesome-all.min.css?1666318554 rel=stylesheet><link href=/css/hybrid.css?1666318554 rel=stylesheet><link href=/css/featherlight.min.css?1666318554 rel=stylesheet><link href=/css/perfect-scrollbar.min.css?1666318554 rel=stylesheet><link href=/css/auto-complete.css?1666318554 rel=stylesheet><link href=/css/atom-one-dark-reasonable.css?1666318554 rel=stylesheet><link href=/css/theme.css?1666318554 rel=stylesheet><link href=/css/tabs.css?1666318554 rel=stylesheet><link href=/css/hugo-theme.css?1666318554 rel=stylesheet><link href=/css/theme-red.css?1666318554 rel=stylesheet><script src=/js/jquery-3.3.1.min.js?1666318554></script><style>:root #header+#content>#left>#rlblock_left{display:none!important}</style><style type=text/css>.goat{max-width:20rem;margin:0 auto}</style></head><body data-url=/%E5%9F%BA%E7%A1%80/%E5%8D%81%E5%88%86%E9%92%9F%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/><nav id=sidebar class=showVisitedLinks><div id=header-wrapper><div id=header><svg width="128" height="48" xmlns="http://www.w3.org/2000/svg" p-id="788" class="icon" t="1656056395349"><g><title>Layer 1</title><path stroke="null" id="svg_1" fill="#fff" p-id="789" d="m48.41434 31.54977H4.52092V11.79773h43.89342v19.75204zm-41.69875-2.19467h39.50408V13.9924h-39.50408v15.3627zm4.38934-15.3627h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zm6.58401.0H35.2463V8.50572h2.19467v5.48668zm6.58401.0h-2.19467V8.50572h2.19467v5.48668zM11.10492 34.84177h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0h-2.19467v-5.48668h2.19467v5.48668zm6.58401.0H41.8303v-5.48668h2.19467v5.48668zm4.38934 13.16803h-48.28276v-48.28276h2.19467v46.08809h46.08809v2.19467zm0-4.38934h-2.19467v-.54867l-4.38934-3.29201v-2.74334h2.19467v1.646l4.38934 3.29201v1.646zm-4.38934.0H41.8303v-1.646l4.38934-3.29201v-1.646h2.19467v2.74334l-4.38934 3.29201v.54867zm-36.21207-38.68107-3.29201-2.469v-2.74334h2.19467v1.646l1.09734.823 1.09734-.823v-1.646h2.19467v2.74334l-3.29201 2.469zm1.09734 1.37167h-2.19467V3.01905h2.19467v3.29201zm2.19467 24.14138h-2.19467v-7.03831l4.71086-4.71086 1.55163 1.55163-4.06782 4.06782v6.12972zm8.45716-5.8082-1.55163-1.55163 4.06782-4.06782v-6.12972h2.19467v7.03831l-4.71086 4.71086zm-1.87315-6.26249a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm13.16802.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm13.16803 6.58401a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm-24.14138.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm7.68135.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm8.77868.0a2.19467 2.19467.0 11-2.19467-2.19467 2.19467 2.19467.0 012.19467 2.19467zm3.61353-.32152-5.16516-5.16516h-6.12972v-2.19467h7.03831l5.8082 5.8082-1.55163 1.55163zm-5.8082 1.41885h-8.77868v-2.19467h8.77868v2.19467z"/><text font-weight="bold" transform="matrix(0.795614 0 0 0.795614 4.03875 -10.0944)" stroke="null" text-anchor="start" font-family="sans-serif" font-size="24" stroke-width="0" id="svg_2" y="35.70575" x="65.73177" fill="#fff">Verilog</text><text font-weight="bold" transform="matrix(0.795614 0 0 0.795614 4.03875 -11.2786)" stroke="null" text-anchor="start" font-family="sans-serif" font-size="24" stroke-width="0" id="svg_3" y="67.62416" x="66.06253" fill="#fff">Note</text></g></svg></div><div class=searchbox><label for=search-by><i class="fas fa-search"></i></label>
<input data-search-input id=search-by type=search placeholder>
<span data-search-clear><i class="fas fa-times"></i></span></div><script type=text/javascript src=/js/lunr.min.js?1666318554></script>
<script type=text/javascript src=/js/auto-complete.js?1666318554></script>
<script type=text/javascript>var baseurl="/"</script><script type=text/javascript src=/js/search.js?1666318554></script></div><div class=highlightable><ul class=topics><li data-nav-id=/%E5%9F%BA%E7%A1%80/ title=åŸºç¡€ class="dd-item
parent"><a href=/%E5%9F%BA%E7%A1%80/><b>1. </b>åŸºç¡€
<i class="fas fa-check read-icon"></i></a><ul><li data-nav-id=/%E5%9F%BA%E7%A1%80/1-verilog-basics/ title=ç®€ä»‹ class=dd-item><a href=/%E5%9F%BA%E7%A1%80/1-verilog-basics/>ç®€ä»‹
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/%E5%8D%81%E5%88%86%E9%92%9F%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/ title=ååˆ†é’Ÿè¯­æ³•å…¥é—¨ class="dd-item
active"><a href=/%E5%9F%BA%E7%A1%80/%E5%8D%81%E5%88%86%E9%92%9F%E8%AF%AD%E6%B3%95%E5%85%A5%E9%97%A8/>ååˆ†é’Ÿè¯­æ³•å…¥é—¨
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/1-introduction/ title=Introduction class=dd-item><a href=/%E5%9F%BA%E7%A1%80/1-introduction/>Introduction
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/2-introduction-to-logic-circuits/ title="Introduction to Logic Circuits" class=dd-item><a href=/%E5%9F%BA%E7%A1%80/2-introduction-to-logic-circuits/>Introduction to Logic Circuits
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/2.1-strategy-for-minimization/ title="Strategy for Minimization" class=dd-item><a href=/%E5%9F%BA%E7%A1%80/2.1-strategy-for-minimization/>Strategy for Minimization
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%9F%BA%E7%A1%80/3-number-and-arithmetic/ title="Number Representation and Arithmetic Circuits" class=dd-item><a href=/%E5%9F%BA%E7%A1%80/3-number-and-arithmetic/>Number Representation and Arithmetic Circuits
<i class="fas fa-check read-icon"></i></a></li></ul></li><li data-nav-id=/%E5%AE%9E%E9%AA%8C/ title=å®éªŒ class=dd-item><a href=/%E5%AE%9E%E9%AA%8C/><b>2. </b>å®éªŒ
<i class="fas fa-check read-icon"></i></a></li><li data-nav-id=/%E5%B7%A5%E5%85%B7/ title=å·¥å…· class=dd-item><a href=/%E5%B7%A5%E5%85%B7/><b>3. </b>å·¥å…·
<i class="fas fa-check read-icon"></i></a></li></ul><section id=shortcuts><h3></h3><ul><li><a class=padding href=https://github.com/matcornic/hugo-theme-learn><i class='fab fa-fw fa-github'></i> GitHub ä»“åº“</a></li><li><a class=padding href=/showcase><i class='fas fa-fw fa-camera'></i> å±•ç¤ºåŒº</a></li><li><a class=padding href=https://gohugo.io/><i class='fas fa-fw fa-bookmark'></i> Hugo æ–‡æ¡£</a></li><li><a class=padding href=/credits><i class='fas fa-fw fa-bullhorn'></i> é¸£è°¢</a></li></ul></section><section id=prefooter><hr><ul><li><a class=padding href=# data-clear-history-toggle><i class="fas fa-history fa-fw"></i></a></li></ul></section><section id=footer><p>For a Better Future ğŸ”†</p></section></div></nav><section id=body><div id=overlay></div><div class="padding highlightable"><div><div id=top-bar><div id=top-github-link><a class=github-link title href=https://github.com/TZ-Verilog/TZ-Verilog.github.io/edit/main/content/%e5%9f%ba%e7%a1%80/%e5%8d%81%e5%88%86%e9%92%9f%e8%af%ad%e6%b3%95%e5%85%a5%e9%97%a8/_index.zh.md target=blank><i class="fas fa-code-branch"></i>
<span id=top-github-link-text></span></a></div><div id=breadcrumbs itemscope itemtype=http://data-vocabulary.org/Breadcrumb><span id=sidebar-toggle-span><a href=# id=sidebar-toggle data-sidebar-toggle><i class="fas fa-bars"></i></a></span>
<span id=toc-menu><i class="fas fa-list-alt"></i></span>
<span class=links><a href=/>Learn Theme for Hugo</a> > <a href=/%E5%9F%BA%E7%A1%80/>åŸºç¡€</a> > ååˆ†é’Ÿè¯­æ³•å…¥é—¨</span></div><div class=progress><div class=wrapper><nav id=TableOfContents></nav></div></div></div></div><div id=head-tags></div><div id=body-inner><h1>ååˆ†é’Ÿè¯­æ³•å…¥é—¨</h1><iframe width=560 height=315 src=https://www.youtube.com/embed/vVYOV9MP5BA title="YouTube video player" frameborder=0 allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe><p>Verilog æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œå¯ä»¥ç”¨æ¥æè¿°æ•°å­—ç”µè·¯çš„è¡Œä¸ºã€‚æ¯”å¦‚ä¸‹é¢è¿™ä¸ª Flip-Flopï¼Œåœ¨æ—¶é’Ÿçš„ä¸Šå‡æ²¿å¤„ï¼Œå…¶è¾“å‡º Q ä¼šç­‰äºè¾“å…¥ Dã€‚ç”¨ Verilog æè¿°ä¸ºï¼š</p><p><img src=images/flip-flop.svg alt=Flip-Flop></p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>always</span>@(<span style=color:#66d9ef>posedge</span> clock)
</span></span><span style=display:flex><span>  Q<span style=color:#f92672>&lt;=</span>D;
</span></span></code></pre></div><p><code>always@()</code> ä¼šåœ¨æ»¡è¶³ <code>()</code> é‡Œçš„æ¡ä»¶æ—¶æ‰§è¡Œåé¢çš„ä»£ç å—ã€‚</p><p>æˆ‘ä»¬å¯ä»¥ç”¨è¿™ä¸ªæ¥è¡¨ç¤ºå¤æ‚çš„ç»„åˆé€»è¾‘ç”µè·¯ï¼Œå¦‚ï¼š</p><p><img src=images/combinational-logic.svg alt=ç»„åˆé€»è¾‘ç”µè·¯></p><p>è¿™æ˜¯ä¸ªé€‰æ‹©å™¨ï¼Œå½“ a=1 æ—¶ï¼Œfoo=b xor cï¼›å¦åˆ™ foo=b or c. ç”¨ Verilog æè¿°ä¸ºï¼š</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#75715e>/* 
</span></span></span><span style=display:flex><span><span style=color:#75715e>  å½“ a/b/c ä¸­æœ‰ä¸€ä¸ªå˜åŒ–æ—¶ï¼Œ
</span></span></span><span style=display:flex><span><span style=color:#75715e>  è¾“å‡ºéƒ½ä¼šæ”¹å˜
</span></span></span><span style=display:flex><span><span style=color:#75715e>*/</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always</span>@(a <span style=color:#66d9ef>or</span> b <span style=color:#66d9ef>or</span> c) 
</span></span><span style=display:flex><span>  <span style=color:#66d9ef>if</span> (a) foo <span style=color:#f92672>=</span> b <span style=color:#f92672>^</span> c;
</span></span><span style=display:flex><span>  <span style=color:#66d9ef>else</span> foo <span style=color:#f92672>=</span> b <span style=color:#f92672>|</span> c;
</span></span></code></pre></div><p>Verilog æä¾›äº†ä¸€ç§å«â€œè¿ç»­èµ‹å€¼â€ï¼ˆcontinuous assignmentï¼‰çš„è¯­æ³•æ¥ç®€åŒ–æè¿°ç»„åˆé€»è¾‘ç”µè·¯ï¼š</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>assign</span> foo <span style=color:#f92672>=</span> a<span style=color:#f92672>?</span>b<span style=color:#f92672>^</span>c:b<span style=color:#f92672>|</span>c;
</span></span><span style=display:flex><span><span style=color:#75715e>/* ä¸‰å…ƒè¿ç®—ç¬¦ ?: å’Œ C++ æ˜¯ä¸€æ ·çš„ */</span>
</span></span></code></pre></div><p>åœ¨ä¸Šé¢çš„è¯­å¥ä¸­ï¼Œæ¯å½“ç­‰å·å³è¾¹çš„é‡å˜åŒ–æ—¶ï¼Œç­‰å·å·¦è¾¹çš„é‡å°±ä¼šé‡æ–°è®¡ç®—ã€‚</p><p>æˆ‘ä»¬å¯ä»¥å°†è¿™äº›ç»„åˆæˆä¸€ä¸ªæ¨¡å—ï¼ˆmoduleï¼‰</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> flipflop(clock,b,c,Q); <span style=color:#75715e>/* å£°æ˜æ¨¡å—ã€æ¨¡å‹ä¸å¤–ç•Œè¿æ¥çš„ç«¯å£ */</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>input</span> clock,b,c; <span style=color:#75715e>/* å®šä¹‰ç«¯å£æ–¹å‘å’Œä½æ•°ï¼Œè¿™é‡Œéƒ½æ˜¯1ä½ */</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>output</span> Q; <span style=color:#75715e>/* å®šä¹‰ç«¯å£ç«¯å£æ–¹å‘å’Œä½æ•°ï¼Œè¿™é‡Œéƒ½æ˜¯1ä½ */</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>reg</span> Q; <span style=color:#75715e>/* å®šä¹‰å˜é‡ï¼Œreg ç±»å‹ç”¨äº always@ è¯­å¥*/</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>wire</span> D; <span style=color:#75715e>/* å®šä¹‰å˜é‡ï¼Œwire ç±»å‹ç”¨äº assign è¯­å¥ */</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always</span>@(<span style=color:#66d9ef>posedge</span> clock) <span style=color:#75715e>/* å¹¶è¡Œä»£ç  */</span>
</span></span><span style=display:flex><span>  <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    Q<span style=color:#f92672>&lt;=</span>D;
</span></span><span style=display:flex><span>  <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>assign</span> D<span style=color:#f92672>=</span>a<span style=color:#f92672>?</span>b<span style=color:#f92672>^</span>c:b<span style=color:#f92672>|</span>c; <span style=color:#75715e>/* å¹¶è¡Œä»£ç  */</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span> <span style=color:#75715e>/* æ¨¡å—ç»“æŸ */</span>
</span></span></code></pre></div><p>ä»¥ä¸Šå°±æ˜¯æœ¬æ–‡çš„å…¨éƒ¨å†…å®¹ï¼Œå°ç»“ä¸€ä¸‹ï¼šæˆ‘ä»¬ä»‹ç»äº†ä¸‰ç§Verilogå†™æ³•ï¼š</p><ul><li><code>always@(???edge clock)</code>ï¼šFlip-Flops and input logic</li><li><code>always@(*)</code>ï¼šæ ¹æ®è¡Œä¸ºå»ºæ¨¡çš„ç»„åˆé€»è¾‘ç”µè·¯</li><li><code>assign a = ...</code> æ ¹æ®ç»“æ„å»ºæ¨¡çš„ç»„åˆé€»è¾‘ç”µè·¯</li></ul><p>ä»¥åŠæ¨¡å—çš„å†™æ³•ã€‚Verilog è¯­æ³•å¹¶ä¸éš¾ï¼Œéš¾çš„æ˜¯è®¾è®¡ã€‚</p><footer class=footline></footer></div></div><div id=navigation><a class="nav nav-prev" href=/%E5%9F%BA%E7%A1%80/1-verilog-basics/ title=ç®€ä»‹><i class="fa fa-chevron-left"></i></a>
<a class="nav nav-next" href=/%E5%9F%BA%E7%A1%80/1-introduction/ title=Introduction style=margin-right:0><i class="fa fa-chevron-right"></i></a></div></section><div style=left:-1000px;overflow:scroll;position:absolute;top:-1000px;border:none;box-sizing:content-box;height:200px;margin:0;padding:0;width:200px><div style=border:none;box-sizing:content-box;height:200px;margin:0;padding:0;width:200px></div></div><script src=/js/clipboard.min.js?1666318554></script>
<script src=/js/perfect-scrollbar.min.js?1666318554></script>
<script src=/js/perfect-scrollbar.jquery.min.js?1666318554></script>
<script src=/js/jquery.sticky.js?1666318554></script>
<script src=/js/featherlight.min.js?1666318554></script>
<script src=/js/highlight.pack.js?1666318554></script>
<script>hljs.initHighlightingOnLoad()</script><script src=/js/modernizr.custom-3.6.0.js?1666318554></script>
<script src=/js/learn.js?1666318554></script>
<script src=/js/hugo-learn.js?1666318554></script>
<script src=https://unpkg.com/mermaid@8.8.0/dist/mermaid.min.js></script>
<script>mermaid.initialize({startOnLoad:!0})</script></body></html>