Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto e6e1ae8df18d4dd597c08f004acb1a35 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot j1soc_TB_behav xil_defaultlib.j1soc_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en_b' [/home/ferney/Descargas/j1soc_vivado/hdl/j1.v:46]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 13 for port 'adr_a' [/home/ferney/Descargas/j1soc_vivado/hdl/j1.v:47]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [/home/ferney/Descargas/j1soc_vivado/hdl/divider/div_16/div_16.v:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'd_out' [/home/ferney/Descargas/j1soc_vivado/hdl/j1soc.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
