
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08  382191.7      1.11    3112.2   84997.7                          
    0:01:08  382191.7      1.11    3112.2   84997.7                          
    0:01:09  382793.4      1.11    3109.7   84578.2                          
    0:01:09  383387.1      1.11    3107.2   84158.8                          
    0:01:10  383980.8      1.11    3104.6   83739.3                          
    0:01:10  384574.5      1.11    3102.1   83319.8                          
    0:01:10  385168.3      1.11    3099.6   82900.3                          
    0:01:11  385762.0      1.11    3097.0   82480.8                          
    0:01:11  386355.7      1.11    3094.5   82061.3                          
    0:01:12  386949.4      1.11    3091.9   81641.8                          
    0:01:13  387685.2      1.11    2485.5   63519.3                          
    0:01:14  388433.7      1.11    1837.4   44586.2                          
    0:01:14  389182.7      1.11    1189.3   25540.2                          
    0:01:15  389910.2      1.11     581.5    7141.9                          
    0:01:46  394622.7      0.75     342.3       0.0                          
    0:01:47  394597.2      0.75     342.3       0.0                          
    0:01:47  394597.2      0.75     342.3       0.0                          
    0:01:47  394597.4      0.75     342.3       0.0                          
    0:01:49  394597.4      0.75     342.3       0.0                          
    0:02:17  346896.4      1.13     328.7       0.0                          
    0:02:20  346832.1      0.76     316.1       0.0                          
    0:02:24  346848.3      0.74     312.5       0.0                          
    0:02:25  346852.8      0.74     311.9       0.0                          
    0:02:36  346855.5      0.73     311.2       0.0                          
    0:02:38  346861.6      0.73     310.9       0.0                          
    0:02:40  346863.2      0.73     310.4       0.0                          
    0:02:42  346872.8      0.73     309.6       0.0                          
    0:02:43  346884.7      0.72     308.9       0.0                          
    0:02:45  346892.5      0.72     308.2       0.0                          
    0:02:46  346897.0      0.71     307.7       0.0                          
    0:02:47  346907.9      0.71     307.3       0.0                          
    0:02:48  346917.2      0.71     306.6       0.0                          
    0:02:49  346926.5      0.71     306.2       0.0                          
    0:02:49  346942.5      0.71     305.9       0.0                          
    0:02:50  346951.5      0.71     305.2       0.0                          
    0:02:51  346960.3      0.71     304.8       0.0                          
    0:02:52  346965.3      0.71     304.5       0.0                          
    0:02:53  346972.0      0.71     303.9       0.0                          
    0:02:54  346971.7      0.71     303.9       0.0                          
    0:02:54  346971.7      0.71     303.9       0.0                          
    0:02:55  346971.7      0.71     303.9       0.0                          
    0:02:55  346971.7      0.71     303.9       0.0                          
    0:02:55  346971.7      0.71     303.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:55  346971.7      0.71     303.9       0.0                          
    0:02:55  346990.9      0.70     303.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:55  347038.0      0.70     299.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  347083.4      0.70     295.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  347129.7      0.70     292.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  347175.2      0.70     288.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  347221.5      0.70     284.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347267.0      0.70     280.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:56  347307.2      0.69     277.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:56  347331.6      0.69     276.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:02:56  347355.0      0.69     275.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:56  347388.0      0.68     274.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:56  347415.9      0.68     273.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:56  347454.8      0.68     272.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:02:56  347481.4      0.68     271.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347505.1      0.68     270.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347526.9      0.67     269.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:57  347542.8      0.67     269.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347569.7      0.66     268.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:57  347595.5      0.66     267.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:57  347621.0      0.66     265.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347658.0      0.66     263.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347700.0      0.66     260.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347737.0      0.66     257.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347779.0      0.66     254.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347816.0      0.66     252.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:57  347844.5      0.66     251.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347857.8      0.65     251.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347871.1      0.65     250.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347892.6      0.65     249.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:58  347898.7      0.64     249.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347912.0      0.64     249.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347915.8      0.64     249.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:02:58  347947.4      0.64     248.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347959.4      0.64     248.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:58  347983.9      0.64     247.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:02:58  347992.1      0.64     247.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:02:58  348001.9      0.64     246.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348025.9      0.64     246.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348050.4      0.63     245.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348065.5      0.63     245.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348078.6      0.63     244.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348094.2      0.63     244.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348109.9      0.63     243.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348126.7      0.63     243.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348129.9      0.63     243.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348150.9      0.63     242.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:59  348161.5      0.62     242.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:02:59  348179.6      0.62     241.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348190.5      0.62     241.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348207.6      0.62     240.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348228.8      0.62     239.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  348250.1      0.62     238.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  348271.4      0.62     237.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  348292.7      0.62     236.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  348310.5      0.62     235.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348322.2      0.61     235.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348339.2      0.61     234.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348351.7      0.61     234.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348360.2      0.61     234.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348374.1      0.61     233.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:00  348394.0      0.61     233.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:00  348406.3      0.60     232.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348416.4      0.59     232.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348421.2      0.59     232.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348424.4      0.59     232.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348437.7      0.59     231.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348449.1      0.59     231.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348459.7      0.59     231.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348476.5      0.58     230.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:01  348488.2      0.58     230.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348509.2      0.58     229.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348529.2      0.58     228.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  348539.0      0.58     227.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348543.8      0.58     227.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:01  348557.4      0.58     227.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348565.3      0.58     227.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348580.5      0.58     226.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348587.1      0.58     226.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348595.9      0.57     226.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348624.9      0.57     225.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348670.4      0.57     224.0      72.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348715.4      0.57     223.0     145.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348752.1      0.57     221.9     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348773.1      0.57     221.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348773.6      0.57     221.3     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348774.7      0.57     221.3     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:02  348788.8      0.57     220.9     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:02  348823.1      0.57     219.1     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:02  348854.2      0.57     217.5     193.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348888.3      0.57     216.2     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348907.1      0.57     215.7     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:03  348913.5      0.57     215.5     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348926.6      0.57     215.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348943.6      0.57     215.0     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348959.5      0.57     214.7     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348982.7      0.57     214.1     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348986.9      0.57     214.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348986.9      0.57     214.0     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:03  349018.3      0.56     213.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:03  349041.7      0.56     212.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349052.6      0.56     212.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349063.5      0.56     212.1     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349072.9      0.56     211.9     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349081.9      0.56     211.6     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349102.4      0.56     211.3     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349118.3      0.56     210.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349128.7      0.55     210.7     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:03:04  349152.9      0.55     209.6     193.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  349155.3      0.55     209.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349171.8      0.55     209.1     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:04  349194.4      0.55     208.5     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:03:04  349198.4      0.55     208.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  349223.1      0.55     208.1     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  349245.8      0.55     207.9     290.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349245.8      0.55     207.9     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349260.7      0.54     207.6     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  349261.7      0.54     207.5     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349276.6      0.54     207.0     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  349319.7      0.54     204.9     290.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:05  349334.1      0.54     204.1     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349346.6      0.54     203.6     290.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349359.9      0.54     203.3     290.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349388.1      0.54     201.9     290.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349388.1      0.54     201.9     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:05  349397.6      0.54     201.7     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:05  349417.6      0.54     200.5     290.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349437.5      0.54     199.3     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  349439.9      0.54     199.2     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349439.9      0.53     199.2     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349451.4      0.53     198.9     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349465.7      0.53     198.7     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349475.3      0.53     198.5     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349483.3      0.53     198.3     290.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349494.2      0.53     198.0     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349517.1      0.53     197.5     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349531.2      0.53     197.3     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349531.2      0.53     197.3     314.8 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:06  349538.9      0.52     197.0     314.8 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349554.9      0.52     196.7     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349566.6      0.52     196.2     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349586.2      0.52     195.3     314.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349598.7      0.52     194.7     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349603.3      0.52     194.4     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349609.9      0.52     194.2     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349632.8      0.52     193.2     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349649.3      0.52     192.5     314.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349659.4      0.52     192.2     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:07  349683.3      0.51     191.9     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349706.5      0.51     191.0     363.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349732.3      0.51     189.8     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  349746.6      0.51     189.2     363.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349760.5      0.51     188.6     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349769.5      0.51     188.3     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349795.6      0.51     187.6     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349806.0      0.51     187.4     363.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349820.9      0.51     186.7     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349836.0      0.51     185.9     363.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349836.0      0.51     185.9     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349836.0      0.51     185.9     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:08  349847.5      0.51     185.2     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:08  349847.2      0.51     185.2     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349870.6      0.51     184.2     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349894.0      0.51     183.3     363.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349905.4      0.51     183.0     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349918.2      0.51     182.7     363.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349923.8      0.51     182.5     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349941.3      0.51     182.2     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349952.8      0.51     182.0     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349957.8      0.51     181.8     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349958.6      0.50     181.7     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349973.0      0.50     181.3     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349983.6      0.50     181.1     363.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349989.2      0.50     181.1     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:09  350002.5      0.50     180.8     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:09  350003.1      0.50     180.7     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:10  350028.3      0.50     179.5     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350053.6      0.50     178.4     363.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350058.9      0.50     178.3     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350065.6      0.50     178.1     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:10  350068.2      0.50     178.0     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:10  350069.0      0.50     178.0     363.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350080.7      0.49     177.3     363.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350080.7      0.49     177.3     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350092.4      0.49     176.6     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:10  350114.2      0.49     175.6     363.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350121.4      0.49     175.5     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:10  350143.8      0.49     174.4     363.3 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  350154.4      0.49     174.2     363.3 path/path/path/genblk1.add_in_reg[31]/D
    0:03:11  350165.1      0.49     174.0     363.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350181.3      0.49     173.4     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  350189.5      0.49     173.2     363.3 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350195.1      0.49     173.0     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350223.6      0.49     171.6     363.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  350234.7      0.49     171.4     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350240.9      0.49     171.3     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350252.6      0.49     171.0     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:11  350265.6      0.48     170.6     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350265.3      0.48     170.6     363.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350267.7      0.48     170.6     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350280.2      0.48     170.0     363.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  350289.8      0.48     169.8     363.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350301.0      0.48     169.6     363.3 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:11  350301.8      0.48     169.4     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350316.9      0.48     169.1     363.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350323.3      0.48     168.9     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350329.2      0.48     168.7     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350331.6      0.48     168.5     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350353.6      0.48     167.6     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350366.2      0.48     167.2     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350373.3      0.47     167.1     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350386.4      0.47     166.5     363.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  350388.0      0.47     166.4     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350397.0      0.47     166.2     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350410.6      0.47     165.4     363.3 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350411.6      0.47     165.4     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350425.2      0.47     165.0     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:12  350431.1      0.47     164.9     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350440.9      0.47     164.7     363.3 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350464.3      0.47     163.7     363.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350481.3      0.47     163.4     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350495.4      0.47     162.9     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350497.8      0.47     162.8     363.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350514.8      0.47     162.6     363.3 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350514.8      0.47     162.5     363.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350521.5      0.47     162.5     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350533.5      0.47     161.9     363.3 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350554.5      0.47     161.4     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350575.5      0.47     160.9     411.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350584.0      0.47     160.5     411.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350595.2      0.47     160.3     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350600.5      0.46     159.9     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350618.3      0.46     159.5     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350620.7      0.46     159.4     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350628.7      0.46     159.0     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350639.1      0.46     158.6     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350666.2      0.46     157.7     411.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350677.9      0.46     157.3     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350679.8      0.46     157.3     411.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350690.1      0.46     157.1     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350701.3      0.46     156.6     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350702.4      0.46     156.6     411.7 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350713.3      0.46     156.2     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350721.0      0.46     156.1     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350722.3      0.46     156.0     411.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350723.4      0.46     155.8     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350742.8      0.46     154.6     411.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350758.0      0.45     154.4     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350785.4      0.45     153.9     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350798.1      0.45     153.4     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350810.9      0.45     152.8     435.9 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350810.9      0.45     152.8     435.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350827.4      0.45     152.1     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350829.5      0.45     152.0     435.9 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350835.1      0.45     151.8     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350842.0      0.45     151.6     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350856.9      0.45     151.0     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350858.8      0.45     151.0     435.9 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350873.4      0.45     150.7     435.9 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350887.5      0.45     150.3     435.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350901.3      0.45     149.8     435.9 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350901.9      0.45     149.8     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350902.7      0.45     149.8     435.9 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350908.0      0.45     149.6     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350916.0      0.44     149.6     435.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350915.4      0.44     149.5     435.9 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350924.0      0.44     149.4     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350928.7      0.44     149.3     435.9 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350935.4      0.44     149.3     435.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350935.9      0.44     149.3     435.9 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350951.1      0.44     148.8     435.9 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350954.0      0.44     148.7     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350960.7      0.44     148.5     435.9 path/path/path/genblk1.add_in_reg[30]/D
    0:03:17  350975.6      0.44     148.0     435.9 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350989.9      0.44     147.3     435.9 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351002.2      0.44     146.9     435.9 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351002.2      0.44     146.9     435.9 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351003.2      0.44     146.9     435.9 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351008.0      0.44     146.8     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351024.0      0.44     146.4     460.1 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:17  351038.6      0.44     146.0     460.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  351038.9      0.44     146.0     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:17  351044.2      0.44     145.9     460.1 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351051.9      0.44     145.7     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351051.9      0.44     145.7     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:18  351052.2      0.44     145.6     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351056.7      0.44     145.5     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351057.0      0.44     145.5     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351068.4      0.44     145.3     460.1 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351084.1      0.44     145.1     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351086.7      0.44     145.0     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351107.8      0.44     144.6     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351122.1      0.44     144.1     460.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  351129.0      0.44     143.9     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:18  351131.4      0.44     143.9     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:19  351132.8      0.43     143.9     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:19  351131.2      0.43     143.8     460.1 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351137.8      0.43     143.6     460.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  351153.5      0.43     143.2     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351154.8      0.43     143.1     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351179.3      0.43     142.7     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351183.6      0.43     142.4     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  351194.7      0.43     142.2     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351217.9      0.43     141.8     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:19  351217.9      0.43     141.8     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351241.3      0.43     141.0     484.3 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351244.0      0.43     141.0     484.3 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351253.0      0.43     140.8     484.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351263.6      0.43     140.7     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351270.3      0.43     140.4     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351270.8      0.43     140.4     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351271.9      0.43     140.4     484.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351277.5      0.43     140.3     484.3 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351282.8      0.43     140.2     484.3 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351285.4      0.43     140.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:20  351307.0      0.43     139.5     484.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351311.0      0.43     139.4     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351323.0      0.42     139.0     484.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351341.0      0.42     138.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351350.1      0.42     138.1     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351351.7      0.42     138.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351359.7      0.42     137.9     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351367.4      0.42     137.6     484.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351366.6      0.42     137.6     484.3 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351370.0      0.42     137.5     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351389.2      0.42     137.1     508.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351389.7      0.42     137.1     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351392.1      0.42     137.0     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351397.4      0.42     137.0     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351409.9      0.42     136.6     508.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351411.8      0.42     136.6     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351428.3      0.42     136.3     508.6 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351434.9      0.42     136.2     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351447.7      0.42     135.8     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351456.5      0.42     135.7     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351469.8      0.42     135.2     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351477.8      0.42     135.1     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351481.8      0.42     134.8     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351496.4      0.42     134.4     508.6 path/path/path/genblk1.add_in_reg[30]/D
    0:03:22  351502.0      0.42     134.1     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351505.2      0.42     134.0     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351515.5      0.42     133.8     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351522.7      0.41     133.5     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351526.4      0.41     133.3     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351532.3      0.41     133.1     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351535.5      0.41     133.0     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351535.5      0.41     133.0     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351547.7      0.41     132.8     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351553.0      0.41     132.7     508.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351556.5      0.41     132.5     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351556.2      0.41     132.4     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351569.5      0.41     132.1     508.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351583.4      0.41     131.3     508.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351583.4      0.41     131.3     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351593.7      0.41     130.9     508.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351595.9      0.41     130.9     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351605.4      0.41     130.8     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351607.0      0.41     130.7     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351614.0      0.41     130.6     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351614.0      0.41     130.6     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351627.3      0.41     130.3     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351640.3      0.41     129.9     508.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351649.1      0.41     129.5     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351654.9      0.41     129.3     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351656.5      0.40     129.1     508.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351669.8      0.40     128.7     508.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351674.6      0.40     128.6     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351674.3      0.40     128.5     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351674.3      0.40     128.5     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351674.3      0.40     128.5     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351687.1      0.40     128.3     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351694.6      0.40     127.9     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351703.9      0.40     127.9     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351712.9      0.40     127.6     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351712.9      0.40     127.5     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351712.9      0.40     127.5     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351712.9      0.40     127.4     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351725.4      0.40     127.1     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351735.0      0.40     126.8     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351735.0      0.40     126.8     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351744.6      0.40     126.6     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351744.6      0.40     126.6     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351745.4      0.40     126.6     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:26  351758.1      0.40     126.4     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351762.4      0.40     126.3     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351774.1      0.40     126.1     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351785.5      0.40     125.8     508.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351787.7      0.40     125.8     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351796.4      0.39     125.7     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351806.5      0.39     125.5     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351812.7      0.39     125.2     508.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351822.8      0.39     124.9     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351832.1      0.39     124.7     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351841.1      0.39     124.5     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351851.2      0.39     124.2     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351862.9      0.39     123.9     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351869.6      0.39     123.7     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:27  351882.6      0.39     123.4     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351891.7      0.38     123.1     508.6 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351900.2      0.38     122.8     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351910.3      0.38     122.5     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351918.5      0.38     122.3     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351921.2      0.38     122.2     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351927.8      0.38     122.1     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351939.5      0.38     121.7     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351951.8      0.38     121.4     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351965.3      0.38     121.1     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351971.2      0.38     121.0     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351984.8      0.38     120.6     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351994.6      0.38     120.2     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352003.4      0.38     120.0     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352006.8      0.38     119.9     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352013.2      0.38     119.8     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:28  352022.0      0.37     119.5     508.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  352029.4      0.37     119.3     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352036.6      0.37     119.2     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352050.7      0.37     118.9     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:28  352054.7      0.37     118.8     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:28  352068.3      0.37     118.5     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352077.1      0.37     118.3     508.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352088.5      0.37     117.9     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352100.7      0.37     117.6     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352107.9      0.37     117.3     508.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352116.7      0.37     117.0     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352127.6      0.37     116.8     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352139.0      0.37     116.5     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352146.0      0.37     116.2     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352155.0      0.37     115.9     508.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352167.8      0.37     115.6     508.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352172.8      0.37     115.5     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:29  352179.2      0.37     115.3     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:29  352191.7      0.37     114.9     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:29  352200.5      0.36     114.8     508.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  352207.1      0.36     114.6     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352215.9      0.36     114.5     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352218.3      0.36     114.4     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352229.5      0.36     114.1     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352236.7      0.36     114.0     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352250.5      0.36     113.6     508.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352261.7      0.36     113.2     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352274.2      0.36     112.9     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352280.8      0.36     112.7     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352288.3      0.36     112.5     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352297.8      0.36     112.3     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352305.8      0.36     112.2     508.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  352309.5      0.36     112.2     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352313.0      0.36     112.1     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352321.0      0.36     111.9     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:30  352326.8      0.36     111.8     508.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352335.3      0.36     111.6     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352344.9      0.36     111.4     508.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352358.5      0.36     111.1     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352367.3      0.36     110.8     508.6 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352370.2      0.36     110.7     508.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352381.4      0.35     110.5     508.6 path/path/path/genblk1.add_in_reg[31]/D
    0:03:31  352387.8      0.35     110.4     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352401.6      0.35     110.1     532.8 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352408.0      0.35     109.8     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352414.6      0.35     109.6     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352418.6      0.35     109.4     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352421.8      0.35     109.3     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352430.3      0.35     109.0     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352448.7      0.35     108.6     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352454.0      0.35     108.6     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352457.7      0.35     108.5     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352463.8      0.35     108.3     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352476.1      0.35     108.1     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352488.6      0.35     107.7     532.8 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352494.4      0.35     107.5     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352502.9      0.35     107.4     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352513.8      0.35     107.0     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352523.7      0.35     106.7     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352526.9      0.35     106.6     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352532.7      0.35     106.5     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352539.4      0.35     106.4     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352550.3      0.34     106.3     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352554.0      0.34     106.1     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352564.1      0.34     105.8     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352573.2      0.34     105.6     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352577.7      0.34     105.4     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352585.9      0.34     105.2     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352594.7      0.34     105.0     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352601.9      0.34     104.9     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352603.7      0.34     104.8     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352609.3      0.34     104.6     532.8 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352609.3      0.34     104.6     532.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352614.1      0.34     104.6     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352620.5      0.34     104.3     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352626.9      0.34     104.2     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352633.0      0.34     104.0     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352638.9      0.34     103.9     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352646.0      0.34     103.7     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352646.3      0.34     103.6     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352656.7      0.34     103.5     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352663.9      0.34     103.3     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352670.0      0.34     103.2     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352675.8      0.34     103.1     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352684.9      0.34     103.0     532.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352689.9      0.34     102.9     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352694.7      0.34     102.7     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352703.5      0.34     102.6     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352710.9      0.34     102.3     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352717.1      0.34     102.0     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352723.2      0.33     101.9     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352727.2      0.33     101.8     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352733.6      0.33     101.8     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352742.1      0.33     101.6     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352748.2      0.33     101.4     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352755.1      0.33     101.3     532.8 path/path/path/genblk1.add_in_reg[31]/D
    0:03:34  352761.2      0.33     101.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352769.5      0.33     101.0     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352776.9      0.33     100.8     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352782.8      0.33     100.6     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352787.3      0.33     100.4     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352792.9      0.33     100.3     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352798.5      0.33     100.1     532.8 path/path/path/genblk1.add_in_reg[31]/D
    0:03:35  352807.2      0.33      99.9     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352811.2      0.33      99.9     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352816.3      0.33      99.8     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352819.2      0.33      99.7     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352825.9      0.33      99.7     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352831.7      0.33      99.6     532.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352834.1      0.33      99.6     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352843.9      0.33      99.3     532.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352851.7      0.33      99.1     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352854.6      0.33      98.9     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352860.4      0.33      98.7     532.8 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352863.1      0.33      98.6     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352869.2      0.33      98.6     532.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352876.1      0.33      98.5     532.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352883.0      0.32      98.4     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352884.9      0.32      98.3     532.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352889.2      0.32      98.1     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352895.5      0.32      97.9     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352903.8      0.32      97.7     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352905.9      0.32      97.6     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352914.2      0.32      97.5     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352919.8      0.32      97.3     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352926.1      0.32      97.2     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352932.8      0.32      97.1     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352936.0      0.32      97.0     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352937.8      0.32      96.9     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352943.4      0.32      96.8     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352945.8      0.32      96.7     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352949.8      0.32      96.5     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352957.8      0.32      96.3     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352962.8      0.32      96.3     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352967.1      0.32      96.2     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352973.2      0.32      96.1     532.8 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352978.5      0.32      96.0     532.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352979.1      0.32      95.9     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352984.7      0.32      95.7     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352990.2      0.32      95.4     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352996.9      0.32      95.4     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  353000.6      0.32      95.3     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:37  353007.0      0.32      95.1     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:37  353012.6      0.32      95.0     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  353018.2      0.32      94.8     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:37  353020.6      0.32      94.8     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:37  353024.3      0.32      94.7     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  353028.0      0.32      94.7     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:37  353034.4      0.32      94.6     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  353041.6      0.32      94.5     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:37  353041.6      0.32      94.5     532.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  353047.7      0.31      94.5     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353052.8      0.31      94.3     532.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353055.1      0.31      94.2     532.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353063.7      0.31      94.1     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353072.4      0.31      94.1     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353075.9      0.31      94.0     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353080.9      0.31      93.9     532.8 path/path/path/genblk1.add_in_reg[31]/D
    0:03:38  353087.3      0.31      93.8     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353095.6      0.31      93.5     532.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353099.3      0.31      93.4     532.8 path/path/path/genblk1.add_in_reg[31]/D
    0:03:38  353101.7      0.31      93.4     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353100.6      0.31      93.3     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353108.1      0.31      93.1     532.8 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353113.9      0.31      93.0     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353116.3      0.31      93.0     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:38  353119.8      0.31      92.9     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353129.1      0.31      92.6     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:38  353137.3      0.31      92.5     532.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  353144.3      0.31      92.4     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353148.5      0.31      92.3     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353151.2      0.31      92.2     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  353156.0      0.31      92.0     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353161.8      0.31      92.0     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353170.1      0.31      91.7     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  353174.0      0.31      91.6     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353178.3      0.31      91.6     532.8 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353184.7      0.31      91.4     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353189.5      0.31      91.4     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:39  353192.4      0.31      91.3     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353198.5      0.31      91.3     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  353200.6      0.31      91.2     532.8 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353203.8      0.31      91.1     532.8 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:39  353203.8      0.31      91.1     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  353209.2      0.31      90.9     532.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  353210.8      0.30      90.8     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:40  353214.5      0.30      90.7     532.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  353214.5      0.30      90.7     532.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  353219.3      0.30      90.8     532.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  353224.1      0.30      90.5     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  353226.2      0.30      90.4     532.8                          
    0:03:43  353152.8      0.30      90.4     532.8                          
    0:03:43  353154.4      0.30      90.3     532.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:43  353154.4      0.30      90.3     532.8                          
    0:03:43  353116.6      0.30      90.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353121.1      0.30      90.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:43  353134.9      0.30      89.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  353134.9      0.30      89.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:43  353134.7      0.30      89.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:43  353145.9      0.30      89.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  353145.6      0.30      89.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353152.5      0.30      88.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353153.3      0.30      88.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353153.3      0.30      88.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353153.3      0.30      88.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353158.1      0.30      88.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  353163.7      0.30      88.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353163.7      0.30      88.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353165.5      0.30      88.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353165.5      0.30      88.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:44  353171.1      0.30      88.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353171.1      0.30      88.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353170.6      0.30      88.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353179.4      0.30      88.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353182.0      0.30      88.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353190.0      0.30      87.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  353190.0      0.30      87.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353197.5      0.30      87.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353198.3      0.30      87.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353198.8      0.30      87.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353198.8      0.30      87.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:45  353201.2      0.30      87.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353203.6      0.30      87.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:45  353203.6      0.30      87.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:45  353215.3      0.30      86.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  353225.4      0.30      86.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  353229.9      0.30      86.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  353234.4      0.30      86.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353235.8      0.30      86.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:46  353236.6      0.30      86.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:46  353236.6      0.30      86.4       0.0                          
    0:03:47  353236.6      0.30      86.4       0.0                          
    0:03:55  352385.6      0.30      86.4       0.0                          
    0:03:58  352311.7      0.30      86.7       0.0                          
    0:04:01  352273.9      0.30      86.7       0.0                          
    0:04:02  352272.3      0.30      86.7       0.0                          
    0:04:02  352270.7      0.30      86.7       0.0                          
    0:04:02  352270.7      0.30      86.7       0.0                          
    0:04:04  352270.7      0.30      86.7       0.0                          
    0:04:04  352192.8      0.30      87.4       0.0                          
    0:04:04  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.0      0.31      87.5       0.0                          
    0:04:05  352189.3      0.30      87.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:05  352190.4      0.30      87.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:05  352196.2      0.30      87.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352202.9      0.30      87.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352210.1      0.30      86.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  352214.1      0.30      86.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352214.6      0.30      86.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352215.4      0.30      86.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352216.2      0.30      86.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352223.4      0.30      86.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352234.0      0.30      86.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352235.3      0.30      86.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352238.5      0.30      85.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352240.7      0.30      85.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352244.9      0.30      85.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:06  352261.1      0.30      85.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352262.7      0.30      85.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352265.1      0.30      85.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352265.9      0.30      85.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352266.5      0.30      85.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352266.5      0.30      85.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352273.4      0.30      84.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352274.2      0.30      84.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352281.4      0.30      84.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352296.5      0.30      84.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352299.7      0.30      84.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352304.2      0.30      84.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352307.2      0.30      84.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352307.2      0.30      84.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352308.7      0.30      83.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352308.7      0.30      83.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352314.6      0.30      83.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  352323.9      0.30      83.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:08  352323.9      0.30      83.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:08  352328.7      0.30      83.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  352327.9      0.30      83.3       0.0                          
    0:04:09  352277.1      0.30      83.3       0.0                          
    0:04:18  352209.3      0.30      83.3       0.0                          
    0:04:20  352098.3      0.30      83.3       0.0                          
    0:04:21  351987.4      0.30      83.3       0.0                          
    0:04:21  351876.5      0.30      83.3       0.0                          
    0:04:22  351764.0      0.30      83.3       0.0                          
    0:04:22  351653.1      0.30      83.3       0.0                          
    0:04:23  351542.1      0.30      83.3       0.0                          
    0:04:23  351431.2      0.30      83.3       0.0                          
    0:04:24  351320.3      0.30      83.3       0.0                          
    0:04:24  351209.4      0.30      83.3       0.0                          
    0:04:25  351098.4      0.30      83.3       0.0                          
    0:04:25  350987.5      0.30      83.3       0.0                          
    0:04:26  350875.8      0.30      83.3       0.0                          
    0:04:26  350765.7      0.30      83.3       0.0                          
    0:04:27  350654.0      0.30      83.3       0.0                          
    0:04:27  350543.8      0.30      83.3       0.0                          
    0:04:27  350481.6      0.30      83.3       0.0                          
    0:04:28  350434.5      0.30      83.3       0.0                          
    0:04:28  350384.2      0.30      83.3       0.0                          
    0:04:28  350357.9      0.30      83.3       0.0                          
    0:04:29  350307.6      0.30      83.2       0.0                          
    0:04:29  350256.6      0.30      83.2       0.0                          
    0:04:29  350207.1      0.30      83.1       0.0                          
    0:04:30  350179.7      0.30      83.1       0.0                          
    0:04:30  350130.2      0.30      83.1       0.0                          
    0:04:30  350081.5      0.30      83.1       0.0                          
    0:04:31  350055.2      0.30      83.1       0.0                          
    0:04:31  350003.6      0.30      83.1       0.0                          
    0:04:31  349954.4      0.30      83.1       0.0                          
    0:04:32  349905.7      0.30      83.1       0.0                          
    0:04:32  349877.0      0.30      83.1       0.0                          
    0:04:32  349830.2      0.30      82.9       0.0                          
    0:04:33  349780.7      0.30      82.9       0.0                          
    0:04:33  349726.7      0.30      82.8       0.0                          
    0:04:34  349689.2      0.30      82.8       0.0                          
    0:04:34  349603.0      0.30      82.8       0.0                          
    0:04:35  349508.8      0.30      82.8       0.0                          
    0:04:35  349435.4      0.30      82.8       0.0                          
    0:04:36  349341.3      0.30      82.8       0.0                          
    0:04:37  349267.8      0.30      82.8       0.0                          
    0:04:37  349173.7      0.30      82.8       0.0                          
    0:04:38  349100.3      0.30      82.8       0.0                          
    0:04:38  349006.1      0.30      82.8       0.0                          
    0:04:39  348932.7      0.30      82.8       0.0                          
    0:04:39  348893.0      0.30      82.8       0.0                          
    0:04:41  348882.4      0.30      82.7       0.0                          
    0:04:41  348809.8      0.30      82.7       0.0                          
    0:04:43  348766.4      0.30      82.7       0.0                          
    0:04:43  348765.9      0.30      82.7       0.0                          
    0:04:48  348765.1      0.30      82.7       0.0                          
    0:04:51  348764.8      0.30      82.7       0.0                          
    0:04:52  348760.6      0.30      82.7       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:53  348740.9      0.30      83.1       0.0                          
    0:04:54  348741.7      0.30      83.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348742.2      0.30      83.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348748.9      0.30      82.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348753.9      0.30      82.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348753.1      0.30      82.8       0.0                          
    0:04:54  348753.1      0.30      82.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:54  348754.2      0.30      82.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:54  348756.9      0.30      82.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348756.9      0.30      82.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:55  348757.4      0.30      82.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:55  348759.8      0.30      82.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348765.6      0.30      82.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348766.7      0.30      82.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348772.0      0.30      82.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348777.3      0.30      81.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348778.1      0.30      81.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348778.7      0.30      81.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348780.3      0.30      81.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348782.7      0.30      81.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:55  348785.0      0.30      81.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:55  348786.9      0.29      81.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348788.0      0.29      81.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348788.0      0.29      81.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348788.8      0.29      81.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348790.1      0.29      81.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348790.6      0.29      81.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348792.8      0.29      81.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348795.2      0.29      81.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:56  348799.9      0.29      81.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:56  348804.5      0.29      81.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:56  348812.7      0.29      80.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348814.6      0.29      80.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348816.4      0.29      80.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348818.6      0.29      80.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348821.0      0.29      80.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348832.7      0.29      80.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348839.8      0.29      80.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348847.3      0.29      80.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348850.2      0.29      80.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348854.2      0.29      80.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348859.5      0.29      80.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:57  348861.4      0.29      80.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348868.8      0.29      80.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:57  348876.6      0.29      79.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348882.1      0.28      79.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348886.7      0.28      79.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348890.4      0.28      79.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348893.8      0.28      79.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348896.2      0.28      79.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348899.7      0.28      79.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348908.7      0.28      79.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348915.9      0.28      79.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348918.6      0.28      79.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:58  348922.0      0.28      78.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348926.8      0.28      78.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348931.3      0.28      78.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:58  348934.3      0.28      78.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  348939.9      0.28      78.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348949.4      0.28      78.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348952.1      0.28      78.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348961.4      0.28      78.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348967.8      0.28      78.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348971.0      0.28      78.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348972.8      0.28      78.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348977.4      0.28      78.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  348984.3      0.28      77.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348986.9      0.28      77.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348989.3      0.28      77.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348990.7      0.28      77.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:04:59  348991.7      0.28      77.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:59  348997.6      0.28      77.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:59  349005.3      0.28      77.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:59  349011.1      0.28      77.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:59  349016.2      0.28      77.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:00  349022.3      0.28      77.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349027.1      0.28      77.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349027.6      0.27      77.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349031.9      0.27      77.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349031.9      0.27      77.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:00  349035.1      0.27      77.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:00  349039.9      0.27      76.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:00  349042.3      0.27      76.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349044.7      0.27      76.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349048.1      0.27      76.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349057.4      0.27      76.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:00  349060.6      0.27      76.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:00  349065.1      0.27      76.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349071.5      0.27      76.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349077.9      0.27      76.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349084.8      0.27      76.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349089.6      0.27      76.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349094.1      0.27      76.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349098.4      0.27      76.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349101.1      0.27      76.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:05:01  349106.4      0.27      75.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349110.1      0.27      75.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349114.9      0.27      75.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349122.6      0.27      75.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349127.9      0.27      75.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349133.2      0.27      75.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:01  349140.7      0.27      75.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:01  349143.3      0.27      75.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:59:13 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             160488.174975
Buf/Inv area:                     6970.263941
Noncombinational area:          188655.173413
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349143.348388
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:59:27 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  87.8148 mW   (89%)
  Net Switching Power  =  10.6891 mW   (11%)
                         ---------
Total Dynamic Power    =  98.5040 mW  (100%)

Cell Leakage Power     =   7.1721 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.3343e+04        1.1304e+03        3.2099e+06        8.7681e+04  (  82.97%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.4748e+03        9.5589e+03        3.9623e+06        1.7995e+04  (  17.03%)
--------------------------------------------------------------------------------------------------
Total          8.7818e+04 uW     1.0689e+04 uW     7.1721e+06 nW     1.0568e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:59:28 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[17].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[17].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE32_LOGSIZE5_30)
                                                          0.00       0.21 f
  path/genblk1[17].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE32_30)
                                                          0.00       0.21 f
  path/genblk1[17].path/path/in0[1] (mac_b16_g1_15)       0.00       0.21 f
  path/genblk1[17].path/path/mult_21/a[1] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[17].path/path/mult_21/U833/ZN (INV_X1)     0.04       0.25 r
  path/genblk1[17].path/path/mult_21/U757/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[17].path/path/mult_21/U561/Z (BUF_X1)      0.04       0.36 r
  path/genblk1[17].path/path/mult_21/U873/ZN (OAI22_X1)
                                                          0.04       0.40 f
  path/genblk1[17].path/path/mult_21/U187/S (HA_X1)       0.08       0.48 f
  path/genblk1[17].path/path/mult_21/U786/ZN (NAND2_X1)
                                                          0.04       0.52 r
  path/genblk1[17].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.04       0.56 f
  path/genblk1[17].path/path/mult_21/U792/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[17].path/path/mult_21/U793/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[17].path/path/mult_21/U774/ZN (NAND2_X1)
                                                          0.03       0.67 r
  path/genblk1[17].path/path/mult_21/U775/ZN (NAND3_X1)
                                                          0.04       0.70 f
  path/genblk1[17].path/path/mult_21/U76/CO (FA_X1)       0.10       0.80 f
  path/genblk1[17].path/path/mult_21/U588/ZN (NAND2_X1)
                                                          0.04       0.84 r
  path/genblk1[17].path/path/mult_21/U590/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[17].path/path/mult_21/U613/ZN (NAND2_X1)
                                                          0.03       0.91 r
  path/genblk1[17].path/path/mult_21/U602/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[17].path/path/mult_21/U672/ZN (NAND2_X1)
                                                          0.04       0.99 r
  path/genblk1[17].path/path/mult_21/U662/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[17].path/path/mult_21/U778/ZN (NAND2_X1)
                                                          0.04       1.07 r
  path/genblk1[17].path/path/mult_21/U781/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[17].path/path/mult_21/U761/ZN (NAND2_X1)
                                                          0.04       1.14 r
  path/genblk1[17].path/path/mult_21/U763/ZN (NAND3_X1)
                                                          0.04       1.18 f
  path/genblk1[17].path/path/mult_21/U651/ZN (NAND2_X1)
                                                          0.03       1.21 r
  path/genblk1[17].path/path/mult_21/U601/ZN (NAND3_X1)
                                                          0.04       1.26 f
  path/genblk1[17].path/path/mult_21/U679/ZN (NAND2_X1)
                                                          0.04       1.29 r
  path/genblk1[17].path/path/mult_21/U675/ZN (NAND3_X1)
                                                          0.04       1.33 f
  path/genblk1[17].path/path/mult_21/U822/ZN (NAND2_X1)
                                                          0.04       1.37 r
  path/genblk1[17].path/path/mult_21/U819/ZN (NAND3_X1)
                                                          0.04       1.40 f
  path/genblk1[17].path/path/mult_21/U828/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[17].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[17].path/path/mult_21/U644/ZN (NAND2_X1)
                                                          0.03       1.51 r
  path/genblk1[17].path/path/mult_21/U647/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[17].path/path/mult_21/U666/ZN (NAND2_X1)
                                                          0.04       1.59 r
  path/genblk1[17].path/path/mult_21/U668/ZN (NAND3_X1)
                                                          0.04       1.63 f
  path/genblk1[17].path/path/mult_21/U631/ZN (NAND2_X1)
                                                          0.04       1.67 r
  path/genblk1[17].path/path/mult_21/U633/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[17].path/path/mult_21/U639/ZN (NAND2_X1)
                                                          0.03       1.75 r
  path/genblk1[17].path/path/mult_21/U542/ZN (NAND3_X1)
                                                          0.04       1.79 f
  path/genblk1[17].path/path/mult_21/U711/ZN (NAND2_X1)
                                                          0.04       1.82 r
  path/genblk1[17].path/path/mult_21/U714/ZN (NAND3_X1)
                                                          0.04       1.86 f
  path/genblk1[17].path/path/mult_21/U623/ZN (NAND2_X1)
                                                          0.04       1.90 r
  path/genblk1[17].path/path/mult_21/U625/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[17].path/path/mult_21/U594/ZN (NAND2_X1)
                                                          0.03       1.97 r
  path/genblk1[17].path/path/mult_21/U596/ZN (NAND3_X1)
                                                          0.04       2.01 f
  path/genblk1[17].path/path/mult_21/U657/ZN (NAND2_X1)
                                                          0.04       2.05 r
  path/genblk1[17].path/path/mult_21/U659/ZN (NAND3_X1)
                                                          0.04       2.09 f
  path/genblk1[17].path/path/mult_21/U700/ZN (NAND2_X1)
                                                          0.04       2.12 r
  path/genblk1[17].path/path/mult_21/U702/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[17].path/path/mult_21/U707/ZN (NAND2_X1)
                                                          0.04       2.21 r
  path/genblk1[17].path/path/mult_21/U694/ZN (NAND3_X1)
                                                          0.04       2.24 f
  path/genblk1[17].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.04       2.28 r
  path/genblk1[17].path/path/mult_21/U814/ZN (NAND3_X1)
                                                          0.04       2.32 f
  path/genblk1[17].path/path/mult_21/U817/ZN (NAND2_X1)
                                                          0.04       2.36 r
  path/genblk1[17].path/path/mult_21/U660/ZN (NAND3_X1)
                                                          0.04       2.40 f
  path/genblk1[17].path/path/mult_21/U685/ZN (NAND2_X1)
                                                          0.04       2.44 r
  path/genblk1[17].path/path/mult_21/U676/ZN (NAND3_X1)
                                                          0.04       2.47 f
  path/genblk1[17].path/path/mult_21/U799/ZN (NAND2_X1)
                                                          0.03       2.51 r
  path/genblk1[17].path/path/mult_21/U801/ZN (NAND3_X1)
                                                          0.04       2.55 f
  path/genblk1[17].path/path/mult_21/U803/ZN (NAND2_X1)
                                                          0.03       2.58 r
  path/genblk1[17].path/path/mult_21/U735/ZN (AND3_X1)
                                                          0.05       2.63 r
  path/genblk1[17].path/path/mult_21/product[31] (mac_b16_g1_15_DW_mult_tc_0)
                                                          0.00       2.63 r
  path/genblk1[17].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.64 r
  data arrival time                                                  2.64

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[17].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
