**************************************************
Report         : passing_points

Reference      : r:/WORK/mac_ref
Implementation : i:/WORK/mac_ds
Version        : V-2023.12
Date           : Mon May 12 15:12:04 2025
**************************************************

32 Passing compare points:

  Ref  DFF        r:/WORK/mac_ref/z_reg[0]
  Impl DFF        i:/WORK/mac_ds/z_reg[0]

  Ref  DFF        r:/WORK/mac_ref/z_reg[10]
  Impl DFF        i:/WORK/mac_ds/z_reg[10]

  Ref  DFF        r:/WORK/mac_ref/z_reg[11]
  Impl DFF        i:/WORK/mac_ds/z_reg[11]

  Ref  DFF        r:/WORK/mac_ref/z_reg[12]
  Impl DFF        i:/WORK/mac_ds/z_reg[12]

  Ref  DFF        r:/WORK/mac_ref/z_reg[13]
  Impl DFF        i:/WORK/mac_ds/z_reg[13]

  Ref  DFF        r:/WORK/mac_ref/z_reg[14]
  Impl DFF        i:/WORK/mac_ds/z_reg[14]

  Ref  DFF        r:/WORK/mac_ref/z_reg[15]
  Impl DFF        i:/WORK/mac_ds/z_reg[15]

  Ref  DFF        r:/WORK/mac_ref/z_reg[1]
  Impl DFF        i:/WORK/mac_ds/z_reg[1]

  Ref  DFF        r:/WORK/mac_ref/z_reg[2]
  Impl DFF        i:/WORK/mac_ds/z_reg[2]

  Ref  DFF        r:/WORK/mac_ref/z_reg[3]
  Impl DFF        i:/WORK/mac_ds/z_reg[3]

  Ref  DFF        r:/WORK/mac_ref/z_reg[4]
  Impl DFF        i:/WORK/mac_ds/z_reg[4]

  Ref  DFF        r:/WORK/mac_ref/z_reg[5]
  Impl DFF        i:/WORK/mac_ds/z_reg[5]

  Ref  DFF        r:/WORK/mac_ref/z_reg[6]
  Impl DFF        i:/WORK/mac_ds/z_reg[6]

  Ref  DFF        r:/WORK/mac_ref/z_reg[7]
  Impl DFF        i:/WORK/mac_ds/z_reg[7]

  Ref  DFF        r:/WORK/mac_ref/z_reg[8]
  Impl DFF        i:/WORK/mac_ds/z_reg[8]

  Ref  DFF        r:/WORK/mac_ref/z_reg[9]
  Impl DFF        i:/WORK/mac_ds/z_reg[9]

  Ref  Port       r:/WORK/mac_ref/z[0]
  Impl Port       i:/WORK/mac_ds/z[0]

  Ref  Port       r:/WORK/mac_ref/z[10]
  Impl Port       i:/WORK/mac_ds/z[10]

  Ref  Port       r:/WORK/mac_ref/z[11]
  Impl Port       i:/WORK/mac_ds/z[11]

  Ref  Port       r:/WORK/mac_ref/z[12]
  Impl Port       i:/WORK/mac_ds/z[12]

  Ref  Port       r:/WORK/mac_ref/z[13]
  Impl Port       i:/WORK/mac_ds/z[13]

  Ref  Port       r:/WORK/mac_ref/z[14]
  Impl Port       i:/WORK/mac_ds/z[14]

  Ref  Port       r:/WORK/mac_ref/z[15]
  Impl Port       i:/WORK/mac_ds/z[15]

  Ref  Port       r:/WORK/mac_ref/z[1]
  Impl Port       i:/WORK/mac_ds/z[1]

  Ref  Port       r:/WORK/mac_ref/z[2]
  Impl Port       i:/WORK/mac_ds/z[2]

  Ref  Port       r:/WORK/mac_ref/z[3]
  Impl Port       i:/WORK/mac_ds/z[3]

  Ref  Port       r:/WORK/mac_ref/z[4]
  Impl Port       i:/WORK/mac_ds/z[4]

  Ref  Port       r:/WORK/mac_ref/z[5]
  Impl Port       i:/WORK/mac_ds/z[5]

  Ref  Port       r:/WORK/mac_ref/z[6]
  Impl Port       i:/WORK/mac_ds/z[6]

  Ref  Port       r:/WORK/mac_ref/z[7]
  Impl Port       i:/WORK/mac_ds/z[7]

  Ref  Port       r:/WORK/mac_ref/z[8]
  Impl Port       i:/WORK/mac_ds/z[8]

  Ref  Port       r:/WORK/mac_ref/z[9]
  Impl Port       i:/WORK/mac_ds/z[9]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
