{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:22:22 2018 " "Info: Processing started: Wed Feb 28 21:22:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clkdic -c clkdiv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-BEHAV " "Info: Found design unit 1: clkdiv-BEHAV" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second-behav " "Info: Found design unit 1: second-behav" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 second " "Info: Found entity 1: second" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minute-behav " "Info: Found design unit 1: minute-behav" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 minute " "Info: Found entity 1: minute" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour-behav " "Info: Found design unit 1: hour-behav" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hour " "Info: Found entity 1: hour" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 day-behav " "Info: Found design unit 1: day-behav" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 day " "Info: Found entity 1: day" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "month.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file month.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 month-behav " "Info: Found design unit 1: month-behav" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 month " "Info: Found entity 1: month" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "year.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file year.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year-behav " "Info: Found design unit 1: year-behav" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 year " "Info: Found entity 1: year" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set-behav " "Info: Found design unit 1: set-behav" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 set " "Info: Found entity 1: set" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file change1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 change1-behav " "Info: Found design unit 1: change1-behav" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 change1 " "Info: Found entity 1: change1" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-behav " "Info: Found design unit 1: seg-behav" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Info: Found entity 1: seg" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_read.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_read-behav " "Info: Found design unit 1: key_read-behav" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 key_read " "Info: Found entity 1: key_read" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modes-behav " "Info: Found design unit 1: modes-behav" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 modes " "Info: Found entity 1: modes" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light-Behav " "Info: Found design unit 1: light-Behav" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 light " "Info: Found entity 1: light" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_minute-behav " "Info: Found design unit 1: alarm_minute-behav" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_minute " "Info: Found entity 1: alarm_minute" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_hour-behav " "Info: Found design unit 1: alarm_hour-behav" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_hour " "Info: Found entity 1: alarm_hour" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_set.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_set-behav " "Info: Found design unit 1: alarm_set-behav" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_set " "Info: Found entity 1: alarm_set" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-behav " "Info: Found design unit 1: alarm_clock-behav" {  } { { "alarm_clock.vhd" "" { Text "D:/altera/test/alarm_clock.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Info: Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "D:/altera/test/alarm_clock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-behav " "Info: Found design unit 1: reset-behav" {  } { { "reset.vhd" "" { Text "D:/altera/test/reset.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.vhd" "" { Text "D:/altera/test/reset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set set:inst20 " "Info: Elaborating entity \"set\" for hierarchy \"set:inst20\"" {  } { { "Block1.bdf" "inst20" { Schematic "D:/altera/test/Block1.bdf" { { 552 928 1056 744 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r set.vhd(26) " "Warning (10492): VHDL Process Statement warning at set.vhd(26): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yeari_h set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"yeari_h\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mini set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"mini\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "houri set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"houri\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dayi set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"dayi\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "monthi set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"monthi\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led1 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led1\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led2 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led2\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led3 set.vhd(14) " "Warning (10631): VHDL Process Statement warning at set.vhd(14): inferring latch(es) for signal or variable \"led3\", which holds its previous value in one or more paths through the process" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led3 set.vhd(14) " "Info (10041): Inferred latch for \"led3\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led2 set.vhd(14) " "Info (10041): Inferred latch for \"led2\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led1 set.vhd(14) " "Info (10041): Inferred latch for \"led1\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monthi set.vhd(14) " "Info (10041): Inferred latch for \"monthi\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dayi set.vhd(14) " "Info (10041): Inferred latch for \"dayi\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "houri set.vhd(14) " "Info (10041): Inferred latch for \"houri\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mini set.vhd(14) " "Info (10041): Inferred latch for \"mini\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yeari_h set.vhd(14) " "Info (10041): Inferred latch for \"yeari_h\" at set.vhd(14)" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second second:inst13 " "Info: Elaborating entity \"second\" for hierarchy \"second:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/altera/test/Block1.bdf" { { 216 728 840 312 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst1 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/altera/test/Block1.bdf" { { 216 608 704 312 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst21 " "Info: Elaborating entity \"reset\" for hierarchy \"reset:inst21\"" {  } { { "Block1.bdf" "inst21" { Schematic "D:/altera/test/Block1.bdf" { { 376 464 560 472 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_read key_read:inst11 " "Info: Elaborating entity \"key_read\" for hierarchy \"key_read:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "D:/altera/test/Block1.bdf" { { 728 640 760 824 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute minute:inst14 " "Info: Elaborating entity \"minute\" for hierarchy \"minute:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "D:/altera/test/Block1.bdf" { { 264 952 1064 360 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour hour:inst15 " "Info: Elaborating entity \"hour\" for hierarchy \"hour:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "D:/altera/test/Block1.bdf" { { 288 1120 1232 384 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "day day:inst16 " "Info: Elaborating entity \"day\" for hierarchy \"day:inst16\"" {  } { { "Block1.bdf" "inst16" { Schematic "D:/altera/test/Block1.bdf" { { 464 1152 1280 560 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "month month:inst17 " "Info: Elaborating entity \"month\" for hierarchy \"month:inst17\"" {  } { { "Block1.bdf" "inst17" { Schematic "D:/altera/test/Block1.bdf" { { 400 904 1024 496 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel month.vhd(13) " "Warning (10631): VHDL Process Statement warning at month.vhd(13): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] month.vhd(13) " "Info (10041): Inferred latch for \"sel\[0\]\" at month.vhd(13)" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] month.vhd(13) " "Info (10041): Inferred latch for \"sel\[1\]\" at month.vhd(13)" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year year:inst18 " "Info: Elaborating entity \"year\" for hierarchy \"year:inst18\"" {  } { { "Block1.bdf" "inst18" { Schematic "D:/altera/test/Block1.bdf" { { 360 704 816 456 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modes modes:inst9 " "Info: Elaborating entity \"modes\" for hierarchy \"modes:inst9\"" {  } { { "Block1.bdf" "inst9" { Schematic "D:/altera/test/Block1.bdf" { { 512 648 744 608 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst7 " "Info: Elaborating entity \"seg\" for hierarchy \"seg:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "D:/altera/test/Block1.bdf" { { 168 1704 1856 264 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt seg.vhd(93) " "Warning (10492): VHDL Process Statement warning at seg.vhd(93): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(95) " "Warning (10492): VHDL Process Statement warning at seg.vhd(95): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(96) " "Warning (10492): VHDL Process Statement warning at seg.vhd(96): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(97) " "Warning (10492): VHDL Process Statement warning at seg.vhd(97): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(98) " "Warning (10492): VHDL Process Statement warning at seg.vhd(98): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(99) " "Warning (10492): VHDL Process Statement warning at seg.vhd(99): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(100) " "Warning (10492): VHDL Process Statement warning at seg.vhd(100): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(101) " "Warning (10492): VHDL Process Statement warning at seg.vhd(101): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "idata seg.vhd(102) " "Warning (10492): VHDL Process Statement warning at seg.vhd(102): signal \"idata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg_duan seg.vhd(47) " "Warning (10631): VHDL Process Statement warning at seg.vhd(47): inferring latch(es) for signal or variable \"seg_duan\", which holds its previous value in one or more paths through the process" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(122) " "Warning (10492): VHDL Process Statement warning at seg.vhd(122): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(123) " "Warning (10492): VHDL Process Statement warning at seg.vhd(123): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(124) " "Warning (10492): VHDL Process Statement warning at seg.vhd(124): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(125) " "Warning (10492): VHDL Process Statement warning at seg.vhd(125): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(126) " "Warning (10492): VHDL Process Statement warning at seg.vhd(126): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(127) " "Warning (10492): VHDL Process Statement warning at seg.vhd(127): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(128) " "Warning (10492): VHDL Process Statement warning at seg.vhd(128): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_duan seg.vhd(129) " "Warning (10492): VHDL Process Statement warning at seg.vhd(129): signal \"seg_duan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(130) " "Warning (10492): VHDL Process Statement warning at seg.vhd(130): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(131) " "Warning (10492): VHDL Process Statement warning at seg.vhd(131): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(132) " "Warning (10492): VHDL Process Statement warning at seg.vhd(132): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(133) " "Warning (10492): VHDL Process Statement warning at seg.vhd(133): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(134) " "Warning (10492): VHDL Process Statement warning at seg.vhd(134): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(135) " "Warning (10492): VHDL Process Statement warning at seg.vhd(135): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(136) " "Warning (10492): VHDL Process Statement warning at seg.vhd(136): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seg_wei seg.vhd(137) " "Warning (10492): VHDL Process Statement warning at seg.vhd(137): signal \"seg_wei\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[0\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[0\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[1\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[1\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[2\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[2\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[3\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[3\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[4\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[4\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[5\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[5\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[6\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[6\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_duan\[7\] seg.vhd(47) " "Info (10041): Inferred latch for \"seg_duan\[7\]\" at seg.vhd(47)" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change1 change1:inst " "Info: Elaborating entity \"change1\" for hierarchy \"change1:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/altera/test/Block1.bdf" { { 184 1440 1624 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_hour alarm_hour:inst5 " "Info: Elaborating entity \"alarm_hour\" for hierarchy \"alarm_hour:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "D:/altera/test/Block1.bdf" { { 824 1040 1152 920 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alarm_hour.vhd(13) " "Warning (10492): VHDL Process Statement warning at alarm_hour.vhd(13): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_set alarm_set:inst2 " "Info: Elaborating entity \"alarm_set\" for hierarchy \"alarm_set:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/altera/test/Block1.bdf" { { 840 864 984 968 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_minute alarm_minute:inst6 " "Info: Elaborating entity \"alarm_minute\" for hierarchy \"alarm_minute:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/altera/test/Block1.bdf" { { 944 1048 1160 1040 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset alarm_minute.vhd(13) " "Warning (10492): VHDL Process Statement warning at alarm_minute.vhd(13): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_clock alarm_clock:inst8 " "Info: Elaborating entity \"alarm_clock\" for hierarchy \"alarm_clock:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "D:/altera/test/Block1.bdf" { { -48 1464 1616 112 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light light:inst4 " "Info: Elaborating entity \"light\" for hierarchy \"light:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/altera/test/Block1.bdf" { { 56 1720 1840 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Info: Clock multiplexers have been protected" {  } {  } 0 0 "Clock multiplexers have been protected" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "clkdiv:inst1\|TIME\[0\] seg:inst7\|clk2 " "Info: Duplicate register \"clkdiv:inst1\|TIME\[0\]\" merged to single register \"seg:inst7\|clk2\"" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 11 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "change1:inst\|key_value\[1\] data_in GND " "Warning (14130): Reduced register \"change1:inst\|key_value\[1\]\" with stuck data_in port to stuck value GND" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 24 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led1 " "Warning: Latch set:inst20\|led1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[2\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led2 " "Warning: Latch set:inst20\|led2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[1\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|led3 " "Warning: Latch set:inst20\|led3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[0\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[0\] " "Warning: Latch seg:inst7\|seg_duan\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[1\] " "Warning: Latch seg:inst7\|seg_duan\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA second:inst13\|r\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal second:inst13\|r\[2\]" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[2\] " "Warning: Latch seg:inst7\|seg_duan\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[3\] " "Warning: Latch seg:inst7\|seg_duan\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[4\] " "Warning: Latch seg:inst7\|seg_duan\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[5\] " "Warning: Latch seg:inst7\|seg_duan\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "seg:inst7\|seg_duan\[6\] " "Warning: Latch seg:inst7\|seg_duan\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA seg:inst7\|cnt\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal seg:inst7\|cnt\[7\]" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|mini " "Warning: Latch set:inst20\|mini has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set:inst20\|r\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal set:inst20\|r\[1\]" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|monthi " "Warning: Latch set:inst20\|monthi has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|houri " "Warning: Latch set:inst20\|houri has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set:inst20\|dayi " "Warning: Latch set:inst20\|dayi has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modes:inst9\|t " "Warning: Ports D and ENA on the latch are fed by the same signal modes:inst9\|t" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "month:inst17\|sel\[0\] " "Warning: Latch month:inst17\|sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA month:inst17\|r\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal month:inst17\|r\[4\]" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "month:inst17\|sel\[1\] " "Warning: Latch month:inst17\|sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA month:inst17\|r\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal month:inst17\|r\[0\]" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "year:inst18\|a\[2\] data_in GND " "Warning (14130): Reduced register \"year:inst18\|a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "857 " "Info: Implemented 857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "842 " "Info: Implemented 842 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Allocated 223 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:22:27 2018 " "Info: Processing ended: Wed Feb 28 21:22:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
