/dts-v1/;

/ {
	model = "MT6875";
	compatible = "mediatek,MT6873";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	bootprof {
		lk_logo_t = <0x635>;
		lk_t = <0x1699>;
		pl_t = <0x681>;
	};

	md_attr_node {
		mediatek,md_product_name_model_id = <0xf0f0f0f>;
		mediatek,md_drdi_rf_set_idx = <0x06>;
		compatible = "mediatek,md_attr_node";
	};

	debug-kinfo {
		memory-region = <0x38020000>;
		compatible = "google,debug-kinfo";
	};

	firmware {

		android {
			mode = "normal";
			serialno = "k7qclfeefmh6ivbi";
			hardware = "mt6873";
			compatible = "android,firmware";
		};
	};

	mt6360_pmu_dts {
		status = "ok";
		mt6360,intr_gpio_num = <0x18>;
		mt6360,intr_gpio = <0x02 0x18 0x00>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		phandle = <0x03>;

		adc {
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-parent = <0x03>;
			interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
			interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
			#io-channel-cells = <0x01>;
			phandle = <0x04>;
		};

		chg {
			compatible = "mediatek,mt6360_pmu_chg";
			interrupt-parent = <0x03>;
			interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
			interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
			io-channels = <0x04 0x00 0x04 0x01 0x04 0x03 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x08 0x04 0x0a>;
			io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
			chg_name = "primary_chg";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x43e6d0>;
			ieoc = <0x30d40>;
			safety_timer = <0x0c>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			en_te = <0x01>;
			en_wdt = <0x01>;
			en_otg_wdt = <0x01>;
			aicc_once = <0x01>;
			post_aicc = <0x01>;
			batoc_notify = <0x00>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			interrupt-parent = <0x03>;
			interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
			interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
			fled_vmid_track = <0x00>;
			fled_strb_tout = <0x4e0>;
			fled1_tor_cur = <0x927c>;
			fled1_strb_cur = <0xb71b0>;
			fled2_tor_cur = <0x927c>;
			fled2_strb_cur = "\0\f5";
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_name = "white\0mt6360_pmu_led2\0mt6360_pmu_led3\0mt6360_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		core {
			compatible = "mediatek,mt6360_pmu_core";
			interrupt-parent = <0x03>;
			interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
			interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
			mren = <0x01>;
			apwdtrst_en = <0x01>;
			cc_open_sel = <0x03>;
			i2c_cc_open_tsel = <0x01>;
			ldo5_otp_en = <0x00>;
		};
	};

	mt6360_pmic_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
		interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
		pwr_off_seq = <0x6000204>;
		phandle = <0xca>;

		buck1 {
			regulator-compatible = "BUCK1";
			regulator-name = "VMDLA";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-name = "VDRAM1";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-name = "VMDDR";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};

		ldo7 {
			regulator-compatible = "LDO7";
			regulator-name = "VDRAM2";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};
	};

	mt6360_ldo_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
		interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
		phandle = <0xcb>;
		sdcard_det_en = <0x01>;
		sdcard_hlact = <0x00>;

		ldo1 {
			regulator-compatible = "LDO1";
			regulator-name = "VFP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xcc>;
		};

		ldo2 {
			regulator-compatible = "LDO2";
			regulator-name = "vtp";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			regulator-always-on;
			phandle = <0xcd>;
			regulator-default-on = <0x01>;
			status = "okay";
		};

		ldo3 {
			regulator-compatible = "LDO3";
			regulator-name = "VMC";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x49>;
		};

		ldo5 {
			regulator-compatible = "LDO5";
			regulator-name = "VMCH";
			regulator-min-microvolt = <0x2932e0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x48>;
		};
	};

	type_c_port0 {
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x05>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x00>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6360pd,intr_gpio = <0x02 0x19 0x00>;
		mt6360pd,intr_gpio_num = <0x19>;
		mt6360pd,pcb_gpio = <0x02 0x13 0x00>;
		mt6360pd,pcb_gpio_num = <0x13>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		interrupt-parent = <0x03>;
		interrupts = <0x40 0x00>;
		interrupt-names = "usbid_evt";
		phandle = <0xce>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x21>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x02>;
			pd,sink-pdo-data = <0x1912c 0x190c8>;
			pd,id-vdo-size = <0x06>;
			pd,id-vdo-data = <0xd54029cf 0x00 0x63600000 0x41800000 0x00 0x21800000>;
			bat,nr = <0x01>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	chosen {
		mrdump,lk = "MRDUMP11";
		mrdump,cblock = <0x11e000 0x2000>;
		mrdump,ddr_rsv = "yes";
		aee,enable = "mini";
		atag,chipid = <0x6000000 0x86080000 0x8a0000 0xca0000 0x00>;
		linux,initrd-end = <0x47e00ce9>;
		dfd,cache_dump_support = <0x01>;
		dfd,base_addr_msb = <0x8e000000>;
		dfd,base_addr = <0x00 0x8e000000>;
		non_secure_sram = <0xdc1000 0x240100>;
		atag,masp = <0x16000000 0x66080041 0x11000000 0x22000000 0x1000000 0x00 0x987ece04 0xe1a999a2 0x231ebf21 0x62a37508 0x31413532 0x41333637 0x43423132 0x43343538 0xd1d93cd4 0x53265e94 0x00 0x00 0x00 0x00 0x00 0x00>;
		atag,ptp = <0x6000000 0x8004154 0x00 0x00 0x00 0x00>;
		ccci,modem_info_v2 = <0xf7bf 0x00 0x680a0000 0x00 0x3000000 0x14000000 0x1000000 0x00 0x00 0x00 0x00 0x00>;
		atag,mdinfo = <0x3000000 0x6080041 0x00>;
		atag,videolfb = <0xe17a 0x00 0x1000000 0x91170000 0xdf01 0x73366538 0x66633031 0x5f6c636d 0x5f647276 0x80000>;
		atag,devinfo = <0xdc000000 0x00 0x00 0x00 0x400000 0x10100 0x28 0x00 0x30000200 0x86080000 0x86080000 0x400ab56 0x40040000 0x50879215 0xe765106a 0x6366d112 0xeb2df5da 0x00 0xca0000 0x86080000 0x86080000 0x86080000 0x00 0x5000000 0x00 0x00 0x00 0x8000000 0x4e000000 0x86080000 0x00 0x30000000 0x00 0x79400300 0x78000000 0x1000000 0x1000000 0x00 0x00 0x00 0x00 0x00 0x00 0x86080000 0x00 0x00 0x00 0x00 0x86080000 0x86080000 0xaa000000 0x4000000 0x2e28eb63 0x2e24ec93 0x9c281452 0x1a28500e 0x00 0x00 0x1a28520d 0xbc241427 0xbc24e946 0xa6241809 0x2241557 0x42245b67 0x11e011e 0x25a011e 0x00 0x31a025a 0x31a031a 0x25d031d 0x80 0x00 0x43505c43 0x4f5b7100 0x82c0000 0x683a6739 0x86080000 0x00 0x00 0x00 0x00 0xd1d93cd4 0x5f2d24d9 0x7bf5373c 0x3b5468e9 0x53265e94 0xf78ae5e2 0x2a2d6550 0xefc6c691 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x86080000 0x86080000 0x10001a1a 0x1b000013 0x13141415 0x27220000 0x80a59452 0x00 0x00 0x7071000 0x11000000 0x3cf81e7c 0xbcf7de83 0xc0071f7c 0x207c 0xfc651700 0x58c30000 0x00 0x3c 0xc1880000 0xc788000a 0x178900c0 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x86080000 0x86080000 0x86080000 0x00 0x1000000 0x24000000 0x00 0x00 0x4e2d66ee 0x48edc80d 0x5838018 0xe0280840 0x95000000 0x00 0x201480d 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xa500 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x86080000 0x5890000 0x4789000a 0x6b8900c9 0x5d890000 0x5189000a 0x228b00b2 0x348b0000 0x138a000a 0x58a00d6 0xbc890000 0xac89000a 0x1c8900cb 0xf3880000 0xf988000a 0xc5890098 0x9b890000 0x8f89000a 0xbf0a00e2 0x693a6839 0x175cdb06 0x86080000 0x86080000 0x6c5f4fee 0x80b78a38 0xd95ab674 0x46c52bd4 0x14a48bee 0xb75ab8 0x3f124629 0x92e46dd0>;
		atag,mem = <0x6000000 0x2004254 0x00 0x00 0x00 0x00 0x6000000 0x2004254 0x00 0x00 0x00 0x00>;
		atag,two_sec_reboot = [30];
		atag,boot_voltage = <0x33393839>;
		log_store = <0xdf1100 0x10000>;
		ram_console = <0xd01100 0x80000 0x1000000 0xc00e0000>;
		atag,shutdown_time = [30];
		atag,fg_swocv_i = [2d 32 31 31 37];
		atag,fg_swocv_v = [33 39 38 34 30];
		atag,imix_r = <0x75000000>;
		atag,boot = <0x3000000 0x2080041 0x00 0x2000000>;
		linux,initrd-start = <0x47c80000>;
		plat_dbg_info,size = <0x48 0x2c 0x10>;
		plat_dbg_info,base = <0x11d80c 0x11d854 0x11d880>;
		plat_dbg_info,key = <0xd8a3 0xe31c 0xdb45>;
		plat_dbg_info,max = <0x03>;
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7 has_battery_removed=0 loop.max_part=7 androidboot.boot_devices=bootdevice,soc/11f60000.mmc,11f60000.mmc,soc/11270000.ufshci,11270000.ufshci ramoops.mem_address=0x4d010000 ramoops.mem_size=0xe0000 ramoops.pmsg_size=0x10000 ramoops.console_size=0x40000 androidboot.oled_wp=30323233364442303644 clk_ignore_unused bootopt=64S3,32N2,64N2 buildvariant=user androidboot.selinux=permissive root=/dev/ram  androidboot.verifiedbootstate=orange androidboot.atm=disabled androidboot.meta_log_disable=0 mtk_printk_ctrl.disable_uart=1 androidboot.serialno=k7qclfeefmh6ivbi LCM_name=NONE androidboot.bootreason=reboot androidboot.hwc=CN androidboot.hwlevel=MP androidboot.hwversion=1.9.0 androidboot.secureboot=1 androidboot.dp=3 androidboot.chipid=0x159287506a1065e712d16663daf52deb androidboot.cpuid=0x159287506a1065e712d16663daf52debab75f626557ad3f9f8dd4fdc gpt=1 usb2jtag_mode=0 androidboot.dtb_idx=0 androidboot.dtbo_idx=0";
		kaslr-seed = <0x00 0x00>;
		phandle = <0xcf>;
		atag,videolfb-fb_base_l = "~`P";
		atag,videolfb-fb_base_h = <0x00>;
		atag,videolfb-islcmfound = <0x01>;
		atag,videolfb-islcm_inited = <0x00>;
		atag,videolfb-fps = <0x1770>;
		atag,videolfb-vramSize = <0x1be0000>;
		atag,videolfb-lcmname = "nt35595_fhd_dsi_cmd_truly_nt50358_drv";
	};

	aliases {
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		ovl5 = "/disp_ovl2_2l@14014000";
		rdma0 = "/disp_rdma0@14007000";
		rdma4 = "/disp_rdma4@14015000";
		dsi0 = "/dsi@14010000";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0b>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0c>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0d>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0e>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x0f>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x10>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x11>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a76";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x12>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0b>;
				};

				core1 {
					cpu = <0x0c>;
				};

				core2 {
					cpu = <0x0d>;
				};

				core3 {
					cpu = <0x0e>;
				};

				doe {
					phandle = <0xd0>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x0f>;
				};

				core1 {
					cpu = <0x10>;
				};

				core2 {
					cpu = <0x11>;
				};

				core3 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xd1>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x05>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x09>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x06>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x0a>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x07>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x08>;
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x13 0x00 0x99d9>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
		};
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0x7ff>;
			led-bits = <0x0b>;
			trans-bits = <0x0b>;
			default-state = "user";
			default-level = <0x1f4>;
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		suspend-method = "s2idle";
		irq-remain = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
		resource-ctrl = <0x1f 0x20 0x21 0x22 0x23>;
		constraints = <0x24 0x25 0x26>;
		phandle = <0xd2>;

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0xd3>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x27>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x14>;
			};

			edge_mdwdt {
				target = <0x28>;
				value = <0x01 0x00 0x00 0x2000000>;
				phandle = <0x15>;
			};

			level_vpu_core0 {
				target = <0x29>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x16>;
			};

			level_vpu_core1 {
				target = <0x2a>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x17>;
			};

			level_mali0 {
				target = <0x2b>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x18>;
			};

			level_mali1 {
				target = <0x2b>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x19>;
			};

			level_mali2 {
				target = <0x2b>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x1a>;
			};

			level_mali3 {
				target = <0x2b>;
				value = <0x00 0x03 0x00 0x00>;
				phandle = <0x1b>;
			};

			level_mali4 {
				target = <0x2b>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0x1c>;
			};

			level_mtk_mdla {
				target = <0x2c>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1d>;
			};

			level_edma0 {
				target = <0x2d>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1e>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x1f>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x20>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x21>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x22>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x23>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				value = <0x01>;
				phandle = <0x24>;
			};

			rc_syspll {
				id = <0x01>;
				value = <0x01>;
				phandle = <0x25>;
			};

			rc_dram {
				id = <0x02>;
				value = <0x01>;
				phandle = <0x26>;
			};
		};
	};

	cpupm-sysram@0011b000 {
		compatible = "mediatek,cpupm-sysram";
		reg = <0x00 0x11b000 0x00 0x500>;
		phandle = <0xd4>;
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		reg = <0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xd5>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x2e>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12>;
	};

	memory {
		tee_reserved_mem = <0xe0bf 0x00 0x400 0x00>;
		lca_reserved_mem = <0x00 0x00 0x00 0x00>;
		mblock_info = <0x19000000 0x00 0x40 0x00 0x800 0x00 0x00 0x00 0xc84b 0x00 0x00 0x00 0x00 0x00 0xd04b 0x00 0x7000 0x00 0x00 0x00 0xa04c 0x00 0x4000 0x00 0x00 0x00 0x104d 0x00 0x1000 0x00 0x00 0x00 0x404d 0x00 0xc000 0x00 0x00 0x00 0x5e 0x00 0x12 0x00 0x00 0x00 0x4076 0x00 0xbf01 0x00 0x00 0x00 0xe378 0x00 0xfe00 0x00 0x00 0x00 0x10c47d 0x00 0xf00b00 0x00 0x00 0x00 0xe07f 0x00 0xb00 0x00 0x00 0x00 0xfb7f 0x00 0xf00000 0x00 0x00 0x00 0x80 0x00 0x08 0x00 0x00 0x00 0x968c 0x00 0x6a01 0x00 0x00 0x00 0x1b8e 0x00 0xe50f 0x00 0x00 0x00 0xf29f 0x00 0xe01 0x00 0x00 0x00 0x15a1 0x00 0xeb00 0x00 0x00 0x00 0xfda8 0x00 0x470f 0x00 0x00 0x00 0xbc 0x00 0x1002 0x00 0x00 0x00 0x50be 0x00 0x900 0x00 0x00 0x00 0xc2bf 0x00 0x1e00 0x00 0x00 0x00 0xe4bf 0x00 0x1300 0x00 0x00 0x00 0xc0 0x00 0xc73f 0x00 0x00 0x00 0xe8ff 0x00 0xf01740 0x00 0x00 0x00 0x40 0x1000000 0xf0ffff 0x00 0x1000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x99999999 0x2000000 0x2a000000 0x00 0xf0ff3f 0x1000000 0x100000 0x00 0x00 0x6472616d 0x632d726b 0x30000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf0ff3f 0x2000000 0x100000 0x00 0x00 0x6472616d 0x632d726b 0x31000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf0ff7f 0x00 0x100000 0x00 0x00 0x656d695f 0x6d626973 0x745f6275 0x66000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x607e 0x00 0x8001 0x00 0x00 0x677a0000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x207e 0x00 0x4000 0x00 0x00 0x677a2d73 0x64737031 0x2d667700 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe07d 0x00 0x4000 0x00 0x00 0x73617075 0x2d6d7465 0x652d7368 0x6d000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc07d 0x00 0x100400 0x00 0x1000000 0x677a2d6c 0x6f670000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf0fb7f 0x00 0x400 0x00 0x1000000 0x6c6f675f 0x73746f72 0x65000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe04c 0x00 0x2000 0x00 0x00 0x6174662d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf8bf 0x00 0x800 0x00 0x00 0x6174662d 0x72616d64 0x756d702d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe0bf 0x00 0x400 0x00 0x00 0x6174662d 0x6c6f672d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x807d 0x00 0x4000 0x00 0x00 0x7465652d 0x7365636d 0x656d0000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xeb7f 0x00 0x1000 0x00 0x00 0x5353504d 0x2d726573 0x65727665 0x64000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc0bf 0x00 0x200 0x00 0x00 0x7465655f 0x6c6f675f 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc07c 0x00 0xc000 0x00 0x00 0x7465655f 0x7265655f 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x70 0x00 0x4006 0x00 0x00 0x7465652d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xd07d 0x00 0x1000 0x00 0x00 0x4d435550 0x4d2d7265 0x73657276 0x65640000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe0ff 0x00 0x800 0x00 0x00 0x50494341 0x43485500 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4d 0x00 0x100 0x00 0x00 0x6165655f 0x64656275 0x675f6b69 0x6e666f00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x14d 0x00 0xe00 0x00 0x00 0x7073746f 0x72650000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf4d 0x00 0x100 0x00 0x00 0x6d696e69 0x7264756d 0x70000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x204d 0x00 0x1000 0x00 0x1000000 0x706c2d64 0x72616d62 0x75660000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x304d 0x00 0x1000 0x00 0x1000000 0x706c2d62 0x6f6f7474 0x61670000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x404c 0x00 0x6000 0x00 0x00 0x6c6b5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x4e 0x00 0x10 0x00 0x00 0x73637261 0x7463685f 0x61646472 0x5f6d6200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe17a 0x00 0xdf01 0x00 0x1000000 0x6672616d 0x65627566 0x66657200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xe179 0x00 0x01 0x00 0x00 0x6c6f676f 0x5f64625f 0x61646472 0x5f706100 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc84b 0x00 0x800 0x00 0x1000000 0x6474625f 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x840 0x00 0xc007 0x00 0x00 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc847 0x00 0x04 0x00 0x00 0x72616d64 0x69736b5f 0x61646472 0x5f6d6200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x59be 0x00 0x6701 0x00 0x00 0x7670755f 0x62696e61 0x72790000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xff77 0x00 0x100 0x00 0x00 0x53504d2d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x10be 0x00 0x4000 0x00 0x00 0x5343502d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf7bf 0x00 0x100 0x00 0x00 0x63636369 0x5f746167 0x5f6d656d 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x9e 0x00 0xf201 0x00 0x00 0x6d645f6d 0x656d5f75 0x73616765 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xa1 0x00 0x1500 0x00 0x00 0x6d645f6d 0x656d5f75 0x73616765 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x9e 0xa2 0x00 0xfd06 0x00 0x00 0x6d645f6d 0x656d5f75 0x73616765 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x9e 0x44b8 0x00 0xbc03 0x00 0x00 0x6d645f6d 0x656d5f75 0x73616765 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x9e 0x8e 0x00 0x1b00 0x00 0x00 0x61705f6d 0x645f6e63 0x5f736d65 0x6d000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88 0x00 0x9604 0x00 0x00 0x61705f6d 0x645f635f 0x736d656d 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x78 0x00 0xe300 0x00 0x00 0x6d656469 0x6174656b 0x2c726573 0x65727665 0x2d6d656d 0x6f72792d 0x61647370 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xc7ff 0x00 0x1900 0x00 0x00 0x44504d2d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		orig_dram_info = <0x2000000 0x00 0x40 0x00 0x00 0x1000000 0x40 0x1000000 0x00 0x1000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		device_type = "memory";
		reg = <0x00 0x40000000 0x02 0x00>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xd6>;

		mblock-34-DPM-reserved {
			reg = <0x00 0xffc70000 0x00 0x190000>;
			no-map;
			compatible = "mediatek,DPM-reserved";
		};

		mblock-33-mediatek,reserve-memory-adsp {
			reg = <0x00 0x78000000 0x00 0xe30000>;
			no-map;
			compatible = "mediatek,mediatek,reserve-memory-adsp";
		};

		mblock-32-ap_md_c_smem {
			reg = <0x00 0x88000000 0x00 0x4960000>;
			no-map;
			compatible = "mediatek,ap_md_c_smem";
		};

		mblock-31-ap_md_nc_smem {
			reg = <0x00 0x8e000000 0x00 0x1b0000>;
			no-map;
			compatible = "mediatek,ap_md_nc_smem";
		};

		mblock-30-md_mem_usage {
			reg = <0x00 0xb8440000 0x00 0x3bc0000>;
			no-map;
			compatible = "mediatek,md_mem_usage";
		};

		mblock-29-md_mem_usage {
			reg = <0x00 0xa2000000 0x00 0x6fd0000>;
			no-map;
			compatible = "mediatek,md_mem_usage";
		};

		mblock-28-md_mem_usage {
			reg = <0x00 0xa1000000 0x00 0x150000>;
			no-map;
			compatible = "mediatek,md_mem_usage";
		};

		mblock-27-md_mem_usage {
			reg = <0x00 0x9e000000 0x00 0x1f20000>;
			no-map;
			compatible = "mediatek,md_mem_usage";
		};

		mblock-26-ccci_tag_mem {
			reg = <0x00 0xbff70000 0x00 0x10000>;
			no-map;
			compatible = "mediatek,ccci_tag_mem";
		};

		mblock-25-SCP-reserved {
			reg = <0x00 0xbe100000 0x00 0x400000>;
			no-map;
			compatible = "mediatek,SCP-reserved";
		};

		mblock-24-SPM-reserved {
			reg = <0x00 0x77ff0000 0x00 0x10000>;
			no-map;
			compatible = "mediatek,SPM-reserved";
		};

		mblock-23-vpu_binary {
			reg = <0x00 0xbe590000 0x00 0x1670000>;
			no-map;
			compatible = "mediatek,vpu_binary";
		};

		mblock-22-framebuffer {
			reg = <0x00 0x7ae10000 0x00 0x1df0000>;
			compatible = "mediatek,framebuffer";
		};

		mblock-21-minirdump {
			reg = <0x00 0x4d0f0000 0x00 0x10000>;
			no-map;
			compatible = "mediatek,minirdump";
		};

		mblock-20-pstore {
			reg = <0x00 0x4d010000 0x00 0xe0000>;
			no-map;
			compatible = "mediatek,pstore";
		};

		mblock-19-aee_debug_kinfo {
			phandle = <0x38020000>;
			reg = <0x00 0x4d000000 0x00 0x10000>;
			no-map;
			compatible = "mediatek,aee_debug_kinfo";
		};

		mblock-18-PICACHU {
			reg = <0x00 0xffe00000 0x00 0x80000>;
			no-map;
			compatible = "mediatek,PICACHU";
		};

		mblock-17-MCUPM-reserved {
			reg = <0x00 0x7dd00000 0x00 0x100000>;
			no-map;
			compatible = "mediatek,MCUPM-reserved";
		};

		mblock-16-tee-reserved {
			reg = <0x00 0x70000000 0x00 0x6400000>;
			no-map;
			compatible = "mediatek,tee-reserved";
		};

		mblock-15-tee_ree_reserved {
			reg = <0x00 0x7cc00000 0x00 0xc00000>;
			no-map;
			compatible = "mediatek,tee_ree_reserved";
		};

		mblock-14-tee_log_reserved {
			reg = <0x00 0xbfc00000 0x00 0x20000>;
			no-map;
			compatible = "mediatek,tee_log_reserved";
		};

		mblock-13-SSPM-reserved {
			reg = <0x00 0x7feb0000 0x00 0x100000>;
			no-map;
			compatible = "mediatek,SSPM-reserved";
		};

		mblock-12-tee-secmem {
			reg = <0x00 0x7d800000 0x00 0x400000>;
			no-map;
			compatible = "mediatek,tee-secmem";
		};

		mblock-11-atf-log-reserved {
			reg = <0x00 0xbfe00000 0x00 0x40000>;
			no-map;
			compatible = "mediatek,atf-log-reserved";
		};

		mblock-10-atf-ramdump-reserved {
			reg = <0x00 0xbff80000 0x00 0x80000>;
			no-map;
			compatible = "mediatek,atf-ramdump-reserved";
		};

		mblock-9-atf-reserved {
			reg = <0x00 0x4ce00000 0x00 0x200000>;
			no-map;
			compatible = "mediatek,atf-reserved";
		};

		mblock-8-log_store {
			reg = <0x00 0x7ffbf000 0x00 0x40000>;
			compatible = "mediatek,log_store";
		};

		mblock-7-gz-log {
			reg = <0x00 0x7dc00000 0x00 0x41000>;
			compatible = "mediatek,gz-log";
		};

		mblock-6-sapu-mtee-shm {
			reg = <0x00 0x7de00000 0x00 0x400000>;
			no-map;
			compatible = "mediatek,sapu-mtee-shm";
		};

		mblock-5-gz-sdsp1-fw {
			reg = <0x00 0x7e200000 0x00 0x400000>;
			no-map;
			compatible = "mediatek,gz-sdsp1-fw";
		};

		mblock-4-gz {
			reg = <0x00 0x7e600000 0x00 0x1800000>;
			no-map;
			compatible = "mediatek,gz";
		};

		mblock-3-emi_mbist_buf {
			reg = <0x00 0x7ffff000 0x00 0x1000>;
			no-map;
			compatible = "mediatek,emi_mbist_buf";
		};

		mblock-2-dramc-rk1 {
			reg = <0x02 0x3ffff000 0x00 0x1000>;
			no-map;
			compatible = "mediatek,dramc-rk1";
		};

		mblock-1-dramc-rk0 {
			reg = <0x01 0x3ffff000 0x00 0x1000>;
			no-map;
			compatible = "mediatek,dramc-rk0";
		};

		zone-movable-cma-memory {
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
			alignment = <0x00 0x1000000>;
			size = <0x00 0x35000000>;
			compatible = "mediatek,zone_movable_cma";
		};

		reserve-memory-dram_r1_dummy_read {
			alloc-ranges = <0x01 0x40000000 0x00 0xfffff000>;
			alignment = <0x00 0x1000>;
			size = <0x00 0x1000>;
			compatible = "reserve-memory-dram_r1_dummy_read";
		};

		reserve-memory-dram_r0_dummy_read {
			alloc-ranges = <0x00 0x5e000000 0x00 0x12000000>;
			alignment = <0x00 0x1000>;
			size = <0x00 0x1000>;
			compatible = "reserve-memory-dram_r0_dummy_read";
		};

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x00 0x1000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		zmc-default {
			status = "disabled";
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x35000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = <0x6f6b6179>;
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x980000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
			alignment = <0x00 0x10000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x00 0x610000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x600000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x5f>;
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x02>;
		err_level = <0x00>;
		interrupts = <0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x00 0x04>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb00 0x00 0x100>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			phandle = <0xd7>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x30>;
		};

		clk12m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xb71b00>;
			phandle = <0xd8>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xd9>;
		};
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2f>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x4a>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6873-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10002000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0x10219000 0x00 0x1000 0x00 0x10230000 0x00 0x2000 0x00 0x10235000 0x00 0x1000 0x00 0x10238000 0x00 0x1000 0x00 0x10240000 0x00 0x2000 0x00 0x10248000 0x00 0x1000 0x00 0x10400000 0x00 0x1000 0x00 0x11210000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
		reg-names = "infracfg_ao\0infracfg_ao_mem\0infra_ao_bcrm\0emi\0dramc_ch0_top0\0chn0_emi\0dramc_ch0_top5\0dramc_ch1_top0\0dramc_ch1_top5\0sspm\0audio\0mp_cpusys_top\0cpccfg_reg";
		phandle = <0xda>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x4c>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x2f 0x03 0x30 0x2f 0x5e 0x2f 0x52 0x2f 0x51 0x2f 0x62 0x2f 0x49 0x2f 0x4e 0x2f 0x5b>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0xe00>;
		#clock-cells = <0x01>;
		phandle = <0x60>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x00 0x10003000 0x00 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x11c20000 0x00 0x1000>;
		phandle = <0x32>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x33>;
	};

	iocfg_bl@11d30000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x11d30000 0x00 0x1000>;
		phandle = <0x34>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x00 0x11d40000 0x00 0x1000>;
		phandle = <0x35>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x36>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x11e70000 0x00 0x1000>;
		phandle = <0x37>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x38>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x11f20000 0x00 0x1000>;
		phandle = <0x39>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x11f30000 0x00 0x1000>;
		phandle = <0x3a>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		phandle = <0x3b>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x31>;
		gpio_init_default = <0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x00 0x02 0x00 0x00 0x00 0x01 0x00 0x01 0x03 0x00 0x00 0x00 0x01 0x01 0x00 0x04 0x00 0x00 0x00 0x01 0x01 0x01 0x05 0x00 0x00 0x00 0x01 0x00 0x01 0x06 0x00 0x01 0x00 0x01 0x00 0x01 0x07 0x00 0x01 0x00 0x01 0x00 0x01 0x08 0x00 0x01 0x00 0x01 0x00 0x01 0x09 0x00 0x00 0x00 0x01 0x00 0x01 0x0a 0x00 0x01 0x00 0x01 0x00 0x00 0x0b 0x00 0x00 0x00 0x01 0x00 0x00 0x0c 0x00 0x00 0x00 0x01 0x00 0x00 0x0d 0x00 0x00 0x00 0x00 0x00 0x00 0x0e 0x00 0x01 0x01 0x01 0x00 0x00 0x0f 0x00 0x00 0x00 0x01 0x00 0x00 0x10 0x06 0x00 0x00 0x01 0x00 0x01 0x11 0x00 0x01 0x00 0x01 0x00 0x00 0x12 0x01 0x00 0x00 0x01 0x00 0x01 0x13 0x00 0x00 0x00 0x01 0x00 0x01 0x14 0x00 0x01 0x00 0x01 0x00 0x01 0x15 0x00 0x00 0x00 0x01 0x01 0x01 0x16 0x00 0x00 0x00 0x01 0x00 0x01 0x17 0x00 0x00 0x00 0x01 0x01 0x01 0x18 0x00 0x00 0x00 0x01 0x01 0x01 0x19 0x00 0x00 0x00 0x01 0x01 0x01 0x1a 0x00 0x01 0x00 0x01 0x00 0x01 0x1b 0x00 0x01 0x01 0x01 0x00 0x01 0x1c 0x00 0x01 0x01 0x01 0x00 0x00 0x1d 0x00 0x01 0x01 0x01 0x00 0x00 0x1e 0x00 0x01 0x00 0x01 0x00 0x01 0x1f 0x00 0x00 0x00 0x01 0x01 0x01 0x20 0x01 0x00 0x00 0x00 0x00 0x01 0x21 0x01 0x00 0x00 0x00 0x00 0x01 0x22 0x01 0x00 0x00 0x01 0x00 0x01 0x23 0x01 0x00 0x00 0x00 0x00 0x01 0x24 0x01 0x01 0x00 0x00 0x00 0x00 0x25 0x01 0x01 0x01 0x00 0x00 0x00 0x26 0x01 0x00 0x00 0x01 0x01 0x00 0x27 0x01 0x01 0x00 0x00 0x00 0x00 0x28 0x01 0x00 0x00 0x00 0x00 0x01 0x29 0x01 0x00 0x00 0x01 0x00 0x01 0x2a 0x01 0x00 0x00 0x00 0x00 0x00 0x2b 0x01 0x00 0x00 0x01 0x01 0x01 0x2c 0x00 0x00 0x00 0x01 0x00 0x01 0x2d 0x01 0x00 0x00 0x00 0x00 0x01 0x2e 0x01 0x00 0x00 0x00 0x00 0x01 0x2f 0x01 0x00 0x00 0x01 0x01 0x01 0x30 0x01 0x00 0x00 0x01 0x01 0x01 0x31 0x01 0x00 0x00 0x00 0x00 0x01 0x32 0x01 0x00 0x00 0x00 0x00 0x01 0x33 0x01 0x00 0x00 0x00 0x00 0x01 0x34 0x01 0x00 0x00 0x01 0x01 0x01 0x35 0x01 0x00 0x00 0x01 0x01 0x01 0x36 0x01 0x00 0x00 0x01 0x01 0x01 0x37 0x01 0x00 0x00 0x01 0x01 0x01 0x38 0x01 0x00 0x00 0x01 0x01 0x01 0x39 0x01 0x00 0x00 0x00 0x00 0x00 0x3a 0x01 0x00 0x00 0x01 0x00 0x00 0x3b 0x01 0x00 0x00 0x01 0x00 0x01 0x3c 0x01 0x00 0x00 0x01 0x00 0x01 0x3d 0x01 0x00 0x00 0x01 0x00 0x01 0x3e 0x01 0x00 0x00 0x01 0x00 0x01 0x3f 0x00 0x00 0x00 0x01 0x00 0x00 0x40 0x01 0x00 0x00 0x01 0x00 0x00 0x41 0x01 0x00 0x00 0x01 0x00 0x00 0x42 0x00 0x00 0x00 0x01 0x00 0x00 0x43 0x01 0x00 0x00 0x00 0x00 0x00 0x44 0x01 0x00 0x00 0x00 0x00 0x00 0x45 0x01 0x00 0x00 0x00 0x00 0x00 0x46 0x01 0x00 0x00 0x00 0x00 0x00 0x47 0x01 0x00 0x00 0x00 0x00 0x00 0x48 0x01 0x00 0x00 0x00 0x00 0x00 0x49 0x01 0x00 0x00 0x00 0x00 0x00 0x4a 0x01 0x00 0x00 0x00 0x00 0x00 0x4b 0x01 0x00 0x00 0x00 0x00 0x00 0x4c 0x01 0x00 0x00 0x00 0x00 0x00 0x4d 0x01 0x00 0x00 0x00 0x00 0x00 0x4e 0x01 0x00 0x00 0x00 0x00 0x00 0x4f 0x01 0x00 0x00 0x00 0x00 0x00 0x50 0x01 0x00 0x00 0x00 0x00 0x00 0x51 0x01 0x00 0x00 0x00 0x00 0x00 0x52 0x01 0x00 0x00 0x00 0x00 0x00 0x53 0x01 0x00 0x00 0x00 0x00 0x00 0x54 0x01 0x00 0x00 0x00 0x00 0x00 0x55 0x01 0x00 0x00 0x00 0x00 0x00 0x56 0x01 0x00 0x00 0x01 0x00 0x00 0x57 0x01 0x00 0x00 0x00 0x00 0x00 0x58 0x01 0x00 0x00 0x01 0x00 0x00 0x59 0x01 0x00 0x00 0x00 0x00 0x01 0x5a 0x01 0x00 0x00 0x00 0x00 0x01 0x5c 0x01 0x00 0x00 0x01 0x01 0x00 0x5d 0x01 0x00 0x00 0x00 0x00 0x00 0x5e 0x01 0x00 0x00 0x01 0x01 0x00 0x5f 0x01 0x00 0x00 0x00 0x00 0x00 0x60 0x07 0x00 0x00 0x01 0x00 0x00 0x61 0x07 0x00 0x00 0x01 0x00 0x00 0x62 0x07 0x00 0x00 0x01 0x00 0x00 0x63 0x07 0x00 0x00 0x00 0x00 0x00 0x64 0x07 0x00 0x00 0x01 0x00 0x00 0x65 0x07 0x00 0x00 0x01 0x00 0x00 0x66 0x07 0x00 0x00 0x01 0x00 0x00 0x67 0x07 0x00 0x00 0x00 0x00 0x00 0x68 0x07 0x00 0x00 0x01 0x00 0x00 0x69 0x07 0x00 0x00 0x01 0x00 0x00 0x6a 0x07 0x00 0x00 0x01 0x00 0x00 0x6b 0x07 0x00 0x00 0x01 0x00 0x00 0x6c 0x07 0x00 0x00 0x01 0x00 0x00 0x6d 0x07 0x00 0x00 0x01 0x00 0x00 0x6e 0x00 0x01 0x00 0x01 0x00 0x00 0x6f 0x00 0x01 0x00 0x01 0x00 0x00 0x70 0x00 0x01 0x00 0x01 0x00 0x00 0x71 0x00 0x01 0x00 0x01 0x00 0x00 0x72 0x02 0x00 0x00 0x01 0x00 0x00 0x73 0x02 0x00 0x00 0x00 0x00 0x00 0x74 0x02 0x00 0x00 0x00 0x00 0x00 0x75 0x02 0x00 0x00 0x00 0x00 0x00 0x76 0x02 0x00 0x00 0x01 0x01 0x01 0x77 0x02 0x00 0x00 0x01 0x01 0x01 0x78 0x01 0x00 0x00 0x01 0x01 0x01 0x79 0x01 0x00 0x00 0x01 0x01 0x01 0x7a 0x01 0x00 0x00 0x01 0x01 0x01 0x7b 0x01 0x00 0x00 0x01 0x01 0x01 0x7c 0x01 0x00 0x00 0x01 0x01 0x01 0x7d 0x01 0x00 0x00 0x01 0x01 0x01 0x7e 0x00 0x01 0x00 0x01 0x00 0x00 0x7f 0x00 0x01 0x00 0x01 0x00 0x00 0x80 0x00 0x01 0x00 0x01 0x00 0x00 0x81 0x00 0x01 0x00 0x01 0x00 0x00 0x82 0x01 0x00 0x00 0x01 0x00 0x00 0x83 0x01 0x00 0x00 0x00 0x00 0x00 0x84 0x01 0x00 0x00 0x01 0x00 0x00 0x85 0x00 0x01 0x00 0x01 0x00 0x00 0x86 0x00 0x01 0x00 0x01 0x00 0x00 0x87 0x00 0x01 0x00 0x01 0x00 0x00 0x88 0x01 0x00 0x00 0x00 0x00 0x00 0x89 0x00 0x01 0x00 0x01 0x00 0x00 0x8a 0x00 0x00 0x00 0x01 0x00 0x00 0x8b 0x01 0x00 0x00 0x01 0x01 0x01 0x8c 0x01 0x00 0x00 0x01 0x01 0x01 0x8d 0x01 0x00 0x00 0x01 0x01 0x01 0x8e 0x01 0x00 0x00 0x01 0x01 0x01 0x8f 0x00 0x01 0x00 0x01 0x00 0x00 0x90 0x00 0x01 0x00 0x01 0x00 0x00 0x91 0x00 0x01 0x00 0x01 0x00 0x00 0x92 0x00 0x01 0x00 0x01 0x00 0x00 0x93 0x00 0x01 0x00 0x01 0x00 0x00 0x94 0x00 0x01 0x00 0x01 0x00 0x00 0x95 0x01 0x00 0x00 0x00 0x00 0x00 0x96 0x01 0x00 0x00 0x00 0x00 0x00 0x97 0x01 0x00 0x00 0x00 0x00 0x00 0x98 0x00 0x00 0x00 0x01 0x00 0x00 0x99 0x01 0x00 0x00 0x01 0x00 0x00 0x9a 0x01 0x00 0x00 0x01 0x01 0x00 0x9b 0x01 0x00 0x00 0x01 0x01 0x00 0x9c 0x01 0x00 0x00 0x00 0x00 0x00 0x9d 0x01 0x00 0x00 0x00 0x00 0x00 0x9e 0x01 0x00 0x00 0x01 0x00 0x00 0x9f 0x01 0x00 0x00 0x00 0x00 0x00 0xa0 0x01 0x00 0x00 0x01 0x01 0x01 0xa1 0x01 0x00 0x00 0x01 0x01 0x01 0xa2 0x00 0x00 0x00 0x01 0x00 0x00 0xa3 0x00 0x00 0x00 0x01 0x00 0x00 0xa4 0x00 0x00 0x00 0x01 0x00 0x00 0xa5 0x01 0x00 0x00 0x01 0x00 0x00 0xa6 0x01 0x00 0x00 0x01 0x00 0x00 0xa7 0x00 0x00 0x00 0x01 0x00 0x00 0xa8 0x06 0x00 0x00 0x01 0x00 0x00 0xa9 0x06 0x00 0x00 0x01 0x00 0x00 0xaa 0x00 0x01 0x00 0x01 0x00 0x00 0xab 0x00 0x01 0x00 0x01 0x00 0x00 0xac 0x00 0x00 0x00 0x01 0x00 0x00 0xad 0x00 0x00 0x00 0x01 0x00 0x00 0xae 0x00 0x00 0x00 0x01 0x00 0x00 0xaf 0x00 0x00 0x00 0x01 0x00 0x00 0xb0 0x00 0x00 0x00 0x01 0x00 0x00 0xb1 0x00 0x00 0x00 0x01 0x00 0x00 0xb2 0x00 0x00 0x00 0x01 0x00 0x00 0xb3 0x00 0x00 0x00 0x01 0x00 0x00 0xb4 0x00 0x00 0x00 0x01 0x00 0x00 0xb5 0x00 0x00 0x00 0x01 0x00 0x00 0xb6 0x00 0x00 0x00 0x01 0x00 0x00 0xc3 0x01 0x00 0x00 0x00 0x00 0x01 0xc4 0x01 0x00 0x00 0x00 0x00 0x01 0xc5 0x01 0x00 0x00 0x00 0x00 0x01 0xc6 0x01 0x00 0x00 0x00 0x00 0x01 0xc7 0x01 0x00 0x00 0x01 0x00 0x01 0xc8 0x01 0x00 0x00 0x01 0x01 0x01 0xc9 0x01 0x00 0x00 0x01 0x01 0x01 0xca 0x01 0x00 0x00 0x01 0x01 0x01 0xcb 0x01 0x00 0x00 0x01 0x01 0x01 0xcc 0x01 0x00 0x00 0x01 0x01 0x01 0xcd 0x01 0x00 0x00 0x01 0x01 0x01 0xce 0x01 0x00 0x00 0x00 0x00 0x01 0xcf 0x01 0x00 0x00 0x00 0x00 0x01 0xd0 0x01 0x00 0x00 0x00 0x00 0x00 0xd1 0x01 0x00 0x00 0x01 0x00 0x00 0xd2 0x01 0x00 0x00 0x00 0x00 0x00 0xd3 0x01 0x00 0x00 0x01 0x00 0x00 0xd4 0x01 0x00 0x00 0x00 0x00 0x00 0xd5 0x01 0x00 0x00 0x01 0x00 0x01 0xd6 0x01 0x00 0x00 0x00 0x00 0x01 0xd7 0x01 0x00 0x00 0x00 0x00 0x01 0xd8 0x01 0x00 0x00 0x00 0x00 0x01 0xd9 0x01 0x00 0x00 0x00 0x00 0x01 0xda 0x01 0x00 0x00 0x01 0x00 0x01 0xdb 0x01 0x00 0x00 0x01 0x00 0x01 0xdc 0x00 0x00 0x00 0x01 0x00 0x00 0xdd 0x00 0x00 0x00 0x01 0x00 0x00 0xde 0x00 0x00 0x00 0x01 0x00 0x00 0xdf 0x00 0x00 0x00 0x01 0x00 0x00 0xe0 0x00 0x00 0x00 0x01 0x00 0x00 0xe1 0x00 0x00 0x00 0x01 0x00 0x00 0xe2 0x00 0x00 0x00 0x01 0x00 0x00 0xe3 0x00 0x00 0x00 0x01 0x00 0x00>;
	};

	pinctrl {
		compatible = "mediatek,mt6873-pinctrl";
		reg_bases = <0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a>;
		reg_base_eint = <0x3b>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x02 0x00 0x00 0xdc>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x04>;
		interrupts = <0x00 0xd4 0x04>;
		interrupt-parent = <0x01>;
		phandle = <0x02>;

		aud_clk_mosi_off {
			phandle = <0x62>;

			pins_cmd0_dat {
				pinmux = <0xd600>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0xd700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x63>;

			pins_cmd0_dat {
				pinmux = <0xd601>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0xd701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x64>;

			pins_cmd1_dat {
				pinmux = <0xd800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xd900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x65>;

			pins_cmd1_dat {
				pinmux = <0xd801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xd901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x82>;

			pins_cmd1_dat {
				pinmux = <0xc400>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x83>;

			pins_cmd1_dat {
				pinmux = <0xc401>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_off {
			phandle = <0x66>;

			pins_cmd1_dat {
				pinmux = <0xda00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xdb00>;
				input-enable;
				bias-disable;
			};
		};

		aud_dat_miso_on {
			phandle = <0x67>;

			pins_cmd1_dat {
				pinmux = <0xda01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xdb01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x84>;

			pins_cmd1_dat {
				pinmux = <0xc700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x85>;

			pins_cmd1_dat {
				pinmux = <0xc701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0x68>;

			pins_cmd1_dat {
				pinmux = <0xda00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0x69>;

			pins_cmd1_dat {
				pinmux = <0xda02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0x6a>;

			pins_cmd3_dat {
				pinmux = <0xdb00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0x6b>;

			pins_cmd1_dat {
				pinmux = <0xdb02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0x6c>;

			pins_cmd1_dat {
				pinmux = <0xc500>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xc600>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x6d>;

			pins_cmd1_dat {
				pinmux = <0xc501>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xc601>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x6e>;

			pins_cmd1_dat {
				pinmux = <0xc700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x6f>;

			pins_cmd1_dat {
				pinmux = <0xc701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x70>;

			pins_cmd1_dat {
				pinmux = <0x2200>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x71>;

			pins_cmd1_dat {
				pinmux = <0x2201>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x72>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x73>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x74>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x75>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x76>;

			pins_cmd1_dat {
				pinmux = <0x2000>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x2100>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x2300>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x77>;

			pins_cmd1_dat {
				pinmux = <0x2001>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x2101>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x2301>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x78>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x79>;
		};

		aud_gpio_i2s6_off {
			phandle = <0x7a>;
		};

		aud_gpio_i2s6_on {
			phandle = <0x7b>;
		};

		aud_gpio_i2s7_off {
			phandle = <0x7c>;
		};

		aud_gpio_i2s7_on {
			phandle = <0x7d>;
		};

		aud_gpio_i2s8_off {
			phandle = <0x7e>;
		};

		aud_gpio_i2s8_on {
			phandle = <0x7f>;
		};

		aud_gpio_i2s9_off {
			phandle = <0x80>;
		};

		aud_gpio_i2s9_on {
			phandle = <0x81>;
		};

		msdc1_ins {
			phandle = <0xdb>;
		};

		md1_sim1_hot_plug_eint {
			phandle = <0xdc>;
			compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
			interrupts = <0x00 0x08>;
			debounce = <0x00 0xc350>;
			dedicated = <0x00 0x00>;
			src_pin = <0x00 0x01>;
			sockettype = <0x00 0x00>;
			status = "okay";
		};

		md1_sim2_hot_plug_eint {
			phandle = <0xdd>;
		};

		thermal-message {
			phandle = <0xde>;
			board-sensor = "VIRTUAL-SENSOR";
		};

		reset_active@gpio134 {
			phandle = <0xc8>;

			pins_cmd_dat {
				pinmux = <0x8600>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		msdc0@default {
			phandle = <0x3c>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x3d>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x3e>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x3f>;
		};

		msdc1@default {
			phandle = <0x43>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x44>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x45>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x46>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x47>;
		};

		aw8624_reset_reset {
			phandle = <0x1aa>;

			pins_cmd_dat {
				pinmux = <0x8100>;
				drive-strength = <0x02>;
				bias-disable;
				output-high;
			};
		};

		aw8624_reset_active {
			phandle = <0x1a9>;

			pins_cmd_dat {
				pinmux = <0x8100>;
				drive-strength = <0x02>;
				bias-disable;
				output-low;
			};
		};

		aw8624_interrupt_active {
			phandle = <0x1ab>;

			pins_cmd_dat {
				pinmux = <0x1600>;
				drive-strength = <0x02>;
				bias-pull-up;
				input-enable;
			};
		};

		lcm_rst_out1_gpio {
			phandle = <0x1ac>;

			pins_cmd_dat {
				pinmux = <0x2a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		lcm_rst_out0_gpio {
			phandle = <0x1ad>;

			pins_cmd_dat {
				pinmux = <0x2a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		lcm_dsi_te {
			phandle = <0x1ae>;

			pins_cmd_dat {
				pinmux = <0x2901>;
			};
		};

		irtx_gpio_led_def@gpio135 {
			phandle = <0x1b1>;

			pins_cmd_dat {
				pinmux = <0x8700>;
				slew-rate = <0x01>;
				bias-disable;
				output-low;
				input-schmitt-enable = <0x00>;
			};
		};

		irtx_gpio_led_set@gpio135 {
			phandle = <0x1b2>;

			pins_cmd_dat {
				pinmux = <0x8701>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		state_default {
			phandle = <0x1b3>;
		};

		state_reset_high {
			phandle = <0x1b4>;

			pins_cmd_dat {
				pinmux = <0xe00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		state_reset_low {
			phandle = <0x1b5>;

			pins_cmd_dat {
				pinmux = <0xe00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		state_eint_init {
			phandle = <0x1b6>;

			pins_cmd_dat {
				pinmux = <0xf00>;
				slew-rate = <0x00>;
				bias-pull-up = <0x66>;
				input-schmitt-enable;
			};
		};

		usb_default {
			phandle = <0x19c>;
		};

		c1_init {
			phandle = <0x19d>;

			pins_cmd_dat {
				pinmux = <0x7100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		c1_low {
			phandle = <0x19e>;

			pins_cmd_dat {
				pinmux = <0x7100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		c1_highz {
			phandle = <0x19f>;

			pins_cmd_dat {
				pinmux = <0x7100>;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		c1_high {
			phandle = <0x1a0>;

			pins_cmd_dat {
				pinmux = <0x7100>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		c2_init {
			phandle = <0x1a1>;

			pins_cmd_dat {
				pinmux = <0x7000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		c2_low {
			phandle = <0x1a2>;

			pins_cmd_dat {
				pinmux = <0x7000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		c2_highz {
			phandle = <0x1a3>;

			pins_cmd_dat {
				pinmux = <0x7000>;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		c2_high {
			phandle = <0x1a4>;

			pins_cmd_dat {
				pinmux = <0x7000>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		u3_sw_sel1 {
			phandle = <0x1a5>;

			pins_cmd_dat {
				pinmux = <0x6f00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		u3_sw_sel2 {
			phandle = <0x1a6>;

			pins_cmd_dat {
				pinmux = <0x6f00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		u3_sw_en {
			phandle = <0x1a7>;
		};

		u3_sw_dis {
			phandle = <0x1a8>;
		};

		consys_default {
			phandle = <0x1b7>;
		};

		gpslna@0 {
			phandle = <0x1b8>;

			pins_cmd_dat {
				pinmux = <0xa200>;
				output-low;
			};
		};

		gpslna@1 {
			phandle = <0x1b9>;

			pins_cmd_dat {
				pinmux = <0xa202>;
			};
		};

		gpslna@2 {
			phandle = <0x1ba>;

			pins_cmd_dat {
				pinmux = <0xa200>;
				output-low;
			};
		};

		cam0@0 {
			phandle = <0x1bc>;

			pins_cmd_dat {
				pinmux = <0x8f00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@1 {
			phandle = <0x1bd>;

			pins_cmd_dat {
				pinmux = <0x8f00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam0@2 {
			phandle = <0x1be>;

			pins_cmd_dat {
				pinmux = <0xa500>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@3 {
			phandle = <0x1bf>;

			pins_cmd_dat {
				pinmux = <0xa500>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam1@0 {
			phandle = <0x1c0>;

			pins_cmd_dat {
				pinmux = <0x9000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam1@1 {
			phandle = <0x1c1>;

			pins_cmd_dat {
				pinmux = <0x9000>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam1@2 {
			phandle = <0x1c2>;

			pins_cmd_dat {
				pinmux = <0x9000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam1@3 {
			phandle = <0x1c3>;

			pins_cmd_dat {
				pinmux = <0x9000>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam2@0 {
			phandle = <0x1c4>;

			pins_cmd_dat {
				pinmux = <0x9100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam2@1 {
			phandle = <0x1c5>;

			pins_cmd_dat {
				pinmux = <0x9100>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam2@2 {
			phandle = <0x1c6>;

			pins_cmd_dat {
				pinmux = <0x9100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam2@3 {
			phandle = <0x1c7>;

			pins_cmd_dat {
				pinmux = <0x9100>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam3@0 {
			phandle = <0x1c8>;

			pins_cmd_dat {
				pinmux = <0x8200>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam3@1 {
			phandle = <0x1c9>;

			pins_cmd_dat {
				pinmux = <0x8200>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam3@2 {
			phandle = <0x1ca>;

			pins_cmd_dat {
				pinmux = <0x8200>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam3@3 {
			phandle = <0x1cb>;

			pins_cmd_dat {
				pinmux = <0x8200>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam4@0 {
			phandle = <0x1cc>;

			pins_cmd_dat {
				pinmux = <0x8300>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam4@1 {
			phandle = <0x1cd>;

			pins_cmd_dat {
				pinmux = <0x8300>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam4@2 {
			phandle = <0x1ce>;

			pins_cmd_dat {
				pinmux = <0x8300>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam4@3 {
			phandle = <0x1cf>;

			pins_cmd_dat {
				pinmux = <0x8300>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam0@vcam0 {
			phandle = <0x1d0>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@vcam1 {
			phandle = <0x1d1>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam0@vcam2 {
			phandle = <0x1d2>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@vcam3 {
			phandle = <0x1d3>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam1@vcam0 {
			phandle = <0x1d4>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam1@vcam1 {
			phandle = <0x1d5>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam1@vcam2 {
			phandle = <0x1d6>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam1@vcam3 {
			phandle = <0x1d7>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam2@vcam0 {
			phandle = <0x1d8>;

			pins_cmd_dat {
				pinmux = <0x9300>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam2@vcam1 {
			phandle = <0x1d9>;

			pins_cmd_dat {
				pinmux = <0x9300>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam2@vcam2 {
			phandle = <0x1da>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam2@vcam3 {
			phandle = <0x1db>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam3@vcam0 {
			phandle = <0x1dc>;

			pins_cmd_dat {
				pinmux = <0x8500>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam3@vcam1 {
			phandle = <0x1dd>;

			pins_cmd_dat {
				pinmux = <0x8500>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam3@vcam2 {
			phandle = <0x1de>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam3@vcam3 {
			phandle = <0x1df>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam4@vcam0 {
			phandle = <0x1e0>;

			pins_cmd_dat {
				pinmux = <0x9400>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam4@vcam1 {
			phandle = <0x1e1>;

			pins_cmd_dat {
				pinmux = <0x9400>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		cam4@vcam2 {
			phandle = <0x1e2>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam4@vcam3 {
			phandle = <0x1e3>;

			pins_cmd_dat {
				pinmux = <0x8a00>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		camera_pins_cam0_mclk_off {
			phandle = <0x1e4>;

			pins_cmd_dat {
				pinmux = <0x9500>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam0_mclk_2ma {
			phandle = <0x1e5>;

			pins_cmd_dat {
				pinmux = <0x9501>;
				drive-strength = <0x00>;
			};
		};

		camera_pins_cam0_mclk_4ma {
			phandle = <0x1e6>;

			pins_cmd_dat {
				pinmux = <0x9501>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam0_mclk_6ma {
			phandle = <0x1e7>;

			pins_cmd_dat {
				pinmux = <0x9501>;
				drive-strength = <0x02>;
			};
		};

		camera_pins_cam0_mclk_8ma {
			phandle = <0x1e8>;

			pins_cmd_dat {
				pinmux = <0x9501>;
				drive-strength = <0x03>;
			};
		};

		camera_pins_cam1_mclk_off {
			phandle = <0x1e9>;

			pins_cmd_dat {
				pinmux = <0x9600>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam1_mclk_2ma {
			phandle = <0x1ea>;

			pins_cmd_dat {
				pinmux = <0x9601>;
				drive-strength = <0x00>;
			};
		};

		camera_pins_cam1_mclk_4ma {
			phandle = <0x1eb>;

			pins_cmd_dat {
				pinmux = <0x9601>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam1_mclk_6ma {
			phandle = <0x1ec>;

			pins_cmd_dat {
				pinmux = <0x9601>;
				drive-strength = <0x02>;
			};
		};

		camera_pins_cam1_mclk_8ma {
			phandle = <0x1ed>;

			pins_cmd_dat {
				pinmux = <0x9601>;
				drive-strength = <0x03>;
			};
		};

		camera_pins_cam2_mclk_off {
			phandle = <0x1ee>;

			pins_cmd_dat {
				pinmux = <0x8900>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam2_mclk_2ma {
			phandle = <0x1ef>;

			pins_cmd_dat {
				pinmux = <0x8901>;
				drive-strength = <0x00>;
			};
		};

		camera_pins_cam2_mclk_4ma {
			phandle = <0x1f0>;

			pins_cmd_dat {
				pinmux = <0x8901>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam2_mclk_6ma {
			phandle = <0x1f1>;

			pins_cmd_dat {
				pinmux = <0x8901>;
				drive-strength = <0x02>;
			};
		};

		camera_pins_cam2_mclk_8ma {
			phandle = <0x1f2>;

			pins_cmd_dat {
				pinmux = <0x8901>;
				drive-strength = <0x03>;
			};
		};

		camera_pins_cam3_mclk_off {
			phandle = <0x1f3>;

			pins_cmd_dat {
				pinmux = <0x8800>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam3_mclk_2ma {
			phandle = <0x1f4>;

			pins_cmd_dat {
				pinmux = <0x8801>;
				drive-strength = <0x00>;
			};
		};

		camera_pins_cam3_mclk_4ma {
			phandle = <0x1f5>;

			pins_cmd_dat {
				pinmux = <0x8801>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam3_mclk_6ma {
			phandle = <0x1f6>;

			pins_cmd_dat {
				pinmux = <0x8801>;
				drive-strength = <0x02>;
			};
		};

		camera_pins_cam3_mclk_8ma {
			phandle = <0x1f7>;

			pins_cmd_dat {
				pinmux = <0x8801>;
				drive-strength = <0x03>;
			};
		};

		camera_pins_cam4_mclk_off {
			phandle = <0x1f8>;

			pins_cmd_dat {
				pinmux = <0x9700>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam4_mclk_2ma {
			phandle = <0x1f9>;

			pins_cmd_dat {
				pinmux = <0x9701>;
				drive-strength = <0x00>;
			};
		};

		camera_pins_cam4_mclk_4ma {
			phandle = <0x1fa>;

			pins_cmd_dat {
				pinmux = <0x9701>;
				drive-strength = <0x01>;
			};
		};

		camera_pins_cam4_mclk_6ma {
			phandle = <0x1fb>;

			pins_cmd_dat {
				pinmux = <0x9701>;
				drive-strength = <0x02>;
			};
		};

		camera_pins_cam4_mclk_8ma {
			phandle = <0x1fc>;

			pins_cmd_dat {
				pinmux = <0x9701>;
				drive-strength = <0x03>;
			};
		};

		mipi_sel@0 {
			phandle = <0x1fe>;

			pins_cmd_dat {
				pinmux = <0x9200>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		mipi_sel@1 {
			phandle = <0x1fd>;

			pins_cmd_dat {
				pinmux = <0x9200>;
				slew-rate = <0x01>;
				output-high;
			};
		};

		camdefault {
			phandle = <0x1bb>;
		};

		eintdefault {
			phandle = <0x205>;
		};

		pins_default {
			phandle = <0x1ff>;
		};

		int_active {
			phandle = <0x206>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				input-enable;
			};
		};

		reset_active {
			phandle = <0x207>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				output-high;
			};
		};

		int_suspend {
			phandle = <0x208>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				output-low;
			};
		};

		reset_suspend {
			phandle = <0x209>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				output-low;
			};
		};

		i2cmode_default {
			phandle = <0x20a>;

			pins_cmd_dat {
				pinmux = <0xcc01 0xcd01>;
			};
		};

		int1_active {
			phandle = <0x200>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				input-enable;
			};
		};

		reset1_active {
			phandle = <0x201>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				output-high;
			};
		};

		int1_suspend {
			phandle = <0x202>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				output-low;
			};
		};

		reset1_suspend {
			phandle = <0x203>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				output-low;
			};
		};

		spimode_default {
			phandle = <0x204>;

			pins_cmd_dat {
				pinmux = <0x1006 0x1106 0xcc06 0xcd06>;
				drive-strength = <0x02>;
			};
		};

		tp_int_active {
			phandle = <0x20b>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
			};
		};

		tp_reset_active {
			phandle = <0x20c>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				slew-rate = <0x01>;
				drive-strength = <0x02>;
				bias-pull-up;
			};
		};

		tp_int_suspend {
			phandle = <0x20d>;

			pins_cmd_dat {
				pinmux = <0x1500>;
				slew-rate = <0x01>;
				input-enable;
			};
		};

		tp_reset_suspend {
			phandle = <0x20e>;

			pins_cmd_dat {
				pinmux = <0x1400>;
				slew-rate = <0x01>;
				bias-disable;
			};
		};

		bq2597x_int_default {
			phandle = <0x20f>;

			pins_cmd_dat {
				pinmux = <0x300>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
			};
		};

		bq2597x_int_suspend {
			phandle = <0x210>;

			pins_cmd_dat {
				pinmux = <0x300>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
			};
		};

		xmusb350_int_normal {
			phandle = <0x236>;

			pins_cmd_dat {
				pinmux = <0x100>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
				input-enable;
			};
		};

		xmusb350_int_isp {
			phandle = <0x237>;

			pins_cmd_dat {
				pinmux = <0x100>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
				input-enable;
			};
		};

		xmusb350_rst_normal {
			phandle = <0x211>;

			pins_cmd_dat {
				pinmux = <0x7e00>;
				slew-rate = <0x01>;
				bias-disable;
				output-low;
			};
		};

		xmusb350_rst_isp {
			phandle = <0x214>;

			pins_cmd_dat {
				pinmux = <0x7e00>;
				slew-rate = <0x01>;
				bias-disable;
				output-low;
			};
		};

		xmusb350_sda_normal {
			phandle = <0x212>;

			pins_cmd_dat {
				pinmux = <0x7901>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
				input-enable;
			};
		};

		xmusb350_sda_isp {
			phandle = <0x215>;

			pins_cmd_dat {
				pinmux = <0x7900>;
				slew-rate = <0x01>;
				bias-disable;
				output-low;
			};
		};

		xmusb350_scl_normal {
			phandle = <0x213>;

			pins_cmd_dat {
				pinmux = <0x7801>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
				input-enable;
			};
		};

		xmusb350_scl_isp {
			phandle = <0x216>;

			pins_cmd_dat {
				pinmux = <0x7800>;
				slew-rate = <0x01>;
				bias-disable;
				output-low;
			};
		};
	};

	msdc@11f60000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11f60000 0x00 0x10000>;
		interrupts = <0x00 0x63 0x04>;
		index = [00];
		clk_src = [01];
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x3c>;
		pinctl_hs400 = <0x3d>;
		pinctl_hs200 = <0x3e>;
		register_setting = <0x3f>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x40>;
		vcore-supply = <0x41>;
		clocks = <0x42 0x05 0x42 0x02 0x42 0x0a 0x42 0x01 0x42 0x09 0x42 0x0f>;
		clock-names = "msdc0-pclock\0msdc0-clock\0msdc0-hclock\0msdc0-aes-clock\0msdc-axi-clock\0msdc-ahb2axi_brg-clock";
		phandle = <0xdf>;
	};

	msdc@11f70000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11f70000 0x00 0x1000>;
		interrupts = <0x00 0x67 0x04>;
		index = [01];
		clk_src = [02];
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		no-mmc;
		no-sdio;
		pinctl = <0x43>;
		pinctl_sdr104 = <0x44>;
		pinctl_sdr50 = <0x45>;
		pinctl_ddr50 = <0x46>;
		register_setting = <0x47>;
		host_function = [01];
		cd_level = [01];
		cd-gpios = <0x02 0x17 0x00>;
		status = "okay";
		vmmc-supply = <0x48>;
		vqmmc-supply = <0x49>;
		clocks = <0x42 0x06 0x42 0x03 0x42 0x0b 0x42 0x09 0x42 0x0f>;
		clock-names = "msdc1-pclock\0msdc1-clock\0msdc1-hclock\0msdc-axi-clock\0msdc-ahb2axi_brg-clock";
		phandle = <0xe0>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c70000 0x00 0x1000>;
	};

	sleep@10006000 {
		spmfw_version = "pcm_suspend_v1.43_20200622          ";
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04>;
		spm_twam_con = <0xa0>;
		spm_twam_window_len = <0xa4>;
		spm_twam_idle_sel = <0xa8>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		phandle = <0xe1>;
	};

	srclken@10006500 {
		compatible = "mediatek,srclken";
		reg = <0x00 0x10006500 0x00 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x1b2 0x04>;
		phandle = <0xe2>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		interrupts = <0x00 0xd3 0x04>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xe6 0x04>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6873-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x00>;
				pll-id = <0x00>;
				perms = <0x18>;
			};

			armpll_bl0 {
				fh-id = <0x01>;
				pll-id = <0x01>;
				perms = <0x18>;
			};

			armpll_bl1 {
				fh-id = <0x02>;
				pll-id = <0x02>;
				perms = <0x18>;
			};

			armpll_bl2 {
				fh-id = <0x03>;
				pll-id = <0x03>;
				perms = <0x18>;
			};

			npupll {
				fh-id = <0x04>;
				pll-id = <0x04>;
			};

			ccipll {
				fh-id = <0x05>;
				pll-id = <0x05>;
				perms = <0x18>;
			};

			mfgpll {
				fh-id = <0x06>;
				pll-id = <0x06>;
			};

			mpll {
				fh-id = <0x08>;
				pll-id = <0x08>;
			};

			mmpll {
				fh-id = <0x09>;
				pll-id = <0x09>;
			};

			mainpll {
				fh-id = <0x0a>;
				pll-id = <0x0a>;
			};

			msdcpll {
				fh-id = <0x0b>;
				pll-id = <0x0b>;
			};

			adsppll {
				fh-id = <0x0c>;
				pll-id = <0x0c>;
			};

			apupll {
				fh-id = <0x0d>;
				pll-id = <0x0d>;
			};

			tvdpll {
				fh-id = <0x0e>;
				pll-id = <0x0e>;
			};
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6873-pwrap";
		reg = <0x00 0x10026000 0x00 0x1000 0x00 0x10028000 0x00 0x1000>;
		reg-names = "pwrap\0spi_mst";
		interrupts = <0x00 0xdc 0x04>;
		clocks = <0x4a 0x02 0x4a 0x01 0x2f 0x25 0x2f 0x87>;
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		phandle = <0x4b>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x02>;
			interrupts = <0xd6 0x04 0xd6 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0xe3>;

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xe4>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0xe5>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0xe6>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x09 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x26 0x04 0x27 0x04 0x29 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04>;
				interrupt-names = "VPU\0VCORE\0VGPU11\0VMODEM\0VPROC1\0VPROC2\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_1_BT\0VCN33_2_BT\0VCN13\0VCN18\0VA09\0VA12\0VAUX18\0VAUD18\0VIO18\0VSRAM_PROC1\0VSRAM_PROC2\0VSRAM_OTHERS\0VSRAM_MD\0VEMC\0VUSB\0VRFCK\0VBIF28\0VIO28\0VM18\0VUFS";
				phandle = <0xe7>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xe8>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x41>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xe9>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xea>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xeb>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0xec>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0xed>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x8c>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x8b>;
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xee>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xef>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf0>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xf1>;
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xf2>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf3>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0xf4>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xf5>;
					regulator-default-on = <0x01>;
					status = "okay";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf6>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xf7>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf8>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xf9>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfa>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfb>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x5d>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xfc>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xfd>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xfe>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xff>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x100>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x40>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x101>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x102>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x103>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x104>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x105>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x8d>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x106>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x107>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x108>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x109>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x10a>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0x10b>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359p-misc";
				base = <0x580>;
				phandle = <0x10c>;
			};
		};
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x4b>;
		phandle = <0x10d>;
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xf9 0x04>;
		phandle = <0x10e>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x00>;
		phandle = <0x10f>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xd1 0x04>;
		mediatek,dpmaif_capability = <0x0e>;
		phandle = <0x110>;
	};

	mddriver {
		ccci,modem_info_v2 = <0xf7bf 0x00 0x680a0000 0x00 0x3000000 0x14000000 0x1000000 0x00 0x00 0x00 0x00 0x00>;
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,cldma_capability = <0x0e>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x4e 0x01 0x00 0xc2 0x04 0x00 0xc3 0x04>;
		clocks = <0x4c 0x01 0x4a 0x6f 0x4a 0x3b 0x4a 0x2f 0x4a 0x32 0x4a 0x27 0x4a 0x28 0x4a 0x65 0x4a 0x66 0x4a 0x72 0x4a 0x61>;
		clock-names = "scp-sys-md1-main\0infra-dpmaif-clk\0infra-dpmaif-blk-clk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md\0infra-ccif5-md";
		phandle = <0x28>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x111>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x4d 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x112>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x113>;
		GPIO_SIM1_HOT_PLUG = <0x02 0x2b 0x00>;
		GPIO_SIM2_SCLK = <0x02 0x2d 0x00>;
		GPIO_SIM2_SRST = <0x02 0x2e 0x00>;
		GPIO_SIM2_SIO = <0x02 0x2f 0x00>;
		GPIO_SIM1_SIO = <0x02 0x30 0x00>;
		GPIO_SIM1_SRST = <0x02 0x31 0x00>;
		GPIO_SIM1_SCLK = <0x02 0x32 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <0x02 0x3f 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <0x02 0x40 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_3RD_PIN = <0x02 0x41 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_4TH_PIN = <0x02 0x42 0x00>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		clock-frequency = <0xc65d40>;
		phandle = <0x114>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xe9 0x04>;
		clocks = <0x2f 0x8b>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	bcrm_ao_peri@10022000 {
		compatible = "mediatek,bcrm_ao_peri";
		reg = <0x00 0x10022000 0x00 0x1000>;
	};

	debug_ao_peri@10023000 {
		compatible = "mediatek,debug_ao_peri";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	pmic@10026000 {
		compatible = "mediatek,pmic";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	spmi@10027000 {
		compatible = "mediatek,pmif";
		reg = <0x00 0x10027000 0x00 0xe00 0x00 0x10027f00 0x00 0x8c 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		interrupts = <0x00 0xdd 0x04>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x00 0x00 0x300000 0x100 0x00>;
		clocks = <0x4a 0x02 0x4a 0x01 0x2f 0x25 0x2f 0x87 0x30 0x2f 0x42 0x30 0x2f 0x87>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		swinf_ch_start = <0x04>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		grpid = <0x0b>;
		phandle = <0x115>;

		mt6315@6 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x06 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x116>;

			mt6315_6_regulator {
				compatible = "mediatek,mt6315_6-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0xa7 0x04 0xa7 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x117>;

				6_vbuck1 {
					regulator-name = "6_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x50>;
				};

				6_vbuck3 {
					regulator-name = "6_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x51>;
				};

				6_vbuck4 {
					regulator-name = "6_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x118>;
				};
			};
		};

		mt6315@7 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x07 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x119>;

			mt6315_7_regulator {
				compatible = "mediatek,mt6315_7-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0xa3 0x04 0xa3 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x11a>;

				7_vbuck1 {
					regulator-name = "7_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x5c>;
				};

				7_vbuck3 {
					regulator-name = "7_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x11b>;
				};

				7_vbuck4 {
					regulator-name = "7_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x11c>;
				};
			};
		};

		mt6315@3 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x03 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x11d>;

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0xa4 0x04 0xa4 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x11e>;

				3_vbuck1 {
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x11f>;
				};

				3_vbuck3 {
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x120>;
				};

				3_vbuck4 {
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x121>;
				};
			};
		};
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x53 0x01>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x54 0x01>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x55 0x01 0x00 0x56 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	spmi_mpu@10027000 {
		compatible = "mediatek,spmi_mpu";
		reg = <0x00 0x10027000 0x00 0xe00>;
	};

	bcrm_peri_ao@1002a000 {
		compatible = "mediatek,bcrm_peri_ao";
		reg = <0x00 0x1002a000 0x00 0x1000>;
	};

	debug_ao_peri_ctl@1002b000 {
		compatible = "mediatek,debug_ao_peri_ctl";
		reg = <0x00 0x1002b000 0x00 0x1000>;
	};

	bcrm_peri_ao2@1002d000 {
		compatible = "mediatek,bcrm_peri_ao2";
		reg = <0x00 0x1002d000 0x00 0x1000>;
	};

	debug_ao_peri2@1002e000 {
		compatible = "mediatek,debug_ao_peri2";
		reg = <0x00 0x1002e000 0x00 0x1000>;
	};

	devapc_ao_infra@10030000 {
		compatible = "mediatek,devapc_ao_infra";
		reg = <0x00 0x10030000 0x00 0x4000>;
	};

	devapc_ao_peri@10034000 {
		compatible = "mediatek,devapc_ao_peri";
		reg = <0x00 0x10034000 0x00 0x4000>;
	};

	devapc_ao_peri2@10038000 {
		compatible = "mediatek,devapc_ao_peri2";
		reg = <0x00 0x10038000 0x00 0x4000>;
	};

	devapc_ao_peri_par@1003c000 {
		compatible = "mediatek,devapc_ao_peri_par";
		reg = <0x00 0x1003c000 0x00 0x4000>;
	};

	debug_ao_peri_par@10040000 {
		compatible = "mediatek,debug_ao_peri_par";
		reg = <0x00 0x10040000 0x00 0x1000>;
	};

	bcrm_peri_par_ao@10041000 {
		compatible = "mediatek,bcrm_peri_par_ao";
		reg = <0x00 0x10041000 0x00 0x1000>;
	};

	debug_ao_fmem@10042000 {
		compatible = "mediatek,debug_ao_fmem";
		reg = <0x00 0x10042000 0x00 0x1000>;
	};

	bcrm_fmem_ao@10043000 {
		compatible = "mediatek,bcrm_fmem_ao";
		reg = <0x00 0x10043000 0x00 0x1000>;
	};

	devapc_ao_fmem@10044000 {
		compatible = "mediatek,devapc_ao_fmem";
		reg = <0x00 0x10044000 0x00 0x4000>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x10048000 0x00 0x1000>;
		interrupts = <0x00 0xd2 0x04>;
		clocks = <0x4a 0x11 0x4a 0x12 0x4a 0x13 0x4a 0x14 0x4a 0x10 0x4a 0x15>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
	};

	devapc@10207000 {
		compatible = "mediatek,mt6873-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x10274000 0x00 0x1000 0x00 0x10275000 0x00 0x1000 0x00 0x11020000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04>;
		clocks = <0x4a 0x2e>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0x122>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0xc9 0x04>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x69 0x04>;
		clocks = <0x4a 0x53 0x4a 0x42 0x4a 0x44 0x4a 0x54 0x2f 0x36 0x2f 0x62 0x2f 0x48>;
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk\0ufs-vendor-crypto-clk-mux\0ufs-vendor-crypto-normal-parent-clk\0ufs-vendor-crypto-perf-parent-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x40>;
		vcc-fixed-regulator;
		vcc-voltage = <0x2dc6c0>;
		vcc-voltage-plus = <0x00>;
		lanes-per-direction = <0x02>;
		mediatek,auto-hibern8-timer = <0x0a>;
		mediatek,spm-level = <0x03>;
		mediatek,rpm-enable = <0x01>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x03>;
		mediatek,perf-crypto-vcore = <0x02>;
		phandle = <0x123>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xc2 0x04>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xc4 0x04>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xcf 0x04>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xd0 0x04>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0x9a 0x04 0x00 0x9b 0x04 0x00 0x9c 0x04 0x00 0x9d 0x04>;
		clocks = <0x4a 0x52>;
		clock-names = "cqdma";
		nr_channel = <0x04>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	bcrm_infra@10215000 {
		compatible = "mediatek,bcrm_infra";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emicen@10219000 {
		rk_size = <0x01 0x00 0x01 0x00>;
		rk_cnt = <0x02>;
		ch_cnt = <0x02>;
		compatible = "mediatek,mt6873-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x4e>;
		phandle = <0x4f>;
	};

	emiisu {
		con_addr = <0x00 0x11d858>;
		ver_addr = <0x00 0x11d86c>;
		buf_addr = <0x00 0x00>;
		buf_size = <0x800000>;
		compatible = "mediatek,mt6873-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xbc 0x04>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		reg = <0x00 0x1030d000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xc8 0x04>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021bc00 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	m4u0@10220000 {
		compatible = "mediatek,m4u0";
		reg = <0x00 0x10220000 0x00 0x1000>;
	};

	m4u1@10221000 {
		compatible = "mediatek,m4u1";
		reg = <0x00 0x10221000 0x00 0x1000>;
	};

	m4u2@10222000 {
		compatible = "mediatek,m4u2";
		reg = <0x00 0x10222000 0x00 0x1000>;
	};

	m4u3@10223000 {
		compatible = "mediatek,m4u3";
		reg = <0x00 0x10223000 0x00 0x1000>;
	};

	m4u4@10224000 {
		compatible = "mediatek,m4u4";
		reg = <0x00 0x10224000 0x00 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	emimpu@10226000 {
		dram_end = <0x02 0x3fffffff>;
		dram_start = <0x00 0x40000000>;
		compatible = "mediatek,mt6873-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x4f>;
		interrupts = <0x00 0xbd 0x04>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6873-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x60 0x01 0x01 0x78d 0x5c 0x01 0x01 0x74a 0x58 0x01 0x01 0x708 0x53 0x01 0x01 0x6c5 0x50 0x01 0x01 0x682 0x4b 0x01 0x01 0x60c 0x47 0x01 0x01 0x5c3 0x42 0x02 0x01 0x55f 0x40 0x02 0x01 0x4fb 0x3a 0x02 0x01 0x497 0x36 0x02 0x01 0x433 0x31 0x02 0x01 0x3e7 0x2e 0x02 0x01 0x39d 0x2b 0x02 0x01 0x352 0x28 0x02 0x01 0x306 0x26 0x02 0x01>;
		B-table = <0x898 0x64 0x01 0x01 0x855 0x60 0x01 0x01 0x812 0x5c 0x01 0x01 0x7d0 0x58 0x01 0x01 0x78d 0x54 0x01 0x01 0x74a 0x50 0x01 0x01 0x708 0x4b 0x01 0x01 0x673 0x46 0x01 0x01 0x5df 0x40 0x01 0x01 0x586 0x3d 0x02 0x01 0x50f 0x39 0x02 0x01 0x498 0x35 0x02 0x01 0x43f 0x31 0x02 0x01 0x3e6 0x2e 0x02 0x01 0x38d 0x2b 0x02 0x01 0x352 0x28 0x02 0x01>;
		CCI-table = <0x578 0x60 0x02 0x01 0x549 0x5c 0x02 0x01 0x51a 0x58 0x02 0x01 0x4ec 0x54 0x02 0x01 0x4a6 0x4e 0x02 0x01 0x483 0x4b 0x02 0x01 0x460 0x47 0x02 0x01 0x3d8 0x40 0x02 0x01 0x395 0x3e 0x02 0x01 0x33b 0x3a 0x02 0x01 0x2e1 0x36 0x02 0x02 0x29d 0x33 0x02 0x02 0x243 0x2f 0x02 0x02 0x200 0x2c 0x02 0x02 0x1bd 0x29 0x02 0x02 0x190 0x26 0x02 0x02>;
		phandle = <0x124>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		proc1-supply = <0x50>;
		proc2-supply = <0x51>;
		phandle = <0x125>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6873-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xcb 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x4a 0x09 0x4a 0x1a>;
		clock-names = "gce\0gce-timer";
		phandle = <0x52>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10228000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x52 0x0f 0xffffffff 0x01>;
		clock-names = "gce";
		clocks = <0x4a 0x09>;
		phandle = <0x55>;
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,gce = <0x52>;
		mmsys_config = <0x53>;
		mboxes = <0x52 0x08 0x00 0x01 0x52 0x09 0xffffffff 0x01 0x52 0x0a 0x00 0x01>;
		mediatek,gce-subsys = <0x63 0x01>;
		gce-subsys = <0x52 0x14000000 0x01 0x52 0x14010000 0x02 0x52 0x14020000 0x03>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
		gce-event-names = "disp_rdma0_sof\0disp_rdsz0_sof\0mdp_rdma0_sof";
		gce-events = <0x52 0x182 0x52 0x183 0x52 0x100>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x52>;
		mmsys_config = <0x54>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x52 0x15 0x00 0x01 0x52 0x16 0xffffffff 0x01 0x55 0x0a 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022c000 0x00 0x10>;
	};

	dramc@10230000 {
		freq_step = <0x10aa 0xc80 0x960 0x74a 0x640 0x4b0 0x320>;
		mr = <0x05 0x606 0x06 0x505 0x07 0x00 0x08 0x5151>;
		rk_size = <0x20 0x20>;
		freq_cnt = <0x07>;
		mr_cnt = <0x04>;
		rk_cnt = <0x02>;
		ch_cnt = <0x02>;
		support_ch_cnt = <0x02>;
		dram_type = <0x06>;
		compatible = "mediatek,mt6873-dramc\0mediatek,common-dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		fmeter_version = <0x01>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x08>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x04 0x02 0xb74 0x04 0x02>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0x00 0x10230000 0x00 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0x00 0x10232000 0x00 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0x00 0x10234000 0x00 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6873-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000>;
		phandle = <0x4e>;
	};

	dramc_ch0_top4@10236000 {
		compatible = "mediatek,dramc_ch0_top4";
		reg = <0x00 0x10236000 0x00 0x2000>;
	};

	dramc_ch0_top5@10238000 {
		compatible = "mediatek,dramc_ch0_top5";
		reg = <0x00 0x10238000 0x00 0x2000>;
	};

	dramc_ch0_top6@1023a000 {
		compatible = "mediatek,dramc_ch0_top6";
		reg = <0x00 0x1023a000 0x00 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xc6 0x04>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xc7 0x04>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	dma-controller@10217a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x10217a80 0x00 0x80 0x00 0x10217b00 0x00 0x80 0x00 0x10217b80 0x00 0x80 0x00 0x10217c00 0x00 0x80>;
		interrupts = <0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04>;
		clocks = <0x4a 0x81>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x56>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04>;
		clocks = <0x30 0x4a 0x16>;
		clock-names = "baud\0bus";
		dmas = <0x56 0x00 0x56 0x01>;
		dma-names = "tx\0rx";
		phandle = <0x126>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x04>;
		clocks = <0x30 0x4a 0x17>;
		clock-names = "baud\0bus";
		dmas = <0x56 0x02 0x56 0x03>;
		dma-names = "tx\0rx";
		phandle = <0x127>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11203e00 0x00 0x100 0x00 0x11e40000 0x00 0x10000>;
		reg-names = "ssusb_base\0ssusb_ippc\0ssusb_sif2";
		interrupts = <0x00 0x60 0x04>;
		interrupt-names = "musb-hdrc";
		debug_level = <0x06>;
		fpga_i2c_physical_base = <0x11d01000>;
		phandle = <0x128>;
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0x129>;
	};

	mtu3_0@11200000 {
		compatible = "mediatek,mt6873-mtu3";
		reg = <0x00 0x11201000 0x00 0x3000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "mac\0ippc";
		interrupts = <0x00 0x60 0x04>;
		interrupt-names = "ssusb_mac";
		clocks = <0x4a 0x39 0x4a 0x56>;
		clock-names = "sys_ck\0rel_clk";
		phy-cells = <0x01>;
		phys = <0x57 0x00>;
		phy-names = "port0_phy";
		extcon = <0x58>;
		dr_mode = "otg";
		phandle = <0x12a>;
	};

	usb_xhci@11200000 {
		compatible = "mediatek,mt67xx-xhci";
		reg = <0x00 0x11200000 0x00 0x1000>;
		reg-names = "mac";
		interrupts = <0x00 0x61 0x04>;
		interrupt-names = "xhci";
		clocks = <0x4a 0x56>;
		clock-names = "sys_ck";
		phys = <0x57 0x00>;
		phy-names = "port0_phy";
		phandle = <0x12b>;
	};

	usb0phy@11e40000 {
		compatible = "mediatek,mt6873-phy";
		reg = <0x00 0x11e40000 0x00 0x10000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "sif_base\0ippc";
		#phy-cells = <0x01>;
		phandle = <0x57>;

		usb_phy_tuning {
			compatible = "mediatek,phy_tuning";
			u2_vrt_ref = <0x02>;
			u2_term_ref = <0x02>;
			u2_enhance = <0x01>;
			u2_intr_cal = <0x1e>;
			u2_discth = <0x07>;
		};
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		support_u3;
		phandle = <0x58>;
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <0x00>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_top4@10246000 {
		compatible = "mediatek,dramc_ch1_top4";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_top5@10248000 {
		compatible = "mediatek,dramc_ch1_top5";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_top6@1024a000 {
		compatible = "mediatek,dramc_ch1_top6";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	dramc_ch2_top0@10250000 {
		compatible = "mediatek,dramc_ch2_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch2_top1@10252000 {
		compatible = "mediatek,dramc_ch2_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch2_top2@10254000 {
		compatible = "mediatek,dramc_ch2_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch2_top4@10256000 {
		compatible = "mediatek,dramc_ch2_top4";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch2_top5@10258000 {
		compatible = "mediatek,dramc_ch2_top5";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch2_top6@1025a000 {
		compatible = "mediatek,dramc_ch2_top6";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x00 0x1025c000 0x00 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x00 0x1025d000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x1025e000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1025f000 0x00 0x1000>;
	};

	dramc_ch3_top0@10260000 {
		compatible = "mediatek,dramc_ch3_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch3_top1@10262000 {
		compatible = "mediatek,dramc_ch3_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch3_top2@10264000 {
		compatible = "mediatek,dramc_ch3_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch3_top4@10266000 {
		compatible = "mediatek,dramc_ch3_top4";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch3_top5@10268000 {
		compatible = "mediatek,dramc_ch3_top5";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch3_top6@1026a000 {
		compatible = "mediatek,dramc_ch3_top6";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	bcrm_peri@10272000 {
		compatible = "mediatek,bcrm_peri";
		reg = <0x00 0x10272000 0x00 0x1000>;
	};

	bcrm_peri2@10273000 {
		compatible = "mediatek,bcrm_peri2";
		reg = <0x00 0x10273000 0x00 0x1000>;
	};

	devapc_peri@10274000 {
		compatible = "mediatek,devapc_peri";
		reg = <0x00 0x10274000 0x00 0x1000>;
	};

	devapc_peri2@10275000 {
		compatible = "mediatek,devapc_peri2";
		reg = <0x00 0x10275000 0x00 0x1000>;
	};

	bcrm_fmem@10276000 {
		compatible = "mediatek,bcrm_fmem";
		reg = <0x00 0x10276000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10309000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030a000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030b000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030c000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030d000 0x00 0x1000>;
	};

	sys_cirq1@10312000 {
		compatible = "mediatek,sys_cirq1";
		reg = <0x00 0x10312000 0x00 0x1000>;
	};

	sys_cirq2@10313000 {
		compatible = "mediatek,sys_cirq2";
		reg = <0x00 0x10313000 0x00 0x1000>;
	};

	dbg_tracker@10314000 {
		compatible = "mediatek,dbg_tracker";
		reg = <0x00 0x10314000 0x00 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0xf1 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	tinsys@10500000 {
		compatible = "mediatek,tinsys";
		reg = <0x00 0x10500000 0x00 0x00>;
	};

	scp_adsp@10720000 {
		compatible = "mediatek,scp_adsp\0syscon";
		reg = <0x00 0x10720000 0x00 0x200>;
		#clock-cells = <0x01>;
		phandle = <0x59>;
	};

	scp@10700000 {
		compatible = "mediatek,scp";
		status = <0x6f6b6179>;
		reg = <0x00 0x10500000 0x00 0x100000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x1000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		interrupts = <0x00 0x1b3 0x04 0x00 0x1b4 0x04 0x00 0x1b5 0x04 0x00 0x1b6 0x04 0x00 0x1b7 0x04 0x00 0x1b8 0x04 0x00 0x1b9 0x04>;
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		core_0 = "enable";
		scp_sramSize = <0x100000>;
		phandle = <0x12c>;
	};

	adsp_common@10800000 {
		load = <0x01>;
		compatible = "mediatek,adsp_common";
		reg = <0x00 0x1080b000 0x00 0x50 0x00 0x10806000 0x00 0x100 0x00 0x10806100 0x00 0x04 0x00 0x1080610c 0x00 0x04 0x00 0x1080b050 0x00 0x04 0x00 0x10807000 0x00 0x100 0x00 0x10807100 0x00 0x04 0x00 0x1080710c 0x00 0x04 0x00 0x1080b054 0x00 0x04 0x00 0x10808000 0x00 0x100 0x00 0x10808100 0x00 0x04 0x00 0x1080810c 0x00 0x04 0x00 0x1080b058 0x00 0x04 0x00 0x10809000 0x00 0x100 0x00 0x10809100 0x00 0x04 0x00 0x1080910c 0x00 0x04 0x00 0x1080b05c 0x00 0x04>;
		reg-names = "cfg_secure\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init";
		interrupts = <0x00 0x1c3 0x04 0x00 0x1c4 0x04 0x00 0x1c5 0x04 0x00 0x1c6 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3";
		#mbox-cells = <0x01>;
		clocks = <0x4c 0x13 0x59 0x01 0x2f 0x3a 0x30 0x2f 0x94 0x2f 0x03>;
		clock-names = "scp_sys_adsp\0clk_adsp_ck_cg\0clk_top_adsp_sel\0clk_top_clk26m\0clk_top_adsppll\0clk_top_scp_sel";
		adsp-rsv-ipidma-a = <0x100000>;
		adsp-rsv-ipidma-b = <0x100000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-logger-b = <0x80000>;
		adsp-rsv-c2c = <0x40000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-dbg-dump-b = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-core-dump-b = <0x400>;
		adsp-rsv-audio = "\0SP";
		phandle = <0x5a>;
	};

	adsp_core0@10820000 {
		sysram_size = <0x700000>;
		sysram = <0x78000000>;
		compatible = "mediatek,adsp_core_0";
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10840000 0x00 0x9000 0x00 0x10820000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0x700000>;
		interrupts = <0x00 0x1bd 0x04 0x00 0x1bf 0x04 0x00 0x1c1 0x04>;
		mboxes = <0x5a 0x00 0x5a 0x01>;
		feature_control_bits = <0x2303ff>;
		phandle = <0x12d>;
	};

	adsp_core1@10850000 {
		sysram_size = <0x700000>;
		sysram = "xp\0";
		compatible = "mediatek,adsp_core_1";
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10870000 0x00 0x9000 0x00 0x10850000 0x00 0x8000>;
		system = <0x00 0x56700000 0x00 0x700000>;
		interrupts = <0x00 0x1be 0x04 0x00 0x1c0 0x04 0x00 0x1c2 0x04>;
		mboxes = <0x5a 0x02 0x5a 0x03>;
		feature_control_bits = <0x18f00f>;
		phandle = <0x12e>;
	};

	dramc_ch1_rsv0@10900000 {
		compatible = "mediatek,dramc_ch1_rsv0";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv1@10940000 {
		compatible = "mediatek,dramc_ch1_rsv1";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0x9c40>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x12f>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x00 0xd000000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0x00 0xd040000 0x00 0x100 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd010000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100 0x00 0xd040a00 0x00 0x100>;
		mediatek,num_tracer = <0x03>;
		mediatek,enabled_tracer = <0x01 0x01 0x01>;
		mediatek,at_id = <0x10 0x30 0x70>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0xae 0x04>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x40 0x01>;
		clocks = <0x4a 0x25>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-index = <0x71>;
		phandle = <0x4d>;

		adc_channel@ {
			compatible = "mediatek,adc_channel";
			mediatek,temperature0 = <0x00>;
			mediatek,temperature1 = <0x01>;
			mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x02>;
			status = "okay";
		};
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x11278000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x04>;
		eem-status = <0x01>;
		sn-status = <0x01>;
		eem-initmon-little = <0xff>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		phandle = <0x130>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa7 0x04>;
		eemg-status = <0x01>;
		eemg-initmon-gpu = <0x0f>;
		eemg-clamp-gpu = <0x00>;
		eemg-offset-gpu = <0xff>;
		phandle = <0x131>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x26e200>;
		interrupts = <0x00 0xa9 0x04 0x00 0xaa 0x04>;
		clocks = <0x4a 0x0b>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x4d 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x132>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x4d 0x02>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x133>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x4d 0x01>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x134>;
	};

	thermal-sensor6 {
		compatible = "mediatek,mtboard-thermistor6";
		io-channels = <0x4d 0x06>;
		io-channel-names = "thermistor-ch6";
		phandle = <0x135>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x16b 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04 0x00 0x16f 0x04>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		phandle = <0x2b>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x2f 0x15 0x2f 0x93 0x2f 0x16 0x5b 0x01 0x4c 0x03 0x4c 0x04 0x4c 0x05 0x4c 0x06 0x4c 0x07 0x4c 0x08 0x4c 0x09>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_bg3d\0mtcmos_mfg0\0mtcmos_mfg1\0mtcmos_mfg2\0mtcmos_mfg3\0mtcmos_mfg4\0mtcmos_mfg5\0mtcmos_mfg6";
		_vgpu-supply = <0x5c>;
		_vsram_gpu-supply = <0x5d>;
		phandle = <0x5e>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x5e>;
		phandle = <0x136>;
	};

	bt@00000000 {
		compatible = "mediatek,bt";
		pm_qos_support = <0x01>;
		phandle = <0x137>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x10217d80 0x00 0x80 0x00 0x10217e00 0x00 0x80>;
		interrupts = <0x00 0x9e 0x04 0x00 0x98 0x04 0x00 0x99 0x04>;
		clocks = <0x4a 0x1c 0x4a 0x81>;
		clock-names = "btifc\0apdmac";
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x178 0x04>;
		memory-region = <0x5f>;
		phandle = <0x138>;
	};

	consys@18002000 {
		compatible = "mediatek,mt6873-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x1024c000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
		interrupts = <0x00 0x179 0x04 0x00 0x4f 0x04 0x00 0x17a 0x04>;
		clocks = <0x4c 0x02 0x4a 0x71>;
		clock-names = "conn\0ccif";
		phandle = <0x139>;
		pinctrl-names = "default\0gps_lna_state_init\0gps_lna_state_oh\0gps_lna_state_ol";
		pinctrl-0 = <0x1b7>;
		pinctrl-1 = <0x1b8>;
		pinctrl-2 = <0x1b9>;
		pinctrl-3 = <0x1ba>;
		status = "okay";
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint\0syscon";
		reg = <0x00 0x13fbb000 0x00 0x1000>;
		#clock-cells = <0x01>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x00 0x13fbc000 0x00 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench\0syscon";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
		#clock-cells = <0x01>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config\0syscon";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x5b>;
	};

	imp_iic_wrap_c@11007000 {
		compatible = "mediatek,imp_iic_wrap_c\0syscon";
		reg = <0x00 0x11007000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc9>;
	};

	imp_iic_wrap_e@11cb1000 {
		compatible = "mediatek,imp_iic_wrap_e\0syscon";
		reg = <0x00 0x11cb1000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc2>;
	};

	imp_iic_wrap_n@11f02000 {
		compatible = "mediatek,imp_iic_wrap_n\0syscon";
		reg = <0x00 0x11f02000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc0>;
	};

	imp_iic_wrap_s@11d03000 {
		compatible = "mediatek,imp_iic_wrap_s\0syscon";
		reg = <0x00 0x11d03000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc7>;
	};

	imp_iic_wrap_w@11e01000 {
		compatible = "mediatek,imp_iic_wrap_w\0syscon";
		reg = <0x00 0x11e01000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc3>;
	};

	imp_iic_wrap_ws@11d23000 {
		compatible = "mediatek,imp_iic_wrap_ws\0syscon";
		reg = <0x00 0x11d23000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc1>;
	};

	msdcsys_top@11f10000 {
		compatible = "mediatek,msdcsys_top\0syscon";
		reg = <0x00 0x11f10000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x42>;
	};

	audio@11210000 {
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11210000 0x00 0x2000>;
		#clock-cells = <0x01>;
		phandle = <0x61>;
	};

	mt6873-afe-pcm@11210000 {
		compatible = "mediatek,mt6873-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xca 0x04>;
		topckgen = <0x2f>;
		apmixed = <0x60>;
		infracfg_ao = <0x4a>;
		clocks = <0x61 0x01 0x61 0x08 0x61 0x09 0x61 0x07 0x61 0x16 0x61 0x02 0x61 0x03 0x61 0x05 0x61 0x04 0x61 0x06 0x61 0x0a 0x61 0x0b 0x61 0x13 0x61 0x14 0x61 0x15 0x61 0x17 0x61 0x18 0x61 0x19 0x61 0x1a 0x61 0x1b 0x4c 0x12 0x4a 0x31 0x4a 0x3c 0x2f 0x23 0x2f 0x24 0x2f 0x4a 0x2f 0x38 0x2f 0x68 0x2f 0x39 0x2f 0x6c 0x2f 0x34 0x2f 0x6a 0x2f 0x35 0x2f 0x6e 0x2f 0x95 0x2f 0x96 0x2f 0x97 0x2f 0x98 0x2f 0x99 0x2f 0x9a 0x2f 0x9b 0x2f 0x9c 0x2f 0x9d 0x2f 0x9e 0x2f 0x9f 0x2f 0xa0 0x2f 0xa1 0x2f 0xa2 0x2f 0xa3 0x2f 0xa4 0x2f 0xa5 0x2f 0xa6 0x2f 0xa7 0x2f 0xa8 0x2f 0xa9 0x2f 0x40 0x30>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0scp_sys_audio\0aud_infra_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d4\0top_mux_aud_eng2\0top_apll2_d4\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_i2s6_m_sel\0top_i2s7_m_sel\0top_i2s8_m_sel\0top_i2s9_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_apll12_div6\0top_apll12_div7\0top_apll12_div8\0top_apll12_div9\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_dat_miso2_off\0aud_dat_miso2_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on\0aud_gpio_i2s6_off\0aud_gpio_i2s6_on\0aud_gpio_i2s7_off\0aud_gpio_i2s7_on\0aud_gpio_i2s8_off\0aud_gpio_i2s8_on\0aud_gpio_i2s9_off\0aud_gpio_i2s9_on\0aud_dat_mosi_ch34_off\0aud_dat_mosi_ch34_on\0aud_dat_miso_ch34_off\0aud_dat_miso_ch34_on";
		pinctrl-0 = <0x62>;
		pinctrl-1 = <0x63>;
		pinctrl-2 = <0x64>;
		pinctrl-3 = <0x65>;
		pinctrl-4 = <0x66>;
		pinctrl-5 = <0x67>;
		pinctrl-6 = <0x68>;
		pinctrl-7 = <0x69>;
		pinctrl-8 = <0x6a>;
		pinctrl-9 = <0x6b>;
		pinctrl-10 = <0x6c>;
		pinctrl-11 = <0x6d>;
		pinctrl-12 = <0x6e>;
		pinctrl-13 = <0x6f>;
		pinctrl-14 = <0x70>;
		pinctrl-15 = <0x71>;
		pinctrl-16 = <0x72>;
		pinctrl-17 = <0x73>;
		pinctrl-18 = <0x74>;
		pinctrl-19 = <0x75>;
		pinctrl-20 = <0x76>;
		pinctrl-21 = <0x77>;
		pinctrl-22 = <0x78>;
		pinctrl-23 = <0x79>;
		pinctrl-24 = <0x7a>;
		pinctrl-25 = <0x7b>;
		pinctrl-26 = <0x7c>;
		pinctrl-27 = <0x7d>;
		pinctrl-28 = <0x7e>;
		pinctrl-29 = <0x7f>;
		pinctrl-30 = <0x80>;
		pinctrl-31 = <0x81>;
		pinctrl-32 = <0x82>;
		pinctrl-33 = <0x83>;
		pinctrl-34 = <0x84>;
		pinctrl-35 = <0x85>;
		phandle = <0x87>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x4b>;
		phandle = <0x86>;
	};

	sound {
		compatible = "mediatek,mt6873-mt6359-sound";
		mediatek,audio-codec = <0x86>;
		mediatek,platform = <0x87>;
		mediatek,snd_audio_dsp = <0x88>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0x13a>;

		mediatek,speaker-codec {
			sound-dai = <0x89>;
		};
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x1d 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x05 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0d 0x13 0x20000>;
		mtk_dsp_a2dp = <0x00 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x05 0x04 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x05 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x01 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x01>;
		swdsp_smartpa_process_enable = <0x05>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0x88>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0x18000>;
		prefer_mode = <0x00>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x14000>;
		interrupts = <0x00 0x176 0x04>;
		mediatek,infracfg = <0x4a>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x01>;
		phandle = <0x13b>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	apu0@19030000 {
		compatible = "mediatek,apu0\0syscon";
		reg = <0x00 0x19030000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8e>;
	};

	apu1@19031000 {
		compatible = "mediatek,apu1\0syscon";
		reg = <0x00 0x19031000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8f>;
	};

	apu_vcore@19029000 {
		compatible = "mediatek,apu_vcore\0syscon";
		reg = <0x00 0x19029000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x92>;
	};

	apu_conn@19020000 {
		compatible = "mediatek,apu_conn\0syscon";
		reg = <0x00 0x19020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x91>;
	};

	apu_mdla0@19034000 {
		compatible = "mediatek,apu_mdla0\0syscon";
		reg = <0x00 0x19034000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x90>;
	};

	mdla@19036000 {
		compatible = "mtk,mdla";
		reg = <0x00 0x19034000 0x00 0x1000 0x00 0x19036000 0x00 0x1000 0x00 0x19035000 0x00 0x1000 0x00 0x1d000000 0x00 0x100000 0x00 0x19020000 0x00 0x40000>;
		interrupts = <0x00 0x19e 0x04>;
		phandle = <0x2c>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		reg = <0x00 0x1906e000 0x00 0xa000 0x00 0x19001000 0x00 0x1000 0x00 0x19020000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		interrupts = <0x00 0x197 0x04>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		reg = <0x00 0x19021000 0x00 0x1000 0x00 0x1d800000 0x00 0x200000 0x00 0x1d000000 0x00 0x100000 0x00 0x19001000 0x00 0x1000>;
		interrupts = <0x00 0x197 0x04>;
		iommus = <0x8a 0x2a2>;
	};

	apusys_devapc@19064000 {
		compatible = "mediatek,mt6873-apusys_devapc";
		reg = <0x00 0x19064000 0x00 0x1000>;
		interrupts = <0x00 0x197 0x04>;
	};

	apusys_power {
		compatible = "mediatek,apusys_power";
		reg = <0x00 0x190f0000 0x00 0x1000 0x00 0x190f1000 0x00 0x1000 0x00 0x19029000 0x00 0x1000>;
		reg-names = "apusys_rpc\0apusys_pcu\0apusys_vcore";
		vvpu-supply = <0x8b>;
		vmdla-supply = <0x8c>;
		vsram_apu-supply = <0x8d>;
		vcore-supply = <0x41>;
		clocks = <0x2f 0x0d 0x2f 0x0e 0x2f 0xaa 0x2f 0x0f 0x2f 0x10 0x2f 0x11 0x2f 0x12 0x2f 0x14 0x8e 0x03 0x8e 0x02 0x8e 0x01 0x8f 0x03 0x8f 0x02 0x8f 0x01 0x90 0x01 0x90 0x02 0x90 0x03 0x90 0x04 0x90 0x05 0x90 0x06 0x90 0x07 0x90 0x08 0x90 0x09 0x90 0x0a 0x90 0x0b 0x90 0x0c 0x90 0x0d 0x90 0x0e 0x90 0x0f 0x91 0x02 0x91 0x03 0x91 0x04 0x91 0x05 0x91 0x06 0x91 0x07 0x91 0x08 0x91 0x09 0x91 0x0a 0x91 0x0b 0x91 0x0c 0x91 0x0d 0x91 0x0e 0x91 0x0f 0x91 0x10 0x91 0x12 0x92 0x01 0x92 0x02 0x92 0x03 0x92 0x04 0x30 0x2f 0x49 0x2f 0x5b 0x2f 0x63 0x2f 0x74 0x2f 0x72 0x2f 0x70 0x2f 0x5e 0x2f 0x5a 0x2f 0x59 0x2f 0x51 0x2f 0x48 0x2f 0x47 0x2f 0x7b 0x2f 0x78 0x2f 0x79 0x60 0x0a 0x60 0x0b 0x4c 0x1a>;
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp1_npupll_sel\0clk_top_dsp2_sel\0clk_top_dsp2_npupll_sel\0clk_top_dsp5_sel\0clk_top_dsp5_apupll_sel\0clk_top_ipu_if_sel\0clk_apu_core0_jtag_cg\0clk_apu_core0_axi_m_cg\0clk_apu_core0_apu_cg\0clk_apu_core1_jtag_cg\0clk_apu_core1_axi_m_cg\0clk_apu_core1_apu_cg\0clk_apu_mdla0_cg_b0\0clk_apu_mdla0_cg_b1\0clk_apu_mdla0_cg_b2\0clk_apu_mdla0_cg_b3\0clk_apu_mdla0_cg_b4\0clk_apu_mdla0_cg_b5\0clk_apu_mdla0_cg_b6\0clk_apu_mdla0_cg_b7\0clk_apu_mdla0_cg_b8\0clk_apu_mdla0_cg_b9\0clk_apu_mdla0_cg_b10\0clk_apu_mdla0_cg_b11\0clk_apu_mdla0_cg_b12\0clk_apu_mdla0_apb_cg\0clk_apu_mdla0_axi_m_cg\0clk_apu_conn_ahb_cg\0clk_apu_conn_axi_cg\0clk_apu_conn_isp_cg\0clk_apu_conn_cam_adl_cg\0clk_apu_conn_img_adl_cg\0clk_apu_conn_emi_26m_cg\0clk_apu_conn_vpu_udi_cg\0clk_apu_conn_edma_0_cg\0clk_apu_conn_edma_1_cg\0clk_apu_conn_edmal_0_cg\0clk_apu_conn_edmal_1_cg\0clk_apu_conn_mnoc_cg\0clk_apu_conn_tcm_cg\0clk_apu_conn_md32_cg\0clk_apu_conn_iommu_0_cg\0clk_apu_conn_md32_32k_cg\0clk_apusys_vcore_ahb_cg\0clk_apusys_vcore_axi_cg\0clk_apusys_vcore_adl_cg\0clk_apusys_vcore_qos_cg\0clk_top_clk26m\0clk_top_mainpll_d4_d2\0clk_top_univpll_d4_d2\0clk_top_univpll_d6_d2\0clk_top_mmpll_d6\0clk_top_mmpll_d5\0clk_top_mmpll_d4\0clk_top_univpll_d5\0clk_top_univpll_d4\0clk_top_univpll_d3\0clk_top_mainpll_d6\0clk_top_mainpll_d4\0clk_top_mainpll_d3\0clk_top_tvdpll_ck\0clk_top_apupll_ck\0clk_top_npupll_ck\0clk_apmixed_apupll_rate\0clk_apmixed_npupll_rate\0mtcmos_scp_sys_vpu";
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf7@1a00a000 {
		compatible = "mediatek,seninf7";
		reg = <0x00 0x1a00a000 0x00 0x1000>;
	};

	seninf8@1a00b000 {
		compatible = "mediatek,seninf8";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		clocks = <0x4c 0x10 0x4c 0x14 0x93 0x06 0x2f 0x2e 0x2f 0x2f 0x2f 0x30 0x2f 0x31 0x2f 0x17 0x2f 0x18 0x2f 0x19 0x2f 0x1a 0x2f 0x1b 0x2f 0x1c 0x30 0x2f 0x90 0x2f 0x65 0x2f 0x8f 0x2f 0x8c 0x2f 0x91 0x2f 0x92>;
		clock-names = "SCP_SYS_MDP\0SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_SENINF3\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_MUX_CAMTG6\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x13c>;
		cam0_vcamio-supply = <0xf5>;
		cam1_vcamio-supply = <0xf5>;
		cam2_vcamio-supply = <0xf5>;
		cam3_vcamio-supply = <0xf5>;
		cam4_vcamio-supply = <0xf5>;
		cam0_vcama-supply = <0x176>;
		cam1_vcama-supply = <0x178>;
		cam2_vcama-supply = <0x177>;
		cam3_vcama-supply = <0x178>;
		cam4_vcama-supply = <0x177>;
		cam0_vcamd-supply = <0x174>;
		cam1_vcamd-supply = <0x175>;
		cam0_enable_sensor = "ov48bsunny_mipi_raw ov48bofilm_mipi_raw s5kgw1ofilm_mipi_raw";
		cam1_enable_sensor = "s5k3t2sunny_mipi_raw s5k3t2ofilm_mipi_raw ov16a1qsunny_mipi_raw ov16a1qofilm_mipi_raw";
		cam2_enable_sensor = "gc02m1b_mipi_raw hi847sunny_mipi_raw hi847ofilm_mipi_raw";
		cam3_enable_sensor = "gc5035sunny_mipi_raw gc5035ofilm_mipi_raw";
		cam4_enable_sensor = "s5k4h7sunny_mipi_raw s5k4h7ofilm_mipi_raw";
		pinctrl-names = "default\0cam0_rst0\0cam0_rst1\0cam0_pnd0\0cam0_pnd1\0cam1_rst0\0cam1_rst1\0cam1_pnd0\0cam1_pnd1\0cam2_rst0\0cam2_rst1\0cam2_pnd0\0cam2_pnd1\0cam3_rst0\0cam3_rst1\0cam3_pnd0\0cam3_pnd1\0cam4_rst0\0cam4_rst1\0cam4_pnd0\0cam4_pnd1\0cam0_ldo_vcamd_0\0cam0_ldo_vcamd_1\0cam0_ldo_vcama_0\0cam0_ldo_vcama_1\0cam1_ldo_vcamd_0\0cam1_ldo_vcamd_1\0cam1_ldo_vcama_0\0cam1_ldo_vcama_1\0cam2_ldo_vcamd_0\0cam2_ldo_vcamd_1\0cam2_ldo_vcama_0\0cam2_ldo_vcama_1\0cam3_ldo_vcamd_0\0cam3_ldo_vcamd_1\0cam3_ldo_vcama_0\0cam3_ldo_vcama_1\0cam4_ldo_vcamd_0\0cam4_ldo_vcamd_1\0cam4_ldo_vcama_0\0cam4_ldo_vcama_1\0cam0_mclk_off\0cam0_mclk_2mA\0cam0_mclk_4mA\0cam0_mclk_6mA\0cam0_mclk_8mA\0cam1_mclk_off\0cam1_mclk_2mA\0cam1_mclk_4mA\0cam1_mclk_6mA\0cam1_mclk_8mA\0cam2_mclk_off\0cam2_mclk_2mA\0cam2_mclk_4mA\0cam2_mclk_6mA\0cam2_mclk_8mA\0cam3_mclk_off\0cam3_mclk_2mA\0cam3_mclk_4mA\0cam3_mclk_6mA\0cam3_mclk_8mA\0cam4_mclk_off\0cam4_mclk_2mA\0cam4_mclk_4mA\0cam4_mclk_6mA\0cam4_mclk_8mA\0cam_mipi_switch_sel_1\0cam_mipi_switch_sel_0";
		pinctrl-0 = <0x1bb>;
		pinctrl-1 = <0x1bc>;
		pinctrl-2 = <0x1bd>;
		pinctrl-3 = <0x1be>;
		pinctrl-4 = <0x1bf>;
		pinctrl-5 = <0x1c0>;
		pinctrl-6 = <0x1c1>;
		pinctrl-7 = <0x1c2>;
		pinctrl-8 = <0x1c3>;
		pinctrl-9 = <0x1c4>;
		pinctrl-10 = <0x1c5>;
		pinctrl-11 = <0x1c6>;
		pinctrl-12 = <0x1c7>;
		pinctrl-13 = <0x1c8>;
		pinctrl-14 = <0x1c9>;
		pinctrl-15 = <0x1ca>;
		pinctrl-16 = <0x1cb>;
		pinctrl-17 = <0x1cc>;
		pinctrl-18 = <0x1cd>;
		pinctrl-19 = <0x1ce>;
		pinctrl-20 = <0x1cf>;
		pinctrl-21 = <0x1d0>;
		pinctrl-22 = <0x1d1>;
		pinctrl-23 = <0x1d2>;
		pinctrl-24 = <0x1d3>;
		pinctrl-25 = <0x1d4>;
		pinctrl-26 = <0x1d5>;
		pinctrl-27 = <0x1d6>;
		pinctrl-28 = <0x1d7>;
		pinctrl-29 = <0x1d8>;
		pinctrl-30 = <0x1d9>;
		pinctrl-31 = <0x1da>;
		pinctrl-32 = <0x1db>;
		pinctrl-33 = <0x1dc>;
		pinctrl-34 = <0x1dd>;
		pinctrl-35 = <0x1de>;
		pinctrl-36 = <0x1df>;
		pinctrl-37 = <0x1e0>;
		pinctrl-38 = <0x1e1>;
		pinctrl-39 = <0x1e2>;
		pinctrl-40 = <0x1e3>;
		pinctrl-41 = <0x1e4>;
		pinctrl-42 = <0x1e5>;
		pinctrl-43 = <0x1e6>;
		pinctrl-44 = <0x1e7>;
		pinctrl-45 = <0x1e8>;
		pinctrl-46 = <0x1e9>;
		pinctrl-47 = <0x1ea>;
		pinctrl-48 = <0x1eb>;
		pinctrl-49 = <0x1ec>;
		pinctrl-50 = <0x1ed>;
		pinctrl-51 = <0x1ee>;
		pinctrl-52 = <0x1ef>;
		pinctrl-53 = <0x1f0>;
		pinctrl-54 = <0x1f1>;
		pinctrl-55 = <0x1f2>;
		pinctrl-56 = <0x1f3>;
		pinctrl-57 = <0x1f4>;
		pinctrl-58 = <0x1f5>;
		pinctrl-59 = <0x1f6>;
		pinctrl-60 = <0x1f7>;
		pinctrl-61 = <0x1f8>;
		pinctrl-62 = <0x1f9>;
		pinctrl-63 = <0x1fa>;
		pinctrl-64 = <0x1fb>;
		pinctrl-65 = <0x1fc>;
		pinctrl-66 = <0x1fd>;
		pinctrl-67 = <0x1fe>;
		status = "okay";
		vcamaf-supply = <0xf5>;
		vcamaf_sub-supply = <0xf5>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		#clock-cells = <0x01>;
		clocks = <0x4c 0x10 0x4c 0x14 0x4c 0x15 0x4c 0x16 0x4c 0x17 0x93 0x03 0x93 0x04 0x93 0x07 0x93 0x08 0x93 0x09 0x93 0x0a 0x93 0x01 0x93 0x05 0x93 0x0b 0x93 0x06 0x93 0x10 0x94 0x01 0x94 0x02 0x94 0x03 0x95 0x01 0x95 0x02 0x95 0x03 0x96 0x01 0x96 0x02 0x96 0x03 0x2f 0x0c 0x2f 0x3e>;
		clock-names = "ISP_SCP_SYS_MDP\0ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0ISP_SCP_SYS_RAWC\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_CAMSV3_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_MAIN_CAM2MM_GALS_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0CAMSYS_RAWCLARB18_CGPDN\0CAMSYS_RAWCCAM_CGPDN\0CAMSYS_RAWCTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0x93>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x13d>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x01>;
		phandle = <0x13e>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		clocks = <0x4c 0x14 0x93 0x03 0x93 0x01>;
		clock-names = "scp-cam\0cam-cg\0cam-larb13";
		mediatek,smi-id = <0x0d>;
		phandle = <0xa8>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		clocks = <0x4c 0x14 0x93 0x03 0x93 0x05>;
		clock-names = "scp-cam\0cam-cg\0cam-larb14";
		mediatek,smi-id = <0x0e>;
		phandle = <0xa9>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		mediatek,larb-id = <0x0f>;
		clocks = <0x4c 0x14>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x0f>;
	};

	cam_smi_subcom@1a00c000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		clocks = <0x4c 0x14>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1b>;
		mediatek,smi-cnt = <0x1e>;
	};

	cam_smi_subcom@1a00d000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		clocks = <0x4c 0x14>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1c>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		clocks = <0x4c 0x15 0x94 0x02 0x94 0x01>;
		clock-names = "scp-cam-rawa\0cam-rawa-cg\0cam-rawa-larb";
		mediatek,smi-id = <0x10>;
		phandle = <0xaa>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		clocks = <0x4c 0x16 0x95 0x02 0x95 0x01>;
		clock-names = "scp-cam-rawb\0cam-rawb-cg\0cam-rawb-larb";
		mediatek,smi-id = <0x11>;
		phandle = <0xab>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		reg = <0x00 0x1a011000 0x00 0x1000>;
		mediatek,larb-id = <0x12>;
		clocks = <0x4c 0x17 0x96 0x02 0x96 0x01>;
		clock-names = "scp-cam-rawc\0cam-rawc-cg\0cam-rawc-larb";
		mediatek,smi-id = <0x12>;
		phandle = <0xac>;
	};

	camsys_rawa@1a04f000 {
		compatible = "mediatek,camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x94>;
	};

	camsys_rawb@1a06f000 {
		compatible = "mediatek,camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x95>;
	};

	camsys_rawc@1a08f000 {
		compatible = "mediatek,camsys_rawc\0syscon";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x96>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		interrupts = <0x00 0x13f 0x04>;
		phandle = <0x13f>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		interrupts = <0x00 0x140 0x04>;
		phandle = <0x140>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
		interrupts = <0x00 0x141 0x04>;
		phandle = <0x141>;
	};

	camsv1@1a090000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a090000 0x00 0x1000>;
		interrupts = <0x00 0x144 0x04>;
	};

	camsv2@1a091000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a091000 0x00 0x1000>;
		interrupts = <0x00 0x145 0x04>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		interrupts = <0x00 0x146 0x04>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		interrupts = <0x00 0x147 0x04>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		interrupts = <0x00 0x148 0x04>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x04>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		interrupts = <0x00 0x14d 0x04>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		interrupts = <0x00 0x14e 0x04>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0x97 0x01 0x97 0x03 0x98 0x01 0x98 0x05 0x98 0x03>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0x97>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xaf>;
	};

	vdec_smi_subcom@1600a000 {
		compatible = "mediatek,vdec_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1600a000 0x00 0x1000>;
		clocks = <0x4c 0x0d>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x1a>;
	};

	smi_larb5@1600d000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x1600d000 0x00 0x1000>;
		mediatek,larb-id = <0x05>;
		clocks = <0x4c 0x0d 0x99 0x01>;
		clock-names = "scp-vdec\0vdec-soc-larb";
		mediatek,smi-id = <0x05>;
		phandle = <0xa5>;
	};

	smi_larb6@1600e000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x1600e000 0x00 0x1000>;
		mediatek,larb-id = <0x06>;
		clocks = <0x4c 0x0d>;
		clock-names = "scp-vdec";
		mediatek,smi-id = <0x06>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
		iommus = <0x9a 0x80>;
		mediatek,mailbox-gce = <0x52>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x01>;
		mboxes = <0x52 0x07 0x00 0x01 0x52 0x0c 0x00 0x01 0x55 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_wp_2nd_done\0venc_wp_3nd_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold\0vdec_lat_pic_start\0vdec_lat_decode_done\0vdec_lat_pause\0vdec_lat_dec_error\0vdec_lat_mc_busy_overflow_timeout\0vdec_lat_all_dram_req_done\0vdec_lat_ini_fetch_rdy\0vdec_lat_process_flag\0vdec_lat_search_start_code_done\0vdec_lat_ref_reorder_done\0vdec_lat_wp_tble_done\0vdec_lat_count_sram_clr_done\0vdec_lat_gce_cnt_op_threshold";
		gce-events = <0x52 0x81 0x52 0x86 0x52 0x87 0x52 0xa0 0x52 0xa1 0x52 0xa2 0x52 0xa3 0x52 0xa4 0x52 0xa5 0x52 0xa6 0x52 0xa7 0x52 0xa8 0x52 0xa9 0x52 0xaa 0x52 0xab 0x52 0xaf 0x52 0x00 0x52 0x01 0x52 0x02 0x52 0x03 0x52 0x04 0x52 0x05 0x52 0x06 0x52 0x07 0x52 0x08 0x52 0x09 0x52 0x0a 0x52 0x0b 0x52 0x0f>;
		gce-gpr = <0x0a 0x0b>;
		phandle = <0x9c>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6873-vcodec-dec";
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x1000 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x4000 0x00 0x16010000 0x00 0x1000 0x00 0x16011000 0x00 0x400 0x00 0x16004000 0x00 0x1000>;
		iommus = <0x9a 0x80>;
		mediatek,larb = <0x9b>;
		interrupts = <0x00 0x1a9 0x04 0x00 0x1aa 0x04>;
		mediatek,vcu = <0x9c>;
		clocks = <0x99 0x05 0x9d 0x05 0x99 0x02>;
		clock-names = "MT_CG_SOC\0MT_CG_VDEC0\0MT_CG_VDEC1";
	};

	vdec_gcon@1602f000 {
		compatible = "mediatek,vdec_gcon\0syscon";
		reg = <0x00 0x1602f000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0x9d>;
	};

	vdec_soc_gcon@1600f000 {
		compatible = "mediatek,vdec_soc_gcon\0syscon";
		reg = <0x00 0x1600f000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0x99>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		clocks = <0x4c 0x0e 0x9d 0x01>;
		clock-names = "scp-vdec2\0vdec-larb";
		mediatek,smi-id = <0x04>;
		phandle = <0x9b>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0x9f>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6873-vcodec-enc";
		reg = <0x00 0x17020000 0x00 0x2000 0x00 0x17000000 0x00 0x10000>;
		iommus = <0x9a 0xe4>;
		mediatek,larb = <0x9e>;
		interrupts = <0x00 0x135 0x04>;
		mediatek,vcu = <0x9c>;
		clocks = <0x9f 0x02>;
		clock-names = "MT_CG_VENC0";
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x142>;
		pinctrl-names = "lcm_rst_out1_gpio\0lcm_rst_out0_gpio\0mode_te_te";
		pinctrl-0 = <0x1ac>;
		pinctrl-1 = <0x1ad>;
		pinctrl-2 = <0x1ae>;
		status = "okay";
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0xa0>;
		clocks = <0x54 0x11 0x54 0x12 0x54 0x1c 0x54 0x0c 0x54 0x20 0x54 0x03 0x54 0x05 0x54 0x1d 0x54 0x04 0x54 0x06 0x54 0x11 0x54 0x0a 0x54 0x09 0x54 0x17 0x54 0x0d 0x54 0x0e 0x54 0x0b 0x54 0x10 0x54 0x21 0x54 0x24 0x54 0x01 0x54 0x02 0x54 0x08 0x54 0x01 0x54 0x02 0x60 0x0d 0x2f 0x2a 0x4a 0x3a 0x30 0x2f 0x64 0x2f 0x84 0x2f 0x85 0x2f 0x88>;
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_GALS\0MMSYS_SMI_INFRA\0MMSYS_SMI_IOMMU\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_OVL2_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_WDMA0\0MMSYS_DISP_COLOR0\0MMSYS_DISP_CCORR0\0MMSYS_DISP_AAL0\0MMSYS_DISP_MDP_AAL4\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_POSTMASK0\0MMSYS_DISP_DITHER0\0MMSYS_DSI0_MM_CK\0MMSYS_DSI0_IF_CK\0MMSYS_26M\0MMSYS_DISP_MUTEX0\0MMSYS_DISP_CONFIG\0MMSYS_DISP_RSZ0\0MMSYS_DISP_MUTEX0\0MMSYS_DISP_CONFIG\0APMIXED_MIPI_26M\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_UNIVPLL_D6_D4\0TOP_OSC_D2\0TOP_OSC_D4\0TOP_OSC_D16";
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6873-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0xab 0x04>;
		#pwm-cells = <0x02>;
		clocks = <0x4a 0x3a 0x2f 0x2a 0x2f 0x85>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x13>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04>;
		phandle = <0x53>;
	};

	dispsys_config@14000000 {
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6873-mmsys";
		reg = <0x00 0x14000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		iommus = <0x9a 0x22>;
		mediatek,larb = <0xa1>;
		fake-engine = <0xa0 0x05 0xa1 0x27>;
		clocks = <0x4c 0x11 0x54 0x24 0x54 0x02 0x54 0x01>;
		clock-num = <0x04>;
		mediatek,mailbox-gce = <0x52>;
		mboxes = <0x52 0x00 0x00 0x04 0x52 0x05 0x00 0x04 0x52 0x02 0x00 0x04 0x52 0x03 0xffffffff 0x02 0x52 0x01 0xffffffff 0x06 0x52 0x04 0x00 0x04 0x52 0x06 0x00 0x03 0x55 0x08 0x00 0x03 0x55 0x09 0x00 0x03 0x55 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_SODI_LOOP0\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		gce-subsys = <0x52 0x14000000 0x01 0x52 0x14010000 0x02 0x52 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_mutex1_eof\0disp_token_stream_dirty0\0disp_token_sodi0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_dsi0_sof0";
		gce-events = <0x52 0x1b2 0x52 0x1b3 0x52 0x280 0x52 0x29f 0x52 0x1c2 0x52 0x281 0x52 0x1a0 0x52 0x282 0x52 0x1a5 0x52 0x1a1 0x52 0x283 0x52 0x284 0x52 0x1a1 0x52 0x18c>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_SF_PF";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x01 0x01>;
		phandle = <0x54>;
		pinctrl-names = "lcm_rst_out1_gpio\0lcm_rst_out0_gpio\0mode_te_te";
		pinctrl-0 = <0x1ac>;
		pinctrl-1 = <0x1ad>;
		pinctrl-2 = <0x1ae>;
		status = "okay";
	};

	disp_mutex@14001000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6873-disp-mutex";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xfc 0x04>;
		clocks = <0x54 0x01>;
		phandle = <0x143>;
	};

	disp_smi_common@14002000 {
		compatible = "mediatek,disp_smi_common\0mediatek,smi_common";
		reg = <0x00 0x14002000 0x00 0x1000>;
		clocks = <0x4c 0x11 0x54 0x12 0x54 0x1c 0x54 0x0c 0x54 0x20>;
		clock-names = "scp-dis\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x1e>;
		mmsys_config = <0x54>;
		mboxes = <0x52 0x17 0xffffffff 0x01>;
		gce-event = [01 c6];
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		interrupts = <0x00 0x11b 0x04>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x00>;
		phandle = <0xa0>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14004000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		interrupts = <0x00 0x11a 0x04>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x01>;
		phandle = <0xa1>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6873-disp-ovl";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xfe 0x04>;
		clocks = <0x54 0x03>;
		mediatek,larb = <0xa0>;
		mediatek,smi-id = <0x00>;
		iommus = <0x9a 0x02 0x9a 0x01>;
		phandle = <0x144>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6873-disp-ovl";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0xff 0x04>;
		clocks = <0x54 0x05>;
		mediatek,larb = <0xa1>;
		mediatek,smi-id = <0x01>;
		iommus = <0x9a 0x22 0x9a 0x20>;
		phandle = <0x145>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6873-disp-rdma";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04>;
		clocks = <0x54 0x04>;
		mediatek,larb = <0xa0>;
		mediatek,smi-id = <0x00>;
		iommus = <0x9a 0x03>;
		phandle = <0x146>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6873-disp-rsz";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04>;
		clocks = <0x54 0x08>;
		phandle = <0x147>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6873-disp-color";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04>;
		clocks = <0x54 0x11>;
		phandle = <0x148>;
	};

	disp_ccorr0@1400a000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6873-disp-ccorr";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04>;
		clocks = <0x54 0x0a>;
		phandle = <0x149>;
	};

	disp_aal0@1400b000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6873-disp-aal";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x104 0x04>;
		clocks = <0x54 0x09>;
		aal_dre3 = <0xa2>;
		phandle = <0x14a>;
	};

	disp_gamma0@1400c000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6873-disp-gamma";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x105 0x04>;
		clocks = <0x54 0x0d>;
		phandle = <0x14b>;
	};

	disp_postmask0@1400d000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6873-disp-postmask";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x106 0x04>;
		clocks = <0x54 0x0e>;
		mediatek,larb = <0xa0>;
		mediatek,smi-id = <0x00>;
		iommus = <0x9a 0x00>;
		phandle = <0x14c>;
	};

	disp_dither0@1400e000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6873-disp-dither";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x04>;
		clocks = <0x54 0x0b>;
		phandle = <0x14d>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x00 0x01 0x02 0x04 0x05 0x07 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x12 0x13 0x14>;
		larb0 = <0x08 0x07 0x08 0x08 0x09 0x08>;
		larb1 = <0x07 0x07 0x08 0x08 0x07 0x08 0x09 0x08>;
		larb2 = <0x07 0x07 0x08 0x08 0x08>;
		larb4 = <0x06 0x07 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x07>;
		larb5 = <0x07 0x07 0x06 0x07 0x07 0x08 0x07 0x07>;
		larb7 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x07 0x08>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb18 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x07 0x08>;
		cam_larb = <0x0d 0x0e 0x10 0x11 0x12 0x17 0x18>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x28>;
		comm_freq = "disp_freq";
		disp_step0 = <0x222 0x01 0x00 0x0a>;
		disp_step1 = <0x1a0 0x01 0x00 0x0b>;
		disp_step2 = <0x138 0x01 0x00 0x0c>;
		disp_step3 = <0xd0 0x01 0x00 0x0d>;
		cam_step0 = <0x270 0x01 0x01 0x0e>;
		cam_step1 = <0x1f3 0x01 0x01 0x0f>;
		cam_step2 = <0x188 0x01 0x01 0x10>;
		cam_step3 = <0x111 0x01 0x01 0x11>;
		img_step0 = <0x270 0x01 0x02 0x0e>;
		img_step1 = <0x1a0 0x01 0x02 0x0b>;
		img_step2 = <0x157 0x01 0x02 0x12>;
		img_step3 = <0xe5 0x01 0x02 0x13>;
		img2_step0 = <0x270 0x01 0x03 0x0e>;
		img2_step1 = <0x1a0 0x01 0x03 0x0b>;
		img2_step2 = <0x157 0x01 0x03 0x12>;
		img2_step3 = <0xe5 0x01 0x03 0x13>;
		dpe_step0 = <0x222 0x01 0x04 0x0a>;
		dpe_step1 = <0x1ca 0x01 0x04 0x14>;
		dpe_step2 = <0x16c 0x01 0x04 0x15>;
		dpe_step3 = <0xf9 0x01 0x04 0x16>;
		ipe_step0 = <0x222 0x01 0x05 0x0a>;
		ipe_step1 = <0x1a0 0x01 0x05 0x0b>;
		ipe_step2 = <0x138 0x01 0x05 0x0c>;
		ipe_step3 = <0xe5 0x01 0x05 0x13>;
		venc_step0 = <0x270 0x01 0x06 0x0e>;
		venc_step1 = <0x1ca 0x01 0x06 0x14>;
		venc_step2 = <0x16c 0x01 0x06 0x15>;
		venc_step3 = <0xf9 0x01 0x06 0x16>;
		vdec_step0 = <0x222 0x01 0x07 0x0a>;
		vdec_step1 = <0x1a0 0x01 0x07 0x0b>;
		vdec_step2 = <0x138 0x01 0x07 0x0c>;
		vdec_step3 = <0xda 0x01 0x07 0x17>;
		mdp_step0 = <0x252 0x01 0x08 0x18>;
		mdp_step0_ext = <0x252 0x02 0x09 0x1a713b>;
		mdp_step1 = <0x1a0 0x01 0x08 0x0b>;
		mdp_step1_ext = <0x1a0 0x02 0x09 0x1a713b>;
		mdp_step2 = <0x157 0x01 0x08 0x12>;
		mdp_step2_ext = <0x157 0x02 0x09 0x1a713b>;
		mdp_step3 = <0xe5 0x01 0x08 0x13>;
		mdp_step3_ext = <0xe5 0x02 0x09 0x1604ec>;
		ccu_step0 = <0x1f3 0x01 0x09 0x0f>;
		ccu_step1 = <0x188 0x01 0x09 0x10>;
		ccu_step2 = <0x16c 0x01 0x09 0x15>;
		ccu_step3 = <0xe5 0x01 0x09 0x13>;
		vcore-supply = <0x41>;
		vopp_steps = <0x00 0x01 0x02 0x03>;
		disp_freq = "disp_step0\0disp_step1\0disp_step2\0disp_step3";
		cam_freq = "cam_step0\0cam_step1\0cam_step2\0cam_step3";
		img_freq = "img_step0\0img_step1\0img_step2\0img_step3";
		img2_freq = "img2_step0\0img2_step1\0img2_step2\0img2_step3";
		dpe_freq = "dpe_step0\0dpe_step1\0dpe_step2\0dpe_step3";
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2\0ipe_step3";
		venc_freq = "venc_step0\0venc_step1\0venc_step2\0venc_step3";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2\0vdec_step3";
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2\0mdp_step3";
		ccu_freq = "ccu_step0\0ccu_step1\0ccu_step2\0ccu_step3";
		clocks = <0x2f 0x05 0x2f 0x0b 0x2f 0x07 0x2f 0x08 0x2f 0x0a 0x2f 0x09 0x2f 0x3c 0x2f 0x3d 0x2f 0x06 0x2f 0x0c 0x2f 0x48 0x2f 0x62 0x2f 0x5b 0x2f 0x63 0x2f 0x5a 0x2f 0x5e 0x2f 0x76 0x2f 0x49 0x2f 0x71 0x2f 0x73 0x2f 0x74 0x2f 0x51 0x2f 0x5f 0x2f 0x4e 0x2f 0x7b>;
		clock-names = "TOP_MUX_DISP\0TOP_MUX_CAM\0TOP_MUX_IMG1\0TOP_MUX_IMG2\0TOP_MUX_DPE\0TOP_MUX_IPE\0TOP_MUX_VENC\0TOP_MUX_VDEC\0TOP_MUX_MDP\0TOP_MUX_CCU\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D6\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D6_D2\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D5\0TOP_MMPLL_D7\0TOP_MAINPLL_D4_D2\0TOP_MMPLL_D4_D2\0TOP_MMPLL_D5_D2\0TOP_MMPLL_D6\0TOP_MAINPLL_D6\0TOP_UNIVPLL_D5_D2\0TOP_MAINPLL_D5_D2\0TOP_TVDPLL_CK";
	};

	disp_dsc_wrap@1400f000 {
		compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6873-disp-dsc";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x04>;
		clocks = <0x54 0x0f>;
		phandle = <0x14e>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6873-mipi-tx";
		reg = <0x00 0x11e50000 0x00 0x1000>;
		clocks = <0x30>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0xa3>;
	};

	dsi@14010000 {
		compatible = "mediatek,dsi0\0mediatek,mt6873-dsi";
		reg = <0x00 0x14010000 0x00 0x1000>;
		interrupts = <0x00 0x109 0x04>;
		clocks = <0x54 0x10 0x54 0x21 0xa3>;
		clock-names = "engine\0digital\0hs";
		phys = <0xa3>;
		phy-names = "dphy";
		phandle = <0x14f>;
		status = "okay";
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		panel@0 {
			compatible = "s6e8fc01,lcm";
			reg = <0x00>;
			pm-enable-gpios = <0x02 0x1d 0x00>;
			reset-gpios = <0x02 0x2a 0x00>;
			pinctrl-names = "default";

			port {

				endpoint {
					remote-endpoint = <0x1af>;
					phandle = <0x1b0>;
				};
			};
		};

		ports {

			port {

				endpoint {
					remote-endpoint = <0x1b0>;
					phandle = <0x1af>;
				};
			};
		};
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "okay";
		phandle = <0x150>;
		interrupt-parent = <0x02>;
		interrupts = <0x0d 0x01 0x0d 0x00>;
	};

	disp_wdma0@14011000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6873-disp-wdma";
		reg = <0x00 0x14011000 0x00 0x1000>;
		interrupts = <0x00 0x10a 0x04>;
		clocks = <0x54 0x06>;
		mediatek,larb = <0xa0>;
		mediatek,smi-id = <0x00>;
		iommus = <0x9a 0x04>;
		phandle = <0x151>;
	};

	disp_ufbc_wdma0@14012000 {
		compatible = "mediatek,disp_ufbc_wdma0";
		reg = <0x00 0x14012000 0x00 0x1000>;
		interrupts = <0x00 0x10b 0x04>;
		mediatek,larb = <0xa1>;
	};

	disp_ovl2_2l@14014000 {
		compatible = "mediatek,disp_ovl2_2l\0mediatek,mt6873-disp-ovl";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x10c 0x04>;
		clocks = <0x54 0x1d>;
		mediatek,larb = <0xa1>;
		mediatek,smi-id = <0x01>;
		iommus = <0x9a 0x23 0x9a 0x21>;
		phandle = <0x152>;
	};

	disp_rdma4@14015000 {
		compatible = "mediatek,disp_rdma4\0mediatek,mt6873-disp-rdma";
		reg = <0x00 0x14015000 0x00 0x1000>;
		interrupts = <0x00 0x10d 0x04>;
		clocks = <0x54 0x1e>;
		mediatek,larb = <0xa1>;
		mediatek,smi-id = <0x01>;
		iommus = <0x9a 0x03>;
		phandle = <0x153>;
	};

	dpi0@14016000 {
		compatible = "mediatek,dpi0";
		reg = <0x00 0x14016000 0x00 0x1000>;
		interrupts = <0x00 0x10e 0x04>;
	};

	mdp_rdma4@14017000 {
		compatible = "mediatek,mdp_rdma4";
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x04>;
	};

	mdp_hdr4@14018000 {
		compatible = "mediatek,mdp_hdr4";
		reg = <0x00 0x14018000 0x00 0x1000>;
		interrupts = <0x00 0x110 0x04>;
	};

	mdp_rsz4@14019000 {
		compatible = "mediatek,mdp_rsz4";
		reg = <0x00 0x14019000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04>;
	};

	mdp_aal4@1401a000 {
		compatible = "mediatek,mdp_aal4\0mediatek,mt6873-dmdp-aal";
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04>;
		clocks = <0x54 0x17>;
		clock-names = "DRE3_AAL0";
		phandle = <0xa2>;
	};

	mdp_tdshp4@1401b000 {
		compatible = "mediatek,mdp_tdshp4";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		interrupts = <0x00 0x113 0x04>;
	};

	mdp_color4@1401c000 {
		compatible = "mediatek,mdp_color4";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		interrupts = <0x00 0x114 0x04>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x2e>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x9a 0x05>;
		phandle = <0x154>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x9a 0x05>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x00>;
		iommus = <0x9a 0x00 0x9a 0x01 0x9a 0x02 0x9a 0x03 0x9a 0x04 0x9a 0x05>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x01>;
		iommus = <0x9a 0x20 0x9a 0x21 0x9a 0x22 0x9a 0x23 0x9a 0x24 0x9a 0x25 0x9a 0x26 0x9a 0x27>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x02>;
		iommus = <0x9a 0x40 0x9a 0x41 0x9a 0x42 0x9a 0x43 0x9a 0x44>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x04>;
		iommus = <0x9a 0x80 0x9a 0x81 0x9a 0x82 0x9a 0x83 0x9a 0x84 0x9a 0x85 0x9a 0x86 0x9a 0x87 0x9a 0x88 0x9a 0x89 0x9a 0x8a>;
	};

	pseudo_m4u-larb5 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x05>;
		iommus = <0x9a 0xa0 0x9a 0xa1 0x9a 0xa2 0x9a 0xa3 0x9a 0xa4 0x9a 0xa5 0x9a 0xa6 0x9a 0xa7>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x07>;
		iommus = <0x9a 0xe0 0x9a 0xe1 0x9a 0xe2 0x9a 0xe3 0x9a 0xe4 0x9a 0xe5 0x9a 0xe6 0x9a 0xe7 0x9a 0xe8 0x9a 0xe9 0x9a 0xea 0x9a 0xeb 0x9a 0xec 0x9a 0xed 0x9a 0xee>;
	};

	pseudo_m4u-larb8 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x08>;
		iommus = <0x9a 0x100 0x9a 0x101 0x9a 0x102 0x9a 0x103 0x9a 0x104 0x9a 0x105 0x9a 0x106 0x9a 0x107 0x9a 0x108 0x9a 0x109 0x9a 0x10a 0x9a 0x10b 0x9a 0x10c 0x9a 0x10d 0x9a 0x10e 0x9a 0x10f 0x9a 0x110 0x9a 0x111 0x9a 0x112 0x9a 0x113 0x9a 0x114 0x9a 0x115 0x9a 0x116 0x9a 0x117 0x9a 0x118 0x9a 0x119 0x9a 0x11a>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x09>;
		iommus = <0x9a 0x120 0x9a 0x121 0x9a 0x122 0x9a 0x123 0x9a 0x124 0x9a 0x125 0x9a 0x126 0x9a 0x127 0x9a 0x128 0x9a 0x129 0x9a 0x12a 0x9a 0x12b 0x9a 0x12c 0x9a 0x12d 0x9a 0x12e 0x9a 0x12f 0x9a 0x130 0x9a 0x131 0x9a 0x132 0x9a 0x133 0x9a 0x134 0x9a 0x135 0x9a 0x136 0x9a 0x137 0x9a 0x138 0x9a 0x139 0x9a 0x13a 0x9a 0x13b 0x9a 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0b>;
		iommus = <0x9a 0x160 0x9a 0x161 0x9a 0x162 0x9a 0x163 0x9a 0x164 0x9a 0x165 0x9a 0x166 0x9a 0x167 0x9a 0x168 0x9a 0x169 0x9a 0x16a 0x9a 0x16b 0x9a 0x16c 0x9a 0x16d 0x9a 0x16e 0x9a 0x16f 0x9a 0x170 0x9a 0x171 0x9a 0x172 0x9a 0x173 0x9a 0x174 0x9a 0x175 0x9a 0x176 0x9a 0x177 0x9a 0x178 0x9a 0x179 0x9a 0x17a 0x9a 0x17b 0x9a 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0d>;
		iommus = <0x9a 0x1a0 0x9a 0x1a1 0x9a 0x1a2 0x9a 0x1a3 0x9a 0x1a4 0x9a 0x1a5 0x9a 0x1a6 0x9a 0x1a7 0x9a 0x1a8 0x9a 0x1ab>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0e>;
		iommus = <0x9a 0x1c0 0x9a 0x1c1 0x9a 0x1c2 0x9a 0x1c3>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0x9a 0x200 0x9a 0x201 0x9a 0x202 0x9a 0x203 0x9a 0x204 0x9a 0x205 0x9a 0x206 0x9a 0x207 0x9a 0x208 0x9a 0x209 0x9a 0x20a 0x9a 0x20b 0x9a 0x20c 0x9a 0x20d 0x9a 0x20e 0x9a 0x20f 0x9a 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0x9a 0x220 0x9a 0x221 0x9a 0x222 0x9a 0x223 0x9a 0x224 0x9a 0x225 0x9a 0x226 0x9a 0x227 0x9a 0x228 0x9a 0x229 0x9a 0x22a 0x9a 0x22b 0x9a 0x22c 0x9a 0x22d 0x9a 0x22e 0x9a 0x22f 0x9a 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0x9a 0x240 0x9a 0x241 0x9a 0x242 0x9a 0x243 0x9a 0x244 0x9a 0x245 0x9a 0x246 0x9a 0x247 0x9a 0x248 0x9a 0x249 0x9a 0x24a 0x9a 0x24b 0x9a 0x24c 0x9a 0x24d 0x9a 0x24e 0x9a 0x24f 0x9a 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0x9a 0x260 0x9a 0x261 0x9a 0x262 0x9a 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0x9a 0x280 0x9a 0x281 0x9a 0x282 0x9a 0x283 0x9a 0x284 0x9a 0x285>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x16>;
		iommus = <0x9a 0x1a9 0x9a 0x1aa 0x9a 0x2c0>;
	};

	ccu@1a101000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a101000 0x00 0x1000>;
		interrupts = <0x00 0x14a 0x04>;
		clocks = <0x93 0x0b 0x2f 0x0c 0x4c 0x14 0x4c 0x10>;
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_TOP_MUX\0CAM_PWR\0MDP_PWR";
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0x9a 0x1c4 0x9a 0x1c5 0x9a 0x2e0>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x19>;
		iommus = <0x8a 0x2a0>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1a>;
		iommus = <0x8a 0x2a1>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1b>;
		iommus = <0x8a 0x2a2>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0x9a 0x05>;
	};

	m4u@1401d000 {
		cell-index = <0x00>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x1401d000 0x00 0x1000>;
		mediatek,larbs = <0xa0 0xa1 0xa4 0x9b 0xa5 0x9e 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae>;
		interrupts = <0x00 0x115 0x04>;
		clocks = <0x54 0x20 0x4c 0x11>;
		clock-names = "disp-iommu-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0x9a>;
	};

	m4u@1401e000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x1401e000 0x00 0x1000>;
		interrupts = <0x00 0x116 0x04>;
		phandle = <0x155>;
	};

	m4u@1401f000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x1401f000 0x00 0x1000>;
		interrupts = <0x00 0x117 0x04>;
		phandle = <0x156>;
	};

	m4u@14020000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x14020000 0x00 0x1000>;
		interrupts = <0x00 0x118 0x04>;
		phandle = <0x157>;
	};

	m4u@14021000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x00 0x14021000 0x00 0x1000>;
		interrupts = <0x00 0x119 0x04>;
		phandle = <0x158>;
	};

	m4u@19010000 {
		cell-index = <0x01>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x19010000 0x00 0x1000>;
		interrupts = <0x00 0x18a 0x04>;
		clocks = <0x91 0x10 0x4c 0x1a>;
		clock-names = "clock\0power";
		#iommu-cells = <0x01>;
		phandle = <0x8a>;
	};

	m4u@19011000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank1_m4u1";
		reg = <0x00 0x19011000 0x00 0x1000>;
		interrupts = <0x00 0x18b 0x04>;
		phandle = <0x159>;
	};

	m4u@19012000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank2_m4u1";
		reg = <0x00 0x19012000 0x00 0x1000>;
		interrupts = <0x00 0x18c 0x04>;
		phandle = <0x15a>;
	};

	m4u@19013000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank3_m4u1";
		reg = <0x00 0x19013000 0x00 0x1000>;
		interrupts = <0x00 0x18d 0x04>;
		phandle = <0x15b>;
	};

	m4u@19014000 {
		cell-index = <0x01>;
		compatible = "mediatek,sec_m4u1";
		reg = <0x00 0x19014000 0x00 0x1000>;
		interrupts = <0x00 0x18e 0x04>;
		phandle = <0x15c>;
	};

	disp_smi_2x1_sub_common_u0@14022000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0\0mediatek,smi_common";
		reg = <0x00 0x14022000 0x00 0x1000>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x16>;
	};

	disp_smi_2x1_sub_common_u1@14023000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1\0mediatek,smi_common";
		reg = <0x00 0x14023000 0x00 0x1000>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x17>;
	};

	img0_smi_2x1_sub_common@14024000 {
		compatible = "mediatek,img0_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x14024000 0x00 0x1000>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x18>;
	};

	img1_smi_2x1_sub_common@14025000 {
		compatible = "mediatek,img1_smi_2x1_sub_common\0mediatek,smi_common";
		reg = <0x00 0x14025000 0x00 0x1000>;
		clocks = <0x4c 0x11>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x19>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0x159 0x04>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1f6 0x04>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x98>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x15d>;
		vcamaf-supply = <0x17a>;
		vcamois-supply = <0x179>;
		status = "okay";
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		interrupts = <0x00 0x158 0x04>;
		clocks = <0x4c 0x0a 0x97 0x01>;
		clock-names = "scp-isp\0img1-larb9";
		mediatek,smi-id = <0x09>;
		phandle = <0xa6>;
	};

	smi_larb10@1502f000 {
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		mediatek,larb-id = <0x0a>;
		interrupts = <0x00 0x15a 0x04>;
		clocks = <0x4c 0x0a>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x0a>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15010000 0x00 0x1000>;
		interrupts = <0x00 0x15b 0x04>;
	};

	wpe_a@15811000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x15811000 0x00 0x1000>;
		interrupts = <0x00 0x162 0x04>;
		clocks = <0x98 0x01 0x98 0x04>;
		clock-names = "WPE_CLK_IMG_LARB9\0WPE_CLK_IMG_WPE_A";
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15012000 0x00 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip2";
		reg = <0x00 0x15821000 0x00 0xc000>;
		interrupts = <0x00 0x160 0x04>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x00 0x15822000 0x00 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x00 0x15823000 0x00 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x00 0x15824000 0x00 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x00 0x15825000 0x00 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x00 0x15826000 0x00 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x00 0x15827000 0x00 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x00 0x15828000 0x00 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x00 0x15829000 0x00 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x00 0x1582a000 0x00 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x00 0x1582b000 0x00 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x00 0x1582c000 0x00 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		interrupts = <0x00 0x15f 0x04>;
		clocks = <0x4c 0x0b 0x98 0x01>;
		clock-names = "scp-isp2\0img2-larb11";
		mediatek,smi-id = <0x0b>;
		phandle = <0xa7>;
	};

	smi_larb12@1582f000 {
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		reg = <0x00 0x1582f000 0x00 0x1000>;
		mediatek,larb-id = <0x0c>;
		interrupts = <0x00 0x161 0x04>;
		clocks = <0x4c 0x0b>;
		clock-names = "scp-isp2";
		mediatek,smi-id = <0x0c>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x15811000 0x00 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0x00 0x15812000 0x00 0x1000>;
		interrupts = <0x00 0x1f6 0x04>;
		mboxes = <0x52 0x11 0x00 0x01>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
	};

	msf_b@15810000 {
		compatible = "mediatek,msf_b";
		reg = <0x00 0x15810000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04>;
		mboxes = <0x52 0x12 0x4b0 0x01>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		clocks = <0x98 0x01 0x98 0x05 0x98 0x03>;
		clock-names = "MFB_CG_IMG2_LARB11\0MFB_CG_IMG2_MSS\0MFB_CG_IMG2_MFB";
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x15e>;
	};

	nfc {
		compatible = "mediatek,nfc";
		phandle = <0x15f>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x00 0x15820000 0x00 0x1000>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,larb-id = <0x07>;
		interrupts = <0x00 0x134 0x04>;
		clocks = <0x4c 0x0f 0x9f 0x01 0x9f 0x02>;
		clock-names = "scp-venc\0venc-larb\0venc-set1";
		mediatek,smi-id = <0x07>;
		phandle = <0x9e>;
	};

	smi_larb8@17011000 {
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		reg = <0x00 0x17011000 0x00 0x1000>;
		mediatek,larb-id = <0x08>;
		clocks = <0x4c 0x0f>;
		clock-names = "scp-venc";
		mediatek,smi-id = <0x08>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0x135 0x04>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		mediatek,larb = <0x9e>;
		iommus = <0x9a 0xe9>;
		interrupts = <0x00 0x136 0x04>;
		clocks = <0x9f 0x03>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe9 0xea 0xeb 0xec>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x169 0x04>;
		mboxes = <0x52 0x10 0x00 0x01>;
		EVENT_IPE_DVS_DONE = <0xb4>;
		iommus = <0x9a 0x260>;
		clocks = <0x2f 0x0a 0xaf 0x07>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x16a 0x04>;
		EVENT_IPE_DVP_DONE = <0xb5>;
		iommus = <0x9a 0x260>;
		clocks = <0x2f 0x0a 0xaf 0x07>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		interrupts = <0x00 0x166 0x04>;
		clocks = <0xaf 0x04>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x52 0x0e 0x00 0x01 0x55 0x0b 0x00 0x01>;
		fdvt_frame_done = <0xb1>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		reg = <0x00 0x1b002000 0x00 0x1000>;
		interrupts = <0x00 0x168 0x04>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0xae>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
		interrupts = <0x00 0x167 0x04>;
		mboxes = <0x52 0x0d 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x52 0xb3>;
		clocks = <0xaf 0x06>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	ipe_smi_subcom@1b00e000 {
		compatible = "mediatek,ipe_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
		clocks = <0x4c 0x0c>;
		clock-names = "scp-ipe";
		mediatek,smi-id = <0x1d>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		reg = <0x00 0x1b00f000 0x00 0x1000>;
		mediatek,larb-id = <0x14>;
		clocks = <0x4c 0x0c 0xaf 0x03 0xaf 0x02>;
		clock-names = "scp-ipe\0ipe-subcom\0ipe-larb20";
		mediatek,smi-id = <0x14>;
		phandle = <0xae>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x169 0x04>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		reg = <0x00 0x1b10f000 0x00 0x1000>;
		mediatek,larb-id = <0x13>;
		clocks = <0x4c 0x0c 0xaf 0x03 0xaf 0x01>;
		clock-names = "scp-ipe\0ipe-subcom\0ipe-larb19";
		mediatek,smi-id = <0x13>;
		phandle = <0xad>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0xb0 0x03 0xb0 0x04 0xb0 0x15 0xb0 0x16 0xb0 0x08>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG0_IMG_DL_ASYNC0\0MDP_IMG0_IMG_DL_ASYNC1\0MDP_APB_BUS";
		phandle = <0xb0>;
	};

	smi_larb2@1f002000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1f002000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		clocks = <0x4c 0x10 0xb0 0x07>;
		clock-names = "scp-mdp\0mdp-smi";
		mediatek,smi-id = <0x02>;
		phandle = <0xa4>;
	};

	smi_larb3@1f011000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1f011000 0x00 0x1000>;
		mediatek,larb-id = <0x03>;
		clocks = <0x4c 0x10>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <0x03>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1f001000 0x00 0x1000>;
		clocks = <0xb0 0x0c>;
		clock-names = "MDP_MUTEX0";
		phandle = <0xb1>;
	};

	mdp_rdma0@1f003000 {
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		reg = <0x00 0x1f003000 0x00 0x1000>;
		clocks = <0xb0 0x01 0x4a 0x0a 0x4a 0x1a>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		mmsys_config = <0xb0>;
		mm_mutex = <0xb1>;
		mboxes = <0x52 0x13 0x00 0x01 0x52 0x14 0x00 0x01 0x52 0x15 0x00 0x01 0x52 0x16 0x00 0x01 0x55 0x0a 0x00 0x01>;
		mdp_rdma0 = <0xb2>;
		mdp_rdma1 = <0xb3>;
		mdp_rsz0 = <0xb4>;
		mdp_rsz1 = <0xb5>;
		mdp_wrot0 = <0xb6>;
		mdp_wrot1 = <0xb7>;
		mdp_tdshp0 = <0xb8>;
		mdp_tdshp1 = <0xb9>;
		mdp_aal0 = <0xba>;
		mdp_aal1 = <0xbb>;
		mdp_color0 = <0xbc>;
		mdp_color1 = <0xbd>;
		mdp_hdr0 = <0xbe>;
		mdp_hdr1 = <0xbf>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x52>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread21_frame_done = <0xf6>;
		dip_cq_thread23_frame_done = <0xf8>;
		wpe_a_frame_done = <0xf7>;
		dip2_cq_thread0_frame_done = <0xc1>;
		dip2_cq_thread1_frame_done = <0xc2>;
		dip2_cq_thread2_frame_done = <0xc3>;
		dip2_cq_thread3_frame_done = <0xc4>;
		dip2_cq_thread4_frame_done = <0xc5>;
		dip2_cq_thread5_frame_done = <0xc6>;
		dip2_cq_thread6_frame_done = <0xc7>;
		dip2_cq_thread7_frame_done = <0xc8>;
		dip2_cq_thread8_frame_done = <0xc9>;
		dip2_cq_thread9_frame_done = <0xca>;
		dip2_cq_thread10_frame_done = <0xcb>;
		dip2_cq_thread11_frame_done = <0xcc>;
		dip2_cq_thread12_frame_done = <0xcd>;
		dip2_cq_thread13_frame_done = <0xce>;
		dip2_cq_thread14_frame_done = <0xcf>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		wpe_b_frame_done = <0xd7>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1_sof = <0x101>;
		mdp_aal_sof = <0x102>;
		mdp_aal1_sof = <0x103>;
		mdp_hdr0_sof = <0x104>;
		mdp_hdr1_sof = <0x105>;
		mdp_rsz0_sof = <0x106>;
		mdp_rsz1_sof = <0x107>;
		mdp_wrot0_sof = <0x108>;
		mdp_wrot1_sof = <0x109>;
		mdp_tdshp_sof = <0x10a>;
		mdp_tdshp1_sof = <0x10b>;
		img_dl_relay_sof = <0x10c>;
		img_dl_relay1_sof = <0x10d>;
		mdp_color_sof = <0x10e>;
		mdp_color1_sof = <0x10f>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_rsz1_frame_done = <0x12e>;
		mdp_rsz0_frame_done = <0x12f>;
		mdp_rdma1_frame_done = <0x132>;
		mdp_rdma0_frame_done = <0x133>;
		mdp_hdr1_frame_done = <0x134>;
		mdp_hdr0_frame_done = <0x134>;
		mdp_color1_frame_done = <0x138>;
		mdp_color_frame_done = <0x139>;
		mdp_aal1_frame_done = <0x13c>;
		mdp_aal_frame_done = <0x13c>;
		dre30_hist_sram_start = <0x600>;
		phandle = <0xb2>;
	};

	mdp_rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0x00 0x1f004000 0x00 0x1000>;
		clocks = <0xb0 0x05>;
		clock-names = "MDP_RDMA1";
		phandle = <0xb3>;
	};

	mdp_aal0@1f005000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1f005000 0x00 0x1000>;
		clocks = <0xb0 0x11>;
		clock-names = "MDP_AAL0";
		phandle = <0xba>;
	};

	mdp_aal0@1f006000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x00 0x1f006000 0x00 0x1000>;
		clocks = <0xb0 0x12>;
		clock-names = "MDP_AAL1";
		phandle = <0xbb>;
	};

	mdp_hdr0@1f007000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1f007000 0x00 0x1000>;
		clocks = <0xb0 0x0b>;
		clock-names = "MDP_HDR0";
		phandle = <0xbe>;
	};

	mdp_hdr0@1f008000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0x00 0x1f008000 0x00 0x1000>;
		clocks = <0xb0 0x0f>;
		clock-names = "MDP_HDR1";
		phandle = <0xbf>;
	};

	mdp_rsz0@1f009000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1f009000 0x00 0x1000>;
		clocks = <0xb0 0x0a>;
		clock-names = "MDP_RSZ0";
		phandle = <0xb4>;
	};

	mdp_rsz1@1f00a000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1f00a000 0x00 0x1000>;
		clocks = <0xb0 0x0e>;
		clock-names = "MDP_RSZ1";
		phandle = <0xb5>;
	};

	mdp_wrot0@1f00b000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1f00b000 0x00 0x1000>;
		clocks = <0xb0 0x09>;
		clock-names = "MDP_WROT0";
		phandle = <0xb6>;
	};

	mdp_wrot0@1f00c000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1f00c000 0x00 0x1000>;
		clocks = <0xb0 0x0d>;
		clock-names = "MDP_WROT1";
		phandle = <0xb7>;
	};

	mdp_tdshp0@1f00d000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1f00d000 0x00 0x1000>;
		clocks = <0xb0 0x02>;
		clock-names = "MDP_TDSHP0";
		phandle = <0xb8>;
	};

	mdp_tdshp1@1f00e000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x00 0x1f00e000 0x00 0x1000>;
		clocks = <0xb0 0x06>;
		clock-names = "MDP_TDSHP1";
		phandle = <0xb9>;
	};

	mdp_color0@1f00f000 {
		compatible = "mediatek,mdp_color0";
		reg = <0x00 0x1f00f000 0x00 0x1000>;
		clocks = <0xb0 0x13>;
		clock-names = "MDP_COLOR0";
		phandle = <0xbc>;
	};

	mdp_color1@1f010000 {
		compatible = "mediatek,mdp_color1";
		reg = <0x00 0x1f010000 0x00 0x1000>;
		clocks = <0xb0 0x14>;
		clock-names = "MDP_COLOR1";
		phandle = <0xbd>;
	};

	mcupm@0C540000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0xc540000 0x00 0x22000 0x00 0xc55fb00 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fba0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fc40 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fce0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fd80 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fe20 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55fec0 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04 0x00 0xc55ff60 0x00 0xa0 0x00 0xc562004 0x00 0x04 0x00 0xc560074 0x00 0x04 0x00 0xc562000 0x00 0x04 0x00 0xc560078 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv\0mbox5_base\0mbox5_set\0mbox5_clr\0mbox5_send\0mbox5_recv\0mbox6_base\0mbox6_set\0mbox6_clr\0mbox6_send\0mbox6_recv\0mbox7_base\0mbox7_set\0mbox7_clr\0mbox7_send\0mbox7_recv";
		interrupts = <0x00 0x21 0x04 0x00 0x22 0x04 0x00 0x23 0x04 0x00 0x24 0x04 0x00 0x25 0x04 0x00 0x26 0x04 0x00 0x27 0x04 0x00 0x28 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4\0mbox5\0mbox6\0mbox7";
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x160>;

		led@0 {
			compatible = "mediatek,red";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x217>;
		};

		led@1 {
			compatible = "mediatek,green";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x218>;
		};

		led@2 {
			compatible = "mediatek,blue";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x219>;
		};

		led@3 {
			compatible = "mediatek,jogball-backlight";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x21a>;
		};

		led@4 {
			compatible = "mediatek,keyboard-backlight";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x21b>;
		};

		led@5 {
			compatible = "mediatek,button-backlight";
			led_mode = <0x00>;
			data = <0x01>;
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			phandle = <0x21c>;
		};

		led@6 {
			compatible = "mediatek,lcd-backlight";
			led_mode = <0x04>;
			data = <0x01>;
			pwm_config = <0x00 0x01 0x00 0x00 0x00>;
			phandle = <0x21d>;
		};

		vibrator@0 {
			compatible = "mediatek,vibrator";
			vib_timer = <0x19>;
			vib_limit = <0x09>;
			vib_vol = <0x09>;
			phandle = <0x21e>;
		};

		usb_c_pinctrl {
			compatible = "mediatek,usb_c_pinctrl";
			pinctrl-names = "usb_default\0redrv_c1_init\0redrv_c1_low\0redrv_c1_hiz\0redrv_c1_high\0redrv_c2_init\0redrv_c2_low\0redrv_c2_hiz\0redrv_c2_high\0switch_sel1\0switch_sel2\0switch_enable\0switch_disable";
			pinctrl-0 = <0x19c>;
			pinctrl-1 = <0x19d>;
			pinctrl-2 = <0x19e>;
			pinctrl-3 = <0x19f>;
			pinctrl-4 = <0x1a0>;
			pinctrl-5 = <0x1a1>;
			pinctrl-6 = <0x1a2>;
			pinctrl-7 = <0x1a3>;
			pinctrl-8 = <0x1a4>;
			pinctrl-9 = <0x1a5>;
			pinctrl-10 = <0x1a6>;
			pinctrl-11 = <0x1a7>;
			pinctrl-12 = <0x1a8>;
			status = "okay";
			phandle = <0x21f>;

			usb_switch-data {
				en_pin_num = <0x00>;
				en_pin_val = <0x00>;
				sel_pin_num = <0x6f>;
				sel_pin_val = <0x01>;
				c1_pin_num = <0x71>;
				c1_pin_val = <0x02>;
				c2_pin_num = <0x70>;
				c2_pin_val = <0x01>;
			};
		};

		simtray {
			compatible = "xiaomi,simtray-status";
			status-gpio = <0x02 0x2b 0x00>;
		};
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x18000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x161>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x100>;
		interrupts = <0x00 0x9f 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x1e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x162>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x100>;
		interrupts = <0x00 0xa0 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x3e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x163>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		fingerprint@0 {
			compatible = "goodix,goodix-fp";
			reg = <0x00>;
			spi-max-frequency = <0x7a1200>;
			netlink-event = <0x1e>;
			vfp-supply = <0xcc>;
			power-type = <0x01>;
			status = "okay";
		};
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x100>;
		interrupts = <0x00 0xa1 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x40>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x164>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x100>;
		interrupts = <0x00 0xa2 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x41>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x165>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11018000 0x00 0x100>;
		interrupts = <0x00 0xa3 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x50>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x166>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11019000 0x00 0x100>;
		interrupts = <0x00 0xa4 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x51>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x167>;
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x100>;
		interrupts = <0x00 0xa5 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x73>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x168>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x100>;
		interrupts = <0x00 0xa6 0x04>;
		clocks = <0x2f 0x4f 0x2f 0x1e 0x4a 0x74>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x169>;
		status = "okay";
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		pinctrl-names = "default\0gt9896s_int_active\0gt9896s_reset_active\0gt9896s_int_suspend\0gt9896s_reset_suspend\0gt9896s_spi_mode";
		pinctrl-0 = <0x1ff>;
		pinctrl-1 = <0x200>;
		pinctrl-2 = <0x201>;
		pinctrl-3 = <0x202>;
		pinctrl-4 = <0x203>;
		pinctrl-5 = <0x204>;

		gt9896s@0 {
			compatible = "goodix,gt9896s";
			reg = <0x00>;
			spi-max-frequency = <0xf4240>;
			goodix,avdd-name = "vtouch";
			vtouch-supply = <0xcd>;
			goodix,reset-gpio = <0x02 0x14 0x00>;
			goodix,irq-gpio = <0x02 0x15 0x00>;
			goodix,irq-flags = <0x02>;
			goodix,panel-max-id = <0x0a>;
			goodix,panel-max-x = <0x438>;
			goodix,panel-max-y = <0x8e8>;
			goodix,panel-max-w = <0x100>;
			goodix,panel-max-p = <0x100>;
			goodix,input-max-x = <0x438>;
			goodix,input-max-y = <0x8e8>;
			goodix,panel-key-map = <0x9e 0xac 0xd9>;
			goodix,power-on-delay-us = <0x2710>;
			goodix,power-off-delay-us = <0x1388>;
			goodix,firmware-version = "6873v00";
			goodix,config-version = "6873v01";
			goodix,pen-enable;
			tpd-filter-enable = <0x00>;
			tpd-filter-pixel-density = <0xa1>;
			tpd-filter-custom-prameters = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			tpd-filter-custom-speed = <0x00 0x00 0x00>;
		};
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		dma_ver = [01];
		phandle = <0x16a>;
	};

	i2c0@11f00000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x10217080 0x00 0x80>;
		interrupts = <0x00 0x70 0x04>;
		clocks = <0xc0 0x01 0x4a 0x81 0x2f 0x2d 0x2f 0x4b 0x2f 0x60>;
		clock-names = "main\0dma\0mux\0p_main\0p_univ";
		clock-div = <0x03>;
		scl-gpio-id = <0xcc>;
		sda-gpio-id = <0xcd>;
		gpio_start = <0x11f20000>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x50>;
		rsel_cfg = <0x70>;
		aed = <0x1a>;
		phandle = <0x16b>;
		clock-frequency = <0x61a80>;
		pinctrl-names = "default\0ts_int_active\0ts_reset_active\0ts_int_suspend\0ts_reset_suspend\0ts_i2c_mode";
		pinctrl-0 = <0x205>;
		pinctrl-1 = <0x206>;
		pinctrl-2 = <0x207>;
		pinctrl-3 = <0x208>;
		pinctrl-4 = <0x209>;
		pinctrl-5 = <0x20a>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		mediatek,use-open-drain;

		gt9886@5d {
			compatible = "goodix,gt9886";
			reg = <0x5d>;
			status = "disable";
			interrupt-parent = <0x02>;
			interrupts = <0x15 0x02 0x15 0x00>;
			vtouch-supply = <0xcd>;
			goodix,reset-gpio = <0x02 0x14 0x00>;
			goodix,irq-gpio = <0x02 0x15 0x00>;
			goodix,irq-flags = <0x02>;
			goodix,panel-max-id = <0x0a>;
			goodix,panel-max-x = <0x438>;
			goodix,panel-max-y = <0x8e8>;
			goodix,panel-max-w = <0x100>;
			goodix,panel-max-p = <0x100>;
			goodix,input-max-x = <0x438>;
			goodix,input-max-y = <0x8e8>;
			goodix,panel-key-map = <0x9e 0xac 0xd9>;
			goodix,power-on-delay-us = <0x2710>;
			goodix,power-off-delay-us = <0x1388>;
			goodix,firmware-version = "6885v01";
			goodix,config-version = "6885v01";
			goodix,pen-enable;
			goodix,key-of-pen = <0x14b 0x14c>;
			tpd-filter-enable = <0x00>;
			tpd-filter-pixel-density = <0xa1>;
			tpd-filter-custom-prameters = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
			tpd-filter-custom-speed = <0x00 0x00 0x00>;
		};

		focaltech@38 {
			compatible = "focaltech,focal";
			reg = <0x38>;
			status = "ok";
			interrupt-parent = <0x02>;
			interrupts = <0x15 0x02 0x15 0x00>;
			avdd-supply = <0xcd>;
			focaltech,avdd-load = <0x30d40>;
			focaltech,reset-gpio = <0x02 0x14 0x00>;
			focaltech,irq-gpio = <0x02 0x15 0x00>;
			focaltech,max-touch-number = <0x0a>;
			focaltech,display-coords = <0x00 0x00 0x438 0x960>;
			focaltech,reset-when-resume;
			focaltech,lockdown-info-addr = <0x1e000>;
			focaltech,open-min = <0xa8c>;
			pinctrl-names = "pmx_tp_active\0pmx_tp_suspend";
			pinctrl-0 = <0x20b 0x20c>;
			pinctrl-1 = <0x20d 0x20e>;
		};
	};

	i2c1@11d20000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11d20000 0x00 0x1000 0x00 0x10217100 0x00 0x80>;
		interrupts = <0x00 0x71 0x04>;
		clocks = <0xc1 0x01 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x76>;
		sda-gpio-id = <0x77>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x16c>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;
	};

	i2c2@11d21000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11d21000 0x00 0x1000 0x00 0x10217180 0x00 0x180>;
		interrupts = <0x00 0x72 0x04>;
		clocks = <0xc1 0x02 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x16d>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		camera_eeprom0@50 {
			compatible = "mediatek,camera_eeprom";
			reg = <0x50>;
			status = "okay";
			phandle = <0x221>;
		};

		camera_main@5a {
			compatible = "mediatek,camera_main";
			reg = <0x5a>;
			status = "okay";
			phandle = <0x226>;
		};

		camera_main_af@18 {
			compatible = "mediatek,camera_main_af";
			reg = <0x18>;
			status = "okay";
			phandle = <0x227>;
		};
	};

	i2c3@11cb0000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x10217300 0x00 0x80>;
		interrupts = <0x00 0x73 0x04>;
		clocks = <0xc2 0x01 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0xa0>;
		sda-gpio-id = <0xa1>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		phandle = <0x16e>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		nfc@08 {
			compatible = "mediatek,nfc";
			reg = <0x08>;
			status = "okay";
			phandle = <0x228>;
		};
	};

	i2c4@11d22000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11d22000 0x00 0x1000 0x00 0x10217380 0x00 0x180>;
		interrupts = <0x00 0x74 0x04>;
		clocks = <0xc1 0x03 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x8b>;
		sda-gpio-id = <0x8c>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x16f>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		camera_eeprom1@51 {
			compatible = "mediatek,camera_eeprom";
			reg = <0x51>;
			status = "okay";
			phandle = <0x222>;
		};

		camera_eeprom4@54 {
			compatible = "mediatek,camera_eeprom";
			reg = <0x54>;
			status = "okay";
			phandle = <0x223>;
		};

		camera_sub@20 {
			compatible = "mediatek,camera_sub";
			reg = <0x20>;
			status = "okay";
			phandle = <0x229>;
		};

		camera_main_three@5a {
			compatible = "mediatek,camera_main_three";
			reg = <0x5a>;
			status = "okay";
			phandle = <0x22a>;
		};
	};

	i2c5@11e00000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11e00000 0x00 0x1000 0x00 0x10217500 0x00 0x80>;
		interrupts = <0x00 0x75 0x04>;
		clocks = <0xc3 0x01 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0xca>;
		sda-gpio-id = <0xcb>;
		gpio_start = <0x11e20000>;
		mem_len = <0x200>;
		eh_cfg = <0x20>;
		pu_cfg = <0x50>;
		rsel_cfg = <0x70>;
		aed = <0x1a>;
		phandle = <0x170>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x33e140>;
		mediatek,use-push-pull;

		subpmic@34 {
			compatible = "mediatek,subpmic";
			reg = <0x34>;
			status = "okay";
			phandle = <0x22b>;
		};

		usb_type_c@4e {
			compatible = "mediatek,usb_type_c";
			reg = <0x4e>;
			status = "okay";
			phandle = <0x22c>;
		};

		subpmic_pmic@1a {
			compatible = "mediatek,subpmic_pmic";
			reg = <0x1a>;
			status = "okay";
			phandle = <0x22d>;
		};

		subpmic_ldo@64 {
			compatible = "mediatek,subpmic_ldo";
			reg = <0x64>;
			status = "okay";
			phandle = <0x22e>;
		};
	};

	i2c6@11f01000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x11f01000 0x00 0x1000 0x00 0x10217580 0x00 0x80>;
		interrupts = <0x00 0x76 0x04>;
		clocks = <0xc0 0x02 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0xc8>;
		sda-gpio-id = <0xc9>;
		gpio_start = <0x11f20000>;
		mem_len = <0x200>;
		eh_cfg = <0x10>;
		pu_cfg = <0x50>;
		rsel_cfg = <0x70>;
		aed = <0x1a>;
		status = "okay";
		phandle = <0x171>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x34>;
			status = "disabled";
			phandle = <0x89>;
		};

		aw8624_haptic@5a {
			compatible = "mediatek,aw8624_haptic";
			reg = <0x5a>;
			reset-gpio = <0x02 0x81 0x00>;
			irq-gpio = <0x02 0x16 0x00>;
			vib_mode = <0x00>;
			vib_f0_pre = <0x802>;
			vib_f0_cali_percen = <0x07>;
			vib_cont_drv_lev = <0x64>;
			vib_cont_drv_lvl_ov = <0x69>;
			vib_cont_td = <0xf06c>;
			vib_cont_zc_thr = <0x8f8>;
			vib_cont_num_brk = <0x03>;
			vib_f0_coeff = <0x104>;
			vib_f0_trace_parameter = <0x09 0x03 0x01 0x1f>;
			vib_bemf_config = <0x10 0x08 0x23 0xf8>;
			vib_sw_brake = <0x2c>;
			vib_tset = <0x11>;
			vib_func_parameter1 = <0x01>;
			vib_r_spare = <0x68>;
			vib_effect_id_boundary = <0x0a>;
			vib_gain_flag = <0x00>;
			vib_effect_max = <0xaa>;
			vib_trig_config = <0x00 0x01 0x00 0x01 0x02 0x00 0x01 0x00 0x01 0x02 0x00 0x01 0x00 0x01 0x02>;
			vib_bst_vol_default = <0x1b>;
			vib_bst_vol_ram = <0x1b>;
			vib_bst_vol_rtp = <0x16>;
			vib_rtp_time = <0x14 0x14 0x14 0x14 0x14 0x14 0x14 0x14 0x4e20 0x3a98 0x3a98 0x4e20 0x61a8 0x3a98 0x7530 0x61a8 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20 0x4e20>;
			pinctrl-names = "aw8624_reset_reset\0aw8624_reset_active\0aw8624_interrupt_active";
			pinctrl-0 = <0x1a9>;
			pinctrl-1 = <0x1aa>;
			pinctrl-2 = <0x1ab>;
			status = "okay";
			phandle = <0x231>;

			wf_0 {
				mtk,effect-id = <0x00>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x4e20>;
			};

			wf_1 {
				mtk,effect-id = <0x01>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [7e 3e];
				mtk,wf-brake-pattern = <0x3010000>;
				mtk,wf-play-rate-us = <0x4e20>;
			};

			wf_2 {
				mtk,effect-id = <0x02>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [7e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x32c8>;
			};

			wf_3 {
				mtk,effect-id = <0x03>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x2710>;
			};

			wf_4 {
				mtk,effect-id = <0x04>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x6d60>;
			};

			wf_5 {
				mtk,effect-id = <0x05>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [7e 7e 7e];
				mtk,wf-brake-pattern = <0x3030100>;
				mtk,wf-play-rate-us = <0x2710>;
			};

			wf_6 {
				mtk,effect-id = <0x06>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x61a8>;
			};

			wf_7 {
				mtk,effect-id = <0x07>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [7e 3e];
				mtk,wf-brake-pattern = <0x3010000>;
				mtk,wf-play-rate-us = <0x61a8>;
			};

			wf_8 {
				mtk,effect-id = <0x08>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [7e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x88b8>;
			};

			wf_9 {
				mtk,effect-id = <0x09>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x3a98>;
			};

			wf_10 {
				mtk,effect-id = <0x0a>;
				mtk,wf-vmax-mv = <0xe10>;
				mtk,wf-pattern = [3e 3e];
				mtk,wf-brake-pattern = <0x2010000>;
				mtk,wf-play-rate-us = <0x3a98>;
			};
		};

		cs35l41@40 {
			compatible = "cirrus,cs35l41";
			reg = <0x40>;
			reset-gpio = <0x02 0x1e 0x00>;
			interrupt-parent = <0x02>;
			interrupts = <0x1f 0x08 0x1f 0x00>;
			irq-gpio = <0x02 0x1f 0x00>;
			cirrus,boost-peak-milliamp = <0x1194>;
			cirrus,boost-ind-nanohenry = <0x3e8>;
			cirrus,boost-cap-microfarad = <0x0f>;
			phandle = <0x220>;

			cirrus,gpio-config2 {
				cirrus,gpio-src-select = <0x04>;
				cirrus,gpio-output-enable;
			};
		};

		speaker_amp@40 {
			compatible = "mediatek,speaker_amp";
			reg = <0x40>;
			status = "okay";
			phandle = <0x22f>;
		};

		i2c_lcd_bias@3e {
			compatible = "mediatek,i2c_lcd_bias";
			reg = <0x3e>;
			status = "okay";
			phandle = <0x230>;
		};
	};

	i2c7@11d00000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x10217600 0x00 0x180>;
		interrupts = <0x00 0x77 0x04>;
		clocks = <0xc7 0x01 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x7c>;
		sda-gpio-id = <0x7d>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x172>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		onsemi,ldo@35 {
			compatible = "onsemi,fan53870";
			reg = <0x35>;
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0xc8>;
			phandle = <0x173>;

			on,fan53870@0 {
				offset = [00 00];
				regulator-name = "fan53870-l1";
				regulator-min-microvolt = <0x80e80>;
				regulator-max-microvolt = <0x16f300>;
				min-dropout-voltage = <0x36ee8>;
				init-voltage = <0x118c30>;
				iout_ua = <0x9eb10>;
				phandle = <0x174>;
			};

			on,fan53870@1 {
				offset = [00 01];
				regulator-name = "fan53870-l2";
				regulator-min-microvolt = <0x80e80>;
				regulator-max-microvolt = <0x16f300>;
				min-dropout-voltage = <0x36ee8>;
				init-voltage = <0x124f80>;
				iout_ua = <0x9eb10>;
				phandle = <0x175>;
			};

			on,fan53870@2 {
				offset = [00 02];
				regulator-name = "fan53870-l3";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x33e140>;
				min-dropout-voltage = <0x30d40>;
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				phandle = <0x176>;
			};

			on,fan53870@3 {
				offset = [00 03];
				regulator-name = "fan53870-l4";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x33e140>;
				min-dropout-voltage = <0x30d40>;
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				phandle = <0x177>;
			};

			on,fan53870@4 {
				offset = [00 04];
				regulator-name = "fan53870-l5";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x33e140>;
				min-dropout-voltage = <0x493e0>;
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				phandle = <0x178>;
			};

			on,fan53870@5 {
				offset = [00 05];
				regulator-name = "fan53870-l6";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x33e140>;
				min-dropout-voltage = <0x493e0>;
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				phandle = <0x179>;
			};

			on,fan53870@6 {
				offset = [00 06];
				regulator-name = "fan53870-l7";
				regulator-min-microvolt = <0x16e360>;
				regulator-max-microvolt = <0x33e140>;
				min-dropout-voltage = <0x493e0>;
				init-voltage = <0x2ab980>;
				iout_ua = <0x9eb10>;
				phandle = <0x17a>;
			};
		};
	};

	i2c8@11d01000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x10217780 0x00 0x180>;
		interrupts = <0x00 0x78 0x04>;
		clocks = <0xc7 0x02 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x7a>;
		sda-gpio-id = <0x7b>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x17b>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,use-open-drain;

		camera_eeprom2@52 {
			compatible = "mediatek,camera_eeprom";
			reg = <0x52>;
			status = "okay";
			phandle = <0x224>;
		};

		camera_eeprom3@53 {
			compatible = "mediatek,camera_eeprom";
			reg = <0x53>;
			status = "okay";
			phandle = <0x225>;
		};

		camera_main_two@40 {
			compatible = "mediatek,camera_main_two";
			reg = <0x40>;
			status = "okay";
			phandle = <0x232>;
		};

		camera_sub_two@6e {
			compatible = "mediatek,camera_sub_two";
			reg = <0x6e>;
			status = "okay";
			phandle = <0x233>;
		};

		camera_main_two_af@1e {
			compatible = "mediatek,camera_main_two_af";
			reg = <0x1e>;
			status = "okay";
			phandle = <0x234>;
		};

		camera_sub_two_af@18 {
			compatible = "mediatek,camera_sub_two_af";
			reg = <0x18>;
			status = "okay";
			phandle = <0x235>;
		};
	};

	i2c9@11d02000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11d02000 0x00 0x1000 0x00 0x10217900 0x00 0x180>;
		interrupts = <0x00 0x79 0x04>;
		clocks = <0xc7 0x03 0x4a 0x81>;
		clock-names = "main\0dma";
		clock-div = <0x03>;
		scl-gpio-id = <0x78>;
		sda-gpio-id = <0x79>;
		gpio_start = <0x11d40000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x17c>;
		#address-cells = <0x01>;
		#size-cells = <0x00>;
		clock-frequency = <0x186a0>;
		mediatek,use-open-drain;

		bq2597x-standalone@66 {
			compatible = "ti,bq2597x-standalone";
			reg = <0x66>;
			interrupt-parent = <0x02>;
			interrupts = <0x03 0x02 0x03 0x00>;
			pinctrl-names = "default";
			pinctrl-0 = <0x20f 0x210>;
			ti,bq2597x,bat-ovp-alarm-disable;
			ti,bq2597x,bat-ucp-alarm-disable;
			ti,bq2597x,bat-ucp-disable;
			ti,bq2597x,bat-therm-disable;
			ti,bq2597x,bus-therm-disable;
			ti,bq2597x,die-therm-disable;
			ti,bq2597x,bat-ovp-threshold = <0x11ad>;
			ti,bq2597x,bat-ovp-alarm-threshold = <0x1180>;
			ti,bq2597x,bat-ocp-threshold = <0x1b58>;
			ti,bq2597x,bat-ocp-alarm-threshold = <0x1770>;
			ti,bq2597x,bus-ovp-threshold = <0x2ee0>;
			ti,bq2597x,bus-ovp-alarm-threshold = <0x2af8>;
			ti,bq2597x,bus-ocp-threshold = <0xea6>;
			ti,bq2597x,bus-ocp-alarm-threshold = <0xdac>;
			ti,bq2597x,bat-therm-threshold = <0x15>;
			ti,bq2597x,bus-therm-threshold = <0x15>;
			ti,bq2597x,die-therm-threshold = <0x91>;
			ti,bq2597x,ac-ovp-threshold = <0x0e>;
			sc8551,ac-ovp-threshold = <0x0d>;
			ti,bq2597x,sense-resistor-mohm = <0x05>;
		};

		xmusb350-charger@35 {
			compatible = "xm,xmusb350-charger";
			reg = <0x35>;
			interrupt-parent = <0x02>;
			interrupts = <0x01 0x02 0x01 0x00>;
			pinctrl-names = "xmusb350_normal\0xmusb350_isp";
			pinctrl-0 = <0x211 0x212 0x213>;
			pinctrl-1 = <0x214 0x215 0x216>;
			xm,xmusb350_rst_gpio = <0x02 0x7e 0x00>;
			xm,xmusb350_sda_gpio = <0x02 0x79 0x00>;
			xm,xmusb350_scl_gpio = <0x02 0x78 0x00>;
			mi,connect_therm = <0x02 0x7f 0x00>;
			charger_name = "secondary_chg";
			alias_name = "xmusb350";
			en_bc12;
			en_hvdcp;
			en_intb;
			en_sleep;
		};
	};

	i2c10@11015000 {
		compatible = "mediatek,i2c";
		id = <0x0a>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x7a 0x04>;
		clocks = <0xc9 0x01>;
		clock-names = "main";
		clock-div = <0x03>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x17d>;
	};

	i2c11@11017000 {
		compatible = "mediatek,i2c";
		id = <0x0b>;
		reg = <0x00 0x11017000 0x00 0x1000>;
		interrupts = <0x00 0x7b 0x04>;
		clocks = <0xc9 0x02>;
		clock-names = "main";
		clock-div = <0x03>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x17e>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x17f>;
		pinctrl-names = "default\0reset_high\0reset_low\0eint_init";
		pinctrl-0 = <0x1b3>;
		pinctrl-1 = <0x1b4>;
		pinctrl-2 = <0x1b5>;
		pinctrl-3 = <0x1b6>;
		interrupt-parent = <0x02>;
		interrupts = <0x0f 0x01 0x0f 0x00>;
		status = "okay";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x180>;
		accdet-mic-vol = <0x08>;
		headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x1200 0x20 0x44 0x04 0x01 0x05 0x03 0x03 0x07 0x0e>;
		accdet-plugout-debounce = <0x01>;
		accdet-mic-mode = <0x02>;
		headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
		headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
		headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
		eint_use_ext_res = <0x04>;
		status = "okay";
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		io-channels = <0x4d 0x04>;
		io-channel-names = "batteryID-channel";
		DIFFERENCE_FULLOCV_ITH = <0xfa>;
		SHUTDOWN_1_TIME = <0x05>;
		KEEP_100_PERCENT = <0x01>;
		R_FG_VALUE = <0x05>;
		EMBEDDED_SEL = <0x01>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x62>;
		g_FG_PSEUDO100_T1 = <0x62>;
		g_FG_PSEUDO100_T2 = <0x62>;
		g_FG_PSEUDO100_T3 = <0x62>;
		g_FG_PSEUDO100_T4 = <0x62>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		enable_tmp_intr_suspend = <0x00>;
		MULTI_BATTERY = <0x01>;
		ACTIVE_TABLE = <0x00>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		g_PMIC_MIN_VOL_row = <0x04>;
		g_PMIC_MIN_VOL_col = <0x0a>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x86c4 0x86c4 0x86c4 0x86c4 0x8598 0x8598 0x8598 0x8598 0x80e8 0x80e8 0x80e8 0x80e8 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PON_SYS_IBOOT_row = <0x04>;
		g_PON_SYS_IBOOT_col = <0x0a>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_QMAX_SYS_VOL_row = <0x04>;
		g_QMAX_SYS_VOL_col = <0x0a>;
		g_QMAX_SYS_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x88b8 0x88b8 0x88b8 0x88b8 0x8598 0x8598 0x8598 0x8598 0x830e 0x830e 0x830e 0x830e 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_FG_PSEUDO100_row = <0x04>;
		g_FG_PSEUDO100_col = <0x0a>;
		g_FG_PSEUDO100 = <0x62 0x62 0x62 0x62 0x63 0x60 0x62 0x62 0x61 0x61 0x5f 0x5f 0x61 0x62 0x5c 0x5c 0x61 0x62 0x5c 0x5c 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62 0x62>;
		phandle = <0x181>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t0_col = <0x03>;
		battery0_profile_t0 = <0x00 0xac26 0x3b6 0x1c7 0xaba5 0x3b6 0x38f 0xab2e 0x3c3 0x556 0xaabd 0x3cf 0x71d 0xaa4b 0x3cf 0x8e4 0xa9d9 0x3cf 0xaac 0xa96d 0x3dd 0xc73 0xa8ff 0x3e8 0xe3a 0xa88d 0x3e8 0x1001 0xa81c 0x3e8 0x11c9 0xa7a4 0x3e8 0x1390 0xa72b 0x3e8 0x1557 0xa6b1 0x3e8 0x171e 0xa638 0x3e8 0x18e6 0xa5be 0x3e8 0x1aad 0xa545 0x412 0x1c74 0xa4cd 0x464 0x1e3b 0xa454 0x405 0x2003 0xa3df 0x3f5 0x21ca 0xa36b 0x401 0x2391 0xa2f1 0x400 0x2558 0xa278 0x3ed 0x2720 0xa204 0x3f6 0x28e7 0xa192 0x401 0x2aae 0xa121 0x403 0x2c75 0xa0b7 0x416 0x2e3d 0xa047 0x40b 0x3004 0x9fd9 0x40a 0x31cb 0x9f6e 0x41a 0x3392 0x9f04 0x41a 0x355a 0x9ea0 0x42a 0x3721 0x9e3b 0x429 0x38e8 0x9dd3 0x41d 0x3aaf 0x9d70 0x430 0x3c77 0x9d14 0x443 0x3e3e 0x9cb9 0x44c 0x4005 0x9c5e 0x450 0x41cc 0x9c03 0x463 0x4394 0x9ba1 0x476 0x455b 0x9b3f 0x489 0x4722 0x9ad4 0x492 0x48e9 0x9a53 0x47f 0x4ab1 0x99bc 0x436 0x4c78 0x993d 0x40e 0x4e3f 0x98d2 0x3fb 0x5006 0x9877 0x3e8 0x51ce 0x982b 0x3e8 0x5395 0x97e4 0x3e8 0x555c 0x97a2 0x3e8 0x5723 0x9766 0x3e8 0x58eb 0x9729 0x3e8 0x5ab2 0x96ec 0x3e8 0x5c79 0x96b3 0x3e8 0x5e40 0x967e 0x3e8 0x6008 0x9648 0x3e8 0x61cf 0x9619 0x3e8 0x6396 0x95e8 0x3e8 0x655d 0x95b4 0x3e8 0x6725 0x9587 0x3e8 0x68ec 0x955f 0x3f7 0x6ab3 0x9539 0x401 0x6c7a 0x9513 0x404 0x6e42 0x94ee 0x417 0x7009 0x94c8 0x41a 0x71d0 0x94a2 0x424 0x7397 0x947c 0x433 0x755f 0x9456 0x433 0x7726 0x942a 0x433 0x78ed 0x93e7 0x41e 0x7ab4 0x9393 0x3f8 0x7c7c 0x9340 0x3d2 0x7e43 0x9310 0x3f2 0x800a 0x92de 0x401 0x81d1 0x92a8 0x401 0x8399 0x9273 0x401 0x8560 0x923e 0x401 0x8727 0x9213 0x40d 0x88ee 0x91eb 0x41a 0x8ab6 0x91bd 0x41a 0x8c7d 0x9188 0x42d 0x8e44 0x9143 0x418 0x900b 0x90fd 0x408 0x91d3 0x90bf 0x41a 0x939a 0x907b 0x41a 0x9561 0x902b 0x3e1 0x9728 0x8ff2 0x3be 0x98f0 0x8fdd 0x3d5 0x9ab7 0x8fd6 0x40e 0x9c7e 0x8fc8 0x465 0x9e45 0x8fb5 0x4c4 0xa00d 0x8f90 0x50e 0xa1d4 0x8f1e 0x4e8 0xa39b 0x8dde 0x484 0xa562 0x8c25 0x469 0xa72a 0x89ee 0x4a1 0xa8f1 0x86f8 0x4da 0xaab8 0x821b 0x586 0xac7f 0x78b1 0xc93 0xae47 0x6fea 0x672 0xb00e 0x6fea 0x672>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t1_col = <0x03>;
		battery0_profile_t1 = <0x00 0xac62 0x4b0 0x1c7 0xabf8 0x4b0 0x38f 0xab8e 0x4bd 0x556 0xab23 0x4c2 0x71d 0xaab9 0x4b1 0x8e4 0xaa57 0x4c4 0xaac 0xa9ef 0x4c9 0xc73 0xa981 0x4c1 0xe3a 0xa90f 0x4b0 0x1001 0xa89e 0x4b0 0x11c9 0xa82c 0x4bf 0x1390 0xa7b7 0x4c0 0x1557 0xa73d 0x4b0 0x171e 0xa6c4 0x4b0 0x18e6 0xa64a 0x4b0 0x1aad 0xa5d1 0x4e2 0x1c74 0xa559 0x545 0x1e3b 0xa4e0 0x4d3 0x2003 0xa466 0x4b0 0x21ca 0xa3f0 0x4b7 0x2391 0xa37d 0x4c9 0x2558 0xa304 0x4c9 0x2720 0xa290 0x4d7 0x28e7 0xa21e 0x4e2 0x2aae 0xa1ac 0x4e4 0x2c75 0xa13b 0x4f7 0x2e3d 0xa0c9 0x4ec 0x3004 0xa05b 0x4eb 0x31cb 0x9fef 0x4fb 0x3392 0x9f7d 0x4fb 0x355a 0x9f12 0x4fb 0x3721 0x9eac 0x50e 0x38e8 0x9e4b 0x52d 0x3aaf 0x9de8 0x52d 0x3c77 0x9d86 0x53d 0x3e3e 0x9d23 0x550 0x4005 0x9cc2 0x567 0x41cc 0x9c67 0x58d 0x4394 0x9c05 0x5a2 0x455b 0x9ba3 0x5b5 0x4722 0x9b3c 0x5be 0x48e9 0x9aca 0x5ab 0x4ab1 0x9a43 0x574 0x4c78 0x99b5 0x518 0x4e3f 0x9931 0x4c3 0x5006 0x98c7 0x4b0 0x51ce 0x9873 0x4b0 0x5395 0x9825 0x4a3 0x555c 0x97dc 0x497 0x5723 0x9798 0x497 0x58eb 0x975b 0x497 0x5ab2 0x971e 0x497 0x5c79 0x96e2 0x48f 0x5e40 0x96a6 0x481 0x6008 0x9679 0x4a7 0x61cf 0x9645 0x4a1 0x6396 0x9614 0x4a0 0x655d 0x95e6 0x4b0 0x6725 0x95b9 0x4b0 0x68ec 0x958b 0x4b0 0x6ab3 0x9561 0x4b9 0x6c7a 0x953b 0x4c9 0x6e42 0x9516 0x4c9 0x7009 0x94f0 0x4c9 0x71d0 0x94ce 0x4d3 0x7397 0x94ae 0x4e2 0x755f 0x9488 0x4e2 0x7726 0x9469 0x4f3 0x78ed 0x9447 0x4fb 0x7ab4 0x9421 0x4fb 0x7c7c 0x93fb 0x4fb 0x7e43 0x93c0 0x4c6 0x800a 0x938c 0x4b0 0x81d1 0x935f 0x4b0 0x8399 0x9331 0x4b0 0x8560 0x92fc 0x49e 0x8727 0x92cc 0x497 0x88ee 0x92a1 0x49d 0x8ab6 0x927b 0x4b0 0x8c7d 0x924e 0x4b0 0x8e44 0x921b 0x4b0 0x900b 0x91e0 0x4a9 0x91d3 0x919c 0x497 0x939a 0x915f 0x497 0x9561 0x9123 0x4a5 0x9728 0x90d9 0x4a0 0x98f0 0x9085 0x47e 0x9ab7 0x9066 0x47e 0x9c7e 0x905a 0x48d 0x9e45 0x904f 0x4a9 0xa00d 0x903e 0x4d5 0xa1d4 0x9028 0x521 0xa39b 0x8feb 0x56c 0xa562 0x8f26 0x54e 0xa72a 0x8dbd 0x4ec 0xa8f1 0x8bb9 0x525 0xaab8 0x88ea 0x57f 0xac7f 0x84c7 0x631 0xae47 0x7dc9 0xa01 0xb00e 0x7242 0xc67>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t2_col = <0x03>;
		battery0_profile_t2 = <0x00 0xac94 0x6c2 0x1c7 0xac1b 0x6be 0x38f 0xabb1 0x6ca 0x556 0xab4b 0x6cf 0x71d 0xaae1 0x6bd 0x8e4 0xaa7f 0x6bd 0xaac 0xaa1c 0x6cb 0xc73 0xa9b3 0x6ce 0xe3a 0xa941 0x6bd 0x1001 0xa8d0 0x6bd 0x11c9 0xa85e 0x6bd 0x1390 0xa7e9 0x6b4 0x1557 0xa76f 0x6a4 0x171e 0xa6f6 0x6a4 0x18e6 0xa67c 0x6a4 0x1aad 0xa603 0x6e7 0x1c74 0xa58b 0x76b 0x1e3b 0xa512 0x6d3 0x2003 0xa498 0x6a4 0x21ca 0xa41f 0x6a4 0x2391 0xa3a6 0x6a5 0x2558 0xa334 0x6b8 0x2720 0xa2bd 0x6af 0x28e7 0xa246 0x6ac 0x2aae 0xa1d4 0x6bd 0x2c75 0xa163 0x6bd 0x2e3d 0xa0f1 0x6cc 0x3004 0xa07f 0x6d6 0x31cb 0xa00e 0x6d9 0x3392 0x9fa4 0x6ec 0x355a 0x9f40 0x70e 0x3721 0x9ede 0x72b 0x38e8 0x9e7c 0x741 0x3aaf 0x9e12 0x766 0x3c77 0x9da7 0x77c 0x3e3e 0x9d41 0x78f 0x4005 0x9cdd 0x79e 0x41cc 0x9c73 0x79e 0x4394 0x9c16 0x7af 0x455b 0x9bb2 0x7b7 0x4722 0x9b44 0x7ad 0x48e9 0x9acb 0x787 0x4ab1 0x9a3c 0x72b 0x4c78 0x99b0 0x6cc 0x4e3f 0x9931 0x67f 0x5006 0x98c7 0x659 0x51ce 0x986c 0x646 0x5395 0x981b 0x640 0x555c 0x97d2 0x640 0x5723 0x978d 0x63f 0x58eb 0x9749 0x62c 0x5ab2 0x970a 0x627 0x5c79 0x96d1 0x62f 0x5e40 0x969c 0x640 0x6008 0x9666 0x640 0x61cf 0x9631 0x640 0x6396 0x9600 0x649 0x655d 0x95d2 0x659 0x6725 0x95a5 0x659 0x68ec 0x9577 0x668 0x6ab3 0x954d 0x672 0x6c7a 0x9526 0x672 0x6e42 0x94f9 0x672 0x7009 0x94d9 0x682 0x71d0 0x94b6 0x695 0x7397 0x9492 0x6a4 0x755f 0x9474 0x6a4 0x7726 0x944f 0x6a4 0x78ed 0x942d 0x6af 0x7ab4 0x940f 0x6bd 0x7c7c 0x93f0 0x6bd 0x7e43 0x93d2 0x6bd 0x800a 0x93af 0x6b1 0x81d1 0x9387 0x69e 0x8399 0x9359 0x68b 0x8560 0x9324 0x666 0x8727 0x92f4 0x659 0x88ee 0x92c9 0x65f 0x8ab6 0x92a3 0x672 0x8c7d 0x927d 0x685 0x8e44 0x924d 0x698 0x900b 0x9212 0x6a4 0x91d3 0x91ce 0x6a5 0x939a 0x9191 0x6b8 0x9561 0x914f 0x6d9 0x9728 0x9101 0x6ef 0x98f0 0x90ab 0x6ef 0x9ab7 0x907d 0x6ef 0x9c7e 0x9068 0x71c 0x9e45 0x9059 0x75e 0xa00d 0x9047 0x7a7 0xa1d4 0x9029 0x7e0 0xa39b 0x8ff2 0x847 0xa562 0x8f43 0x889 0xa72a 0x8df9 0x8b0 0xa8f1 0x8bf5 0x935 0xaab8 0x892c 0xa1d 0xac7f 0x8526 0xbd9 0xae47 0x7e6b 0x106b 0xb00e 0x70f8 0x979>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t3_col = <0x03>;
		battery0_profile_t3 = <0x00 0xac9e 0xa46 0x1c7 0xac1d 0xa42 0x38f 0xabac 0xa4e 0x556 0xab41 0xa53 0x71d 0xaad7 0xa42 0x8e4 0xaa75 0xa55 0xaac 0xaa0d 0xa4c 0xc73 0xa9a2 0xa41 0xe3a 0xa937 0xa41 0x1001 0xa8c6 0xa41 0x11c9 0xa854 0xa32 0x1390 0xa7df 0xa1f 0x1557 0xa765 0xa0f 0x171e 0xa6ec 0xa0f 0x18e6 0xa672 0x9ff 0x1aad 0xa5f9 0xa5b 0x1c74 0xa581 0xb20 0x1e3b 0xa508 0xa3c 0x2003 0xa48e 0x9e9 0x21ca 0xa415 0x9dd 0x2391 0xa39c 0x9dd 0x2558 0xa32a 0x9dd 0x2720 0xa2b3 0x9dd 0x28e7 0xa23c 0x9e5 0x2aae 0xa1ca 0x9f8 0x2c75 0xa159 0xa0b 0x2e3d 0xa0e7 0xa0f 0x3004 0xa079 0xa18 0x31cb 0xa00e 0xa2b 0x3392 0x9fa4 0xa3e 0x355a 0x9f3a 0xa51 0x3721 0x9ed1 0xa6d 0x38e8 0x9e68 0xa93 0x3aaf 0x9dfe 0xab8 0x3c77 0x9d8d 0xace 0x3e3e 0x9d1f 0xad7 0x4005 0x9cb5 0xad7 0x41cc 0x9c4b 0xad7 0x4394 0x9bda 0xaa4 0x455b 0x9b68 0xa76 0x4722 0x9af2 0xa4b 0x48e9 0x9a71 0xa12 0x4ab1 0x99f0 0x9c7 0x4c78 0x9979 0x993 0x4e3f 0x9909 0x967 0x5006 0x989f 0x92e 0x51ce 0x984b 0x92e 0x5395 0x97f8 0x921 0x555c 0x97aa 0x915 0x5723 0x9765 0x914 0x58eb 0x9721 0x901 0x5ab2 0x96e2 0x90a 0x5c79 0x96a9 0x91d 0x5e40 0x9674 0x92e 0x6008 0x963e 0x92e 0x61cf 0x9609 0x93d 0x6396 0x95d4 0x947 0x655d 0x95a0 0x949 0x6725 0x9573 0x95c 0x68ec 0x9545 0x960 0x6ab3 0x951b 0x969 0x6c7a 0x94f5 0x97c 0x6e42 0x94d0 0x98f 0x7009 0x94aa 0x9a2 0x71d0 0x9488 0x9b5 0x7397 0x9468 0x9c8 0x755f 0x9442 0x9db 0x7726 0x9423 0x9dd 0x78ed 0x9405 0x9e8 0x7ab4 0x93e8 0x9fb 0x7c7c 0x93d2 0xa0e 0x7e43 0x93bb 0xa21 0x800a 0x93a4 0xa34 0x81d1 0x938b 0xa47 0x8399 0x936d 0xa5a 0x8560 0x9347 0xa6c 0x8727 0x931c 0xa7f 0x88ee 0x92ef 0xa99 0x8ab6 0x92c1 0xabf 0x8c7d 0x9294 0xaf8 0x8e44 0x925b 0xb31 0x900b 0x9219 0xb71 0x91d3 0x91ce 0xbbe 0x939a 0x9191 0xc1d 0x9561 0x9149 0xc8a 0x9728 0x90f3 0xcf4 0x98f0 0x9097 0xd59 0x9ab7 0x9069 0xdf1 0x9c7e 0x9048 0xe98 0x9e45 0x902a 0xf5e 0xa00d 0x900a 0x104a 0xa1d4 0x8fe4 0x1167 0xa39b 0x8fa5 0x12ee 0xa562 0x8ef3 0x1482 0xa72a 0x8da6 0x1656 0xa8f1 0x8b93 0x1960 0xaab8 0x88a7 0x1ec9 0xac7f 0x84a1 0x29d5 0xae47 0x7ece 0x2bd6 0xb00e 0x780a 0x1af4>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t4_col = <0x03>;
		battery0_profile_t4 = <0x00 0xacbc 0x127a 0x1c7 0xac1d 0x1276 0x38f 0xab92 0x128f 0x556 0xab17 0x12a0 0x71d 0xaaa5 0x128e 0x8e4 0xaa33 0x128e 0xaac 0xa9c1 0x1280 0xc73 0xa94f 0x1275 0xe3a 0xa8dd 0x1270 0x1001 0xa863 0x1237 0x11c9 0xa7f0 0x121b 0x1390 0xa77e 0x1208 0x1557 0xa70b 0x11f5 0x171e 0xa692 0x11e2 0x18e6 0xa618 0x11cf 0x1aad 0xa59f 0x125d 0x1c74 0xa527 0x1385 0x1e3b 0xa4ae 0x1209 0x2003 0xa439 0x1194 0x21ca 0xa3c8 0x1194 0x2391 0xa355 0x1193 0x2558 0xa2dc 0x1180 0x2720 0xa268 0x117b 0x28e7 0xa1f6 0x117b 0x2aae 0xa184 0x117b 0x2c75 0xa113 0x117b 0x2e3d 0xa0a1 0x117b 0x3004 0xa033 0x1184 0x31cb 0x9fc9 0x119c 0x3392 0x9f67 0x11d5 0x355a 0x9ef8 0x11ef 0x3721 0x9e83 0x1202 0x38e8 0x9e0b 0x120e 0x3aaf 0x9d92 0x11fb 0x3c77 0x9d18 0x11e8 0x3e3e 0x9c9f 0x11c1 0x4005 0x9c26 0x118c 0x41cc 0x9bac 0x1166 0x4394 0x9b33 0x111e 0x455b 0x9abe 0x10e8 0x4722 0x9a4c 0x10c2 0x48e9 0x99da 0x109c 0x4ab1 0x9970 0x1076 0x4c78 0x9905 0x1050 0x4e3f 0x98a0 0x1036 0x5006 0x9845 0x1036 0x51ce 0x97f1 0x1036 0x5395 0x97a3 0x1036 0x555c 0x9757 0x102f 0x5723 0x970c 0x101e 0x58eb 0x96cf 0x1044 0x5ab2 0x9692 0x105d 0x5c79 0x9656 0x1070 0x5e40 0x961a 0x1083 0x6008 0x95e4 0x1096 0x61cf 0x95af 0x10b7 0x6396 0x957e 0x10d5 0x655d 0x9550 0x10ea 0x6725 0x9523 0x1110 0x68ec 0x94fb 0x1136 0x6ab3 0x94d1 0x1152 0x6c7a 0x94a7 0x1169 0x6e42 0x9489 0x118e 0x7009 0x946b 0x11c4 0x71d0 0x944c 0x11e9 0x7397 0x942f 0x1203 0x755f 0x9419 0x123c 0x7726 0x9409 0x1286 0x78ed 0x93f9 0x12d2 0x7ab4 0x93e8 0x1322 0x7c7c 0x93d2 0x1381 0x7e43 0x93bb 0x13ce 0x800a 0x93a4 0x1432 0x81d1 0x938b 0x149e 0x8399 0x936d 0x14fd 0x8560 0x9347 0x1580 0x8727 0x9321 0x15f9 0x88ee 0x92f9 0x1677 0x8ab6 0x92cb 0x1710 0x8c7d 0x928e 0x17ba 0x8e44 0x924c 0x1865 0x900b 0x9205 0x1917 0x91d3 0x91b9 0x19d7 0x939a 0x9175 0x1abb 0x9561 0x9125 0x1bad 0x9728 0x90cf 0x1cb4 0x98f0 0x9077 0x1dd5 0x9ab7 0x903a 0x1f17 0x9c7e 0x9010 0x2096 0x9e45 0x8fea 0x2264 0xa00d 0x8fc4 0x2492 0xa1d4 0x8f9e 0x2750 0xa39b 0x8f5f 0x2aff 0xa562 0x8ec0 0x2fd3 0xa72a 0x8d94 0x36bf 0xa8f1 0x8b88 0x42c0 0xaab8 0x88f7 0x4525 0xac7f 0x858e 0x3cd2 0xae47 0x858e 0x3cbe 0xb00e 0x858e 0x3cbe>;
		battery1_profile_t0_num = <0x64>;
		battery1_profile_t0_col = <0x03>;
		battery1_profile_t0 = <0x00 0xac1c 0x3e8 0x1cb 0xabb1 0x3e8 0x396 0xab46 0x3e8 0x562 0xaadb 0x3e8 0x72d 0xaa6f 0x3e8 0x8f8 0xaa04 0x3e8 0xac3 0xa999 0x3f7 0xc8e 0xa927 0x3f8 0xe5a 0xa8af 0x3eb 0x1025 0xa844 0x3fe 0x11f0 0xa7cb 0x401 0x13bb 0xa751 0x401 0x1586 0xa6d7 0x401 0x1751 0xa65c 0x401 0x191d 0xa5e2 0x401 0x1ae8 0xa567 0x441 0x1cb3 0xa4ea 0x481 0x1e7e 0xa468 0x3fb 0x2049 0xa3ed 0x3f8 0x2215 0xa376 0x40c 0x23e0 0xa302 0x41a 0x25ab 0xa287 0x41a 0x2776 0xa20d 0x408 0x2941 0xa197 0x40d 0x2b0d 0xa124 0x41a 0x2cd8 0xa0b2 0x41a 0x2ea3 0xa03f 0x41a 0x306e 0x9fd1 0x41a 0x3239 0x9f63 0x41a 0x3405 0x9ef1 0x41a 0x35d0 0x9e86 0x41a 0x379b 0x9e21 0x429 0x3966 0x9dbd 0x43c 0x3b31 0x9d5a 0x44c 0x3cfd 0x9cf6 0x44c 0x3ec8 0x9c9a 0x45d 0x4093 0x9c39 0x465 0x425e 0x9bda 0x474 0x4429 0x9b86 0x4ad 0x45f4 0x9b1a 0x4b0 0x47c0 0x9aa4 0x4a3 0x498b 0x9a1c 0x474 0x4b56 0x997d 0x419 0x4d21 0x9903 0x406 0x4eec 0x9899 0x3f3 0x50b8 0x9840 0x3e8 0x5283 0x97f5 0x3e8 0x544e 0x97b0 0x3e8 0x5619 0x976b 0x3e8 0x57e4 0x972a 0x3e8 0x59b0 0x96ed 0x3e8 0x5b7b 0x96af 0x3e8 0x5d46 0x9679 0x3e8 0x5f11 0x9644 0x3e8 0x60dc 0x960e 0x3e8 0x62a8 0x95d9 0x3e8 0x6473 0x95ab 0x3e8 0x663e 0x957d 0x3e8 0x6809 0x9552 0x3ef 0x69d4 0x952b 0x401 0x6ba0 0x94fd 0x401 0x6d6b 0x94d5 0x401 0x6f36 0x94af 0x401 0x7101 0x9489 0x404 0x72cc 0x946b 0x417 0x7497 0x9446 0x41a 0x7663 0x9424 0x42f 0x782e 0x9400 0x44c 0x79f9 0x93ca 0x44c 0x7bc4 0x9378 0x405 0x7d8f 0x932d 0x3e8 0x7f5b 0x92ed 0x3e8 0x8126 0x92b8 0x3e8 0x82f1 0x928a 0x3fb 0x84bc 0x925c 0x401 0x8687 0x922e 0x401 0x8853 0x9201 0x403 0x8a1e 0x91db 0x416 0x8be9 0x91ae 0x41a 0x8db4 0x917c 0x423 0x8f7f 0x9143 0x42c 0x914b 0x90fe 0x406 0x9316 0x90c0 0x412 0x94e1 0x9083 0x425 0x96ac 0x9040 0x41f 0x9877 0x8feb 0x3d2 0x9a43 0x8fcb 0x3cf 0x9c0e 0x8fbb 0x3e8 0x9dd9 0x8fb3 0x422 0x9fa4 0x8fab 0x482 0xa16f 0x8f94 0x4e1 0xa33a 0x8f61 0x517 0xa506 0x8ebf 0x4f4 0xa6d1 0x8d7d 0x47e 0xa89c 0x8b8b 0x47e 0xaa67 0x88f8 0x4cc 0xac32 0x854f 0x56f 0xadfe 0x7f86 0x9ee 0xafc9 0x71c1 0xb0a 0xb194 0x715c 0xa8c>;
		battery1_profile_t1_num = <0x64>;
		battery1_profile_t1_col = <0x03>;
		battery1_profile_t1 = <0x00 0xac62 0x500 0x1cb 0xac06 0x50f 0x396 0xaba5 0x514 0x562 0xab42 0x514 0x72d 0xaade 0x514 0x8f8 0xaa7b 0x514 0xac3 0xaa11 0x514 0xc8e 0xa9a6 0x514 0xe5a 0xa93a 0x514 0x1025 0xa8c7 0x514 0x11f0 0xa84d 0x504 0x13bb 0xa7d7 0x505 0x1586 0xa761 0x50f 0x1751 0xa6df 0x4fc 0x191d 0xa66b 0x50d 0x1ae8 0xa5ee 0x54a 0x1cb3 0xa56d 0x57e 0x1e7e 0xa4f3 0x50b 0x2049 0xa479 0x50b 0x2215 0xa3fe 0x509 0x23e0 0xa384 0x4fb 0x25ab 0xa309 0x4fb 0x2776 0xa296 0x50d 0x2941 0xa223 0x520 0x2b0d 0xa1ae 0x52d 0x2cd8 0xa134 0x52d 0x2ea3 0xa0c1 0x52d 0x306e 0xa04e 0x52d 0x3239 0x9fde 0x535 0x3405 0x9f73 0x546 0x35d0 0x9f08 0x546 0x379b 0x9ea3 0x564 0x3966 0x9e3c 0x578 0x3b31 0x9dd1 0x57b 0x3cfd 0x9d65 0x58f 0x3ec8 0x9d01 0x5b2 0x4093 0x9c9d 0x5d9 0x425e 0x9c3a 0x5fa 0x4429 0x9bd6 0x60d 0x45f4 0x9b71 0x621 0x47c0 0x9afe 0x60d 0x498b 0x9a7b 0x5cb 0x4b56 0x99ea 0x55b 0x4d21 0x9960 0x50e 0x4eec 0x98ee 0x4ed 0x50b8 0x9889 0x4d1 0x5283 0x9830 0x4b0 0x544e 0x97e3 0x4b0 0x5619 0x97a3 0x4c0 0x57e4 0x9762 0x4bf 0x59b0 0x971f 0x4b0 0x5b7b 0x96e1 0x4b0 0x5d46 0x96ab 0x4c1 0x5f11 0x9676 0x4c9 0x60dc 0x9640 0x4c9 0x62a8 0x960b 0x4c9 0x6473 0x95dd 0x4c9 0x663e 0x95af 0x4c9 0x6809 0x9581 0x4c9 0x69d4 0x9553 0x4ca 0x6ba0 0x952d 0x4dd 0x6d6b 0x9507 0x4e2 0x6f36 0x94e1 0x4e2 0x7101 0x94bb 0x4e5 0x72cc 0x949d 0x4f8 0x7497 0x9478 0x4fb 0x7663 0x9456 0x505 0x782e 0x9437 0x514 0x79f9 0x9418 0x514 0x7bc4 0x93ec 0x502 0x7d8f 0x93c2 0x4fb 0x7f5b 0x939a 0x4ef 0x8126 0x936c 0x4c9 0x82f1 0x933e 0x4c9 0x84bc 0x9310 0x4c9 0x8687 0x92e2 0x4c2 0x8853 0x92b4 0x4b0 0x8a1e 0x9286 0x4b0 0x8be9 0x9264 0x4bf 0x8db4 0x923d 0x4c9 0x8f7f 0x920e 0x4cd 0x914b 0x91d8 0x4e0 0x9316 0x9195 0x4d1 0x94e1 0x9155 0x4d4 0x96ac 0x9116 0x4e7 0x9877 0x90d1 0x4fa 0x9a43 0x9085 0x4d6 0x9c0e 0x905b 0x4d5 0x9dd9 0x9047 0x4e9 0x9fa4 0x9038 0x4fd 0xa16f 0x9030 0x537 0xa33a 0x901d 0x58c 0xa506 0x8fef 0x5e4 0xa6d1 0x8f85 0x61c 0xa89c 0x8e3c 0x5bc 0xaa67 0x8c44 0x5e8 0xac32 0x89a5 0x652 0xadfe 0x8600 0x724 0xafc9 0x8033 0x929 0xb194 0x75ee 0x1563>;
		battery1_profile_t2_num = <0x64>;
		battery1_profile_t2_col = <0x04>;
		battery1_profile_t2 = <0x00 0xac76 0x9e2 0xf77 0x1cb 0xabfc 0x9de 0xa3f 0x396 0xab8c 0x9f8 0x6b8 0x562 0xab24 0xa0f 0x5d1 0x72d 0xaabf 0xa0d 0x65f 0x8f8 0xaa54 0x9fa 0x6fb 0xac3 0xa9e9 0x9f6 0x736 0xc8e 0xa97a 0x9ed 0x728 0xe5a 0xa908 0x9dd 0x716 0x1025 0xa895 0x9dd 0x709 0x11f0 0xa822 0x9cd 0x740 0x13bb 0xa7ab 0x9ba 0x74f 0x1586 0xa731 0x9ab 0x72d 0x1751 0xa6b6 0x9ab 0x70e 0x191d 0xa63c 0x999 0x754 0x1ae8 0xa5bc 0xa13 0x73c 0x1cb3 0xa53b 0xa94 0x720 0x1e7e 0xa4c1 0x99c 0x730 0x2049 0xa447 0x969 0x71a 0x2215 0xa3d0 0x96b 0x731 0x23e0 0xa35c 0x974 0x72a 0x25ab 0xa2e1 0x961 0x73f 0x2776 0xa26e 0x972 0x6f0 0x2941 0xa1f6 0x979 0x6fa 0x2b0d 0xa17e 0x979 0x6dd 0x2cd8 0xa10c 0x979 0x6d6 0x2ea3 0xa099 0x979 0x6ce 0x306e 0xa026 0x979 0x6b5 0x3239 0x9fb6 0x979 0x6b8 0x3405 0x9f4c 0x97f 0x6a4 0x35d0 0x9ee8 0x9b8 0x69b 0x379b 0x9e7f 0x9e2 0x69e 0x3966 0x9e10 0x9f6 0x694 0x3b31 0x9d9f 0x9f9 0x685 0x3cfd 0x9d33 0xa0d 0x696 0x3ec8 0x9cc8 0x9fe 0x684 0x4093 0x9c5d 0x9f6 0x67d 0x425e 0x9bf4 0x9f6 0x682 0x4429 0x9b90 0x9f6 0x66c 0x45f4 0x9b1d 0x9d1 0x664 0x47c0 0x9aa4 0x99e 0x682 0x498b 0x9a24 0x95d 0x67c 0x4b56 0x999b 0x911 0x67c 0x4d21 0x9921 0x8c4 0x68c 0x4eec 0x98b2 0x894 0x6a6 0x50b8 0x984d 0x86e 0x6a8 0x5283 0x97f4 0x84d 0x6d3 0x544e 0x97a7 0x84d 0x6dc 0x5619 0x9761 0x84d 0x6c4 0x57e4 0x9720 0x857 0x6d4 0x59b0 0x96e3 0x866 0x6c6 0x5b7b 0x96a5 0x866 0x6c1 0x5d46 0x9668 0x855 0x6be 0x5f11 0x9630 0x859 0x6c1 0x60dc 0x95fa 0x866 0x6c2 0x62a8 0x95c5 0x866 0x6cc 0x6473 0x9597 0x866 0x6c5 0x663e 0x9569 0x873 0x6ba 0x6809 0x953e 0x88d 0x6bb 0x69d4 0x9517 0x8b1 0x6bc 0x6ba0 0x94e9 0x8b1 0x6b6 0x6d6b 0x94c1 0x8c0 0x6c0 0x6f36 0x949b 0x8ca 0x6b5 0x7101 0x9475 0x8cd 0x6bb 0x72cc 0x9457 0x8e0 0x6b9 0x7497 0x9438 0x8f3 0x6c7 0x7663 0x941a 0x8fc 0x6c4 0x782e 0x93fb 0x8fc 0x6bc 0x79f9 0x93dc 0x8fc 0x6ba 0x7bc4 0x93c5 0x91f 0x6c6 0x7d8f 0x93ae 0x92e 0x6bb 0x7f5b 0x9394 0x92e 0x6c0 0x8126 0x9376 0x92e 0x6ae 0x82f1 0x9357 0x941 0x6bf 0x84bc 0x9333 0x954 0x6c5 0x8687 0x930a 0x967 0x6c1 0x8853 0x92dd 0x97e 0x6b0 0x8a1e 0x92b7 0x9b7 0x6b6 0x8be9 0x9290 0x9f1 0x6be 0x8db4 0x9262 0xa35 0x6b3 0x8f7f 0x922b 0xa81 0x6b6 0x914b 0x91ed 0xace 0x6c1 0x9316 0x91a9 0xb09 0x6ca 0x94e1 0x9165 0xb59 0x6c4 0x96ac 0x911c 0xbb8 0x6cb 0x9877 0x90c7 0xc18 0x6b6 0x9a43 0x9082 0xc8a 0x6c8 0x9c0e 0x9051 0xd22 0x6b4 0x9dd9 0x9030 0xde2 0x6b4 0x9fa4 0x9019 0xecb 0x6be 0xa16f 0x8ffa 0xffd 0x6f5 0xa33a 0x8fc5 0x1183 0x6f1 0xa506 0x8f6e 0x1359 0x6f4 0xa6d1 0x8edd 0x156f 0x716 0xa89c 0x8dab 0x1773 0x716 0xaa67 0x8bac 0x1abe 0x716 0xac32 0x88e6 0x20e7 0x716 0xadfe 0x8523 0x2a42 0x716 0xafc9 0x7eb8 0x2b76 0x716 0xb194 0x77ba 0x1a90 0x716>;
		battery1_profile_t3_num = <0x64>;
		battery1_profile_t3_col = <0x04>;
		battery1_profile_t3 = <0x00 0xac80 0x1356 0x1f31 0x1cb 0xabef 0x1356 0x1824 0x396 0xab6d 0x138b 0x13db 0x562 0xaaf3 0x13b3 0x1124 0x72d 0xaa78 0x139e 0xd4c 0x8f8 0xa9fe 0x1378 0xa8a 0xac3 0xa989 0x136f 0x83f 0xc8e 0xa913 0x1366 0x670 0xe5a 0xa898 0x1353 0x505 0x1025 0xa81e 0x1340 0x3e6 0x11f0 0xa79d 0x130c 0x2f4 0x13bb 0xa71f 0x12dd 0x1cf 0x1586 0xa6a5 0x12bb 0x1d9 0x1751 0xa62a 0x12a8 0x1d9 0x191d 0xa5a9 0x1283 0x1b5 0x1ae8 0xa526 0x1361 0x1a1 0x1cb3 0xa4a5 0x144e 0x19e 0x1e7e 0xa42b 0x1283 0x191 0x2049 0xa3b7 0x1233 0x187 0x2215 0xa340 0x121f 0x17a 0x23e0 0xa2c8 0x1211 0x17a 0x25ab 0xa255 0x1211 0x188 0x2776 0xa1db 0x11ed 0x187 0x2941 0xa165 0x11df 0x192 0x2b0d 0xa0f2 0x11d9 0x19e 0x2cd8 0xa080 0x11c6 0x1aa 0x2ea3 0xa00d 0x11b2 0x1cd 0x306e 0x9fa5 0x11d6 0x1e4 0x3239 0x9f3e 0x1200 0x1f0 0x3405 0x9ed2 0x1211 0x20f 0x35d0 0x9e60 0x1211 0x236 0x379b 0x9de7 0x1202 0x24b 0x3966 0x9d70 0x11ef 0x266 0x3b31 0x9cff 0x11dc 0x293 0x3cfd 0x9c93 0x11c8 0x2b4 0x3ec8 0x9c22 0x1194 0x2d4 0x4093 0x9bb3 0x1170 0x2f3 0x425e 0x9b46 0x1153 0x318 0x4429 0x9ad3 0x111a 0x33c 0x45f4 0x9a5f 0x10f2 0x354 0x47c0 0x99e6 0x10b2 0x36b 0x498b 0x996e 0x106c 0x397 0x4b56 0x98fc 0x1035 0x3cd 0x4d21 0x9891 0x1022 0x3f7 0x4eec 0x9831 0x1000 0x428 0x50b8 0x97d5 0xfeb 0x459 0x5283 0x977d 0xfee 0x487 0x544e 0x9738 0x1001 0x4ce 0x5619 0x96f3 0x1004 0x4ff 0x57e4 0x96ae 0x100e 0x543 0x59b0 0x966c 0x1025 0x58a 0x5b7b 0x9637 0x104c 0x5da 0x5d46 0x95fa 0x104f 0x62f 0x5f11 0x95c2 0x105b 0x680 0x60dc 0x958e 0x1079 0x6d3 0x62a8 0x9560 0x10b2 0x71f 0x6473 0x9533 0x10c6 0x75b 0x663e 0x9505 0x10d9 0x798 0x6809 0x94da 0x10fb 0x7cf 0x69d4 0x94b3 0x1133 0x7f6 0x6ba0 0x948d 0x1159 0x81b 0x6d6b 0x9467 0x1171 0x851 0x6f36 0x9444 0x118c 0x87e 0x7101 0x9428 0x11b9 0x8b1 0x72cc 0x9418 0x1205 0x8d2 0x7497 0x9403 0x1241 0x904 0x7663 0x93ec 0x127b 0x925 0x782e 0x93d6 0x12c1 0x93d 0x79f9 0x93c7 0x1334 0x95f 0x7bc4 0x93b1 0x1395 0x96b 0x7d8f 0x939a 0x1401 0x989 0x7f5b 0x9383 0x1480 0x981 0x8126 0x936c 0x1519 0x971 0x82f1 0x934d 0x15b2 0x95e 0x84bc 0x9329 0x1658 0x932 0x8687 0x9300 0x1704 0x901 0x8853 0x92d2 0x17b4 0x8c2 0x8a1e 0x92a4 0x1886 0x88f 0x8be9 0x9270 0x196b 0x848 0x8db4 0x9236 0x1a5c 0x7fd 0x8f7f 0x91f7 0x1b5b 0x7a2 0x914b 0x91b2 0x1c7a 0x769 0x9316 0x9167 0x1daa 0x71f 0x94e1 0x911f 0x1f08 0x6e1 0x96ac 0x90dc 0x2096 0x6c1 0x9877 0x909e 0x224e 0x6b5 0x9a43 0x9061 0x2487 0x6a7 0x9c0e 0x902e 0x271c 0x6b2 0x9dd9 0x8ffd 0x2a1c 0x69c 0x9fa4 0x8fc8 0x2d8c 0x66a 0xa16f 0x8f92 0x30fc 0x5dd 0xa33a 0x8f46 0x33ee 0x4e9 0xa506 0x8ed5 0x3648 0x4e9 0xa6d1 0x8e2f 0x3823 0x4e9 0xa89c 0x8d2b 0x3a74 0x4e9 0xaa67 0x8b72 0x3f71 0x4e9 0xac32 0x8917 0x4452 0x4e9 0xadfe 0x855d 0x3c98 0x4e9 0xafc9 0x8426 0x3921 0x4e9 0xb194 0x8426 0x3921 0x4e9>;
		battery1_profile_t4_num = <0x64>;
		battery1_profile_t4_col = <0x04>;
		battery1_profile_t4 = <0x00 0xaca8 0x288c 0x3861 0x1cb 0xabf8 0x2888 0x2ebd 0x396 0xab53 0x28fe 0x26a0 0x562 0xaaaf 0x2952 0x202f 0x72d 0xaa07 0x2918 0x1b16 0x8f8 0xa966 0x28df 0x16af 0xac3 0xa8cc 0x2888 0x13b1 0xc8e 0xa833 0x2828 0x10ea 0xe5a 0xa79b 0x27c9 0xde9 0x1025 0xa709 0x2769 0xaf4 0x11f0 0xa67e 0x26f9 0x82e 0x13bb 0xa5f5 0x2691 0x553 0x1586 0xa56b 0x2631 0x25e 0x1751 0xa4e1 0x25d1 0x79 0x191d 0xa45f 0x2595 0x362 0x1ae8 0xa3d8 0x26ad 0x63b 0x1cb3 0xa353 0x27c8 0x923 0x1e7e 0xa2e0 0x2518 0xc02 0x2049 0xa267 0x2466 0xca5 0x2215 0xa1f0 0x241b 0xc2e 0x23e0 0xa17e 0x23e2 0xb95 0x25ab 0xa10b 0x23a8 0xb34 0x2776 0xa098 0x236f 0xaa9 0x2941 0xa02f 0x234e 0xa34 0x2b0d 0x9fc6 0x2334 0x9c4 0x2cd8 0x9f54 0x230e 0x94e 0x2ea3 0x9ee1 0x22e8 0x8c7 0x306e 0x9e63 0x2299 0x859 0x3239 0x9de4 0x2249 0x7e2 0x3405 0x9d6a 0x220b 0x6d9 0x35d0 0x9cef 0x21ac 0x5a6 0x379b 0x9c81 0x217a 0x58a 0x3966 0x9c12 0x2141 0x580 0x3b31 0x9ba3 0x20ff 0x44d 0x3cfd 0x9b47 0x20eb 0x361 0x3ec8 0x9ade 0x20b7 0x41c 0x4093 0x9a77 0x2093 0x399 0x425e 0x9a12 0x2076 0x331 0x4429 0x99a7 0x203d 0x2a9 0x45f4 0x9941 0x2027 0x231 0x47c0 0x98dd 0x2007 0x1b0 0x498b 0x987d 0x1fe8 0x13c 0x4b56 0x9821 0x1fd5 0x9e 0x4d21 0x97c5 0x1fc2 0x15 0x4eec 0x9775 0x1fbd 0x9e 0x50b8 0x972b 0x1fce 0x170 0x5283 0x96e6 0x1fef 0x229 0x544e 0x9699 0x1fef 0x2fb 0x5619 0x9659 0x200f 0x3b6 0x57e4 0x9620 0x2035 0x486 0x59b0 0x95ea 0x205b 0x55c 0x5b7b 0x95b5 0x2082 0x603 0x5d46 0x957f 0x20a8 0x6b1 0x5f11 0x954e 0x20ce 0x768 0x60dc 0x9523 0x2100 0x855 0x62a8 0x94fc 0x214c 0x930 0x6473 0x94d6 0x2186 0x9ff 0x663e 0x94ba 0x21d9 0xad8 0x6809 0x94a0 0x2232 0xbb0 0x69d4 0x9483 0x2281 0xc73 0x6ba0 0x9474 0x22f4 0xd43 0x6d6b 0x945e 0x2358 0xdfb 0x6f36 0x9448 0x23c9 0xe88 0x7101 0x9432 0x2452 0xf0c 0x72cc 0x9422 0x24eb 0xf70 0x7497 0x940d 0x25a4 0xfcf 0x7663 0x93f6 0x265a 0xfdc 0x782e 0x93df 0x270f 0xff6 0x79f9 0x93c8 0x27e1 0xfec 0x7bc4 0x93b1 0x28c5 0xfbc 0x7d8f 0x939a 0x29ab 0xfab 0x7f5b 0x9380 0x2a96 0xf87 0x8126 0x9362 0x2b8f 0xf03 0x82f1 0x9343 0x2c88 0xe5e 0x84bc 0x931f 0x2d80 0xde7 0x8687 0x92fc 0x2e79 0xe33 0x8853 0x92dc 0x2f70 0xdea 0x8a1e 0x92ae 0x3056 0xc75 0x8be9 0x927a 0x313f 0xc31 0x8db4 0x9244 0x3213 0xc59 0x8f7f 0x920d 0x32d3 0xb10 0x914b 0x91cf 0x3392 0xb37 0x9316 0x9192 0x3451 0xa5f 0x94e1 0x9151 0x3511 0xa6e 0x96ac 0x910c 0x35d0 0x9dd 0x9877 0x90c7 0x368f 0x9ea 0x9a43 0x9082 0x3761 0x99e 0x9c0e 0x9047 0x3840 0x93d 0x9dd9 0x9017 0x394d 0x8fa 0x9fa4 0x8ff1 0x3aaa 0x923 0xa16f 0x8fd2 0x3c75 0x8fd 0xa33a 0x8fb4 0x3f13 0x90a 0xa506 0x8f85 0x42c9 0x8a6 0xa6d1 0x8f2e 0x480a 0x7dd 0xa89c 0x8e50 0x50c7 0x7ff 0xaa67 0x8ca8 0x4e79 0x823 0xac32 0x8a19 0x4828 0x7ec 0xadfe 0x8a0c 0x47c7 0x836 0xafc9 0x8a0c 0x47c7 0x836 0xb194 0x8a0c 0x47c7 0x836>;
	};

	edma0@19027000 {
		compatible = "mtk,edma-sub";
		reg = <0x00 0x19027000 0x00 0x1000>;
		interrupts = <0x00 0x1a0 0x04>;
		phandle = <0x2d>;
	};

	edma {
		compatible = "mtk,edma";
		sub_nr = <0x01>;
		mediatek,edma-sub = <0x2d>;
		phandle = <0x182>;
	};

	slbc {
		compatible = "mediatek,slbc";
		status = "enable";
		phandle = <0x183>;
	};

	vpu_core0@19030000 {
		iram-data = <0x00 0x10000 0xda0000>;
		algo = <0x00 0x5a0000 0x800000>;
		pre-bin = <0xdc6000>;
		img-head = <0xdc1000>;
		bin-size = <0x1670000>;
		bin-phy-addr = <0xbe590000>;
		compatible = "mediatek,vpu_core0";
		reg = <0x00 0x19030000 0x00 0x1000 0x00 0x1d100000 0x00 0x40000 0x00 0x1d140000 0x00 0x30000 0x00 0xd190000 0x00 0x4000>;
		interrupts = <0x00 0x1a4 0x04>;
		id = <0x00>;
		reset-vector = <0x7da00000 0x100000 0x00>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0x8a 0x2a0>;
		phandle = <0x29>;
	};

	vpu_core1@19031000 {
		iram-data = <0x00 0x10000 0xdb0000>;
		compatible = "mediatek,vpu_core1";
		reg = <0x00 0x19031000 0x00 0x1000 0x00 0x1d200000 0x00 0x40000 0x00 0x1d240000 0x00 0x30000 0x00 0xd194000 0x00 0x4000>;
		interrupts = <0x00 0x1a5 0x04>;
		id = <0x01>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0x8a 0x2a0>;
		phandle = <0x2a>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		phandle = <0x184>;
		pinctrl-names = "irtx_gpio_led_default\0irtx_gpio_led_set";
		pinctrl-0 = <0x1b1>;
		pinctrl-1 = <0x1b2>;
		status = "okay";
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x185>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0xdd40a0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x16e360>;
		ac_charger_input_current = <0x16e360>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x16e360>;
		pd_charger_current = <0x16e360>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x186>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_type_c;
		power_path_support;
		enable_dynamic_mivr;
		battery_cv = <0x43e6d0>;
		max_charger_voltage = <0xdd40a0>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1e8480>;
		ac_charger_input_current = <0x16e360>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x3e8fa0>;
		jeita_temp_t3_to_t4_cv = <0x3e8fa0>;
		jeita_temp_t2_to_t3_cv = <0x43e6d0>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x43e6d0>;
		jeita_temp_below_t0_cv = <0x43e6d0>;
		temp_t4_thres = <0x3c>;
		temp_t4_thres_minus_x_degree = <0x3a>;
		temp_t3_thres = <0x30>;
		temp_t3_thres_minus_x_degree = <0x2f>;
		temp_t2_thres = <0x0f>;
		temp_t2_thres_plus_x_degree = <0x0d>;
		temp_t1_thres = <0x05>;
		temp_t1_thres_plus_x_degree = <0x02>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0xfffffffe>;
		temp_neg_10_thres = <0xfffffff6>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x02>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3a>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x22f>;
		pe40_r_cable_2a_lower = <0x1a4>;
		pe40_r_cable_3a_lower = <0x117>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0x187>;
		enable_vote;
		enable_cv_step;
		step_a = <0x40d990>;
		step_b = <0x43e6d0>;
		current_a = <0x4371a0>;
		current_b = <0x35f480>;
		current_max = <0x5b8d80>;
		step_hy_down_a = <0x249f0>;
		step_hy_down_b = <0x249f0>;
		enable_ffc;
		non_ffc_ieoc = <0x30d40>;
		non_ffc_cv = <0x43e6d0>;
		ffc_ieoc = <0x86470>;
		ffc_cv = <0x448310>;
		enable_sw_jeita;
		jeita_temp_t1p5_to_t2_cv = <0x43e6d0>;
		jeita_temp_t1_to_t1p5_cv = <0x43e6d0>;
		jeita_temp_tn1_to_t0_cv = <0x43e6d0>;
		temp_t1p5_thres = <0x0a>;
		temp_t1p5_thres_plus_x_degree = <0x08>;
		temp_tn1_thres = <0xfffffff6>;
		temp_tn1_thres_plus_x_degree = <0xfffffff6>;
		temp_t3_to_t4_fcc = <0x21b8d0>;
		temp_t2_to_t3_fcc = "\0=\t";
		temp_t1p5_to_t2_fcc = <0x35f480>;
		temp_t1_to_t1p5_fcc = <0x21b8d0>;
		temp_t0_to_t1_fcc = <0xd7d20>;
		temp_tn1_to_t0_fcc = <0x6be90>;
		qcom,thermal-mitigation-dcp = <0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x186a00 0x16e360 0x155cc0 0x124f80 0xf4240>;
		qcom,thermal-mitigation-qc3p5 = <0x3d0900 0x39fbc0 0x36ee80 0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0xf4240 0xaae60>;
		qcom,thermal-mitigation-qc3 = <0x36ee80 0x36ee80 0x36ee80 0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0xf4240 0xaae60>;
		qcom,thermal-mitigation-qc3-classb = <0x3d0900 0x3d0900 0x3d0900 0x3d0900 0x36ee80 0x3567e0 0x33e140 0x33e140 0x33e140 0x30d400 0x2625a0 0x2191c0 0x1e8480 0x13d620 0xf4240 0xaae60>;
		qcom,thermal-mitigation-qc2 = <0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x16e360 0x155cc0 0x13d620 0x124f80 0x10c8e0 0xf4240 0xdbba0 0xc3500 0xaae60 0x927c0 0x7a120>;
		qcom,thermal-mitigation-pd-base = <0x3d0900 0x39fbc0 0x36ee80 0x3567e0 0x33e140 0x325aa0 0x30d400 0x2f4d60 0x2dc6c0 0x2ab980 0x27ac40 0x249f00 0x2191c0 0x1e8480 0xf4240 0xaae60>;
		bc12_charger = <0x01>;
		xm_pps_single_charger_input_current = <0x2dc6c0>;
		xm_pps_single_charger_current = <0x5b8d80>;
		xm_pps_dual_charger_input_current = <0x2dc6c0>;
		xm_pps_dual_charger_chg1_current = <0x7a120>;
		xm_pps_dual_charger_chg2_current = <0x2625a0>;
		xm_pps_max_vbus = <0xb71b00>;
		xm_pps_max_ibus = <0x2dc6c0>;
		xm_pps_single_charger_current_non_verified_pps = "\0I>";
		use_xmusb350_do_apsd;
		disable_soc_decimal;
		qcom,soc_decimal_rate = <0x00 0x26 0x0a 0x23 0x14 0x21 0x1e 0x21 0x28 0x21 0x32 0x21 0x3c 0x21 0x46 0x21 0x50 0x19 0x5a 0x14 0x5f 0x0a 0x63 0x05>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x188>;
		mi,non-mtk-pps-ctrl;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-output-impedance = <0x06 0x00 0x04 0x04 0x00 0x00 0x04>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		phandle = <0x189>;
		status = "okay";
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x18a>;
		interrupt-parent = <0x02>;
		interrupts = <0x00 0x08 0x00 0x00>;
		deb-gpios = <0x02 0x00 0x00>;
		debounce = <0x7d000>;
	};

	gyro {
		phandle = <0x18b>;
	};

	als {
		phandle = <0x18c>;
	};

	touch {
		phandle = <0x18d>;
		interrupt-parent = <0x02>;
		interrupts = <0x15 0x02 0x15 0x00>;
		status = "okay";
		vtouch-supply = <0xcd>;
	};

	xiaomi_touch {
		phandle = <0x18e>;
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
	};

	subpmic_pmu_eint {
		phandle = <0x18f>;
		interrupt-parent = <0x02>;
		interrupts = <0x18 0x02 0x18 0x00>;
		status = "okay";
	};

	tcpc_pd {
		phandle = <0x190>;
		interrupt-parent = <0x02>;
		interrupts = <0x19 0x02 0x19 0x00>;
		status = "okay";
	};

	smart_pa {
		phandle = <0x191>;
		interrupt-parent = <0x02>;
		interrupts = <0x1f 0x08 0x1f 0x00>;
		status = "okay";
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x4a 0x01>;
		phandle = <0x27>;
		mediatek,kpd-key-debounce = <0x400>;
		mediatek,kpd-sw-pwrkey = <0x74>;
		mediatek,kpd-hw-pwrkey = <0x08>;
		mediatek,kpd-use-extend-type = <0x00>;
		mediatek,kpd-hw-map-num = <0x48>;
		mediatek,kpd-hw-init-map = <0x73 0x72 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		mediatek,kpd-pwrkey-eint-gpio = <0x00>;
		mediatek,kpd-pwkey-gpio-din = <0x00>;
		mediatek,kpd-hw-recovery-key = <0x00>;
		mediatek,kpd-hw-factory-key = <0x01>;
		status = "okay";
	};

	ses {
		compatible = "mediatek,ses";
		state = <0x100>;
		ses0_reg3 = <0x00>;
		ses1_reg3 = <0x00>;
		ses2_reg3 = <0x00>;
		ses3_reg3 = <0x00>;
		ses4_reg3 = <0x00>;
		ses5_reg3 = <0x00>;
		ses6_reg3 = <0x00>;
		ses7_reg3 = <0x00>;
		ses8_reg3 = <0x00>;
		ses0_reg2 = <0x00>;
		ses1_reg2 = <0x00>;
		ses2_reg2 = <0x00>;
		ses3_reg2 = <0x00>;
		ses4_reg2 = <0x00>;
		ses5_reg2 = <0x00>;
		ses6_reg2 = <0x00>;
		ses7_reg2 = <0x00>;
		ses8_reg2 = <0x00>;
		ses0_drphipct = <0x00>;
		ses1_drphipct = <0x00>;
		ses2_drphipct = <0x00>;
		ses3_drphipct = <0x00>;
		ses4_drphipct = <0x00>;
		ses5_drphipct = <0x00>;
		ses6_drphipct = <0x00>;
		ses7_drphipct = <0x00>;
		ses8_drphipct = <0x00>;
		ses0_drplopct = <0x00>;
		ses1_drplopct = <0x00>;
		ses2_drplopct = <0x00>;
		ses3_drplopct = <0x00>;
		ses4_drplopct = <0x00>;
		ses5_drplopct = <0x00>;
		ses6_drplopct = <0x00>;
		ses7_drplopct = <0x00>;
		ses8_drplopct = <0x00>;
		phandle = <0x192>;
	};

	brisket {
		compatible = "mediatek,brisket";
		brisket_doe_ptp = <0x100>;
		brisket_doe_pllclken = <0x100>;
		brisket_doe_bren = <0x100>;
		brisket_doe_brisket05 = <0x00>;
		brisket_doe_brisket06 = <0x00>;
		brisket_doe_brisket07 = <0x00>;
		brisket_doe_brisket08 = <0x00>;
		brisket_doe_brisket09 = <0x00>;
		phandle = <0x193>;
	};

	credit_didt {
		compatible = "mediatek,credit_didt";
		credit_didt_doe_ptp = <0x100>;
		credit_didt_doe_enable = <0x10000>;
		credit_didt_doe_const_mode = <0x100>;
		credit_didt_doe_ls_period = <0x08>;
		credit_didt_doe_ls_credit = <0x20>;
		credit_didt_doe_ls_low_freq_period = <0x08>;
		credit_didt_doe_ls_low_freq_enable = <0x02>;
		credit_didt_doe_vx_period = <0x08>;
		credit_didt_doe_vx_credit = <0x20>;
		credit_didt_doe_vx_low_freq_period = <0x08>;
		credit_didt_doe_vx_low_freq_enable = <0x02>;
		phandle = <0x194>;
	};

	cp_qc30 {
		phandle = <0x195>;
		compatible = "xiaomi,cp-qc30";
		status = "okay";
		mi,qc3-bat-volt-max = <0x1180>;
		mi,qc3-bat-curr-max = <0xe10>;
		mi,qc3-bus-volt-max = <0x2ee0>;
		mi,qc3-bus-curr-max = <0x834>;
		mi,qc3-non-ffc-bat-volt-max = <0x1162>;
		mi,qc3-27w-bat-curr-max = <0xe10>;
		mi,qc3-27w-bus-curr-max = <0x76c>;
		mi,qc3p-bat-curr-max = <0xfa0>;
		mi,qc3p-bus-curr-max = <0x834>;
	};

	usbpd_pm {
		phandle = <0x196>;
		compatible = "xiaomi,usbpd-pm";
		status = "okay";
		mi,pd-bat-volt-max = <0x1180>;
		mi,pd-bat-curr-max = <0xfa0>;
		mi,pd-bus-volt-max = <0x2ee0>;
		mi,pd-bus-curr-max = <0xbb8>;
		mi,pd-non-ffc-bat-volt-max = <0x1162>;
	};

	onewire_gpio {
		phandle = <0x197>;
	};

	maxim_ds28e16 {
		phandle = <0x198>;
	};

	drcc {
		compatible = "mediatek,drcc";
		state = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		phandle = <0x199>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x00>;
		phandle = <0x19a>;
	};

	ssusb_ip_sleep {
		compatible = "mediatek,usb_ipsleep";
		interrupt-parent = <0x02>;
		interrupts = <0xd3 0x08 0xdf 0x00>;
		phandle = <0x19b>;
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		mt6360_pmu = "/mt6360_pmu_dts";
		adc = "/mt6360_pmu_dts/adc";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt6360_typec = "/type_c_port0";
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_mtk_mdla = "/mtk_lpm/irq-remain-list/level_mtk_mdla";
		level_edma0 = "/mtk_lpm/irq-remain-list/level_edma0";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		cpupm_sysram = "/cpupm-sysram@0011b000";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		reserved_memory = "/reserved-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		gic = "/interrupt-controller";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk12m = "/clocks/clk12m";
		clk32k = "/clocks/clk32k";
		topckgen = "/topckgen@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		dcm = "/dcm@10001000";
		scpsys = "/scpsys@10001000";
		apmixed = "/apmixed@1000c000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_bl = "/iocfg_bl@11d30000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_tl = "/iocfg_tl@11f30000";
		eint = "/apirq@1000b000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_gpio_i2s6_off = "/pinctrl/aud_gpio_i2s6_off";
		aud_gpio_i2s6_on = "/pinctrl/aud_gpio_i2s6_on";
		aud_gpio_i2s7_off = "/pinctrl/aud_gpio_i2s7_off";
		aud_gpio_i2s7_on = "/pinctrl/aud_gpio_i2s7_on";
		aud_gpio_i2s8_off = "/pinctrl/aud_gpio_i2s8_off";
		aud_gpio_i2s8_on = "/pinctrl/aud_gpio_i2s8_on";
		aud_gpio_i2s9_off = "/pinctrl/aud_gpio_i2s9_off";
		aud_gpio_i2s9_on = "/pinctrl/aud_gpio_i2s9_on";
		msdc1_ins = "/pinctrl/msdc1_ins";
		md1_sim1_hot_plug_eint = "/pinctrl/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/pinctrl/md1_sim2_hot_plug_eint";
		thermal_message = "/pinctrl/thermal-message";
		pm_reset_active = "/pinctrl/reset_active@gpio134";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		aw8624_reset_high = "/pinctrl/aw8624_reset_reset";
		aw8624_reset_low = "/pinctrl/aw8624_reset_active";
		aw8624_interrupt = "/pinctrl/aw8624_interrupt_active";
		msdc0 = "/msdc@11f60000";
		msdc1 = "/msdc@11f70000";
		spmtwam = "/spmtwam@10006000";
		toprgu = "/toprgu@10007000";
		pwrap = "/pwrap@10026000";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@10026000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		dpmaif = "/dpmaif@10014000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		timer = "/timer";
		spmi_bus = "/spmi@10027000";
		mt6315_6 = "/spmi@10027000/mt6315@6";
		mt6315_6_regulator = "/spmi@10027000/mt6315@6/mt6315_6_regulator";
		mt6315_6_vbuck1 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck1";
		mt6315_6_vbuck3 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck3";
		mt6315_6_vbuck4 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck4";
		mt6315_7 = "/spmi@10027000/mt6315@7";
		mt6315_7_regulator = "/spmi@10027000/mt6315@7/mt6315_7_regulator";
		mt6315_7_vbuck1 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck1";
		mt6315_7_vbuck3 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck3";
		mt6315_7_vbuck4 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck4";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		hwrng = "/hwrng";
		ufshci = "/ufshci@11270000";
		emicen = "/emicen@10219000";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		emichn = "/emichn@10235000";
		apdma = "/dma-controller@10217a80";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		usb0 = "/usb3@11200000";
		usbphy0 = "/usbphy";
		mtu3_0 = "/mtu3_0@11200000";
		xhci0 = "/usb_xhci@11200000";
		usb0phy = "/usb0phy@11e40000";
		extcon_usb = "/extcon_usb";
		scp_adsp = "/scp_adsp@10720000";
		scp = "/scp@10700000";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		adsp_core1 = "/adsp_core1@10850000";
		dfd_cache = "/dfd_cache";
		auxadc = "/auxadc@11001000";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tboard_thermistor6 = "/thermal-sensor6";
		mali = "/mali@13000000";
		gpufreq = "/gpufreq";
		ged = "/ged";
		bt = "/bt@00000000";
		wifi = "/wifi@18000000";
		consys = "/consys@18002000";
		g3d_config = "/g3d_config@13fbf000";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f02000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d03000";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e01000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		msdcsys_top = "/msdcsys_top@11f10000";
		audio = "/audio@11210000";
		afe = "/mt6873-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_audio_dsp = "/snd_audio_dsp";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		apu0 = "/apu0@19030000";
		apu1 = "/apu1@19031000";
		apu_vcore = "/apu_vcore@19029000";
		apu_conn = "/apu_conn@19020000";
		apu_mdla0 = "/apu_mdla0@19034000";
		mtk_mdla = "/mdla@19036000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		camsys = "/camsys@1a000000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		camsys_rawc = "/camsys_rawc@1a08f000";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		cam3 = "/cam3@1a070000";
		imgsys_config = "/imgsys_config@15020000";
		ipesys_config = "/ipesys_config@1b000000";
		smi_larb5 = "/smi_larb5@1600d000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		vdec_soc_gcon = "/vdec_soc_gcon@1600f000";
		smi_larb4 = "/smi_larb4@1602e000";
		venc_gcon = "/venc_gcon@17000000";
		mtkfb = "/mtkfb@0";
		disp_pwm = "/disp_pwm0@1100e000";
		mmsys_config = "/mmsys_config@14000000";
		dispsys_config = "/dispsys_config@14000000";
		disp_mutex0 = "/disp_mutex@14001000";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_color0 = "/disp_color0@14009000";
		disp_ccorr0 = "/disp_ccorr0@1400a000";
		disp_aal0 = "/disp_aal0@1400b000";
		disp_gamma0 = "/disp_gamma0@1400c000";
		disp_postmask0 = "/disp_postmask0@1400d000";
		disp_dither0 = "/disp_dither0@1400e000";
		disp_dsc_wrap = "/disp_dsc_wrap@1400f000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		dsi0 = "/dsi@14010000";
		dsi_te = "/dsi_te";
		disp_wdma0 = "/disp_wdma0@14011000";
		disp_ovl2_2l = "/disp_ovl2_2l@14014000";
		disp_rdma4 = "/disp_rdma4@14015000";
		mdp_aal4 = "/mdp_aal4@1401a000";
		mcucfg = "/mcucfg@0c530000";
		ion = "/iommu";
		iommu0 = "/m4u@1401d000";
		iommu0_bank1 = "/m4u@1401e000";
		iommu0_bank2 = "/m4u@1401f000";
		iommu0_bank3 = "/m4u@14020000";
		iommu0_sec = "/m4u@14021000";
		iommu1 = "/m4u@19010000";
		iommu1_bank1 = "/m4u@19011000";
		iommu1_bank2 = "/m4u@19012000";
		iommu1_bank3 = "/m4u@19013000";
		iommu1_sec = "/m4u@19014000";
		imgsys2_config = "/imgsys2_config@15820000";
		camera_af_hw_node = "/camera_af_hw_node";
		smi_larb9 = "/smi_larb9@1502e000";
		smi_larb11 = "/smi_larb11@1582e000";
		irq_nfc = "/irq_nfc";
		nfc = "/nfc";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb19 = "/smi_larb19@1b10f000";
		mdpsys_config = "/mdpsys_config@1f000000";
		smi_larb2 = "/smi_larb2@1f002000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rdma1 = "/mdp_rdma1@1f004000";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_aal1 = "/mdp_aal0@1f006000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_hdr1 = "/mdp_hdr0@1f008000";
		mdp_rsz0 = "/mdp_rsz0@1f009000";
		mdp_rsz1 = "/mdp_rsz1@1f00a000";
		mdp_wrot0 = "/mdp_wrot0@1f00b000";
		mdp_wrot1 = "/mdp_wrot0@1f00c000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00d000";
		mdp_tdshp1 = "/mdp_tdshp1@1f00e000";
		mdp_color0 = "/mdp_color0@1f00f000";
		mdp_color1 = "/mdp_color1@1f010000";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11f00000";
		i2c1 = "/i2c1@11d20000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11e00000";
		i2c6 = "/i2c6@11f01000";
		speaker_amp = "/i2c6@11f01000/speaker_amp@34";
		i2c7 = "/i2c7@11d00000";
		fan53870_pm = "/i2c7@11d00000/onsemi,ldo@35";
		fan53870_l1 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@0";
		fan53870_l2 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@1";
		fan53870_l3 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@2";
		fan53870_l4 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@3";
		fan53870_l5 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@4";
		fan53870_l6 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@5";
		fan53870_l7 = "/i2c7@11d00000/onsemi,ldo@35/on,fan53870@6";
		i2c8 = "/i2c8@11d01000";
		i2c9 = "/i2c9@11d02000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		bat_gm30 = "/battery";
		edma0 = "/edma0@19027000";
		edma = "/edma";
		slbc = "/slbc";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		irtx_pwm = "/irtx_pwm";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		mrdump_ext_rst = "/mrdump_ext_rst";
		gyro = "/gyro";
		als = "/als";
		touch = "/touch";
		xiaomi_touch = "/xiaomi_touch";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		tcpc_pd = "/tcpc_pd";
		smart_pa = "/smart_pa";
		keypad = "/kp@10010000";
		ses = "/ses";
		brisket = "/brisket";
		credit_didt = "/credit_didt";
		cp_qc30 = "/cp_qc30";
		usbpd_pm = "/usbpd_pm";
		onewire_gpio = "/onewire_gpio";
		maxim_ds28e16 = "/maxim_ds28e16";
		drcc = "/drcc";
		cpumssv = "/cpumssv";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
	};
};
