
---------- Begin Simulation Statistics ----------
final_tick                                 1082423200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166014                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   288180                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.53                       # Real time elapsed on the host
host_tick_rate                               86387700                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2080117                       # Number of instructions simulated
sim_ops                                       3610838                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001082                       # Number of seconds simulated
sim_ticks                                  1082423200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               427280                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23111                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456139                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237383                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          427280                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189897                       # Number of indirect misses.
system.cpu.branchPred.lookups                  483433                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11944                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11658                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2361116                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1951067                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23200                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     346387                       # Number of branches committed
system.cpu.commit.bw_lim_events                601389                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          852348                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2080117                       # Number of instructions committed
system.cpu.commit.committedOps                3610838                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2324273                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.553534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1143401     49.19%     49.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       181873      7.82%     57.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169421      7.29%     64.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228189      9.82%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       601389     25.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2324273                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73288                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10076                       # Number of function calls committed.
system.cpu.commit.int_insts                   3556585                       # Number of committed integer instructions.
system.cpu.commit.loads                        491532                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        19908      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2849332     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            35767      0.99%     80.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6214      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11198      0.31%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12110      0.34%     81.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6509      0.18%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1163      0.03%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472412     13.08%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159709      4.42%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19120      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3610838                       # Class of committed instruction
system.cpu.commit.refs                         663310                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2080117                       # Number of Instructions Simulated
system.cpu.committedOps                       3610838                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.300917                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.300917                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8225                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34804                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50105                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4511                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1023051                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4670171                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287478                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1133053                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23262                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90034                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570595                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2007                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190165                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.fetch.Branches                      483433                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236021                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2211286                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4312                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2821306                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           625                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   46524                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178648                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             321585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249327                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042589                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2556878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.930750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1218686     47.66%     47.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73865      2.89%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58241      2.28%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77998      3.05%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1128088     44.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2556878                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119876                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65880                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    217383600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8095200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8094800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       554400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       554000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4510400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4517200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4486800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4478400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77515200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77457600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77502000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1650638400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27408                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   374353                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.522301                       # Inst execution rate
system.cpu.iew.exec_refs                       762463                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190156                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690305                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                601981                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                934                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               588                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199978                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4463134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572307                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32895                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4119437                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3343                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8862                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23262                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15061                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           605                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39212                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          267                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       110447                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28199                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19643                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7765                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5790825                       # num instructions consuming a value
system.cpu.iew.wb_count                       4098316                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566839                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3282466                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.514496                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4104906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6381127                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3539171                       # number of integer regfile writes
system.cpu.ipc                               0.768689                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768689                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25736      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3260755     78.53%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1297      0.03%     79.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 39178      0.94%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4313      0.10%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6880      0.17%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14908      0.36%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13927      0.34%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7137      0.17%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2130      0.05%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               557008     13.41%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179337      4.32%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25238      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13263      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4152335                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90022                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181508                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86475                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131654                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4036577                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10697355                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4011841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5183838                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4462001                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4152335                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1133                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          852285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17318                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            401                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1277781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2556878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.623986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1152603     45.08%     45.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              174059      6.81%     51.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301889     11.81%     63.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338810     13.25%     76.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              589517     23.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2556878                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.534458                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236126                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           344                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13735                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4924                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               601981                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199978                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1547806                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2706059                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  835963                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4958711                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48867                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   338101                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13962                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4065                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11988010                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4598378                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6299929                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1164034                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75593                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23262                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                176077                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1341195                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            155962                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7290352                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19441                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                866                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    212969                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            913                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6186070                       # The number of ROB reads
system.cpu.rob.rob_writes                     9159883                       # The number of ROB writes
system.cpu.timesIdled                            1468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37658                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              417                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          628                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            628                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              116                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9259                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12023                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1328                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7931                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1357                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12023                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13380                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11205034                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29040866                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17381                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4090                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23437                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                890                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2088                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2088                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17381                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49586                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57124                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1256448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1422592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10231                       # Total snoops (count)
system.l2bus.snoopTraffic                       85184                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29697                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014379                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119047                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29270     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      427      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29697                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20245197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18695873                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3119199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       232764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           232764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       232764                       # number of overall hits
system.cpu.icache.overall_hits::total          232764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3257                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3257                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3257                       # number of overall misses
system.cpu.icache.overall_misses::total          3257                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163379999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163379999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163379999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163379999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013800                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013800                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013800                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013800                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50162.726128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50162.726128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50162.726128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50162.726128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           54                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          658                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          658                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          658                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          658                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2599                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131549999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131549999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131549999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131549999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50615.621008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50615.621008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50615.621008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50615.621008                       # average overall mshr miss latency
system.cpu.icache.replacements                   2343                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       232764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          232764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3257                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163379999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163379999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50162.726128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50162.726128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          658                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          658                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2599                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131549999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131549999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50615.621008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50615.621008                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.453688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              200003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.361929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.453688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            474641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           474641                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       667150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           667150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       667150                       # number of overall hits
system.cpu.dcache.overall_hits::total          667150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34917                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34917                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34917                       # number of overall misses
system.cpu.dcache.overall_misses::total         34917                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1691384799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1691384799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1691384799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1691384799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       702067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       702067                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       702067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       702067                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049735                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049735                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48440.152333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48440.152333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48440.152333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48440.152333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          369                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               751                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.842876                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.250000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1755                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2762                       # number of writebacks
system.cpu.dcache.writebacks::total              2762                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22368                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22368                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22368                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12549                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16870                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576709599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576709599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576709599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251047371                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    827756970                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45956.617978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45956.617978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45956.617978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58099.368433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49066.803201                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1584930400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1584930400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48334.311244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48334.311244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10462                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473594000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45268.017587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45268.017587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106454399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106454399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50072.624177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50072.624177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103115599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103115599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49408.528510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49408.528510                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4321                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4321                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251047371                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251047371                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58099.368433                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58099.368433                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.166121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              627838                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.621229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.028214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.137907                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.224744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954264                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          236                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          788                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.230469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1421004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1421004                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             792                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4934                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          861                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6587                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            792                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4934                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          861                       # number of overall hits
system.l2cache.overall_hits::total               6587                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7615                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3460                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12879                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7615                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3460                       # number of overall misses
system.l2cache.overall_misses::total            12879                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121750000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519930400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241462777                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    883143177                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121750000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519930400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241462777                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    883143177                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2596                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12549                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4321                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19466                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2596                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12549                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4321                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19466                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.694915                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606821                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661615                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.694915                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606821                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661615                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67488.913525                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68277.137229                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69786.929769                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68572.340787                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67488.913525                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68277.137229                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69786.929769                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68572.340787                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1328                       # number of writebacks
system.l2cache.writebacks::total                 1328                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7609                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12854                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7609                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          526                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13380                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107318000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458869600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212981597                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    779169197                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107318000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458869600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212981597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32081905                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    811251102                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.694915                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.606343                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796343                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660331                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.694915                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.606343                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796343                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687352                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59488.913525                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60306.163753                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61895.262133                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60616.866112                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59488.913525                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60306.163753                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61895.262133                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60992.214829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60631.621973                       # average overall mshr miss latency
system.l2cache.replacements                      9338                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2762                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2762                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2762                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2762                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          526                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          526                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32081905                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32081905                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60992.214829                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60992.214829                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              731                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1357                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1357                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94482000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94482000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649904                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649904                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69625.644805                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69625.644805                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1357                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1357                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83626000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83626000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649904                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649904                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61625.644805                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61625.644805                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          792                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5856                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6258                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3460                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11522                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121750000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425448400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241462777                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788661177                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10461                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4321                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17378                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.694915                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598222                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.663022                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67488.913525                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67984.723554                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69786.929769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68448.288231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11497                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107318000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375243600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212981597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    695543197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.694915                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597648                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796343                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.661584                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59488.913525                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60019.769674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61895.262133                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60497.799165                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3709.174829                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25341                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9338                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.713750                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.440736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   280.090105                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2384.979441                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   899.117468                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.547079                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003281                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068381                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.582270                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219511                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905560                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1184                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2912                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1026                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1979                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289062                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314610                       # Number of tag accesses
system.l2cache.tags.data_accesses              314610                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1082423200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84992                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84992                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7609                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          526                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1328                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1328                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106664380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449894274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203454619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31100590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791113864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106664380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106664380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78520120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78520120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78520120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106664380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449894274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203454619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31100590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869633984                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                53655809200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224211                       # Simulator instruction rate (inst/s)
host_mem_usage                                4410932                       # Number of bytes of host memory used
host_op_rate                                   376522                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   874.96                       # Real time elapsed on the host
host_tick_rate                               60086850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   196174579                       # Number of instructions simulated
sim_ops                                     329440556                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052573                       # Number of seconds simulated
sim_ticks                                 52573386000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12170174                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16920                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10164079                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10142670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12170174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2027504                       # Number of indirect misses.
system.cpu.branchPred.lookups                14178723                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2006510                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3189                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 438162888                       # number of cc regfile reads
system.cpu.cc_regfile_writes                176526805                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             16953                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   14143211                       # Number of branches committed
system.cpu.commit.bw_lim_events              54925096                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          224945                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            194094462                       # Number of instructions committed
system.cpu.commit.committedOps              325829718                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    131335424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.480897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.400989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2710161      2.06%      2.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49442091     37.65%     39.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16086985     12.25%     51.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8171091      6.22%     58.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     54925096     41.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    131335424                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   20014729                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              2002910                       # Number of function calls committed.
system.cpu.commit.int_insts                 313814046                       # Number of committed integer instructions.
system.cpu.commit.loads                      24534041                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         7364      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        274882791     84.36%     84.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3248421      1.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1748      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            278      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              42      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         4003259      1.23%     86.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1004      0.00%     86.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2002792      0.61%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1000      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      6001110      1.84%     89.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           40      0.00%     89.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2000030      0.61%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        18531563      5.69%     95.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        9143734      2.81%     98.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6002478      1.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1988      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         325829718                       # Class of committed instruction
system.cpu.commit.refs                       33679763                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   194094462                       # Number of Instructions Simulated
system.cpu.committedOps                     325829718                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.677162                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.677162                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           19                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           42                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              39523156                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              326204007                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10284512                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  58260430                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17485                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              23315318                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    24543814                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            45                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     9147457                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.fetch.Branches                    14178723                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  17063085                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     114261353                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4418                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      194532356                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           200                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   34970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.107878                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           17121809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           12149180                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.480082                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          131400901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.485044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.809010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39575642     30.12%     30.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8054678      6.13%     36.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4643105      3.53%     39.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7313736      5.57%     45.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 71813740     54.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            131400901                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  28023538                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16012655                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  18331455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  18331455200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  18331455200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  18331455200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  18331455200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  18331455200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    650082000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    650082000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   1400986400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   1400982800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   1400977200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   1400982000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   3369735200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   3369718800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   3369732800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   3369734400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   130371900800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           32564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17926                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 14149102                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.479711                       # Inst execution rate
system.cpu.iew.exec_refs                     33691114                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    9147438                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   49629                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24558285                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 60                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8052                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              9154127                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           326054662                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              24543676                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21119                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             325916991                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     27                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   162                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17485                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   198                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3000642                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          579                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24244                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8406                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            579                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4318                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          13608                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 697597940                       # num instructions consuming a value
system.cpu.iew.wb_count                     325913855                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.406973                       # average fanout of values written-back
system.cpu.iew.wb_producers                 283903549                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.479687                       # insts written-back per cycle
system.cpu.iew.wb_sent                      325915205                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                596433503                       # number of integer regfile reads
system.cpu.int_regfile_writes               285850429                       # number of integer regfile writes
system.cpu.ipc                               1.476751                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.476751                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              8358      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             274971830     84.36%     84.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3248507      1.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1903      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 329      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  60      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              4003576      1.23%     86.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1136      0.00%     86.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2002815      0.61%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 62      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1000      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         6001111      1.84%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              41      0.00%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2000030      0.61%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18545237      5.69%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9146900      2.81%     98.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6003002      1.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2163      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              325938110                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                20016081                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            40032327                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     20015643                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           20019589                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              305913671                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          743247004                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    305898212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         306260582                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  326054573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 325938110                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  89                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          224944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2210                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       392138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     131400901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.480486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.166660                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3896808      2.97%      2.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            26066095     19.84%     22.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            39710002     30.22%     53.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26459973     20.14%     73.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            35268023     26.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       131400901                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.479872                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    17063120                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           3500686                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2486095                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24558285                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9154127                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                73019817                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                        131433465                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      1                       # Number of system calls
system.cpu.rename.BlockCycles                 4877898                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             478286623                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               27263974                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 21483396                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    152                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1136240485                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              326149156                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           478760262                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  69765557                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1018                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17485                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              35255679                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   473638                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          28047677                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        596864176                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            886                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 49                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  66506864                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             53                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    402464991                       # The number of ROB reads
system.cpu.rob.rob_writes                   652174997                       # The number of ROB writes
system.cpu.timesIdled                            1442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6417                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               32                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           36                       # Transaction distribution
system.membus.trans_dist::CleanEvict              365                       # Transaction distribution
system.membus.trans_dist::ReadExReq                44                       # Transaction distribution
system.membus.trans_dist::ReadExResp               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 417                       # Request fanout histogram
system.membus.reqLayer2.occupancy              384804                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             895296                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3158                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            71                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3556                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 50                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                50                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3159                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9175                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          450                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9625                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   207552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               419                       # Total snoops (count)
system.l2bus.snoopTraffic                        2304                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3628                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009372                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096365                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3594     99.06%     99.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       34      0.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3628                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              180399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2597192                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3669600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17059764                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17059764                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17059764                       # number of overall hits
system.cpu.icache.overall_hits::total        17059764                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3321                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3321                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3321                       # number of overall misses
system.cpu.icache.overall_misses::total          3321                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55878400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55878400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55878400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55878400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17063085                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17063085                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17063085                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17063085                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16825.775369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16825.775369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16825.775369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16825.775369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          262                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          262                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3059                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3059                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3059                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3059                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48357200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48357200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48357200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48357200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000179                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000179                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000179                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000179                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15808.172605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15808.172605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15808.172605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15808.172605                       # average overall mshr miss latency
system.cpu.icache.replacements                   3058                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17059764                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17059764                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3321                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3321                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55878400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55878400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17063085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17063085                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16825.775369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16825.775369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          262                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3059                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48357200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48357200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15808.172605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15808.172605                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11082719                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3058                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3624.172335                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34129228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34129228                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     30688647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30688647                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30688647                       # number of overall hits
system.cpu.dcache.overall_hits::total        30688647                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          230                       # number of overall misses
system.cpu.dcache.overall_misses::total           230                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12316800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12316800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12316800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12316800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     30688877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30688877                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     30688877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30688877                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53551.304348                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53551.304348                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53551.304348                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53551.304348                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                16                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           35                       # number of writebacks
system.cpu.dcache.writebacks::total                35                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           89                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          150                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      7790000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       467990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8257990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55248.226950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55248.226950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55248.226950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51998.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55053.266667                       # average overall mshr miss latency
system.cpu.dcache.replacements                    150                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21542956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21542956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9103600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9103600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21543136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21543136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50575.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50575.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4616800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4616800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50734.065934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50734.065934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9145691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9145691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3213200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3213200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      9145741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9145741                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        64264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        64264                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3173200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3173200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        63464                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        63464                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       467990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       467990                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51998.888889                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51998.888889                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.493333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.696478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.303522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200492                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          814                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61377904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61377904                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2748                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              38                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2791                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2748                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             38                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total               2791                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           311                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           103                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               418                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          311                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          103                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total              418                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     21600000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7298000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       420396                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29318396                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     21600000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7298000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       420396                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29318396                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3059                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          141                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3209                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3059                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          141                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3209                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.101667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.730496                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.130259                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.101667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.730496                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.130259                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69453.376206                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70854.368932                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher       105099                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70139.703349                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69453.376206                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70854.368932                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher       105099                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70139.703349                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             36                       # number of writebacks
system.l2cache.writebacks::total                   36                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          311                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          102                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          417                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          311                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          102                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          417                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     19120000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6425600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       388396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25933996                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     19120000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6425600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       388396                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25933996                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.101667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.723404                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.129947                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.101667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.723404                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.129947                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61479.099678                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62996.078431                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        97099                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62191.836930                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61479.099678                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62996.078431                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        97099                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62191.836930                       # average overall mshr miss latency
system.l2cache.replacements                       419                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           35                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           35                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           35                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           35                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            6                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                6                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           44                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             44                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3061600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3061600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           50                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69581.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69581.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           44                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2709600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2709600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61581.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61581.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2748                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           32                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2785                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          311                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          374                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     21600000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4236400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       420396                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26256796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3059                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3159                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.101667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.648352                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.444444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.118392                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69453.376206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 71803.389831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher       105099                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70205.336898                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          311                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          373                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     19120000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3716000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       388396                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23224396                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.101667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.637363                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.444444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.118075                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61479.099678                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64068.965517                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        97099                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62263.796247                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1423                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  419                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.396181                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.100188                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1162.759000                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1834.922481                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   952.617226                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.601105                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.283877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.447979                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232573                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1054                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3042                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1054                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3036                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.257324                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.742676                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                51755                       # Number of tag accesses
system.l2cache.tags.data_accesses               51755                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  52573386000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           19840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            6528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2304                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              310                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              102                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  416                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            36                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  36                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             377377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             124169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         4869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 506416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        377377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            377377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           43824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 43824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           43824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            377377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            124169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         4869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                550240                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                53683061200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              751022676                       # Simulator instruction rate (inst/s)
host_mem_usage                                4416052                       # Number of bytes of host memory used
host_op_rate                               1260891092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              104286167                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   196192256                       # Number of instructions simulated
sim_ops                                     329475925                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27252000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6392                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1909                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6392                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4483                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6905                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     336                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          779                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     22772                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    15599                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               921                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3391                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18001                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                17677                       # Number of instructions committed
system.cpu.commit.committedOps                  35369                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        39107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.904416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.467428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26212     67.03%     67.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3105      7.94%     74.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2362      6.04%     81.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2172      5.55%     86.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5256     13.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        39107                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2562                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.int_insts                     34338                       # Number of committed integer instructions.
system.cpu.commit.loads                          5395                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          282      0.80%      0.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            25464     72.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              193      0.55%     73.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            136      0.38%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.63%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.31%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             178      0.50%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             248      0.70%     75.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            188      0.53%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           106      0.30%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4591     12.98%     89.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2291      6.48%     96.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          804      2.27%     98.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          544      1.54%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35369                       # Class of committed instruction
system.cpu.commit.refs                           8230                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       17677                       # Number of Instructions Simulated
system.cpu.committedOps                         35369                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.854161                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.854161                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           65                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          191                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          328                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 17094                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  60148                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10642                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     14399                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    933                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1310                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7099                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3484                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        6905                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3725                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         31078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   359                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          32990                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.101350                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12194                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2245                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.484221                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              44378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.501600                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.880517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26299     59.26%     59.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      924      2.08%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      967      2.18%     63.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      972      2.19%     65.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15216     34.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                44378                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3284                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2060                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2298800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2298800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2298800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2298400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       107200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       109600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       107600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       108400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1102000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1098400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1100800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1098400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       18891600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1132                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4180                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.683047                       # Inst execution rate
system.cpu.iew.exec_refs                        10578                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3478                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10860                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  7974                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                21                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3942                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               53360                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7100                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1284                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 46536                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     32                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    96                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    933                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   155                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              295                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2581                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1107                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1023                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            109                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     53667                       # num instructions consuming a value
system.cpu.iew.wb_count                         45911                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.604971                       # average fanout of values written-back
system.cpu.iew.wb_producers                     32467                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.673873                       # insts written-back per cycle
system.cpu.iew.wb_sent                          46178                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    67197                       # number of integer regfile reads
system.cpu.int_regfile_writes                   36324                       # number of integer regfile writes
system.cpu.ipc                               0.259460                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.259460                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               591      1.24%      1.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 34477     72.10%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.03%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   217      0.45%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 203      0.42%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.49%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  129      0.27%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  281      0.59%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  307      0.64%     76.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 210      0.44%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                155      0.32%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6360     13.30%     90.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3040      6.36%     96.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1017      2.13%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            581      1.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  47817                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3153                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6336                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3024                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4484                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  44073                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             134012                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        42887                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             66890                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      53068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     47817                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 292                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         44378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.077493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.531637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27228     61.35%     61.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3260      7.35%     68.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3574      8.05%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3855      8.69%     85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6461     14.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           44378                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.701849                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3750                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               127                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              113                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 7974                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3942                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   19971                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68130                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11895                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 42454                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    383                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11522                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    540                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   288                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                146873                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  57825                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               68136                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     14745                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1446                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    933                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2773                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25706                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4470                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            85807                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2510                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2602                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        87221                       # The number of ROB reads
system.cpu.rob.rob_writes                      112047                       # The number of ROB writes
system.cpu.timesIdled                             276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1434                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              359                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           408                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 414                       # Request fanout histogram
system.membus.reqLayer2.occupancy              371234                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy             891266                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 707                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           127                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1019                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            707                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1296                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          855                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2151                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               434                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1151                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.047785                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.213403                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1096     95.22%     95.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                       55      4.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1151                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              342000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               664354                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              518400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3183                       # number of overall hits
system.cpu.icache.overall_hits::total            3183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24235200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24235200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24235200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24235200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3725                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.145503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.145503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.145503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.145503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44714.391144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44714.391144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44714.391144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44714.391144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18689200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18689200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18689200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18689200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.115973                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.115973                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.115973                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.115973                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43262.037037                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43262.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43262.037037                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43262.037037                       # average overall mshr miss latency
system.cpu.icache.replacements                    432                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24235200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24235200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.145503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.145503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44714.391144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44714.391144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18689200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18689200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.115973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.115973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43262.037037                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43262.037037                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6019078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               688                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8748.659884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7882                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9142                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9142                       # number of overall hits
system.cpu.dcache.overall_hits::total            9142                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          465                       # number of overall misses
system.cpu.dcache.overall_misses::total           465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20661600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20661600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20661600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20661600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         9607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         9607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         9607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         9607                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048402                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44433.548387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44433.548387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44433.548387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44433.548387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.dcache.writebacks::total                96                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10220800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10220800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10220800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2383953                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12604753                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025294                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025294                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025294                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42060.905350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42060.905350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42060.905350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56760.785714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44227.203509                       # average overall mshr miss latency
system.cpu.dcache.replacements                    285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20154000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6768                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44294.505495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44294.505495                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9721200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9721200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41721.888412                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41721.888412                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2829                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       507600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       507600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        50760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        50760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       499600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       499600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        49960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        49960                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           42                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2383953                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2383953                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56760.785714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56760.785714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30750132                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          23491.315508                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   839.329532                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   184.670468                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.180342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          636                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19499                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19499                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             187                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             110                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 305                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            187                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            110                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                305                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           245                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           133                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               412                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          245                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          133                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              412                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16597200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8995600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2293564                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     27886364                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16597200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8995600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2293564                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     27886364                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          432                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          243                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             717                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          432                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          243                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           42                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            717                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.567130                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.547325                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.574616                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.567130                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.547325                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.574616                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67743.673469                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67636.090226                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67457.764706                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67685.349515                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67743.673469                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67636.090226                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67457.764706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67685.349515                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          133                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          133                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14637200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7931600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2021564                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24590364                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14637200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7931600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2021564                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       159198                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24749562                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.567130                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.547325                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.574616                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.567130                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.547325                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.578801                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59743.673469                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59636.090226                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59457.764706                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59685.349515                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59743.673469                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59636.090226                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59457.764706                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        53066                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59637.498795                       # average overall mshr miss latency
system.l2cache.replacements                       429                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           96                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           96                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           96                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           96                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           14                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       159198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       159198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        53066                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        53066                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       454000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       454000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.600000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 75666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       406000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       406000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          187                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          106                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          301                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          127                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          406                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16597200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8541600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2293564                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27432364                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          233                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          707                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.567130                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.545064                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.574257                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67743.673469                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67256.692913                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67457.764706                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67567.399015                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          127                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          406                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14637200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7525600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2021564                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24184364                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.567130                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.545064                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.574257                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59743.673469                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59256.692913                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59457.764706                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59567.399015                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  18868                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4525                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.169724                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.728563                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1254.007211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1795.764302                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   897.733551                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   107.766373                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009943                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.306154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438419                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219173                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026310                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          947                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          909                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2752                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.231201                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.768799                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11885                       # Number of tag accesses
system.l2cache.tags.data_accesses               11885                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27252000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               26560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              245                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              133                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  415                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          575370615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          312344048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     79847351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      7045354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              974607368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     575370615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         575370615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72801996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72801996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72801996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         575370615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         312344048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     79847351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      7045354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1047409364                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
