
NRF24.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fcc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  0800308c  0800308c  0001308c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030c0  080030c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080030c0  080030c0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030c0  080030c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030c0  080030c0  000130c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030c4  080030c4  000130c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080030c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000124  2000000c  080030d4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000130  080030d4  00020130  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a2ab  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a26  00000000  00000000  0002a2df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a90  00000000  00000000  0002bd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009a8  00000000  00000000  0002c798  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00010774  00000000  00000000  0002d140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008f9c  00000000  00000000  0003d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00064200  00000000  00000000  00046850  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000aaa50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002544  00000000  00000000  000aaacc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003074 	.word	0x08003074

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003074 	.word	0x08003074

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b088      	sub	sp, #32
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t s,count,n;
	uint8_t buffer[10] = {0,0,0,0,0,0,0,0,0,0};
 8000226:	2310      	movs	r3, #16
 8000228:	18fb      	adds	r3, r7, r3
 800022a:	0018      	movs	r0, r3
 800022c:	230a      	movs	r3, #10
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f002 ff17 	bl	8003064 <memset>
	uint8_t tx_addr[5] = {"1Node"};
 8000236:	2508      	movs	r5, #8
 8000238:	197b      	adds	r3, r7, r5
 800023a:	4a4e      	ldr	r2, [pc, #312]	; (8000374 <main+0x154>)
 800023c:	6811      	ldr	r1, [r2, #0]
 800023e:	6019      	str	r1, [r3, #0]
 8000240:	7912      	ldrb	r2, [r2, #4]
 8000242:	711a      	strb	r2, [r3, #4]
	uint8_t pipe0[5] = {"edoN1"};
 8000244:	003b      	movs	r3, r7
 8000246:	4a4c      	ldr	r2, [pc, #304]	; (8000378 <main+0x158>)
 8000248:	6811      	ldr	r1, [r2, #0]
 800024a:	6019      	str	r1, [r3, #0]
 800024c:	7912      	ldrb	r2, [r2, #4]
 800024e:	711a      	strb	r2, [r3, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000250:	f000 fe4a 	bl	8000ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000254:	f000 f89a 	bl	800038c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000258:	f000 f9e2 	bl	8000620 <MX_GPIO_Init>
  MX_I2C1_Init();
 800025c:	f000 f968 	bl	8000530 <MX_I2C1_Init>
  MX_ADC_Init();
 8000260:	f000 f900 	bl	8000464 <MX_ADC_Init>
  MX_SPI1_Init();
 8000264:	f000 f9a4 	bl	80005b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  nRF24_Init(&hspi1);
 8000268:	4b44      	ldr	r3, [pc, #272]	; (800037c <main+0x15c>)
 800026a:	0018      	movs	r0, r3
 800026c:	f000 fa78 	bl	8000760 <nRF24_Init>
  s = nRF24_GetStatus();
 8000270:	231d      	movs	r3, #29
 8000272:	18fc      	adds	r4, r7, r3
 8000274:	f000 fb86 	bl	8000984 <nRF24_GetStatus>
 8000278:	0003      	movs	r3, r0
 800027a:	7023      	strb	r3, [r4, #0]
  nRF24_FlushTX();
 800027c:	f000 fc71 	bl	8000b62 <nRF24_FlushTX>
  nRF24_FlushRX();
 8000280:	f000 fc77 	bl	8000b72 <nRF24_FlushRX>
  nRF24_DisableAA(0);
 8000284:	2000      	movs	r0, #0
 8000286:	f000 fcc5 	bl	8000c14 <nRF24_DisableAA>
  nRF24_SetRole(nRF24_ROLE_PTX);
 800028a:	2000      	movs	r0, #0
 800028c:	f000 fb93 	bl	80009b6 <nRF24_SetRole>
  nRF24_SetRFChannel(115);
 8000290:	2073      	movs	r0, #115	; 0x73
 8000292:	f000 fb80 	bl	8000996 <nRF24_SetRFChannel>
  nRF24_SetAddr(nRF24_PIPETX, tx_addr);
 8000296:	197b      	adds	r3, r7, r5
 8000298:	0019      	movs	r1, r3
 800029a:	2010      	movs	r0, #16
 800029c:	f000 fc3a 	bl	8000b14 <nRF24_SetAddr>
  //nRF24_SetAddr(nRF24_PIPE0, pipe0);
  nRF24_SetDatarate(nRF24_DR_250kbps);
 80002a0:	2020      	movs	r0, #32
 80002a2:	f000 fbda 	bl	8000a5a <nRF24_SetDatarate>
  nRF24_SetCRC(nRF24_CRC_Disabled);
 80002a6:	2000      	movs	r0, #0
 80002a8:	f000 fc00 	bl	8000aac <nRF24_SetCRC>
  nRF24_SetPowerMode(nRF24_MODE_PWR_UP);
 80002ac:	2002      	movs	r0, #2
 80002ae:	f000 fbab 	bl	8000a08 <nRF24_SetPowerMode>
  //nRF24_SetPayloadSize(5);
  nRF24_WriteRegister(nRF24_REG_RX_PW_P0, 5);
 80002b2:	2105      	movs	r1, #5
 80002b4:	2011      	movs	r0, #17
 80002b6:	f000 fa9f 	bl	80007f8 <nRF24_WriteRegister>
  __NOP;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  n = '0';
 80002ba:	231e      	movs	r3, #30
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	2230      	movs	r2, #48	; 0x30
 80002c0:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  strcpy(buffer, "Test");
 80002c2:	2410      	movs	r4, #16
 80002c4:	193b      	adds	r3, r7, r4
 80002c6:	4a2e      	ldr	r2, [pc, #184]	; (8000380 <main+0x160>)
 80002c8:	6811      	ldr	r1, [r2, #0]
 80002ca:	6019      	str	r1, [r3, #0]
 80002cc:	7912      	ldrb	r2, [r2, #4]
 80002ce:	711a      	strb	r2, [r3, #4]
	  buffer[4] = n++;
 80002d0:	201e      	movs	r0, #30
 80002d2:	183b      	adds	r3, r7, r0
 80002d4:	781b      	ldrb	r3, [r3, #0]
 80002d6:	183a      	adds	r2, r7, r0
 80002d8:	1c59      	adds	r1, r3, #1
 80002da:	7011      	strb	r1, [r2, #0]
 80002dc:	193a      	adds	r2, r7, r4
 80002de:	7113      	strb	r3, [r2, #4]
	  if (n>'9') n = '0';
 80002e0:	183b      	adds	r3, r7, r0
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	2b39      	cmp	r3, #57	; 0x39
 80002e6:	d903      	bls.n	80002f0 <main+0xd0>
 80002e8:	231e      	movs	r3, #30
 80002ea:	18fb      	adds	r3, r7, r3
 80002ec:	2230      	movs	r2, #48	; 0x30
 80002ee:	701a      	strb	r2, [r3, #0]
	  nRF24_WriteTXPayload(buffer, 5);
 80002f0:	2310      	movs	r3, #16
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	2105      	movs	r1, #5
 80002f6:	0018      	movs	r0, r3
 80002f8:	f000 fc44 	bl	8000b84 <nRF24_WriteTXPayload>

	  nRF24_CE_HIGH;
 80002fc:	4b21      	ldr	r3, [pc, #132]	; (8000384 <main+0x164>)
 80002fe:	2201      	movs	r2, #1
 8000300:	2102      	movs	r1, #2
 8000302:	0018      	movs	r0, r3
 8000304:	f001 fabc 	bl	8001880 <HAL_GPIO_WritePin>
	  count = 10;
 8000308:	231f      	movs	r3, #31
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	220a      	movs	r2, #10
 800030e:	701a      	strb	r2, [r3, #0]
	  do {
		  s = nRF24_GetStatus();
 8000310:	251d      	movs	r5, #29
 8000312:	197c      	adds	r4, r7, r5
 8000314:	f000 fb36 	bl	8000984 <nRF24_GetStatus>
 8000318:	0003      	movs	r3, r0
 800031a:	7023      	strb	r3, [r4, #0]
		  __NOP;
		  if ((s & (1<<5)) || (s & (1<<5)))
 800031c:	197b      	adds	r3, r7, r5
 800031e:	781b      	ldrb	r3, [r3, #0]
 8000320:	2220      	movs	r2, #32
 8000322:	4013      	ands	r3, r2
 8000324:	d10f      	bne.n	8000346 <main+0x126>
 8000326:	231d      	movs	r3, #29
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	2220      	movs	r2, #32
 800032e:	4013      	ands	r3, r2
 8000330:	d109      	bne.n	8000346 <main+0x126>
			  break;
	  } while(--count);
 8000332:	211f      	movs	r1, #31
 8000334:	187b      	adds	r3, r7, r1
 8000336:	187a      	adds	r2, r7, r1
 8000338:	7812      	ldrb	r2, [r2, #0]
 800033a:	3a01      	subs	r2, #1
 800033c:	701a      	strb	r2, [r3, #0]
 800033e:	187b      	adds	r3, r7, r1
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d1e4      	bne.n	8000310 <main+0xf0>
	  __NOP;
	  nRF24_WriteRegister(nRF24_REG_STATUS, 0b01110000);
 8000346:	2170      	movs	r1, #112	; 0x70
 8000348:	2007      	movs	r0, #7
 800034a:	f000 fa55 	bl	80007f8 <nRF24_WriteRegister>
	  nRF24_CE_LOW;
 800034e:	4b0d      	ldr	r3, [pc, #52]	; (8000384 <main+0x164>)
 8000350:	2200      	movs	r2, #0
 8000352:	2102      	movs	r1, #2
 8000354:	0018      	movs	r0, r3
 8000356:	f001 fa93 	bl	8001880 <HAL_GPIO_WritePin>
	  s = nRF24_ReadRegister(nRF24_REG_OBSERVE_TX);
	  s = nRF24_ReadRegister(nRF24_REG_CONFIG);
	  s = nRF24_GetStatus();
	  s = nRF24_GetStatus();
	  */
	  HAL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
 800035a:	2380      	movs	r3, #128	; 0x80
 800035c:	021b      	lsls	r3, r3, #8
 800035e:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <main+0x168>)
 8000360:	0019      	movs	r1, r3
 8000362:	0010      	movs	r0, r2
 8000364:	f001 faa9 	bl	80018ba <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000368:	23fa      	movs	r3, #250	; 0xfa
 800036a:	005b      	lsls	r3, r3, #1
 800036c:	0018      	movs	r0, r3
 800036e:	f000 fe2b 	bl	8000fc8 <HAL_Delay>
  {
 8000372:	e7a6      	b.n	80002c2 <main+0xa2>
 8000374:	08003094 	.word	0x08003094
 8000378:	0800309c 	.word	0x0800309c
 800037c:	20000078 	.word	0x20000078
 8000380:	0800308c 	.word	0x0800308c
 8000384:	50000400 	.word	0x50000400
 8000388:	50000800 	.word	0x50000800

0800038c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800038c:	b590      	push	{r4, r7, lr}
 800038e:	b099      	sub	sp, #100	; 0x64
 8000390:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000392:	242c      	movs	r4, #44	; 0x2c
 8000394:	193b      	adds	r3, r7, r4
 8000396:	0018      	movs	r0, r3
 8000398:	2334      	movs	r3, #52	; 0x34
 800039a:	001a      	movs	r2, r3
 800039c:	2100      	movs	r1, #0
 800039e:	f002 fe61 	bl	8003064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003a2:	2318      	movs	r3, #24
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	0018      	movs	r0, r3
 80003a8:	2314      	movs	r3, #20
 80003aa:	001a      	movs	r2, r3
 80003ac:	2100      	movs	r1, #0
 80003ae:	f002 fe59 	bl	8003064 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003b2:	003b      	movs	r3, r7
 80003b4:	0018      	movs	r0, r3
 80003b6:	2318      	movs	r3, #24
 80003b8:	001a      	movs	r2, r3
 80003ba:	2100      	movs	r1, #0
 80003bc:	f002 fe52 	bl	8003064 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003c0:	4b26      	ldr	r3, [pc, #152]	; (800045c <SystemClock_Config+0xd0>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a26      	ldr	r2, [pc, #152]	; (8000460 <SystemClock_Config+0xd4>)
 80003c6:	401a      	ands	r2, r3
 80003c8:	4b24      	ldr	r3, [pc, #144]	; (800045c <SystemClock_Config+0xd0>)
 80003ca:	2180      	movs	r1, #128	; 0x80
 80003cc:	0109      	lsls	r1, r1, #4
 80003ce:	430a      	orrs	r2, r1
 80003d0:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80003d2:	0021      	movs	r1, r4
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2210      	movs	r2, #16
 80003d8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2201      	movs	r2, #1
 80003de:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2200      	movs	r2, #0
 80003e4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	22a0      	movs	r2, #160	; 0xa0
 80003ea:	0212      	lsls	r2, r2, #8
 80003ec:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	2200      	movs	r2, #0
 80003f2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	0018      	movs	r0, r3
 80003f8:	f001 fba8 	bl	8001b4c <HAL_RCC_OscConfig>
 80003fc:	1e03      	subs	r3, r0, #0
 80003fe:	d001      	beq.n	8000404 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000400:	f000 f9a8 	bl	8000754 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000404:	2118      	movs	r1, #24
 8000406:	187b      	adds	r3, r7, r1
 8000408:	220f      	movs	r2, #15
 800040a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800040c:	187b      	adds	r3, r7, r1
 800040e:	2200      	movs	r2, #0
 8000410:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000412:	187b      	adds	r3, r7, r1
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000418:	187b      	adds	r3, r7, r1
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800041e:	187b      	adds	r3, r7, r1
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000424:	187b      	adds	r3, r7, r1
 8000426:	2100      	movs	r1, #0
 8000428:	0018      	movs	r0, r3
 800042a:	f001 ff09 	bl	8002240 <HAL_RCC_ClockConfig>
 800042e:	1e03      	subs	r3, r0, #0
 8000430:	d001      	beq.n	8000436 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000432:	f000 f98f 	bl	8000754 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000436:	003b      	movs	r3, r7
 8000438:	2208      	movs	r2, #8
 800043a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800043c:	003b      	movs	r3, r7
 800043e:	2200      	movs	r2, #0
 8000440:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000442:	003b      	movs	r3, r7
 8000444:	0018      	movs	r0, r3
 8000446:	f002 f8a9 	bl	800259c <HAL_RCCEx_PeriphCLKConfig>
 800044a:	1e03      	subs	r3, r0, #0
 800044c:	d001      	beq.n	8000452 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800044e:	f000 f981 	bl	8000754 <Error_Handler>
  }
}
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	46bd      	mov	sp, r7
 8000456:	b019      	add	sp, #100	; 0x64
 8000458:	bd90      	pop	{r4, r7, pc}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	40007000 	.word	0x40007000
 8000460:	ffffe7ff 	.word	0xffffe7ff

08000464 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800046a:	003b      	movs	r3, r7
 800046c:	0018      	movs	r0, r3
 800046e:	2308      	movs	r3, #8
 8000470:	001a      	movs	r2, r3
 8000472:	2100      	movs	r1, #0
 8000474:	f002 fdf6 	bl	8003064 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000478:	4b2a      	ldr	r3, [pc, #168]	; (8000524 <MX_ADC_Init+0xc0>)
 800047a:	4a2b      	ldr	r2, [pc, #172]	; (8000528 <MX_ADC_Init+0xc4>)
 800047c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800047e:	4b29      	ldr	r3, [pc, #164]	; (8000524 <MX_ADC_Init+0xc0>)
 8000480:	2200      	movs	r2, #0
 8000482:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000484:	4b27      	ldr	r3, [pc, #156]	; (8000524 <MX_ADC_Init+0xc0>)
 8000486:	22c0      	movs	r2, #192	; 0xc0
 8000488:	0612      	lsls	r2, r2, #24
 800048a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800048c:	4b25      	ldr	r3, [pc, #148]	; (8000524 <MX_ADC_Init+0xc0>)
 800048e:	2200      	movs	r2, #0
 8000490:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000492:	4b24      	ldr	r3, [pc, #144]	; (8000524 <MX_ADC_Init+0xc0>)
 8000494:	2200      	movs	r2, #0
 8000496:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000498:	4b22      	ldr	r3, [pc, #136]	; (8000524 <MX_ADC_Init+0xc0>)
 800049a:	2201      	movs	r2, #1
 800049c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800049e:	4b21      	ldr	r3, [pc, #132]	; (8000524 <MX_ADC_Init+0xc0>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80004a4:	4b1f      	ldr	r3, [pc, #124]	; (8000524 <MX_ADC_Init+0xc0>)
 80004a6:	2220      	movs	r2, #32
 80004a8:	2100      	movs	r1, #0
 80004aa:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80004ac:	4b1d      	ldr	r3, [pc, #116]	; (8000524 <MX_ADC_Init+0xc0>)
 80004ae:	2221      	movs	r2, #33	; 0x21
 80004b0:	2100      	movs	r1, #0
 80004b2:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004b4:	4b1b      	ldr	r3, [pc, #108]	; (8000524 <MX_ADC_Init+0xc0>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004ba:	4b1a      	ldr	r3, [pc, #104]	; (8000524 <MX_ADC_Init+0xc0>)
 80004bc:	22c2      	movs	r2, #194	; 0xc2
 80004be:	32ff      	adds	r2, #255	; 0xff
 80004c0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80004c2:	4b18      	ldr	r3, [pc, #96]	; (8000524 <MX_ADC_Init+0xc0>)
 80004c4:	222c      	movs	r2, #44	; 0x2c
 80004c6:	2100      	movs	r1, #0
 80004c8:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004ca:	4b16      	ldr	r3, [pc, #88]	; (8000524 <MX_ADC_Init+0xc0>)
 80004cc:	2204      	movs	r2, #4
 80004ce:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004d0:	4b14      	ldr	r3, [pc, #80]	; (8000524 <MX_ADC_Init+0xc0>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80004d6:	4b13      	ldr	r3, [pc, #76]	; (8000524 <MX_ADC_Init+0xc0>)
 80004d8:	2200      	movs	r2, #0
 80004da:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 80004dc:	4b11      	ldr	r3, [pc, #68]	; (8000524 <MX_ADC_Init+0xc0>)
 80004de:	2201      	movs	r2, #1
 80004e0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004e2:	4b10      	ldr	r3, [pc, #64]	; (8000524 <MX_ADC_Init+0xc0>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004e8:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <MX_ADC_Init+0xc0>)
 80004ea:	0018      	movs	r0, r3
 80004ec:	f000 fd8e 	bl	800100c <HAL_ADC_Init>
 80004f0:	1e03      	subs	r3, r0, #0
 80004f2:	d001      	beq.n	80004f8 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80004f4:	f000 f92e 	bl	8000754 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004f8:	003b      	movs	r3, r7
 80004fa:	4a0c      	ldr	r2, [pc, #48]	; (800052c <MX_ADC_Init+0xc8>)
 80004fc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80004fe:	003b      	movs	r3, r7
 8000500:	2280      	movs	r2, #128	; 0x80
 8000502:	0152      	lsls	r2, r2, #5
 8000504:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000506:	003a      	movs	r2, r7
 8000508:	4b06      	ldr	r3, [pc, #24]	; (8000524 <MX_ADC_Init+0xc0>)
 800050a:	0011      	movs	r1, r2
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fef1 	bl	80012f4 <HAL_ADC_ConfigChannel>
 8000512:	1e03      	subs	r3, r0, #0
 8000514:	d001      	beq.n	800051a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000516:	f000 f91d 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	46bd      	mov	sp, r7
 800051e:	b002      	add	sp, #8
 8000520:	bd80      	pop	{r7, pc}
 8000522:	46c0      	nop			; (mov r8, r8)
 8000524:	200000d0 	.word	0x200000d0
 8000528:	40012400 	.word	0x40012400
 800052c:	04000002 	.word	0x04000002

08000530 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000534:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000536:	4a1d      	ldr	r2, [pc, #116]	; (80005ac <MX_I2C1_Init+0x7c>)
 8000538:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 800053a:	4b1b      	ldr	r3, [pc, #108]	; (80005a8 <MX_I2C1_Init+0x78>)
 800053c:	22e1      	movs	r2, #225	; 0xe1
 800053e:	00d2      	lsls	r2, r2, #3
 8000540:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000542:	4b19      	ldr	r3, [pc, #100]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000548:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <MX_I2C1_Init+0x78>)
 800054a:	2201      	movs	r2, #1
 800054c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800054e:	4b16      	ldr	r3, [pc, #88]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000550:	2200      	movs	r2, #0
 8000552:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000554:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000556:	2200      	movs	r2, #0
 8000558:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800055a:	4b13      	ldr	r3, [pc, #76]	; (80005a8 <MX_I2C1_Init+0x78>)
 800055c:	2200      	movs	r2, #0
 800055e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000562:	2200      	movs	r2, #0
 8000564:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000566:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000568:	2200      	movs	r2, #0
 800056a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800056c:	4b0e      	ldr	r3, [pc, #56]	; (80005a8 <MX_I2C1_Init+0x78>)
 800056e:	0018      	movs	r0, r3
 8000570:	f001 f9be 	bl	80018f0 <HAL_I2C_Init>
 8000574:	1e03      	subs	r3, r0, #0
 8000576:	d001      	beq.n	800057c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000578:	f000 f8ec 	bl	8000754 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800057c:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <MX_I2C1_Init+0x78>)
 800057e:	2100      	movs	r1, #0
 8000580:	0018      	movs	r0, r3
 8000582:	f001 fa4b 	bl	8001a1c <HAL_I2CEx_ConfigAnalogFilter>
 8000586:	1e03      	subs	r3, r0, #0
 8000588:	d001      	beq.n	800058e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800058a:	f000 f8e3 	bl	8000754 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <MX_I2C1_Init+0x78>)
 8000590:	2100      	movs	r1, #0
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fa8e 	bl	8001ab4 <HAL_I2CEx_ConfigDigitalFilter>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800059c:	f000 f8da 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005a0:	46c0      	nop			; (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	2000002c 	.word	0x2000002c
 80005ac:	40005400 	.word	0x40005400

080005b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005b4:	4b18      	ldr	r3, [pc, #96]	; (8000618 <MX_SPI1_Init+0x68>)
 80005b6:	4a19      	ldr	r2, [pc, #100]	; (800061c <MX_SPI1_Init+0x6c>)
 80005b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005ba:	4b17      	ldr	r3, [pc, #92]	; (8000618 <MX_SPI1_Init+0x68>)
 80005bc:	2282      	movs	r2, #130	; 0x82
 80005be:	0052      	lsls	r2, r2, #1
 80005c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005c2:	4b15      	ldr	r3, [pc, #84]	; (8000618 <MX_SPI1_Init+0x68>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <MX_SPI1_Init+0x68>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005ce:	4b12      	ldr	r3, [pc, #72]	; (8000618 <MX_SPI1_Init+0x68>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005d4:	4b10      	ldr	r3, [pc, #64]	; (8000618 <MX_SPI1_Init+0x68>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005da:	4b0f      	ldr	r3, [pc, #60]	; (8000618 <MX_SPI1_Init+0x68>)
 80005dc:	2280      	movs	r2, #128	; 0x80
 80005de:	0092      	lsls	r2, r2, #2
 80005e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005e2:	4b0d      	ldr	r3, [pc, #52]	; (8000618 <MX_SPI1_Init+0x68>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005e8:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <MX_SPI1_Init+0x68>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005ee:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <MX_SPI1_Init+0x68>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005f4:	4b08      	ldr	r3, [pc, #32]	; (8000618 <MX_SPI1_Init+0x68>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80005fa:	4b07      	ldr	r3, [pc, #28]	; (8000618 <MX_SPI1_Init+0x68>)
 80005fc:	2207      	movs	r2, #7
 80005fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000600:	4b05      	ldr	r3, [pc, #20]	; (8000618 <MX_SPI1_Init+0x68>)
 8000602:	0018      	movs	r0, r3
 8000604:	f002 f8f2 	bl	80027ec <HAL_SPI_Init>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800060c:	f000 f8a2 	bl	8000754 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000610:	46c0      	nop			; (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	20000078 	.word	0x20000078
 800061c:	40013000 	.word	0x40013000

08000620 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b089      	sub	sp, #36	; 0x24
 8000624:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	240c      	movs	r4, #12
 8000628:	193b      	adds	r3, r7, r4
 800062a:	0018      	movs	r0, r3
 800062c:	2314      	movs	r3, #20
 800062e:	001a      	movs	r2, r3
 8000630:	2100      	movs	r1, #0
 8000632:	f002 fd17 	bl	8003064 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000636:	4b44      	ldr	r3, [pc, #272]	; (8000748 <MX_GPIO_Init+0x128>)
 8000638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800063a:	4b43      	ldr	r3, [pc, #268]	; (8000748 <MX_GPIO_Init+0x128>)
 800063c:	2104      	movs	r1, #4
 800063e:	430a      	orrs	r2, r1
 8000640:	62da      	str	r2, [r3, #44]	; 0x2c
 8000642:	4b41      	ldr	r3, [pc, #260]	; (8000748 <MX_GPIO_Init+0x128>)
 8000644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000646:	2204      	movs	r2, #4
 8000648:	4013      	ands	r3, r2
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064e:	4b3e      	ldr	r3, [pc, #248]	; (8000748 <MX_GPIO_Init+0x128>)
 8000650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000652:	4b3d      	ldr	r3, [pc, #244]	; (8000748 <MX_GPIO_Init+0x128>)
 8000654:	2101      	movs	r1, #1
 8000656:	430a      	orrs	r2, r1
 8000658:	62da      	str	r2, [r3, #44]	; 0x2c
 800065a:	4b3b      	ldr	r3, [pc, #236]	; (8000748 <MX_GPIO_Init+0x128>)
 800065c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800065e:	2201      	movs	r2, #1
 8000660:	4013      	ands	r3, r2
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000666:	4b38      	ldr	r3, [pc, #224]	; (8000748 <MX_GPIO_Init+0x128>)
 8000668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800066a:	4b37      	ldr	r3, [pc, #220]	; (8000748 <MX_GPIO_Init+0x128>)
 800066c:	2102      	movs	r1, #2
 800066e:	430a      	orrs	r2, r1
 8000670:	62da      	str	r2, [r3, #44]	; 0x2c
 8000672:	4b35      	ldr	r3, [pc, #212]	; (8000748 <MX_GPIO_Init+0x128>)
 8000674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000676:	2202      	movs	r2, #2
 8000678:	4013      	ands	r3, r2
 800067a:	603b      	str	r3, [r7, #0]
 800067c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin, GPIO_PIN_RESET);
 800067e:	2380      	movs	r3, #128	; 0x80
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	4832      	ldr	r0, [pc, #200]	; (800074c <MX_GPIO_Init+0x12c>)
 8000684:	2200      	movs	r2, #0
 8000686:	0019      	movs	r1, r3
 8000688:	f001 f8fa 	bl	8001880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF_CSN_Pin|NRF_CE_Pin, GPIO_PIN_RESET);
 800068c:	4b30      	ldr	r3, [pc, #192]	; (8000750 <MX_GPIO_Init+0x130>)
 800068e:	2200      	movs	r2, #0
 8000690:	2103      	movs	r1, #3
 8000692:	0018      	movs	r0, r3
 8000694:	f001 f8f4 	bl	8001880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NRF_PWR_Pin|BAT_CHECK_Pin, GPIO_PIN_RESET);
 8000698:	2381      	movs	r3, #129	; 0x81
 800069a:	0219      	lsls	r1, r3, #8
 800069c:	23a0      	movs	r3, #160	; 0xa0
 800069e:	05db      	lsls	r3, r3, #23
 80006a0:	2200      	movs	r2, #0
 80006a2:	0018      	movs	r0, r3
 80006a4:	f001 f8ec 	bl	8001880 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_STATUS_Pin */
  GPIO_InitStruct.Pin = LED_STATUS_Pin;
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	2280      	movs	r2, #128	; 0x80
 80006ac:	0212      	lsls	r2, r2, #8
 80006ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2201      	movs	r2, #1
 80006b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_STATUS_GPIO_Port, &GPIO_InitStruct);
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	4a21      	ldr	r2, [pc, #132]	; (800074c <MX_GPIO_Init+0x12c>)
 80006c6:	0019      	movs	r1, r3
 80006c8:	0010      	movs	r0, r2
 80006ca:	f000 ff6b 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	2204      	movs	r2, #4
 80006d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 80006e0:	193a      	adds	r2, r7, r4
 80006e2:	23a0      	movs	r3, #160	; 0xa0
 80006e4:	05db      	lsls	r3, r3, #23
 80006e6:	0011      	movs	r1, r2
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 ff5b 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CSN_Pin NRF_CE_Pin */
  GPIO_InitStruct.Pin = NRF_CSN_Pin|NRF_CE_Pin;
 80006ee:	0021      	movs	r1, r4
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	2203      	movs	r2, #3
 80006f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2201      	movs	r2, #1
 80006fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	187b      	adds	r3, r7, r1
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2200      	movs	r2, #0
 8000706:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000708:	000c      	movs	r4, r1
 800070a:	187b      	adds	r3, r7, r1
 800070c:	4a10      	ldr	r2, [pc, #64]	; (8000750 <MX_GPIO_Init+0x130>)
 800070e:	0019      	movs	r1, r3
 8000710:	0010      	movs	r0, r2
 8000712:	f000 ff47 	bl	80015a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_PWR_Pin BAT_CHECK_Pin */
  GPIO_InitStruct.Pin = NRF_PWR_Pin|BAT_CHECK_Pin;
 8000716:	0021      	movs	r1, r4
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2281      	movs	r2, #129	; 0x81
 800071c:	0212      	lsls	r2, r2, #8
 800071e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000720:	187b      	adds	r3, r7, r1
 8000722:	2201      	movs	r2, #1
 8000724:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	187b      	adds	r3, r7, r1
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000732:	187a      	adds	r2, r7, r1
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	0011      	movs	r1, r2
 800073a:	0018      	movs	r0, r3
 800073c:	f000 ff32 	bl	80015a4 <HAL_GPIO_Init>

}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	b009      	add	sp, #36	; 0x24
 8000746:	bd90      	pop	{r4, r7, pc}
 8000748:	40021000 	.word	0x40021000
 800074c:	50000800 	.word	0x50000800
 8000750:	50000400 	.word	0x50000400

08000754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <nRF24_Init>:

// Peripheral libraries
#include "stm32l0xx_hal.h"

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	nrf24_hspi = hspi;
 8000768:	4b0d      	ldr	r3, [pc, #52]	; (80007a0 <nRF24_Init+0x40>)
 800076a:	687a      	ldr	r2, [r7, #4]
 800076c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 800076e:	4b0d      	ldr	r3, [pc, #52]	; (80007a4 <nRF24_Init+0x44>)
 8000770:	2200      	movs	r2, #0
 8000772:	2102      	movs	r1, #2
 8000774:	0018      	movs	r0, r3
 8000776:	f001 f883 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NRF_CSN_GPIO_Port, NRF_CSN_Pin, GPIO_PIN_SET);
 800077a:	4b0a      	ldr	r3, [pc, #40]	; (80007a4 <nRF24_Init+0x44>)
 800077c:	2201      	movs	r2, #1
 800077e:	2101      	movs	r1, #1
 8000780:	0018      	movs	r0, r3
 8000782:	f001 f87d 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NRF_PWR_GPIO_Port, NRF_PWR_Pin, GPIO_PIN_RESET);
 8000786:	2380      	movs	r3, #128	; 0x80
 8000788:	0059      	lsls	r1, r3, #1
 800078a:	23a0      	movs	r3, #160	; 0xa0
 800078c:	05db      	lsls	r3, r3, #23
 800078e:	2200      	movs	r2, #0
 8000790:	0018      	movs	r0, r3
 8000792:	f001 f875 	bl	8001880 <HAL_GPIO_WritePin>
}
 8000796:	46c0      	nop			; (mov r8, r8)
 8000798:	46bd      	mov	sp, r7
 800079a:	b002      	add	sp, #8
 800079c:	bd80      	pop	{r7, pc}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	20000028 	.word	0x20000028
 80007a4:	50000400 	.word	0x50000400

080007a8 <nRF24_Command>:

uint8_t nRF24_Command(uint8_t cmd)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b087      	sub	sp, #28
 80007ac:	af02      	add	r7, sp, #8
 80007ae:	0002      	movs	r2, r0
 80007b0:	1dfb      	adds	r3, r7, #7
 80007b2:	701a      	strb	r2, [r3, #0]
	uint8_t recv;

	nRF24_CSN_LOW;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <nRF24_Command+0x48>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	2101      	movs	r1, #1
 80007ba:	0018      	movs	r0, r3
 80007bc:	f001 f860 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(nrf24_hspi, &cmd, &recv, 1, HAL_MAX_DELAY);
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <nRF24_Command+0x4c>)
 80007c2:	6818      	ldr	r0, [r3, #0]
 80007c4:	240f      	movs	r4, #15
 80007c6:	193a      	adds	r2, r7, r4
 80007c8:	1df9      	adds	r1, r7, #7
 80007ca:	2301      	movs	r3, #1
 80007cc:	425b      	negs	r3, r3
 80007ce:	9300      	str	r3, [sp, #0]
 80007d0:	2301      	movs	r3, #1
 80007d2:	f002 f9b8 	bl	8002b46 <HAL_SPI_TransmitReceive>
	nRF24_CSN_HIGH;
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <nRF24_Command+0x48>)
 80007d8:	2201      	movs	r2, #1
 80007da:	2101      	movs	r1, #1
 80007dc:	0018      	movs	r0, r3
 80007de:	f001 f84f 	bl	8001880 <HAL_GPIO_WritePin>

	return recv;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	781b      	ldrb	r3, [r3, #0]
}
 80007e6:	0018      	movs	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b005      	add	sp, #20
 80007ec:	bd90      	pop	{r4, r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	50000400 	.word	0x50000400
 80007f4:	20000028 	.word	0x20000028

080007f8 <nRF24_WriteRegister>:

void nRF24_WriteRegister(uint8_t reg, uint8_t data)
{
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	0002      	movs	r2, r0
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	701a      	strb	r2, [r3, #0]
 8000804:	1dbb      	adds	r3, r7, #6
 8000806:	1c0a      	adds	r2, r1, #0
 8000808:	701a      	strb	r2, [r3, #0]
	uint8_t cmd;

	cmd = nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP);
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	b25b      	sxtb	r3, r3
 8000810:	221f      	movs	r2, #31
 8000812:	4013      	ands	r3, r2
 8000814:	b25b      	sxtb	r3, r3
 8000816:	2220      	movs	r2, #32
 8000818:	4313      	orrs	r3, r2
 800081a:	b25b      	sxtb	r3, r3
 800081c:	b2da      	uxtb	r2, r3
 800081e:	240f      	movs	r4, #15
 8000820:	193b      	adds	r3, r7, r4
 8000822:	701a      	strb	r2, [r3, #0]

	nRF24_CSN_LOW;
 8000824:	4b0f      	ldr	r3, [pc, #60]	; (8000864 <nRF24_WriteRegister+0x6c>)
 8000826:	2200      	movs	r2, #0
 8000828:	2101      	movs	r1, #1
 800082a:	0018      	movs	r0, r3
 800082c:	f001 f828 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(nrf24_hspi, &cmd, 1, HAL_MAX_DELAY);
 8000830:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <nRF24_WriteRegister+0x70>)
 8000832:	6818      	ldr	r0, [r3, #0]
 8000834:	2301      	movs	r3, #1
 8000836:	425b      	negs	r3, r3
 8000838:	1939      	adds	r1, r7, r4
 800083a:	2201      	movs	r2, #1
 800083c:	f002 f835 	bl	80028aa <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf24_hspi, &data, 1, HAL_MAX_DELAY);
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <nRF24_WriteRegister+0x70>)
 8000842:	6818      	ldr	r0, [r3, #0]
 8000844:	2301      	movs	r3, #1
 8000846:	425b      	negs	r3, r3
 8000848:	1db9      	adds	r1, r7, #6
 800084a:	2201      	movs	r2, #1
 800084c:	f002 f82d 	bl	80028aa <HAL_SPI_Transmit>
	nRF24_CSN_HIGH;
 8000850:	4b04      	ldr	r3, [pc, #16]	; (8000864 <nRF24_WriteRegister+0x6c>)
 8000852:	2201      	movs	r2, #1
 8000854:	2101      	movs	r1, #1
 8000856:	0018      	movs	r0, r3
 8000858:	f001 f812 	bl	8001880 <HAL_GPIO_WritePin>
}
 800085c:	46c0      	nop			; (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b005      	add	sp, #20
 8000862:	bd90      	pop	{r4, r7, pc}
 8000864:	50000400 	.word	0x50000400
 8000868:	20000028 	.word	0x20000028

0800086c <nRF24_WriteMBRegister>:

void nRF24_WriteMBRegister(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800086c:	b590      	push	{r4, r7, lr}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0
 8000872:	6039      	str	r1, [r7, #0]
 8000874:	0011      	movs	r1, r2
 8000876:	1dfb      	adds	r3, r7, #7
 8000878:	1c02      	adds	r2, r0, #0
 800087a:	701a      	strb	r2, [r3, #0]
 800087c:	1dbb      	adds	r3, r7, #6
 800087e:	1c0a      	adds	r2, r1, #0
 8000880:	701a      	strb	r2, [r3, #0]
	uint8_t cmd;
	uint8_t i;

	cmd = nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP);
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	b25b      	sxtb	r3, r3
 8000888:	221f      	movs	r2, #31
 800088a:	4013      	ands	r3, r2
 800088c:	b25b      	sxtb	r3, r3
 800088e:	2220      	movs	r2, #32
 8000890:	4313      	orrs	r3, r2
 8000892:	b25b      	sxtb	r3, r3
 8000894:	b2da      	uxtb	r2, r3
 8000896:	240e      	movs	r4, #14
 8000898:	193b      	adds	r3, r7, r4
 800089a:	701a      	strb	r2, [r3, #0]

	nRF24_CSN_LOW;
 800089c:	4b1a      	ldr	r3, [pc, #104]	; (8000908 <nRF24_WriteMBRegister+0x9c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	2101      	movs	r1, #1
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 ffec 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(nrf24_hspi, &cmd, 1, HAL_MAX_DELAY);
 80008a8:	4b18      	ldr	r3, [pc, #96]	; (800090c <nRF24_WriteMBRegister+0xa0>)
 80008aa:	6818      	ldr	r0, [r3, #0]
 80008ac:	2301      	movs	r3, #1
 80008ae:	425b      	negs	r3, r3
 80008b0:	1939      	adds	r1, r7, r4
 80008b2:	2201      	movs	r2, #1
 80008b4:	f001 fff9 	bl	80028aa <HAL_SPI_Transmit>
	for(i = 0; i < len; i++)
 80008b8:	230f      	movs	r3, #15
 80008ba:	18fb      	adds	r3, r7, r3
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
 80008c0:	e010      	b.n	80008e4 <nRF24_WriteMBRegister+0x78>
		HAL_SPI_Transmit(nrf24_hspi, &buf[i], 1, HAL_MAX_DELAY);
 80008c2:	4b12      	ldr	r3, [pc, #72]	; (800090c <nRF24_WriteMBRegister+0xa0>)
 80008c4:	6818      	ldr	r0, [r3, #0]
 80008c6:	240f      	movs	r4, #15
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	683a      	ldr	r2, [r7, #0]
 80008ce:	18d1      	adds	r1, r2, r3
 80008d0:	2301      	movs	r3, #1
 80008d2:	425b      	negs	r3, r3
 80008d4:	2201      	movs	r2, #1
 80008d6:	f001 ffe8 	bl	80028aa <HAL_SPI_Transmit>
	for(i = 0; i < len; i++)
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	781a      	ldrb	r2, [r3, #0]
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	3201      	adds	r2, #1
 80008e2:	701a      	strb	r2, [r3, #0]
 80008e4:	230f      	movs	r3, #15
 80008e6:	18fa      	adds	r2, r7, r3
 80008e8:	1dbb      	adds	r3, r7, #6
 80008ea:	7812      	ldrb	r2, [r2, #0]
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d3e7      	bcc.n	80008c2 <nRF24_WriteMBRegister+0x56>
	nRF24_CSN_HIGH;
 80008f2:	4b05      	ldr	r3, [pc, #20]	; (8000908 <nRF24_WriteMBRegister+0x9c>)
 80008f4:	2201      	movs	r2, #1
 80008f6:	2101      	movs	r1, #1
 80008f8:	0018      	movs	r0, r3
 80008fa:	f000 ffc1 	bl	8001880 <HAL_GPIO_WritePin>
}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b005      	add	sp, #20
 8000904:	bd90      	pop	{r4, r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	50000400 	.word	0x50000400
 800090c:	20000028 	.word	0x20000028

08000910 <nRF24_ReadRegister>:

uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8000910:	b5b0      	push	{r4, r5, r7, lr}
 8000912:	b086      	sub	sp, #24
 8000914:	af02      	add	r7, sp, #8
 8000916:	0002      	movs	r2, r0
 8000918:	1dfb      	adds	r3, r7, #7
 800091a:	701a      	strb	r2, [r3, #0]
	uint8_t cmd, recv;

	cmd = nRF24_CMD_R_REGISTER | (reg & nRF24_MASK_REG_MAP);
 800091c:	1dfb      	adds	r3, r7, #7
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	221f      	movs	r2, #31
 8000922:	4013      	ands	r3, r2
 8000924:	b2da      	uxtb	r2, r3
 8000926:	240f      	movs	r4, #15
 8000928:	193b      	adds	r3, r7, r4
 800092a:	701a      	strb	r2, [r3, #0]

	nRF24_CSN_LOW;
 800092c:	4b13      	ldr	r3, [pc, #76]	; (800097c <nRF24_ReadRegister+0x6c>)
 800092e:	2200      	movs	r2, #0
 8000930:	2101      	movs	r1, #1
 8000932:	0018      	movs	r0, r3
 8000934:	f000 ffa4 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(nrf24_hspi, &cmd, 1, HAL_MAX_DELAY);
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <nRF24_ReadRegister+0x70>)
 800093a:	6818      	ldr	r0, [r3, #0]
 800093c:	2301      	movs	r3, #1
 800093e:	425b      	negs	r3, r3
 8000940:	1939      	adds	r1, r7, r4
 8000942:	2201      	movs	r2, #1
 8000944:	f001 ffb1 	bl	80028aa <HAL_SPI_Transmit>
	cmd = nRF24_CMD_NOP;
 8000948:	193b      	adds	r3, r7, r4
 800094a:	22ff      	movs	r2, #255	; 0xff
 800094c:	701a      	strb	r2, [r3, #0]
	HAL_SPI_TransmitReceive(nrf24_hspi, &cmd, &recv, 1, HAL_MAX_DELAY);
 800094e:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <nRF24_ReadRegister+0x70>)
 8000950:	6818      	ldr	r0, [r3, #0]
 8000952:	250e      	movs	r5, #14
 8000954:	197a      	adds	r2, r7, r5
 8000956:	1939      	adds	r1, r7, r4
 8000958:	2301      	movs	r3, #1
 800095a:	425b      	negs	r3, r3
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2301      	movs	r3, #1
 8000960:	f002 f8f1 	bl	8002b46 <HAL_SPI_TransmitReceive>
	nRF24_CSN_HIGH;
 8000964:	4b05      	ldr	r3, [pc, #20]	; (800097c <nRF24_ReadRegister+0x6c>)
 8000966:	2201      	movs	r2, #1
 8000968:	2101      	movs	r1, #1
 800096a:	0018      	movs	r0, r3
 800096c:	f000 ff88 	bl	8001880 <HAL_GPIO_WritePin>

	return recv;
 8000970:	197b      	adds	r3, r7, r5
 8000972:	781b      	ldrb	r3, [r3, #0]
}
 8000974:	0018      	movs	r0, r3
 8000976:	46bd      	mov	sp, r7
 8000978:	b004      	add	sp, #16
 800097a:	bdb0      	pop	{r4, r5, r7, pc}
 800097c:	50000400 	.word	0x50000400
 8000980:	20000028 	.word	0x20000028

08000984 <nRF24_GetStatus>:
		HAL_SPI_TransmitReceive(nrf24_hspi, &cmd, &buf[i], 1, HAL_MAX_DELAY);
	nRF24_CSN_HIGH;
}

uint8_t nRF24_GetStatus(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	return nRF24_Command(nRF24_CMD_NOP);
 8000988:	20ff      	movs	r0, #255	; 0xff
 800098a:	f7ff ff0d 	bl	80007a8 <nRF24_Command>
 800098e:	0003      	movs	r3, r0
}
 8000990:	0018      	movs	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	af00      	add	r7, sp, #0
 800099c:	0002      	movs	r2, r0
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	701a      	strb	r2, [r3, #0]
	nRF24_WriteRegister(nRF24_REG_RF_CH, channel);
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	0019      	movs	r1, r3
 80009a8:	2005      	movs	r0, #5
 80009aa:	f7ff ff25 	bl	80007f8 <nRF24_WriteRegister>
}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b002      	add	sp, #8
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <nRF24_SetRole>:

void nRF24_SetRole(uint8_t role)
{
 80009b6:	b5b0      	push	{r4, r5, r7, lr}
 80009b8:	b084      	sub	sp, #16
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	0002      	movs	r2, r0
 80009be:	1dfb      	adds	r3, r7, #7
 80009c0:	701a      	strb	r2, [r3, #0]
	uint8_t reg;

	reg = nRF24_ReadRegister(nRF24_REG_CONFIG);
 80009c2:	200f      	movs	r0, #15
 80009c4:	0005      	movs	r5, r0
 80009c6:	183c      	adds	r4, r7, r0
 80009c8:	2000      	movs	r0, #0
 80009ca:	f7ff ffa1 	bl	8000910 <nRF24_ReadRegister>
 80009ce:	0003      	movs	r3, r0
 80009d0:	7023      	strb	r3, [r4, #0]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 80009d2:	0028      	movs	r0, r5
 80009d4:	183b      	adds	r3, r7, r0
 80009d6:	183a      	adds	r2, r7, r0
 80009d8:	7812      	ldrb	r2, [r2, #0]
 80009da:	2101      	movs	r1, #1
 80009dc:	438a      	bics	r2, r1
 80009de:	701a      	strb	r2, [r3, #0]
	reg |= nRF24_CONFIG_PRIM_RX & role;
 80009e0:	1dfb      	adds	r3, r7, #7
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	2201      	movs	r2, #1
 80009e6:	4013      	ands	r3, r2
 80009e8:	b2d9      	uxtb	r1, r3
 80009ea:	183b      	adds	r3, r7, r0
 80009ec:	183a      	adds	r2, r7, r0
 80009ee:	7812      	ldrb	r2, [r2, #0]
 80009f0:	430a      	orrs	r2, r1
 80009f2:	701a      	strb	r2, [r3, #0]
	__NOP;
	nRF24_WriteRegister(nRF24_REG_CONFIG, reg);
 80009f4:	183b      	adds	r3, r7, r0
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	0019      	movs	r1, r3
 80009fa:	2000      	movs	r0, #0
 80009fc:	f7ff fefc 	bl	80007f8 <nRF24_WriteRegister>
}
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b004      	add	sp, #16
 8000a06:	bdb0      	pop	{r4, r5, r7, pc}

08000a08 <nRF24_SetPowerMode>:

void nRF24_SetPowerMode(uint8_t mode)
{
 8000a08:	b5b0      	push	{r4, r5, r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	0002      	movs	r2, r0
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	701a      	strb	r2, [r3, #0]
	uint8_t reg;

	reg = nRF24_ReadRegister(nRF24_REG_CONFIG);
 8000a14:	200f      	movs	r0, #15
 8000a16:	0005      	movs	r5, r0
 8000a18:	183c      	adds	r4, r7, r0
 8000a1a:	2000      	movs	r0, #0
 8000a1c:	f7ff ff78 	bl	8000910 <nRF24_ReadRegister>
 8000a20:	0003      	movs	r3, r0
 8000a22:	7023      	strb	r3, [r4, #0]
	reg &= ~nRF24_CONFIG_PWR_UP;
 8000a24:	0028      	movs	r0, r5
 8000a26:	183b      	adds	r3, r7, r0
 8000a28:	183a      	adds	r2, r7, r0
 8000a2a:	7812      	ldrb	r2, [r2, #0]
 8000a2c:	2102      	movs	r1, #2
 8000a2e:	438a      	bics	r2, r1
 8000a30:	701a      	strb	r2, [r3, #0]
	reg |= nRF24_CONFIG_PWR_UP & mode;
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	2202      	movs	r2, #2
 8000a38:	4013      	ands	r3, r2
 8000a3a:	b2d9      	uxtb	r1, r3
 8000a3c:	183b      	adds	r3, r7, r0
 8000a3e:	183a      	adds	r2, r7, r0
 8000a40:	7812      	ldrb	r2, [r2, #0]
 8000a42:	430a      	orrs	r2, r1
 8000a44:	701a      	strb	r2, [r3, #0]
	__NOP;
	nRF24_WriteRegister(nRF24_REG_CONFIG, reg);
 8000a46:	183b      	adds	r3, r7, r0
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f7ff fed3 	bl	80007f8 <nRF24_WriteRegister>
}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b004      	add	sp, #16
 8000a58:	bdb0      	pop	{r4, r5, r7, pc}

08000a5a <nRF24_SetDatarate>:
	reg |= nRF24_MASK_RF_PWR & power;
	nRF24_WriteRegister(nRF24_REG_RF_SETUP, reg);
}

void nRF24_SetDatarate(uint8_t datarate)
{
 8000a5a:	b5b0      	push	{r4, r5, r7, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	0002      	movs	r2, r0
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	701a      	strb	r2, [r3, #0]
	uint8_t reg;

	reg = nRF24_ReadRegister(nRF24_REG_RF_SETUP);
 8000a66:	200f      	movs	r0, #15
 8000a68:	0005      	movs	r5, r0
 8000a6a:	183c      	adds	r4, r7, r0
 8000a6c:	2006      	movs	r0, #6
 8000a6e:	f7ff ff4f 	bl	8000910 <nRF24_ReadRegister>
 8000a72:	0003      	movs	r3, r0
 8000a74:	7023      	strb	r3, [r4, #0]
	reg &= ~nRF24_MASK_DATARATE;
 8000a76:	0028      	movs	r0, r5
 8000a78:	183b      	adds	r3, r7, r0
 8000a7a:	183a      	adds	r2, r7, r0
 8000a7c:	7812      	ldrb	r2, [r2, #0]
 8000a7e:	2128      	movs	r1, #40	; 0x28
 8000a80:	438a      	bics	r2, r1
 8000a82:	701a      	strb	r2, [r3, #0]
	reg |= nRF24_MASK_DATARATE & datarate;
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	2228      	movs	r2, #40	; 0x28
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	b2d9      	uxtb	r1, r3
 8000a8e:	183b      	adds	r3, r7, r0
 8000a90:	183a      	adds	r2, r7, r0
 8000a92:	7812      	ldrb	r2, [r2, #0]
 8000a94:	430a      	orrs	r2, r1
 8000a96:	701a      	strb	r2, [r3, #0]
	nRF24_WriteRegister(nRF24_REG_RF_SETUP, reg);
 8000a98:	183b      	adds	r3, r7, r0
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	2006      	movs	r0, #6
 8000aa0:	f7ff feaa 	bl	80007f8 <nRF24_WriteRegister>
}
 8000aa4:	46c0      	nop			; (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b004      	add	sp, #16
 8000aaa:	bdb0      	pop	{r4, r5, r7, pc}

08000aac <nRF24_SetCRC>:

void nRF24_SetCRC(uint8_t crc)
{
 8000aac:	b5b0      	push	{r4, r5, r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	0002      	movs	r2, r0
 8000ab4:	1dfb      	adds	r3, r7, #7
 8000ab6:	701a      	strb	r2, [r3, #0]
	uint8_t reg;

	reg = nRF24_ReadRegister(nRF24_REG_CONFIG);
 8000ab8:	200f      	movs	r0, #15
 8000aba:	0005      	movs	r5, r0
 8000abc:	183c      	adds	r4, r7, r0
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f7ff ff26 	bl	8000910 <nRF24_ReadRegister>
 8000ac4:	0003      	movs	r3, r0
 8000ac6:	7023      	strb	r3, [r4, #0]
	reg &= ~nRF24_MASK_CRC;
 8000ac8:	0028      	movs	r0, r5
 8000aca:	183b      	adds	r3, r7, r0
 8000acc:	183a      	adds	r2, r7, r0
 8000ace:	7812      	ldrb	r2, [r2, #0]
 8000ad0:	210c      	movs	r1, #12
 8000ad2:	438a      	bics	r2, r1
 8000ad4:	701a      	strb	r2, [r3, #0]
	reg |= nRF24_MASK_CRC & crc;
 8000ad6:	1dfb      	adds	r3, r7, #7
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	220c      	movs	r2, #12
 8000adc:	4013      	ands	r3, r2
 8000ade:	b2d9      	uxtb	r1, r3
 8000ae0:	183b      	adds	r3, r7, r0
 8000ae2:	183a      	adds	r2, r7, r0
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	430a      	orrs	r2, r1
 8000ae8:	701a      	strb	r2, [r3, #0]
	nRF24_WriteRegister(nRF24_REG_CONFIG, reg);
 8000aea:	183b      	adds	r3, r7, r0
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	0019      	movs	r1, r3
 8000af0:	2000      	movs	r0, #0
 8000af2:	f7ff fe81 	bl	80007f8 <nRF24_WriteRegister>
}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	46bd      	mov	sp, r7
 8000afa:	b004      	add	sp, #16
 8000afc:	bdb0      	pop	{r4, r5, r7, pc}

08000afe <nRF24_GetAddrWidth>:

uint8_t nRF24_GetAddrWidth(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	af00      	add	r7, sp, #0
	return nRF24_ReadRegister(nRF24_REG_SETUP_AW) + 2;
 8000b02:	2003      	movs	r0, #3
 8000b04:	f7ff ff04 	bl	8000910 <nRF24_ReadRegister>
 8000b08:	0003      	movs	r3, r0
 8000b0a:	3302      	adds	r3, #2
 8000b0c:	b2db      	uxtb	r3, r3
}
 8000b0e:	0018      	movs	r0, r3
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <nRF24_SetAddr>:
{
	nRF24_WriteRegister(nRF24_REG_SETUP_AW, aw - 2);
}

void nRF24_SetAddr(uint8_t pipe, uint8_t *addr)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b085      	sub	sp, #20
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	0002      	movs	r2, r0
 8000b1c:	6039      	str	r1, [r7, #0]
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	701a      	strb	r2, [r3, #0]
	uint8_t aw;

	switch (pipe)
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	2b0a      	cmp	r3, #10
 8000b28:	db0a      	blt.n	8000b40 <nRF24_SetAddr+0x2c>
 8000b2a:	2b0b      	cmp	r3, #11
 8000b2c:	dd01      	ble.n	8000b32 <nRF24_SetAddr+0x1e>
 8000b2e:	2b10      	cmp	r3, #16
 8000b30:	d106      	bne.n	8000b40 <nRF24_SetAddr+0x2c>
	{
	case nRF24_PIPETX:
	case nRF24_PIPE0:
	case nRF24_PIPE1:
		aw = nRF24_GetAddrWidth();
 8000b32:	230f      	movs	r3, #15
 8000b34:	18fc      	adds	r4, r7, r3
 8000b36:	f7ff ffe2 	bl	8000afe <nRF24_GetAddrWidth>
 8000b3a:	0003      	movs	r3, r0
 8000b3c:	7023      	strb	r3, [r4, #0]
		break;
 8000b3e:	e003      	b.n	8000b48 <nRF24_SetAddr+0x34>
	default:
		aw = 1;
 8000b40:	230f      	movs	r3, #15
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	2201      	movs	r2, #1
 8000b46:	701a      	strb	r2, [r3, #0]
	}
	nRF24_WriteMBRegister(pipe, addr, aw);
 8000b48:	230f      	movs	r3, #15
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	781a      	ldrb	r2, [r3, #0]
 8000b4e:	6839      	ldr	r1, [r7, #0]
 8000b50:	1dfb      	adds	r3, r7, #7
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	0018      	movs	r0, r3
 8000b56:	f7ff fe89 	bl	800086c <nRF24_WriteMBRegister>

}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b005      	add	sp, #20
 8000b60:	bd90      	pop	{r4, r7, pc}

08000b62 <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	af00      	add	r7, sp, #0
	nRF24_Command(nRF24_CMD_FLUSH_TX);
 8000b66:	20e1      	movs	r0, #225	; 0xe1
 8000b68:	f7ff fe1e 	bl	80007a8 <nRF24_Command>
}
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <nRF24_FlushRX>:

void nRF24_FlushRX(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
	nRF24_Command(nRF24_CMD_FLUSH_RX);
 8000b76:	20e2      	movs	r0, #226	; 0xe2
 8000b78:	f7ff fe16 	bl	80007a8 <nRF24_Command>
}
 8000b7c:	46c0      	nop			; (mov r8, r8)
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <nRF24_WriteTXPayload>:

void nRF24_WriteTXPayload(uint8_t *payload, uint8_t len)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	000a      	movs	r2, r1
 8000b8e:	1cfb      	adds	r3, r7, #3
 8000b90:	701a      	strb	r2, [r3, #0]
	uint8_t cmd, i;

	cmd = nRF24_CMD_W_TX_PAYLOAD;
 8000b92:	240e      	movs	r4, #14
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	22a0      	movs	r2, #160	; 0xa0
 8000b98:	701a      	strb	r2, [r3, #0]
	nRF24_CSN_LOW;
 8000b9a:	4b1c      	ldr	r3, [pc, #112]	; (8000c0c <nRF24_WriteTXPayload+0x88>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 fe6d 	bl	8001880 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(nrf24_hspi, &cmd, 1, HAL_MAX_DELAY);
 8000ba6:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <nRF24_WriteTXPayload+0x8c>)
 8000ba8:	6818      	ldr	r0, [r3, #0]
 8000baa:	2301      	movs	r3, #1
 8000bac:	425b      	negs	r3, r3
 8000bae:	1939      	adds	r1, r7, r4
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f001 fe7a 	bl	80028aa <HAL_SPI_Transmit>
	cmd = nRF24_CMD_NOP;
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	22ff      	movs	r2, #255	; 0xff
 8000bba:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 8000bbc:	230f      	movs	r3, #15
 8000bbe:	18fb      	adds	r3, r7, r3
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	e010      	b.n	8000be8 <nRF24_WriteTXPayload+0x64>
		HAL_SPI_Transmit(nrf24_hspi, &payload[i], 1, HAL_MAX_DELAY);
 8000bc6:	4b12      	ldr	r3, [pc, #72]	; (8000c10 <nRF24_WriteTXPayload+0x8c>)
 8000bc8:	6818      	ldr	r0, [r3, #0]
 8000bca:	240f      	movs	r4, #15
 8000bcc:	193b      	adds	r3, r7, r4
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	18d1      	adds	r1, r2, r3
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	425b      	negs	r3, r3
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f001 fe66 	bl	80028aa <HAL_SPI_Transmit>
	for(i = 0; i < len; i++)
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	781a      	ldrb	r2, [r3, #0]
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	3201      	adds	r2, #1
 8000be6:	701a      	strb	r2, [r3, #0]
 8000be8:	230f      	movs	r3, #15
 8000bea:	18fa      	adds	r2, r7, r3
 8000bec:	1cfb      	adds	r3, r7, #3
 8000bee:	7812      	ldrb	r2, [r2, #0]
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d3e7      	bcc.n	8000bc6 <nRF24_WriteTXPayload+0x42>
	nRF24_CSN_HIGH;
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <nRF24_WriteTXPayload+0x88>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f000 fe3f 	bl	8001880 <HAL_GPIO_WritePin>
}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b005      	add	sp, #20
 8000c08:	bd90      	pop	{r4, r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	50000400 	.word	0x50000400
 8000c10:	20000028 	.word	0x20000028

08000c14 <nRF24_DisableAA>:

void nRF24_DisableAA(uint8_t pipe)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	0002      	movs	r2, r0
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	701a      	strb	r2, [r3, #0]
	nRF24_WriteRegister(nRF24_REG_EN_AA, 0x00);
 8000c20:	2100      	movs	r1, #0
 8000c22:	2001      	movs	r0, #1
 8000c24:	f7ff fde8 	bl	80007f8 <nRF24_WriteRegister>
}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b002      	add	sp, #8
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <HAL_MspInit+0x24>)
 8000c36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <HAL_MspInit+0x24>)
 8000c3a:	2101      	movs	r1, #1
 8000c3c:	430a      	orrs	r2, r1
 8000c3e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c40:	4b04      	ldr	r3, [pc, #16]	; (8000c54 <HAL_MspInit+0x24>)
 8000c42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c44:	4b03      	ldr	r3, [pc, #12]	; (8000c54 <HAL_MspInit+0x24>)
 8000c46:	2180      	movs	r1, #128	; 0x80
 8000c48:	0549      	lsls	r1, r1, #21
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40021000 	.word	0x40021000

08000c58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b088      	sub	sp, #32
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c60:	230c      	movs	r3, #12
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	0018      	movs	r0, r3
 8000c66:	2314      	movs	r3, #20
 8000c68:	001a      	movs	r2, r3
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	f002 f9fa 	bl	8003064 <memset>
  if(hadc->Instance==ADC1)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a15      	ldr	r2, [pc, #84]	; (8000ccc <HAL_ADC_MspInit+0x74>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d123      	bne.n	8000cc2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c7a:	4b15      	ldr	r3, [pc, #84]	; (8000cd0 <HAL_ADC_MspInit+0x78>)
 8000c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7e:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <HAL_ADC_MspInit+0x78>)
 8000c80:	2180      	movs	r1, #128	; 0x80
 8000c82:	0089      	lsls	r1, r1, #2
 8000c84:	430a      	orrs	r2, r1
 8000c86:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <HAL_ADC_MspInit+0x78>)
 8000c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c8c:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <HAL_ADC_MspInit+0x78>)
 8000c8e:	2101      	movs	r1, #1
 8000c90:	430a      	orrs	r2, r1
 8000c92:	62da      	str	r2, [r3, #44]	; 0x2c
 8000c94:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_ADC_MspInit+0x78>)
 8000c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c98:	2201      	movs	r2, #1
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	60bb      	str	r3, [r7, #8]
 8000c9e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = BAT_LEVEL_Pin;
 8000ca0:	210c      	movs	r1, #12
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	2202      	movs	r2, #2
 8000ca6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca8:	187b      	adds	r3, r7, r1
 8000caa:	2203      	movs	r2, #3
 8000cac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	187b      	adds	r3, r7, r1
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(BAT_LEVEL_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	187a      	adds	r2, r7, r1
 8000cb6:	23a0      	movs	r3, #160	; 0xa0
 8000cb8:	05db      	lsls	r3, r3, #23
 8000cba:	0011      	movs	r1, r2
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	f000 fc71 	bl	80015a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	b008      	add	sp, #32
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	40012400 	.word	0x40012400
 8000cd0:	40021000 	.word	0x40021000

08000cd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cdc:	230c      	movs	r3, #12
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	2314      	movs	r3, #20
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f002 f9bc 	bl	8003064 <memset>
  if(hi2c->Instance==I2C1)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a18      	ldr	r2, [pc, #96]	; (8000d54 <HAL_I2C_MspInit+0x80>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d12a      	bne.n	8000d4c <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <HAL_I2C_MspInit+0x84>)
 8000cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cfa:	4b17      	ldr	r3, [pc, #92]	; (8000d58 <HAL_I2C_MspInit+0x84>)
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d02:	4b15      	ldr	r3, [pc, #84]	; (8000d58 <HAL_I2C_MspInit+0x84>)
 8000d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d06:	2201      	movs	r2, #1
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d0e:	210c      	movs	r1, #12
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	22c0      	movs	r2, #192	; 0xc0
 8000d14:	00d2      	lsls	r2, r2, #3
 8000d16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2212      	movs	r2, #18
 8000d1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	2201      	movs	r2, #1
 8000d22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	2203      	movs	r2, #3
 8000d28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000d2a:	187b      	adds	r3, r7, r1
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	187a      	adds	r2, r7, r1
 8000d32:	23a0      	movs	r3, #160	; 0xa0
 8000d34:	05db      	lsls	r3, r3, #23
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fc33 	bl	80015a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_I2C_MspInit+0x84>)
 8000d40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d42:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <HAL_I2C_MspInit+0x84>)
 8000d44:	2180      	movs	r1, #128	; 0x80
 8000d46:	0389      	lsls	r1, r1, #14
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000d4c:	46c0      	nop			; (mov r8, r8)
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b008      	add	sp, #32
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40005400 	.word	0x40005400
 8000d58:	40021000 	.word	0x40021000

08000d5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	230c      	movs	r3, #12
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	0018      	movs	r0, r3
 8000d6a:	2314      	movs	r3, #20
 8000d6c:	001a      	movs	r2, r3
 8000d6e:	2100      	movs	r1, #0
 8000d70:	f002 f978 	bl	8003064 <memset>
  if(hspi->Instance==SPI1)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a18      	ldr	r2, [pc, #96]	; (8000ddc <HAL_SPI_MspInit+0x80>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d129      	bne.n	8000dd2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <HAL_SPI_MspInit+0x84>)
 8000d80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d82:	4b17      	ldr	r3, [pc, #92]	; (8000de0 <HAL_SPI_MspInit+0x84>)
 8000d84:	2180      	movs	r1, #128	; 0x80
 8000d86:	0149      	lsls	r1, r1, #5
 8000d88:	430a      	orrs	r2, r1
 8000d8a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8c:	4b14      	ldr	r3, [pc, #80]	; (8000de0 <HAL_SPI_MspInit+0x84>)
 8000d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d90:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <HAL_SPI_MspInit+0x84>)
 8000d92:	2101      	movs	r1, #1
 8000d94:	430a      	orrs	r2, r1
 8000d96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d98:	4b11      	ldr	r3, [pc, #68]	; (8000de0 <HAL_SPI_MspInit+0x84>)
 8000d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60bb      	str	r3, [r7, #8]
 8000da2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000da4:	210c      	movs	r1, #12
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	22e0      	movs	r2, #224	; 0xe0
 8000daa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2202      	movs	r2, #2
 8000db0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2203      	movs	r2, #3
 8000dbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc4:	187a      	adds	r2, r7, r1
 8000dc6:	23a0      	movs	r3, #160	; 0xa0
 8000dc8:	05db      	lsls	r3, r3, #23
 8000dca:	0011      	movs	r1, r2
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f000 fbe9 	bl	80015a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b008      	add	sp, #32
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	40013000 	.word	0x40013000
 8000de0:	40021000 	.word	0x40021000

08000de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000de8:	46c0      	nop			; (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}

08000dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df2:	e7fe      	b.n	8000df2 <HardFault_Handler+0x4>

08000df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0c:	f000 f8c0 	bl	8000f90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	46c0      	nop			; (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8000e1c:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <SystemInit+0x64>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b16      	ldr	r3, [pc, #88]	; (8000e7c <SystemInit+0x64>)
 8000e22:	2180      	movs	r1, #128	; 0x80
 8000e24:	0049      	lsls	r1, r1, #1
 8000e26:	430a      	orrs	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <SystemInit+0x64>)
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <SystemInit+0x64>)
 8000e30:	4913      	ldr	r1, [pc, #76]	; (8000e80 <SystemInit+0x68>)
 8000e32:	400a      	ands	r2, r1
 8000e34:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <SystemInit+0x64>)
 8000e38:	681a      	ldr	r2, [r3, #0]
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <SystemInit+0x64>)
 8000e3c:	4911      	ldr	r1, [pc, #68]	; (8000e84 <SystemInit+0x6c>)
 8000e3e:	400a      	ands	r2, r1
 8000e40:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000e42:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <SystemInit+0x64>)
 8000e44:	689a      	ldr	r2, [r3, #8]
 8000e46:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <SystemInit+0x64>)
 8000e48:	2101      	movs	r1, #1
 8000e4a:	438a      	bics	r2, r1
 8000e4c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <SystemInit+0x64>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	4b0a      	ldr	r3, [pc, #40]	; (8000e7c <SystemInit+0x64>)
 8000e54:	490c      	ldr	r1, [pc, #48]	; (8000e88 <SystemInit+0x70>)
 8000e56:	400a      	ands	r2, r1
 8000e58:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8000e5a:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <SystemInit+0x64>)
 8000e5c:	68da      	ldr	r2, [r3, #12]
 8000e5e:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <SystemInit+0x64>)
 8000e60:	490a      	ldr	r1, [pc, #40]	; (8000e8c <SystemInit+0x74>)
 8000e62:	400a      	ands	r2, r1
 8000e64:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000e66:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <SystemInit+0x64>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e6c:	4b08      	ldr	r3, [pc, #32]	; (8000e90 <SystemInit+0x78>)
 8000e6e:	2280      	movs	r2, #128	; 0x80
 8000e70:	0512      	lsls	r2, r2, #20
 8000e72:	609a      	str	r2, [r3, #8]
#endif
}
 8000e74:	46c0      	nop			; (mov r8, r8)
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	46c0      	nop			; (mov r8, r8)
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	88ff400c 	.word	0x88ff400c
 8000e84:	fef6fff6 	.word	0xfef6fff6
 8000e88:	fffbffff 	.word	0xfffbffff
 8000e8c:	ff02ffff 	.word	0xff02ffff
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e94:	480d      	ldr	r0, [pc, #52]	; (8000ecc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e96:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000e98:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e9a:	e003      	b.n	8000ea4 <LoopCopyDataInit>

08000e9c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e9c:	4b0c      	ldr	r3, [pc, #48]	; (8000ed0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8000e9e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000ea0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000ea2:	3104      	adds	r1, #4

08000ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000ea4:	480b      	ldr	r0, [pc, #44]	; (8000ed4 <LoopForever+0xa>)
  ldr  r3, =_edata
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <LoopForever+0xe>)
  adds  r2, r0, r1
 8000ea8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000eaa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000eac:	d3f6      	bcc.n	8000e9c <CopyDataInit>
  ldr  r2, =_sbss
 8000eae:	4a0b      	ldr	r2, [pc, #44]	; (8000edc <LoopForever+0x12>)
  b  LoopFillZerobss
 8000eb0:	e002      	b.n	8000eb8 <LoopFillZerobss>

08000eb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000eb2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000eb4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eb6:	3204      	adds	r2, #4

08000eb8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8000eb8:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <LoopForever+0x16>)
  cmp  r2, r3
 8000eba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ebc:	d3f9      	bcc.n	8000eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ebe:	f7ff ffab 	bl	8000e18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ec2:	f002 f8ab 	bl	800301c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ec6:	f7ff f9ab 	bl	8000220 <main>

08000eca <LoopForever>:

LoopForever:
    b LoopForever
 8000eca:	e7fe      	b.n	8000eca <LoopForever>
   ldr   r0, =_estack
 8000ecc:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8000ed0:	080030c8 	.word	0x080030c8
  ldr  r0, =_sdata
 8000ed4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ed8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8000edc:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000ee0:	20000130 	.word	0x20000130

08000ee4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ee4:	e7fe      	b.n	8000ee4 <ADC1_COMP_IRQHandler>
	...

08000ee8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	; (8000f24 <HAL_Init+0x3c>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <HAL_Init+0x3c>)
 8000efa:	2140      	movs	r1, #64	; 0x40
 8000efc:	430a      	orrs	r2, r1
 8000efe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f00:	2000      	movs	r0, #0
 8000f02:	f000 f811 	bl	8000f28 <HAL_InitTick>
 8000f06:	1e03      	subs	r3, r0, #0
 8000f08:	d003      	beq.n	8000f12 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	701a      	strb	r2, [r3, #0]
 8000f10:	e001      	b.n	8000f16 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f12:	f7ff fe8d 	bl	8000c30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f16:	1dfb      	adds	r3, r7, #7
 8000f18:	781b      	ldrb	r3, [r3, #0]
}
 8000f1a:	0018      	movs	r0, r3
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b002      	add	sp, #8
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	40022000 	.word	0x40022000

08000f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <HAL_InitTick+0x5c>)
 8000f32:	681c      	ldr	r4, [r3, #0]
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <HAL_InitTick+0x60>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	0019      	movs	r1, r3
 8000f3a:	23fa      	movs	r3, #250	; 0xfa
 8000f3c:	0098      	lsls	r0, r3, #2
 8000f3e:	f7ff f8e3 	bl	8000108 <__udivsi3>
 8000f42:	0003      	movs	r3, r0
 8000f44:	0019      	movs	r1, r3
 8000f46:	0020      	movs	r0, r4
 8000f48:	f7ff f8de 	bl	8000108 <__udivsi3>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f000 fb1b 	bl	800158a <HAL_SYSTICK_Config>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d001      	beq.n	8000f5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e00f      	b.n	8000f7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d80b      	bhi.n	8000f7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	2301      	movs	r3, #1
 8000f66:	425b      	negs	r3, r3
 8000f68:	2200      	movs	r2, #0
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f000 faf8 	bl	8001560 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_InitTick+0x64>)
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	e000      	b.n	8000f7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b003      	add	sp, #12
 8000f82:	bd90      	pop	{r4, r7, pc}
 8000f84:	20000000 	.word	0x20000000
 8000f88:	20000008 	.word	0x20000008
 8000f8c:	20000004 	.word	0x20000004

08000f90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f94:	4b05      	ldr	r3, [pc, #20]	; (8000fac <HAL_IncTick+0x1c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	001a      	movs	r2, r3
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_IncTick+0x20>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	18d2      	adds	r2, r2, r3
 8000fa0:	4b03      	ldr	r3, [pc, #12]	; (8000fb0 <HAL_IncTick+0x20>)
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	46c0      	nop			; (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	46c0      	nop			; (mov r8, r8)
 8000fac:	20000008 	.word	0x20000008
 8000fb0:	2000012c 	.word	0x2000012c

08000fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fb8:	4b02      	ldr	r3, [pc, #8]	; (8000fc4 <HAL_GetTick+0x10>)
 8000fba:	681b      	ldr	r3, [r3, #0]
}
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	46c0      	nop			; (mov r8, r8)
 8000fc4:	2000012c 	.word	0x2000012c

08000fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fd0:	f7ff fff0 	bl	8000fb4 <HAL_GetTick>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	d005      	beq.n	8000fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <HAL_Delay+0x40>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	001a      	movs	r2, r3
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	189b      	adds	r3, r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	f7ff ffe0 	bl	8000fb4 <HAL_GetTick>
 8000ff4:	0002      	movs	r2, r0
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	68fa      	ldr	r2, [r7, #12]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d8f7      	bhi.n	8000ff0 <HAL_Delay+0x28>
  {
  }
}
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b004      	add	sp, #16
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000008 	.word	0x20000008

0800100c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d101      	bne.n	800101e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e159      	b.n	80012d2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10a      	bne.n	800103c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2250      	movs	r2, #80	; 0x50
 8001030:	2100      	movs	r1, #0
 8001032:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	0018      	movs	r0, r3
 8001038:	f7ff fe0e 	bl	8000c58 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001040:	2210      	movs	r2, #16
 8001042:	4013      	ands	r3, r2
 8001044:	2b10      	cmp	r3, #16
 8001046:	d005      	beq.n	8001054 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2204      	movs	r2, #4
 8001050:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001052:	d00b      	beq.n	800106c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001058:	2210      	movs	r2, #16
 800105a:	431a      	orrs	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2250      	movs	r2, #80	; 0x50
 8001064:	2100      	movs	r1, #0
 8001066:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001068:	2301      	movs	r3, #1
 800106a:	e132      	b.n	80012d2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001070:	4a9a      	ldr	r2, [pc, #616]	; (80012dc <HAL_ADC_Init+0x2d0>)
 8001072:	4013      	ands	r3, r2
 8001074:	2202      	movs	r2, #2
 8001076:	431a      	orrs	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	2203      	movs	r2, #3
 8001084:	4013      	ands	r3, r2
 8001086:	2b01      	cmp	r3, #1
 8001088:	d108      	bne.n	800109c <HAL_ADC_Init+0x90>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2201      	movs	r2, #1
 8001092:	4013      	ands	r3, r2
 8001094:	2b01      	cmp	r3, #1
 8001096:	d101      	bne.n	800109c <HAL_ADC_Init+0x90>
 8001098:	2301      	movs	r3, #1
 800109a:	e000      	b.n	800109e <HAL_ADC_Init+0x92>
 800109c:	2300      	movs	r3, #0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d149      	bne.n	8001136 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	23c0      	movs	r3, #192	; 0xc0
 80010a8:	061b      	lsls	r3, r3, #24
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d00b      	beq.n	80010c6 <HAL_ADC_Init+0xba>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	2380      	movs	r3, #128	; 0x80
 80010b4:	05db      	lsls	r3, r3, #23
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d005      	beq.n	80010c6 <HAL_ADC_Init+0xba>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	061b      	lsls	r3, r3, #24
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d111      	bne.n	80010ea <HAL_ADC_Init+0xde>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	691a      	ldr	r2, [r3, #16]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	0092      	lsls	r2, r2, #2
 80010d2:	0892      	lsrs	r2, r2, #2
 80010d4:	611a      	str	r2, [r3, #16]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	6919      	ldr	r1, [r3, #16]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	611a      	str	r2, [r3, #16]
 80010e8:	e014      	b.n	8001114 <HAL_ADC_Init+0x108>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	691a      	ldr	r2, [r3, #16]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	0092      	lsls	r2, r2, #2
 80010f6:	0892      	lsrs	r2, r2, #2
 80010f8:	611a      	str	r2, [r3, #16]
 80010fa:	4b79      	ldr	r3, [pc, #484]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4b78      	ldr	r3, [pc, #480]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 8001100:	4978      	ldr	r1, [pc, #480]	; (80012e4 <HAL_ADC_Init+0x2d8>)
 8001102:	400a      	ands	r2, r1
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	4b76      	ldr	r3, [pc, #472]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 8001108:	6819      	ldr	r1, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	4b74      	ldr	r3, [pc, #464]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 8001110:	430a      	orrs	r2, r1
 8001112:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	68da      	ldr	r2, [r3, #12]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2118      	movs	r1, #24
 8001120:	438a      	bics	r2, r1
 8001122:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68d9      	ldr	r1, [r3, #12]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689a      	ldr	r2, [r3, #8]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	430a      	orrs	r2, r1
 8001134:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001136:	4b6a      	ldr	r3, [pc, #424]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	4b69      	ldr	r3, [pc, #420]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 800113c:	496a      	ldr	r1, [pc, #424]	; (80012e8 <HAL_ADC_Init+0x2dc>)
 800113e:	400a      	ands	r2, r1
 8001140:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001142:	4b67      	ldr	r3, [pc, #412]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 8001144:	6819      	ldr	r1, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800114a:	065a      	lsls	r2, r3, #25
 800114c:	4b64      	ldr	r3, [pc, #400]	; (80012e0 <HAL_ADC_Init+0x2d4>)
 800114e:	430a      	orrs	r2, r1
 8001150:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	055b      	lsls	r3, r3, #21
 800115c:	4013      	ands	r3, r2
 800115e:	d108      	bne.n	8001172 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	689a      	ldr	r2, [r3, #8]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	0549      	lsls	r1, r1, #21
 800116e:	430a      	orrs	r2, r1
 8001170:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	68da      	ldr	r2, [r3, #12]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	495b      	ldr	r1, [pc, #364]	; (80012ec <HAL_ADC_Init+0x2e0>)
 800117e:	400a      	ands	r2, r1
 8001180:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68d9      	ldr	r1, [r3, #12]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	691b      	ldr	r3, [r3, #16]
 8001190:	2b02      	cmp	r3, #2
 8001192:	d101      	bne.n	8001198 <HAL_ADC_Init+0x18c>
 8001194:	2304      	movs	r3, #4
 8001196:	e000      	b.n	800119a <HAL_ADC_Init+0x18e>
 8001198:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800119a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2020      	movs	r0, #32
 80011a0:	5c1b      	ldrb	r3, [r3, r0]
 80011a2:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80011a4:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	202c      	movs	r0, #44	; 0x2c
 80011aa:	5c1b      	ldrb	r3, [r3, r0]
 80011ac:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011ae:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80011b4:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	699b      	ldr	r3, [r3, #24]
 80011ba:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80011bc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80011c4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	430a      	orrs	r2, r1
 80011cc:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011d2:	23c2      	movs	r3, #194	; 0xc2
 80011d4:	33ff      	adds	r3, #255	; 0xff
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d00b      	beq.n	80011f2 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	68d9      	ldr	r1, [r3, #12]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80011e8:	431a      	orrs	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	430a      	orrs	r2, r1
 80011f0:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2221      	movs	r2, #33	; 0x21
 80011f6:	5c9b      	ldrb	r3, [r3, r2]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d11a      	bne.n	8001232 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2220      	movs	r2, #32
 8001200:	5c9b      	ldrb	r3, [r3, r2]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d109      	bne.n	800121a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	68da      	ldr	r2, [r3, #12]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	0249      	lsls	r1, r1, #9
 8001214:	430a      	orrs	r2, r1
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	e00b      	b.n	8001232 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800121e:	2220      	movs	r2, #32
 8001220:	431a      	orrs	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	2201      	movs	r2, #1
 800122c:	431a      	orrs	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001236:	2b01      	cmp	r3, #1
 8001238:	d11f      	bne.n	800127a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	691a      	ldr	r2, [r3, #16]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	492a      	ldr	r1, [pc, #168]	; (80012f0 <HAL_ADC_Init+0x2e4>)
 8001246:	400a      	ands	r2, r1
 8001248:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	6919      	ldr	r1, [r3, #16]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001258:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 800125e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	430a      	orrs	r2, r1
 8001266:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2101      	movs	r1, #1
 8001274:	430a      	orrs	r2, r1
 8001276:	611a      	str	r2, [r3, #16]
 8001278:	e00e      	b.n	8001298 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	691b      	ldr	r3, [r3, #16]
 8001280:	2201      	movs	r2, #1
 8001282:	4013      	ands	r3, r2
 8001284:	2b01      	cmp	r3, #1
 8001286:	d107      	bne.n	8001298 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	691a      	ldr	r2, [r3, #16]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2101      	movs	r1, #1
 8001294:	438a      	bics	r2, r1
 8001296:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	695a      	ldr	r2, [r3, #20]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2107      	movs	r1, #7
 80012a4:	438a      	bics	r2, r1
 80012a6:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6959      	ldr	r1, [r3, #20]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	430a      	orrs	r2, r1
 80012b8:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c4:	2203      	movs	r2, #3
 80012c6:	4393      	bics	r3, r2
 80012c8:	2201      	movs	r2, #1
 80012ca:	431a      	orrs	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80012d0:	2300      	movs	r3, #0
}
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	fffffefd 	.word	0xfffffefd
 80012e0:	40012708 	.word	0x40012708
 80012e4:	ffc3ffff 	.word	0xffc3ffff
 80012e8:	fdffffff 	.word	0xfdffffff
 80012ec:	fffe0219 	.word	0xfffe0219
 80012f0:	fffffc03 	.word	0xfffffc03

080012f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2250      	movs	r2, #80	; 0x50
 8001302:	5c9b      	ldrb	r3, [r3, r2]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d101      	bne.n	800130c <HAL_ADC_ConfigChannel+0x18>
 8001308:	2302      	movs	r3, #2
 800130a:	e06c      	b.n	80013e6 <HAL_ADC_ConfigChannel+0xf2>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2250      	movs	r2, #80	; 0x50
 8001310:	2101      	movs	r1, #1
 8001312:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2204      	movs	r2, #4
 800131c:	4013      	ands	r3, r2
 800131e:	d00b      	beq.n	8001338 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001324:	2220      	movs	r2, #32
 8001326:	431a      	orrs	r2, r3
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2250      	movs	r2, #80	; 0x50
 8001330:	2100      	movs	r1, #0
 8001332:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e056      	b.n	80013e6 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	4a2c      	ldr	r2, [pc, #176]	; (80013f0 <HAL_ADC_ConfigChannel+0xfc>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d028      	beq.n	8001394 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	035b      	lsls	r3, r3, #13
 800134e:	0b5a      	lsrs	r2, r3, #13
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	430a      	orrs	r2, r1
 8001356:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	2380      	movs	r3, #128	; 0x80
 800135e:	02db      	lsls	r3, r3, #11
 8001360:	4013      	ands	r3, r2
 8001362:	d009      	beq.n	8001378 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001364:	4b23      	ldr	r3, [pc, #140]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	4b22      	ldr	r3, [pc, #136]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 800136a:	2180      	movs	r1, #128	; 0x80
 800136c:	0409      	lsls	r1, r1, #16
 800136e:	430a      	orrs	r2, r1
 8001370:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001372:	200a      	movs	r0, #10
 8001374:	f000 f844 	bl	8001400 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	029b      	lsls	r3, r3, #10
 8001380:	4013      	ands	r3, r2
 8001382:	d02b      	beq.n	80013dc <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b1a      	ldr	r3, [pc, #104]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	03c9      	lsls	r1, r1, #15
 800138e:	430a      	orrs	r2, r1
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	e023      	b.n	80013dc <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	035b      	lsls	r3, r3, #13
 80013a0:	0b5b      	lsrs	r3, r3, #13
 80013a2:	43d9      	mvns	r1, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	400a      	ands	r2, r1
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2380      	movs	r3, #128	; 0x80
 80013b2:	02db      	lsls	r3, r3, #11
 80013b4:	4013      	ands	r3, r2
 80013b6:	d005      	beq.n	80013c4 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 80013b8:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 80013be:	490e      	ldr	r1, [pc, #56]	; (80013f8 <HAL_ADC_ConfigChannel+0x104>)
 80013c0:	400a      	ands	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	029b      	lsls	r3, r3, #10
 80013cc:	4013      	ands	r3, r2
 80013ce:	d005      	beq.n	80013dc <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80013d0:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <HAL_ADC_ConfigChannel+0x100>)
 80013d6:	4909      	ldr	r1, [pc, #36]	; (80013fc <HAL_ADC_ConfigChannel+0x108>)
 80013d8:	400a      	ands	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2250      	movs	r2, #80	; 0x50
 80013e0:	2100      	movs	r1, #0
 80013e2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	0018      	movs	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	b002      	add	sp, #8
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	46c0      	nop			; (mov r8, r8)
 80013f0:	00001001 	.word	0x00001001
 80013f4:	40012708 	.word	0x40012708
 80013f8:	ff7fffff 	.word	0xff7fffff
 80013fc:	ffbfffff 	.word	0xffbfffff

08001400 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001408:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <ADC_DelayMicroSecond+0x34>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	490a      	ldr	r1, [pc, #40]	; (8001438 <ADC_DelayMicroSecond+0x38>)
 800140e:	0018      	movs	r0, r3
 8001410:	f7fe fe7a 	bl	8000108 <__udivsi3>
 8001414:	0003      	movs	r3, r0
 8001416:	001a      	movs	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4353      	muls	r3, r2
 800141c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800141e:	e002      	b.n	8001426 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	3b01      	subs	r3, #1
 8001424:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f9      	bne.n	8001420 <ADC_DelayMicroSecond+0x20>
  } 
}
 800142c:	46c0      	nop			; (mov r8, r8)
 800142e:	46bd      	mov	sp, r7
 8001430:	b004      	add	sp, #16
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000000 	.word	0x20000000
 8001438:	000f4240 	.word	0x000f4240

0800143c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	0002      	movs	r2, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	1dfb      	adds	r3, r7, #7
 8001448:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b7f      	cmp	r3, #127	; 0x7f
 8001450:	d932      	bls.n	80014b8 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001452:	4a2f      	ldr	r2, [pc, #188]	; (8001510 <NVIC_SetPriority+0xd4>)
 8001454:	1dfb      	adds	r3, r7, #7
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	0019      	movs	r1, r3
 800145a:	230f      	movs	r3, #15
 800145c:	400b      	ands	r3, r1
 800145e:	3b08      	subs	r3, #8
 8001460:	089b      	lsrs	r3, r3, #2
 8001462:	3306      	adds	r3, #6
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	18d3      	adds	r3, r2, r3
 8001468:	3304      	adds	r3, #4
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	1dfa      	adds	r2, r7, #7
 800146e:	7812      	ldrb	r2, [r2, #0]
 8001470:	0011      	movs	r1, r2
 8001472:	2203      	movs	r2, #3
 8001474:	400a      	ands	r2, r1
 8001476:	00d2      	lsls	r2, r2, #3
 8001478:	21ff      	movs	r1, #255	; 0xff
 800147a:	4091      	lsls	r1, r2
 800147c:	000a      	movs	r2, r1
 800147e:	43d2      	mvns	r2, r2
 8001480:	401a      	ands	r2, r3
 8001482:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	019b      	lsls	r3, r3, #6
 8001488:	22ff      	movs	r2, #255	; 0xff
 800148a:	401a      	ands	r2, r3
 800148c:	1dfb      	adds	r3, r7, #7
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	0018      	movs	r0, r3
 8001492:	2303      	movs	r3, #3
 8001494:	4003      	ands	r3, r0
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800149a:	481d      	ldr	r0, [pc, #116]	; (8001510 <NVIC_SetPriority+0xd4>)
 800149c:	1dfb      	adds	r3, r7, #7
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	001c      	movs	r4, r3
 80014a2:	230f      	movs	r3, #15
 80014a4:	4023      	ands	r3, r4
 80014a6:	3b08      	subs	r3, #8
 80014a8:	089b      	lsrs	r3, r3, #2
 80014aa:	430a      	orrs	r2, r1
 80014ac:	3306      	adds	r3, #6
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	18c3      	adds	r3, r0, r3
 80014b2:	3304      	adds	r3, #4
 80014b4:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80014b6:	e027      	b.n	8001508 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014b8:	4a16      	ldr	r2, [pc, #88]	; (8001514 <NVIC_SetPriority+0xd8>)
 80014ba:	1dfb      	adds	r3, r7, #7
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	b25b      	sxtb	r3, r3
 80014c0:	089b      	lsrs	r3, r3, #2
 80014c2:	33c0      	adds	r3, #192	; 0xc0
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	589b      	ldr	r3, [r3, r2]
 80014c8:	1dfa      	adds	r2, r7, #7
 80014ca:	7812      	ldrb	r2, [r2, #0]
 80014cc:	0011      	movs	r1, r2
 80014ce:	2203      	movs	r2, #3
 80014d0:	400a      	ands	r2, r1
 80014d2:	00d2      	lsls	r2, r2, #3
 80014d4:	21ff      	movs	r1, #255	; 0xff
 80014d6:	4091      	lsls	r1, r2
 80014d8:	000a      	movs	r2, r1
 80014da:	43d2      	mvns	r2, r2
 80014dc:	401a      	ands	r2, r3
 80014de:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	019b      	lsls	r3, r3, #6
 80014e4:	22ff      	movs	r2, #255	; 0xff
 80014e6:	401a      	ands	r2, r3
 80014e8:	1dfb      	adds	r3, r7, #7
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	0018      	movs	r0, r3
 80014ee:	2303      	movs	r3, #3
 80014f0:	4003      	ands	r3, r0
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014f6:	4807      	ldr	r0, [pc, #28]	; (8001514 <NVIC_SetPriority+0xd8>)
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b25b      	sxtb	r3, r3
 80014fe:	089b      	lsrs	r3, r3, #2
 8001500:	430a      	orrs	r2, r1
 8001502:	33c0      	adds	r3, #192	; 0xc0
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	501a      	str	r2, [r3, r0]
}
 8001508:	46c0      	nop			; (mov r8, r8)
 800150a:	46bd      	mov	sp, r7
 800150c:	b003      	add	sp, #12
 800150e:	bd90      	pop	{r4, r7, pc}
 8001510:	e000ed00 	.word	0xe000ed00
 8001514:	e000e100 	.word	0xe000e100

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	4a0c      	ldr	r2, [pc, #48]	; (8001558 <SysTick_Config+0x40>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d901      	bls.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e010      	b.n	8001550 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <SysTick_Config+0x44>)
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	3a01      	subs	r2, #1
 8001534:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	2301      	movs	r3, #1
 8001538:	425b      	negs	r3, r3
 800153a:	2103      	movs	r1, #3
 800153c:	0018      	movs	r0, r3
 800153e:	f7ff ff7d 	bl	800143c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001542:	4b06      	ldr	r3, [pc, #24]	; (800155c <SysTick_Config+0x44>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001548:	4b04      	ldr	r3, [pc, #16]	; (800155c <SysTick_Config+0x44>)
 800154a:	2207      	movs	r2, #7
 800154c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154e:	2300      	movs	r3, #0
}
 8001550:	0018      	movs	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	b002      	add	sp, #8
 8001556:	bd80      	pop	{r7, pc}
 8001558:	00ffffff 	.word	0x00ffffff
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	210f      	movs	r1, #15
 800156c:	187b      	adds	r3, r7, r1
 800156e:	1c02      	adds	r2, r0, #0
 8001570:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	187b      	adds	r3, r7, r1
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	b25b      	sxtb	r3, r3
 800157a:	0011      	movs	r1, r2
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff ff5d 	bl	800143c <NVIC_SetPriority>
}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b004      	add	sp, #16
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	0018      	movs	r0, r3
 8001596:	f7ff ffbf 	bl	8001518 <SysTick_Config>
 800159a:	0003      	movs	r3, r0
}
 800159c:	0018      	movs	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	b002      	add	sp, #8
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80015ba:	e149      	b.n	8001850 <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2101      	movs	r1, #1
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	4091      	lsls	r1, r2
 80015c6:	000a      	movs	r2, r1
 80015c8:	4013      	ands	r3, r2
 80015ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d100      	bne.n	80015d4 <HAL_GPIO_Init+0x30>
 80015d2:	e13a      	b.n	800184a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d00b      	beq.n	80015f4 <HAL_GPIO_Init+0x50>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d007      	beq.n	80015f4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015e8:	2b11      	cmp	r3, #17
 80015ea:	d003      	beq.n	80015f4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b12      	cmp	r3, #18
 80015f2:	d130      	bne.n	8001656 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	2203      	movs	r2, #3
 8001600:	409a      	lsls	r2, r3
 8001602:	0013      	movs	r3, r2
 8001604:	43da      	mvns	r2, r3
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	68da      	ldr	r2, [r3, #12]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	409a      	lsls	r2, r3
 8001616:	0013      	movs	r3, r2
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4313      	orrs	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800162a:	2201      	movs	r2, #1
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	409a      	lsls	r2, r3
 8001630:	0013      	movs	r3, r2
 8001632:	43da      	mvns	r2, r3
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4013      	ands	r3, r2
 8001638:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	091b      	lsrs	r3, r3, #4
 8001640:	2201      	movs	r2, #1
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	409a      	lsls	r2, r3
 8001648:	0013      	movs	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	2203      	movs	r2, #3
 8001662:	409a      	lsls	r2, r3
 8001664:	0013      	movs	r3, r2
 8001666:	43da      	mvns	r2, r3
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	4013      	ands	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	689a      	ldr	r2, [r3, #8]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	409a      	lsls	r2, r3
 8001678:	0013      	movs	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d003      	beq.n	8001696 <HAL_GPIO_Init+0xf2>
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	2b12      	cmp	r3, #18
 8001694:	d123      	bne.n	80016de <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	08da      	lsrs	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3208      	adds	r2, #8
 800169e:	0092      	lsls	r2, r2, #2
 80016a0:	58d3      	ldr	r3, [r2, r3]
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	2207      	movs	r2, #7
 80016a8:	4013      	ands	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	220f      	movs	r2, #15
 80016ae:	409a      	lsls	r2, r3
 80016b0:	0013      	movs	r3, r2
 80016b2:	43da      	mvns	r2, r3
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	4013      	ands	r3, r2
 80016b8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	691a      	ldr	r2, [r3, #16]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	2107      	movs	r1, #7
 80016c2:	400b      	ands	r3, r1
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	409a      	lsls	r2, r3
 80016c8:	0013      	movs	r3, r2
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	08da      	lsrs	r2, r3, #3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3208      	adds	r2, #8
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	6939      	ldr	r1, [r7, #16]
 80016dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	2203      	movs	r2, #3
 80016ea:	409a      	lsls	r2, r3
 80016ec:	0013      	movs	r3, r2
 80016ee:	43da      	mvns	r2, r3
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4013      	ands	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2203      	movs	r2, #3
 80016fc:	401a      	ands	r2, r3
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	409a      	lsls	r2, r3
 8001704:	0013      	movs	r3, r2
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	4313      	orrs	r3, r2
 800170a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685a      	ldr	r2, [r3, #4]
 8001716:	2380      	movs	r3, #128	; 0x80
 8001718:	055b      	lsls	r3, r3, #21
 800171a:	4013      	ands	r3, r2
 800171c:	d100      	bne.n	8001720 <HAL_GPIO_Init+0x17c>
 800171e:	e094      	b.n	800184a <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001720:	4b51      	ldr	r3, [pc, #324]	; (8001868 <HAL_GPIO_Init+0x2c4>)
 8001722:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001724:	4b50      	ldr	r3, [pc, #320]	; (8001868 <HAL_GPIO_Init+0x2c4>)
 8001726:	2101      	movs	r1, #1
 8001728:	430a      	orrs	r2, r1
 800172a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800172c:	4a4f      	ldr	r2, [pc, #316]	; (800186c <HAL_GPIO_Init+0x2c8>)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	3302      	adds	r3, #2
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	589b      	ldr	r3, [r3, r2]
 8001738:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	2203      	movs	r2, #3
 800173e:	4013      	ands	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	220f      	movs	r2, #15
 8001744:	409a      	lsls	r2, r3
 8001746:	0013      	movs	r3, r2
 8001748:	43da      	mvns	r2, r3
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	23a0      	movs	r3, #160	; 0xa0
 8001754:	05db      	lsls	r3, r3, #23
 8001756:	429a      	cmp	r2, r3
 8001758:	d013      	beq.n	8001782 <HAL_GPIO_Init+0x1de>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a44      	ldr	r2, [pc, #272]	; (8001870 <HAL_GPIO_Init+0x2cc>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d00d      	beq.n	800177e <HAL_GPIO_Init+0x1da>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a43      	ldr	r2, [pc, #268]	; (8001874 <HAL_GPIO_Init+0x2d0>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d007      	beq.n	800177a <HAL_GPIO_Init+0x1d6>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4a42      	ldr	r2, [pc, #264]	; (8001878 <HAL_GPIO_Init+0x2d4>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d101      	bne.n	8001776 <HAL_GPIO_Init+0x1d2>
 8001772:	2305      	movs	r3, #5
 8001774:	e006      	b.n	8001784 <HAL_GPIO_Init+0x1e0>
 8001776:	2306      	movs	r3, #6
 8001778:	e004      	b.n	8001784 <HAL_GPIO_Init+0x1e0>
 800177a:	2302      	movs	r3, #2
 800177c:	e002      	b.n	8001784 <HAL_GPIO_Init+0x1e0>
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <HAL_GPIO_Init+0x1e0>
 8001782:	2300      	movs	r3, #0
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	2103      	movs	r1, #3
 8001788:	400a      	ands	r2, r1
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	4093      	lsls	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001794:	4935      	ldr	r1, [pc, #212]	; (800186c <HAL_GPIO_Init+0x2c8>)
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	3302      	adds	r3, #2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a2:	4b36      	ldr	r3, [pc, #216]	; (800187c <HAL_GPIO_Init+0x2d8>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	43da      	mvns	r2, r3
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	4013      	ands	r3, r2
 80017b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	025b      	lsls	r3, r3, #9
 80017ba:	4013      	ands	r3, r2
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017c6:	4b2d      	ldr	r3, [pc, #180]	; (800187c <HAL_GPIO_Init+0x2d8>)
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80017cc:	4b2b      	ldr	r3, [pc, #172]	; (800187c <HAL_GPIO_Init+0x2d8>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	43da      	mvns	r2, r3
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	4013      	ands	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	029b      	lsls	r3, r3, #10
 80017e4:	4013      	ands	r3, r2
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017f0:	4b22      	ldr	r3, [pc, #136]	; (800187c <HAL_GPIO_Init+0x2d8>)
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017f6:	4b21      	ldr	r3, [pc, #132]	; (800187c <HAL_GPIO_Init+0x2d8>)
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	43da      	mvns	r2, r3
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	2380      	movs	r3, #128	; 0x80
 800180c:	035b      	lsls	r3, r3, #13
 800180e:	4013      	ands	r3, r2
 8001810:	d003      	beq.n	800181a <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4313      	orrs	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800181a:	4b18      	ldr	r3, [pc, #96]	; (800187c <HAL_GPIO_Init+0x2d8>)
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001820:	4b16      	ldr	r3, [pc, #88]	; (800187c <HAL_GPIO_Init+0x2d8>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	43da      	mvns	r2, r3
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	4013      	ands	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	039b      	lsls	r3, r3, #14
 8001838:	4013      	ands	r3, r2
 800183a:	d003      	beq.n	8001844 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	4313      	orrs	r3, r2
 8001842:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001844:	4b0d      	ldr	r3, [pc, #52]	; (800187c <HAL_GPIO_Init+0x2d8>)
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3301      	adds	r3, #1
 800184e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	40da      	lsrs	r2, r3
 8001858:	1e13      	subs	r3, r2, #0
 800185a:	d000      	beq.n	800185e <HAL_GPIO_Init+0x2ba>
 800185c:	e6ae      	b.n	80015bc <HAL_GPIO_Init+0x18>
  }
}
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	46bd      	mov	sp, r7
 8001862:	b006      	add	sp, #24
 8001864:	bd80      	pop	{r7, pc}
 8001866:	46c0      	nop			; (mov r8, r8)
 8001868:	40021000 	.word	0x40021000
 800186c:	40010000 	.word	0x40010000
 8001870:	50000400 	.word	0x50000400
 8001874:	50000800 	.word	0x50000800
 8001878:	50001c00 	.word	0x50001c00
 800187c:	40010400 	.word	0x40010400

08001880 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	0008      	movs	r0, r1
 800188a:	0011      	movs	r1, r2
 800188c:	1cbb      	adds	r3, r7, #2
 800188e:	1c02      	adds	r2, r0, #0
 8001890:	801a      	strh	r2, [r3, #0]
 8001892:	1c7b      	adds	r3, r7, #1
 8001894:	1c0a      	adds	r2, r1, #0
 8001896:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001898:	1c7b      	adds	r3, r7, #1
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d004      	beq.n	80018aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018a0:	1cbb      	adds	r3, r7, #2
 80018a2:	881a      	ldrh	r2, [r3, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80018a8:	e003      	b.n	80018b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80018aa:	1cbb      	adds	r3, r7, #2
 80018ac:	881a      	ldrh	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	46bd      	mov	sp, r7
 80018b6:	b002      	add	sp, #8
 80018b8:	bd80      	pop	{r7, pc}

080018ba <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b084      	sub	sp, #16
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
 80018c2:	000a      	movs	r2, r1
 80018c4:	1cbb      	adds	r3, r7, #2
 80018c6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	695b      	ldr	r3, [r3, #20]
 80018cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018ce:	1cbb      	adds	r3, r7, #2
 80018d0:	881b      	ldrh	r3, [r3, #0]
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	4013      	ands	r3, r2
 80018d6:	041a      	lsls	r2, r3, #16
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	43db      	mvns	r3, r3
 80018dc:	1cb9      	adds	r1, r7, #2
 80018de:	8809      	ldrh	r1, [r1, #0]
 80018e0:	400b      	ands	r3, r1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	619a      	str	r2, [r3, #24]
}
 80018e8:	46c0      	nop			; (mov r8, r8)
 80018ea:	46bd      	mov	sp, r7
 80018ec:	b004      	add	sp, #16
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d101      	bne.n	8001902 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e082      	b.n	8001a08 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2241      	movs	r2, #65	; 0x41
 8001906:	5c9b      	ldrb	r3, [r3, r2]
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b00      	cmp	r3, #0
 800190c:	d107      	bne.n	800191e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2240      	movs	r2, #64	; 0x40
 8001912:	2100      	movs	r1, #0
 8001914:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	0018      	movs	r0, r3
 800191a:	f7ff f9db 	bl	8000cd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2241      	movs	r2, #65	; 0x41
 8001922:	2124      	movs	r1, #36	; 0x24
 8001924:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2101      	movs	r1, #1
 8001932:	438a      	bics	r2, r1
 8001934:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4934      	ldr	r1, [pc, #208]	; (8001a10 <HAL_I2C_Init+0x120>)
 8001940:	400a      	ands	r2, r1
 8001942:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689a      	ldr	r2, [r3, #8]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4931      	ldr	r1, [pc, #196]	; (8001a14 <HAL_I2C_Init+0x124>)
 8001950:	400a      	ands	r2, r1
 8001952:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d108      	bne.n	800196e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	0209      	lsls	r1, r1, #8
 8001968:	430a      	orrs	r2, r1
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	e007      	b.n	800197e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2184      	movs	r1, #132	; 0x84
 8001978:	0209      	lsls	r1, r1, #8
 800197a:	430a      	orrs	r2, r1
 800197c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	2b02      	cmp	r3, #2
 8001984:	d104      	bne.n	8001990 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2280      	movs	r2, #128	; 0x80
 800198c:	0112      	lsls	r2, r2, #4
 800198e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	491f      	ldr	r1, [pc, #124]	; (8001a18 <HAL_I2C_Init+0x128>)
 800199c:	430a      	orrs	r2, r1
 800199e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68da      	ldr	r2, [r3, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	491a      	ldr	r1, [pc, #104]	; (8001a14 <HAL_I2C_Init+0x124>)
 80019ac:	400a      	ands	r2, r1
 80019ae:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	695b      	ldr	r3, [r3, #20]
 80019b8:	431a      	orrs	r2, r3
 80019ba:	0011      	movs	r1, r2
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	021a      	lsls	r2, r3, #8
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	430a      	orrs	r2, r1
 80019c8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69d9      	ldr	r1, [r3, #28]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a1a      	ldr	r2, [r3, #32]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	430a      	orrs	r2, r1
 80019d8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2101      	movs	r1, #1
 80019e6:	430a      	orrs	r2, r1
 80019e8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2241      	movs	r2, #65	; 0x41
 80019f4:	2120      	movs	r1, #32
 80019f6:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2242      	movs	r2, #66	; 0x42
 8001a02:	2100      	movs	r1, #0
 8001a04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	0018      	movs	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	b002      	add	sp, #8
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	f0ffffff 	.word	0xf0ffffff
 8001a14:	ffff7fff 	.word	0xffff7fff
 8001a18:	02008000 	.word	0x02008000

08001a1c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2241      	movs	r2, #65	; 0x41
 8001a2a:	5c9b      	ldrb	r3, [r3, r2]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b20      	cmp	r3, #32
 8001a30:	d138      	bne.n	8001aa4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2240      	movs	r2, #64	; 0x40
 8001a36:	5c9b      	ldrb	r3, [r3, r2]
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d101      	bne.n	8001a40 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	e032      	b.n	8001aa6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2240      	movs	r2, #64	; 0x40
 8001a44:	2101      	movs	r1, #1
 8001a46:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2241      	movs	r2, #65	; 0x41
 8001a4c:	2124      	movs	r1, #36	; 0x24
 8001a4e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	438a      	bics	r2, r1
 8001a5e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4911      	ldr	r1, [pc, #68]	; (8001ab0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001a6c:	400a      	ands	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6819      	ldr	r1, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2241      	movs	r2, #65	; 0x41
 8001a94:	2120      	movs	r1, #32
 8001a96:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2240      	movs	r2, #64	; 0x40
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	e000      	b.n	8001aa6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001aa4:	2302      	movs	r3, #2
  }
}
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	b002      	add	sp, #8
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	46c0      	nop			; (mov r8, r8)
 8001ab0:	ffffefff 	.word	0xffffefff

08001ab4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2241      	movs	r2, #65	; 0x41
 8001ac2:	5c9b      	ldrb	r3, [r3, r2]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b20      	cmp	r3, #32
 8001ac8:	d139      	bne.n	8001b3e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2240      	movs	r2, #64	; 0x40
 8001ace:	5c9b      	ldrb	r3, [r3, r2]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d101      	bne.n	8001ad8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	e033      	b.n	8001b40 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2240      	movs	r2, #64	; 0x40
 8001adc:	2101      	movs	r1, #1
 8001ade:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2241      	movs	r2, #65	; 0x41
 8001ae4:	2124      	movs	r1, #36	; 0x24
 8001ae6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2101      	movs	r1, #1
 8001af4:	438a      	bics	r2, r1
 8001af6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001b04:	4013      	ands	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	021b      	lsls	r3, r3, #8
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	430a      	orrs	r2, r1
 8001b28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2241      	movs	r2, #65	; 0x41
 8001b2e:	2120      	movs	r1, #32
 8001b30:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2240      	movs	r2, #64	; 0x40
 8001b36:	2100      	movs	r1, #0
 8001b38:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e000      	b.n	8001b40 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001b3e:	2302      	movs	r3, #2
  }
}
 8001b40:	0018      	movs	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b004      	add	sp, #16
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	fffff0ff 	.word	0xfffff0ff

08001b4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b4c:	b5b0      	push	{r4, r5, r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	f000 fb6a 	bl	8002234 <HAL_RCC_OscConfig+0x6e8>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b60:	4bc7      	ldr	r3, [pc, #796]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	220c      	movs	r2, #12
 8001b66:	4013      	ands	r3, r2
 8001b68:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b6a:	4bc5      	ldr	r3, [pc, #788]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001b6c:	68da      	ldr	r2, [r3, #12]
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	025b      	lsls	r3, r3, #9
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d100      	bne.n	8001b82 <HAL_RCC_OscConfig+0x36>
 8001b80:	e07d      	b.n	8001c7e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d007      	beq.n	8001b98 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	2b0c      	cmp	r3, #12
 8001b8c:	d112      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x68>
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	025b      	lsls	r3, r3, #9
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d10d      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b98:	4bb9      	ldr	r3, [pc, #740]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	029b      	lsls	r3, r3, #10
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d100      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5a>
 8001ba4:	e06a      	b.n	8001c7c <HAL_RCC_OscConfig+0x130>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d166      	bne.n	8001c7c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	f000 fb40 	bl	8002234 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685a      	ldr	r2, [r3, #4]
 8001bb8:	2380      	movs	r3, #128	; 0x80
 8001bba:	025b      	lsls	r3, r3, #9
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d107      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x84>
 8001bc0:	4baf      	ldr	r3, [pc, #700]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4bae      	ldr	r3, [pc, #696]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	0249      	lsls	r1, r1, #9
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	e027      	b.n	8001c20 <HAL_RCC_OscConfig+0xd4>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685a      	ldr	r2, [r3, #4]
 8001bd4:	23a0      	movs	r3, #160	; 0xa0
 8001bd6:	02db      	lsls	r3, r3, #11
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d10e      	bne.n	8001bfa <HAL_RCC_OscConfig+0xae>
 8001bdc:	4ba8      	ldr	r3, [pc, #672]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	4ba7      	ldr	r3, [pc, #668]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001be2:	2180      	movs	r1, #128	; 0x80
 8001be4:	02c9      	lsls	r1, r1, #11
 8001be6:	430a      	orrs	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	4ba5      	ldr	r3, [pc, #660]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	4ba4      	ldr	r3, [pc, #656]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bf0:	2180      	movs	r1, #128	; 0x80
 8001bf2:	0249      	lsls	r1, r1, #9
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	e012      	b.n	8001c20 <HAL_RCC_OscConfig+0xd4>
 8001bfa:	4ba1      	ldr	r3, [pc, #644]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	4ba0      	ldr	r3, [pc, #640]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c00:	49a0      	ldr	r1, [pc, #640]	; (8001e84 <HAL_RCC_OscConfig+0x338>)
 8001c02:	400a      	ands	r2, r1
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	4b9e      	ldr	r3, [pc, #632]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	; 0x80
 8001c0c:	025b      	lsls	r3, r3, #9
 8001c0e:	4013      	ands	r3, r2
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	4b9a      	ldr	r3, [pc, #616]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	4b99      	ldr	r3, [pc, #612]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c1a:	499b      	ldr	r1, [pc, #620]	; (8001e88 <HAL_RCC_OscConfig+0x33c>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d014      	beq.n	8001c52 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff f9c4 	bl	8000fb4 <HAL_GetTick>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c32:	f7ff f9bf 	bl	8000fb4 <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b64      	cmp	r3, #100	; 0x64
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e2f7      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c44:	4b8e      	ldr	r3, [pc, #568]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	029b      	lsls	r3, r3, #10
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0xe6>
 8001c50:	e015      	b.n	8001c7e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c52:	f7ff f9af 	bl	8000fb4 <HAL_GetTick>
 8001c56:	0003      	movs	r3, r0
 8001c58:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c5c:	f7ff f9aa 	bl	8000fb4 <HAL_GetTick>
 8001c60:	0002      	movs	r2, r0
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b64      	cmp	r3, #100	; 0x64
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e2e2      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c6e:	4b84      	ldr	r3, [pc, #528]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	029b      	lsls	r3, r3, #10
 8001c76:	4013      	ands	r3, r2
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0x110>
 8001c7a:	e000      	b.n	8001c7e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2202      	movs	r2, #2
 8001c84:	4013      	ands	r3, r2
 8001c86:	d100      	bne.n	8001c8a <HAL_RCC_OscConfig+0x13e>
 8001c88:	e098      	b.n	8001dbc <HAL_RCC_OscConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c92:	2220      	movs	r2, #32
 8001c94:	4013      	ands	r3, r2
 8001c96:	d009      	beq.n	8001cac <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001c98:	4b79      	ldr	r3, [pc, #484]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b78      	ldr	r3, [pc, #480]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001c9e:	2120      	movs	r1, #32
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	4393      	bics	r3, r2
 8001caa:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cac:	69fb      	ldr	r3, [r7, #28]
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d005      	beq.n	8001cbe <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	2b0c      	cmp	r3, #12
 8001cb6:	d13d      	bne.n	8001d34 <HAL_RCC_OscConfig+0x1e8>
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d13a      	bne.n	8001d34 <HAL_RCC_OscConfig+0x1e8>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001cbe:	4b70      	ldr	r3, [pc, #448]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2204      	movs	r2, #4
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d004      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x186>
 8001cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e2b0      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd2:	4b6b      	ldr	r3, [pc, #428]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	4a6d      	ldr	r2, [pc, #436]	; (8001e8c <HAL_RCC_OscConfig+0x340>)
 8001cd8:	4013      	ands	r3, r2
 8001cda:	0019      	movs	r1, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	021a      	lsls	r2, r3, #8
 8001ce2:	4b67      	ldr	r3, [pc, #412]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001ce4:	430a      	orrs	r2, r1
 8001ce6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ce8:	4b65      	ldr	r3, [pc, #404]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2209      	movs	r2, #9
 8001cee:	4393      	bics	r3, r2
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cfa:	f000 fbcb 	bl	8002494 <HAL_RCC_GetSysClockFreq>
 8001cfe:	0001      	movs	r1, r0
 8001d00:	4b5f      	ldr	r3, [pc, #380]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	220f      	movs	r2, #15
 8001d08:	4013      	ands	r3, r2
 8001d0a:	4a61      	ldr	r2, [pc, #388]	; (8001e90 <HAL_RCC_OscConfig+0x344>)
 8001d0c:	5cd3      	ldrb	r3, [r2, r3]
 8001d0e:	000a      	movs	r2, r1
 8001d10:	40da      	lsrs	r2, r3
 8001d12:	4b60      	ldr	r3, [pc, #384]	; (8001e94 <HAL_RCC_OscConfig+0x348>)
 8001d14:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001d16:	2513      	movs	r5, #19
 8001d18:	197c      	adds	r4, r7, r5
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f7ff f904 	bl	8000f28 <HAL_InitTick>
 8001d20:	0003      	movs	r3, r0
 8001d22:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001d24:	197b      	adds	r3, r7, r5
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d047      	beq.n	8001dbc <HAL_RCC_OscConfig+0x270>
      {
        return status;
 8001d2c:	2313      	movs	r3, #19
 8001d2e:	18fb      	adds	r3, r7, r3
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	e27f      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d027      	beq.n	8001d8a <HAL_RCC_OscConfig+0x23e>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d3a:	4b51      	ldr	r3, [pc, #324]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2209      	movs	r2, #9
 8001d40:	4393      	bics	r3, r2
 8001d42:	0019      	movs	r1, r3
 8001d44:	4b4e      	ldr	r3, [pc, #312]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4c:	f7ff f932 	bl	8000fb4 <HAL_GetTick>
 8001d50:	0003      	movs	r3, r0
 8001d52:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d54:	e008      	b.n	8001d68 <HAL_RCC_OscConfig+0x21c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d56:	f7ff f92d 	bl	8000fb4 <HAL_GetTick>
 8001d5a:	0002      	movs	r2, r0
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b02      	cmp	r3, #2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x21c>
          {
            return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e265      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d68:	4b45      	ldr	r3, [pc, #276]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	4013      	ands	r3, r2
 8001d70:	d0f1      	beq.n	8001d56 <HAL_RCC_OscConfig+0x20a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d72:	4b43      	ldr	r3, [pc, #268]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	4a45      	ldr	r2, [pc, #276]	; (8001e8c <HAL_RCC_OscConfig+0x340>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	021a      	lsls	r2, r3, #8
 8001d82:	4b3f      	ldr	r3, [pc, #252]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d84:	430a      	orrs	r2, r1
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	e018      	b.n	8001dbc <HAL_RCC_OscConfig+0x270>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d8a:	4b3d      	ldr	r3, [pc, #244]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001d90:	2101      	movs	r1, #1
 8001d92:	438a      	bics	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d96:	f7ff f90d 	bl	8000fb4 <HAL_GetTick>
 8001d9a:	0003      	movs	r3, r0
 8001d9c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_OscConfig+0x266>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001da0:	f7ff f908 	bl	8000fb4 <HAL_GetTick>
 8001da4:	0002      	movs	r2, r0
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_OscConfig+0x266>
          {
            return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e240      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001db2:	4b33      	ldr	r3, [pc, #204]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2204      	movs	r2, #4
 8001db8:	4013      	ands	r3, r2
 8001dba:	d1f1      	bne.n	8001da0 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2210      	movs	r2, #16
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d100      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x27c>
 8001dc6:	e09e      	b.n	8001f06 <HAL_RCC_OscConfig+0x3ba>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d13f      	bne.n	8001e4e <HAL_RCC_OscConfig+0x302>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001dce:	4b2c      	ldr	r3, [pc, #176]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	2380      	movs	r3, #128	; 0x80
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d005      	beq.n	8001de6 <HAL_RCC_OscConfig+0x29a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d101      	bne.n	8001de6 <HAL_RCC_OscConfig+0x29a>
      {
        return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e226      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001de6:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <HAL_RCC_OscConfig+0x34c>)
 8001dec:	4013      	ands	r3, r2
 8001dee:	0019      	movs	r1, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a1a      	ldr	r2, [r3, #32]
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001df6:	430a      	orrs	r2, r1
 8001df8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	0a19      	lsrs	r1, r3, #8
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	061a      	lsls	r2, r3, #24
 8001e08:	4b1d      	ldr	r3, [pc, #116]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	0b5b      	lsrs	r3, r3, #13
 8001e14:	3301      	adds	r3, #1
 8001e16:	2280      	movs	r2, #128	; 0x80
 8001e18:	0212      	lsls	r2, r2, #8
 8001e1a:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e1c:	4b18      	ldr	r3, [pc, #96]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	091b      	lsrs	r3, r3, #4
 8001e22:	210f      	movs	r1, #15
 8001e24:	400b      	ands	r3, r1
 8001e26:	491a      	ldr	r1, [pc, #104]	; (8001e90 <HAL_RCC_OscConfig+0x344>)
 8001e28:	5ccb      	ldrb	r3, [r1, r3]
 8001e2a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e2c:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_RCC_OscConfig+0x348>)
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001e30:	2513      	movs	r5, #19
 8001e32:	197c      	adds	r4, r7, r5
 8001e34:	2000      	movs	r0, #0
 8001e36:	f7ff f877 	bl	8000f28 <HAL_InitTick>
 8001e3a:	0003      	movs	r3, r0
 8001e3c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001e3e:	197b      	adds	r3, r7, r5
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d05f      	beq.n	8001f06 <HAL_RCC_OscConfig+0x3ba>
        {
          return status;
 8001e46:	2313      	movs	r3, #19
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	e1f2      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d03d      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x386>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e56:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_OscConfig+0x334>)
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	0049      	lsls	r1, r1, #1
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7ff f8a6 	bl	8000fb4 <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e6c:	e016      	b.n	8001e9c <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e6e:	f7ff f8a1 	bl	8000fb4 <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d90f      	bls.n	8001e9c <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e1d9      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
 8001e80:	40021000 	.word	0x40021000
 8001e84:	fffeffff 	.word	0xfffeffff
 8001e88:	fffbffff 	.word	0xfffbffff
 8001e8c:	ffffe0ff 	.word	0xffffe0ff
 8001e90:	080030a4 	.word	0x080030a4
 8001e94:	20000000 	.word	0x20000000
 8001e98:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001e9c:	4bca      	ldr	r3, [pc, #808]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d0e2      	beq.n	8001e6e <HAL_RCC_OscConfig+0x322>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ea8:	4bc7      	ldr	r3, [pc, #796]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4ac7      	ldr	r2, [pc, #796]	; (80021cc <HAL_RCC_OscConfig+0x680>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	0019      	movs	r1, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1a      	ldr	r2, [r3, #32]
 8001eb6:	4bc4      	ldr	r3, [pc, #784]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ebc:	4bc2      	ldr	r3, [pc, #776]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	0a19      	lsrs	r1, r3, #8
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	061a      	lsls	r2, r3, #24
 8001eca:	4bbf      	ldr	r3, [pc, #764]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	e019      	b.n	8001f06 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ed2:	4bbd      	ldr	r3, [pc, #756]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4bbc      	ldr	r3, [pc, #752]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001ed8:	49bd      	ldr	r1, [pc, #756]	; (80021d0 <HAL_RCC_OscConfig+0x684>)
 8001eda:	400a      	ands	r2, r1
 8001edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff f869 	bl	8000fb4 <HAL_GetTick>
 8001ee2:	0003      	movs	r3, r0
 8001ee4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ee8:	f7ff f864 	bl	8000fb4 <HAL_GetTick>
 8001eec:	0002      	movs	r2, r0
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e19c      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001efa:	4bb3      	ldr	r3, [pc, #716]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4013      	ands	r3, r2
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2208      	movs	r2, #8
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	d036      	beq.n	8001f7e <HAL_RCC_OscConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d019      	beq.n	8001f4c <HAL_RCC_OscConfig+0x400>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f18:	4bab      	ldr	r3, [pc, #684]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f1c:	4baa      	ldr	r3, [pc, #680]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f1e:	2101      	movs	r1, #1
 8001f20:	430a      	orrs	r2, r1
 8001f22:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f24:	f7ff f846 	bl	8000fb4 <HAL_GetTick>
 8001f28:	0003      	movs	r3, r0
 8001f2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f2e:	f7ff f841 	bl	8000fb4 <HAL_GetTick>
 8001f32:	0002      	movs	r2, r0
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e179      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f40:	4ba1      	ldr	r3, [pc, #644]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f44:	2202      	movs	r2, #2
 8001f46:	4013      	ands	r3, r2
 8001f48:	d0f1      	beq.n	8001f2e <HAL_RCC_OscConfig+0x3e2>
 8001f4a:	e018      	b.n	8001f7e <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f4c:	4b9e      	ldr	r3, [pc, #632]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001f50:	4b9d      	ldr	r3, [pc, #628]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f52:	2101      	movs	r1, #1
 8001f54:	438a      	bics	r2, r1
 8001f56:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f58:	f7ff f82c 	bl	8000fb4 <HAL_GetTick>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f62:	f7ff f827 	bl	8000fb4 <HAL_GetTick>
 8001f66:	0002      	movs	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e15f      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f74:	4b94      	ldr	r3, [pc, #592]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f78:	2202      	movs	r2, #2
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d1f1      	bne.n	8001f62 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2204      	movs	r2, #4
 8001f84:	4013      	ands	r3, r2
 8001f86:	d100      	bne.n	8001f8a <HAL_RCC_OscConfig+0x43e>
 8001f88:	e0af      	b.n	80020ea <HAL_RCC_OscConfig+0x59e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2323      	movs	r3, #35	; 0x23
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	2200      	movs	r2, #0
 8001f90:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f92:	4b8d      	ldr	r3, [pc, #564]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001f94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	055b      	lsls	r3, r3, #21
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d10a      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x468>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9e:	4b8a      	ldr	r3, [pc, #552]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fa2:	4b89      	ldr	r3, [pc, #548]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8001fa4:	2180      	movs	r1, #128	; 0x80
 8001fa6:	0549      	lsls	r1, r1, #21
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001fac:	2323      	movs	r3, #35	; 0x23
 8001fae:	18fb      	adds	r3, r7, r3
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	4b87      	ldr	r3, [pc, #540]	; (80021d4 <HAL_RCC_OscConfig+0x688>)
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2380      	movs	r3, #128	; 0x80
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d11a      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x4aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc0:	4b84      	ldr	r3, [pc, #528]	; (80021d4 <HAL_RCC_OscConfig+0x688>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b83      	ldr	r3, [pc, #524]	; (80021d4 <HAL_RCC_OscConfig+0x688>)
 8001fc6:	2180      	movs	r1, #128	; 0x80
 8001fc8:	0049      	lsls	r1, r1, #1
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fce:	f7fe fff1 	bl	8000fb4 <HAL_GetTick>
 8001fd2:	0003      	movs	r3, r0
 8001fd4:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x49e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd8:	f7fe ffec 	bl	8000fb4 <HAL_GetTick>
 8001fdc:	0002      	movs	r2, r0
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b64      	cmp	r3, #100	; 0x64
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e124      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b7a      	ldr	r3, [pc, #488]	; (80021d4 <HAL_RCC_OscConfig+0x688>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d0f0      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x48c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	2380      	movs	r3, #128	; 0x80
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d107      	bne.n	8002012 <HAL_RCC_OscConfig+0x4c6>
 8002002:	4b71      	ldr	r3, [pc, #452]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002004:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002006:	4b70      	ldr	r3, [pc, #448]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002008:	2180      	movs	r1, #128	; 0x80
 800200a:	0049      	lsls	r1, r1, #1
 800200c:	430a      	orrs	r2, r1
 800200e:	651a      	str	r2, [r3, #80]	; 0x50
 8002010:	e031      	b.n	8002076 <HAL_RCC_OscConfig+0x52a>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10c      	bne.n	8002034 <HAL_RCC_OscConfig+0x4e8>
 800201a:	4b6b      	ldr	r3, [pc, #428]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800201c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800201e:	4b6a      	ldr	r3, [pc, #424]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002020:	496b      	ldr	r1, [pc, #428]	; (80021d0 <HAL_RCC_OscConfig+0x684>)
 8002022:	400a      	ands	r2, r1
 8002024:	651a      	str	r2, [r3, #80]	; 0x50
 8002026:	4b68      	ldr	r3, [pc, #416]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002028:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800202a:	4b67      	ldr	r3, [pc, #412]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800202c:	496a      	ldr	r1, [pc, #424]	; (80021d8 <HAL_RCC_OscConfig+0x68c>)
 800202e:	400a      	ands	r2, r1
 8002030:	651a      	str	r2, [r3, #80]	; 0x50
 8002032:	e020      	b.n	8002076 <HAL_RCC_OscConfig+0x52a>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	23a0      	movs	r3, #160	; 0xa0
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	429a      	cmp	r2, r3
 800203e:	d10e      	bne.n	800205e <HAL_RCC_OscConfig+0x512>
 8002040:	4b61      	ldr	r3, [pc, #388]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002042:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002044:	4b60      	ldr	r3, [pc, #384]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002046:	2180      	movs	r1, #128	; 0x80
 8002048:	00c9      	lsls	r1, r1, #3
 800204a:	430a      	orrs	r2, r1
 800204c:	651a      	str	r2, [r3, #80]	; 0x50
 800204e:	4b5e      	ldr	r3, [pc, #376]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002050:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002052:	4b5d      	ldr	r3, [pc, #372]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0049      	lsls	r1, r1, #1
 8002058:	430a      	orrs	r2, r1
 800205a:	651a      	str	r2, [r3, #80]	; 0x50
 800205c:	e00b      	b.n	8002076 <HAL_RCC_OscConfig+0x52a>
 800205e:	4b5a      	ldr	r3, [pc, #360]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002060:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002062:	4b59      	ldr	r3, [pc, #356]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002064:	495a      	ldr	r1, [pc, #360]	; (80021d0 <HAL_RCC_OscConfig+0x684>)
 8002066:	400a      	ands	r2, r1
 8002068:	651a      	str	r2, [r3, #80]	; 0x50
 800206a:	4b57      	ldr	r3, [pc, #348]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800206c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800206e:	4b56      	ldr	r3, [pc, #344]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002070:	4959      	ldr	r1, [pc, #356]	; (80021d8 <HAL_RCC_OscConfig+0x68c>)
 8002072:	400a      	ands	r2, r1
 8002074:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d015      	beq.n	80020aa <HAL_RCC_OscConfig+0x55e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7fe ff99 	bl	8000fb4 <HAL_GetTick>
 8002082:	0003      	movs	r3, r0
 8002084:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002086:	e009      	b.n	800209c <HAL_RCC_OscConfig+0x550>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7fe ff94 	bl	8000fb4 <HAL_GetTick>
 800208c:	0002      	movs	r2, r0
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	4a52      	ldr	r2, [pc, #328]	; (80021dc <HAL_RCC_OscConfig+0x690>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x550>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e0cb      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800209c:	4b4a      	ldr	r3, [pc, #296]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800209e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020a0:	2380      	movs	r3, #128	; 0x80
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4013      	ands	r3, r2
 80020a6:	d0ef      	beq.n	8002088 <HAL_RCC_OscConfig+0x53c>
 80020a8:	e014      	b.n	80020d4 <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020aa:	f7fe ff83 	bl	8000fb4 <HAL_GetTick>
 80020ae:	0003      	movs	r3, r0
 80020b0:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020b2:	e009      	b.n	80020c8 <HAL_RCC_OscConfig+0x57c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7fe ff7e 	bl	8000fb4 <HAL_GetTick>
 80020b8:	0002      	movs	r2, r0
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	4a47      	ldr	r2, [pc, #284]	; (80021dc <HAL_RCC_OscConfig+0x690>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d901      	bls.n	80020c8 <HAL_RCC_OscConfig+0x57c>
        {
          return HAL_TIMEOUT;
 80020c4:	2303      	movs	r3, #3
 80020c6:	e0b5      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020c8:	4b3f      	ldr	r3, [pc, #252]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 80020ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020cc:	2380      	movs	r3, #128	; 0x80
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4013      	ands	r3, r2
 80020d2:	d1ef      	bne.n	80020b4 <HAL_RCC_OscConfig+0x568>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020d4:	2323      	movs	r3, #35	; 0x23
 80020d6:	18fb      	adds	r3, r7, r3
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d105      	bne.n	80020ea <HAL_RCC_OscConfig+0x59e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020de:	4b3a      	ldr	r3, [pc, #232]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 80020e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020e2:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 80020e4:	493e      	ldr	r1, [pc, #248]	; (80021e0 <HAL_RCC_OscConfig+0x694>)
 80020e6:	400a      	ands	r2, r1
 80020e8:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d100      	bne.n	80020f4 <HAL_RCC_OscConfig+0x5a8>
 80020f2:	e09e      	b.n	8002232 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	2b0c      	cmp	r3, #12
 80020f8:	d100      	bne.n	80020fc <HAL_RCC_OscConfig+0x5b0>
 80020fa:	e077      	b.n	80021ec <HAL_RCC_OscConfig+0x6a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002100:	2b02      	cmp	r3, #2
 8002102:	d145      	bne.n	8002190 <HAL_RCC_OscConfig+0x644>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002104:	4b30      	ldr	r3, [pc, #192]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800210a:	4936      	ldr	r1, [pc, #216]	; (80021e4 <HAL_RCC_OscConfig+0x698>)
 800210c:	400a      	ands	r2, r1
 800210e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002110:	f7fe ff50 	bl	8000fb4 <HAL_GetTick>
 8002114:	0003      	movs	r3, r0
 8002116:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002118:	e008      	b.n	800212c <HAL_RCC_OscConfig+0x5e0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800211a:	f7fe ff4b 	bl	8000fb4 <HAL_GetTick>
 800211e:	0002      	movs	r2, r0
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d901      	bls.n	800212c <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e083      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800212c:	4b26      	ldr	r3, [pc, #152]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	049b      	lsls	r3, r3, #18
 8002134:	4013      	ands	r3, r2
 8002136:	d1f0      	bne.n	800211a <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002138:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	4a2a      	ldr	r2, [pc, #168]	; (80021e8 <HAL_RCC_OscConfig+0x69c>)
 800213e:	4013      	ands	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214a:	431a      	orrs	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002150:	431a      	orrs	r2, r3
 8002152:	4b1d      	ldr	r3, [pc, #116]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002154:	430a      	orrs	r2, r1
 8002156:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002158:	4b1b      	ldr	r3, [pc, #108]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	4b1a      	ldr	r3, [pc, #104]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 800215e:	2180      	movs	r1, #128	; 0x80
 8002160:	0449      	lsls	r1, r1, #17
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7fe ff25 	bl	8000fb4 <HAL_GetTick>
 800216a:	0003      	movs	r3, r0
 800216c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002170:	f7fe ff20 	bl	8000fb4 <HAL_GetTick>
 8002174:	0002      	movs	r2, r0
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e058      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002182:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	2380      	movs	r3, #128	; 0x80
 8002188:	049b      	lsls	r3, r3, #18
 800218a:	4013      	ands	r3, r2
 800218c:	d0f0      	beq.n	8002170 <HAL_RCC_OscConfig+0x624>
 800218e:	e050      	b.n	8002232 <HAL_RCC_OscConfig+0x6e6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002190:	4b0d      	ldr	r3, [pc, #52]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 8002196:	4913      	ldr	r1, [pc, #76]	; (80021e4 <HAL_RCC_OscConfig+0x698>)
 8002198:	400a      	ands	r2, r1
 800219a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7fe ff0a 	bl	8000fb4 <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x66c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021a6:	f7fe ff05 	bl	8000fb4 <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x66c>
          {
            return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e03d      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_RCC_OscConfig+0x67c>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	049b      	lsls	r3, r3, #18
 80021c0:	4013      	ands	r3, r2
 80021c2:	d1f0      	bne.n	80021a6 <HAL_RCC_OscConfig+0x65a>
 80021c4:	e035      	b.n	8002232 <HAL_RCC_OscConfig+0x6e6>
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	40021000 	.word	0x40021000
 80021cc:	ffff1fff 	.word	0xffff1fff
 80021d0:	fffffeff 	.word	0xfffffeff
 80021d4:	40007000 	.word	0x40007000
 80021d8:	fffffbff 	.word	0xfffffbff
 80021dc:	00001388 	.word	0x00001388
 80021e0:	efffffff 	.word	0xefffffff
 80021e4:	feffffff 	.word	0xfeffffff
 80021e8:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_RCC_OscConfig+0x6ac>
      {
        return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e01d      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021f8:	4b10      	ldr	r3, [pc, #64]	; (800223c <HAL_RCC_OscConfig+0x6f0>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	2380      	movs	r3, #128	; 0x80
 8002202:	025b      	lsls	r3, r3, #9
 8002204:	401a      	ands	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220a:	429a      	cmp	r2, r3
 800220c:	d10f      	bne.n	800222e <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	23f0      	movs	r3, #240	; 0xf0
 8002212:	039b      	lsls	r3, r3, #14
 8002214:	401a      	ands	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800221a:	429a      	cmp	r2, r3
 800221c:	d107      	bne.n	800222e <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	23c0      	movs	r3, #192	; 0xc0
 8002222:	041b      	lsls	r3, r3, #16
 8002224:	401a      	ands	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800222a:	429a      	cmp	r2, r3
 800222c:	d001      	beq.n	8002232 <HAL_RCC_OscConfig+0x6e6>
        {
          return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e000      	b.n	8002234 <HAL_RCC_OscConfig+0x6e8>
        }
      }
    }
  }

  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	0018      	movs	r0, r3
 8002236:	46bd      	mov	sp, r7
 8002238:	b00a      	add	sp, #40	; 0x28
 800223a:	bdb0      	pop	{r4, r5, r7, pc}
 800223c:	40021000 	.word	0x40021000

08002240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002240:	b5b0      	push	{r4, r5, r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e10d      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002254:	4b88      	ldr	r3, [pc, #544]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2201      	movs	r2, #1
 800225a:	4013      	ands	r3, r2
 800225c:	683a      	ldr	r2, [r7, #0]
 800225e:	429a      	cmp	r2, r3
 8002260:	d911      	bls.n	8002286 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002262:	4b85      	ldr	r3, [pc, #532]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2201      	movs	r2, #1
 8002268:	4393      	bics	r3, r2
 800226a:	0019      	movs	r1, r3
 800226c:	4b82      	ldr	r3, [pc, #520]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 800226e:	683a      	ldr	r2, [r7, #0]
 8002270:	430a      	orrs	r2, r1
 8002272:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002274:	4b80      	ldr	r3, [pc, #512]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2201      	movs	r2, #1
 800227a:	4013      	ands	r3, r2
 800227c:	683a      	ldr	r2, [r7, #0]
 800227e:	429a      	cmp	r2, r3
 8002280:	d001      	beq.n	8002286 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e0f4      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2202      	movs	r2, #2
 800228c:	4013      	ands	r3, r2
 800228e:	d009      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002290:	4b7a      	ldr	r3, [pc, #488]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	22f0      	movs	r2, #240	; 0xf0
 8002296:	4393      	bics	r3, r2
 8002298:	0019      	movs	r1, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	4b77      	ldr	r3, [pc, #476]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80022a0:	430a      	orrs	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2201      	movs	r2, #1
 80022aa:	4013      	ands	r3, r2
 80022ac:	d100      	bne.n	80022b0 <HAL_RCC_ClockConfig+0x70>
 80022ae:	e089      	b.n	80023c4 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d107      	bne.n	80022c8 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022b8:	4b70      	ldr	r3, [pc, #448]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	2380      	movs	r3, #128	; 0x80
 80022be:	029b      	lsls	r3, r3, #10
 80022c0:	4013      	ands	r3, r2
 80022c2:	d120      	bne.n	8002306 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0d3      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022d0:	4b6a      	ldr	r3, [pc, #424]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	2380      	movs	r3, #128	; 0x80
 80022d6:	049b      	lsls	r3, r3, #18
 80022d8:	4013      	ands	r3, r2
 80022da:	d114      	bne.n	8002306 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0c7      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d106      	bne.n	80022f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022e8:	4b64      	ldr	r3, [pc, #400]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2204      	movs	r2, #4
 80022ee:	4013      	ands	r3, r2
 80022f0:	d109      	bne.n	8002306 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e0bc      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022f6:	4b61      	ldr	r3, [pc, #388]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	2380      	movs	r3, #128	; 0x80
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4013      	ands	r3, r2
 8002300:	d101      	bne.n	8002306 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e0b4      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002306:	4b5d      	ldr	r3, [pc, #372]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	2203      	movs	r2, #3
 800230c:	4393      	bics	r3, r2
 800230e:	0019      	movs	r1, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685a      	ldr	r2, [r3, #4]
 8002314:	4b59      	ldr	r3, [pc, #356]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002316:	430a      	orrs	r2, r1
 8002318:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800231a:	f7fe fe4b 	bl	8000fb4 <HAL_GetTick>
 800231e:	0003      	movs	r3, r0
 8002320:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d111      	bne.n	800234e <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800232a:	e009      	b.n	8002340 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800232c:	f7fe fe42 	bl	8000fb4 <HAL_GetTick>
 8002330:	0002      	movs	r2, r0
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	4a52      	ldr	r2, [pc, #328]	; (8002480 <HAL_RCC_ClockConfig+0x240>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d901      	bls.n	8002340 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e097      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002340:	4b4e      	ldr	r3, [pc, #312]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	220c      	movs	r2, #12
 8002346:	4013      	ands	r3, r2
 8002348:	2b08      	cmp	r3, #8
 800234a:	d1ef      	bne.n	800232c <HAL_RCC_ClockConfig+0xec>
 800234c:	e03a      	b.n	80023c4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b03      	cmp	r3, #3
 8002354:	d111      	bne.n	800237a <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002356:	e009      	b.n	800236c <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002358:	f7fe fe2c 	bl	8000fb4 <HAL_GetTick>
 800235c:	0002      	movs	r2, r0
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	4a47      	ldr	r2, [pc, #284]	; (8002480 <HAL_RCC_ClockConfig+0x240>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d901      	bls.n	800236c <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e081      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800236c:	4b43      	ldr	r3, [pc, #268]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	220c      	movs	r2, #12
 8002372:	4013      	ands	r3, r2
 8002374:	2b0c      	cmp	r3, #12
 8002376:	d1ef      	bne.n	8002358 <HAL_RCC_ClockConfig+0x118>
 8002378:	e024      	b.n	80023c4 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b01      	cmp	r3, #1
 8002380:	d11b      	bne.n	80023ba <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002382:	e009      	b.n	8002398 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002384:	f7fe fe16 	bl	8000fb4 <HAL_GetTick>
 8002388:	0002      	movs	r2, r0
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	4a3c      	ldr	r2, [pc, #240]	; (8002480 <HAL_RCC_ClockConfig+0x240>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e06b      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002398:	4b38      	ldr	r3, [pc, #224]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	220c      	movs	r2, #12
 800239e:	4013      	ands	r3, r2
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d1ef      	bne.n	8002384 <HAL_RCC_ClockConfig+0x144>
 80023a4:	e00e      	b.n	80023c4 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a6:	f7fe fe05 	bl	8000fb4 <HAL_GetTick>
 80023aa:	0002      	movs	r2, r0
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	4a33      	ldr	r2, [pc, #204]	; (8002480 <HAL_RCC_ClockConfig+0x240>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e05a      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80023ba:	4b30      	ldr	r3, [pc, #192]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	220c      	movs	r2, #12
 80023c0:	4013      	ands	r3, r2
 80023c2:	d1f0      	bne.n	80023a6 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023c4:	4b2c      	ldr	r3, [pc, #176]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2201      	movs	r2, #1
 80023ca:	4013      	ands	r3, r2
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d211      	bcs.n	80023f6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d2:	4b29      	ldr	r3, [pc, #164]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	2201      	movs	r2, #1
 80023d8:	4393      	bics	r3, r2
 80023da:	0019      	movs	r1, r3
 80023dc:	4b26      	ldr	r3, [pc, #152]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e4:	4b24      	ldr	r3, [pc, #144]	; (8002478 <HAL_RCC_ClockConfig+0x238>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2201      	movs	r2, #1
 80023ea:	4013      	ands	r3, r2
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d001      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e03c      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2204      	movs	r2, #4
 80023fc:	4013      	ands	r3, r2
 80023fe:	d009      	beq.n	8002414 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002400:	4b1e      	ldr	r3, [pc, #120]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	4a1f      	ldr	r2, [pc, #124]	; (8002484 <HAL_RCC_ClockConfig+0x244>)
 8002406:	4013      	ands	r3, r2
 8002408:	0019      	movs	r1, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	4b1b      	ldr	r3, [pc, #108]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002410:	430a      	orrs	r2, r1
 8002412:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2208      	movs	r2, #8
 800241a:	4013      	ands	r3, r2
 800241c:	d00a      	beq.n	8002434 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800241e:	4b17      	ldr	r3, [pc, #92]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	4a19      	ldr	r2, [pc, #100]	; (8002488 <HAL_RCC_ClockConfig+0x248>)
 8002424:	4013      	ands	r3, r2
 8002426:	0019      	movs	r1, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	00da      	lsls	r2, r3, #3
 800242e:	4b13      	ldr	r3, [pc, #76]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 8002430:	430a      	orrs	r2, r1
 8002432:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002434:	f000 f82e 	bl	8002494 <HAL_RCC_GetSysClockFreq>
 8002438:	0001      	movs	r1, r0
 800243a:	4b10      	ldr	r3, [pc, #64]	; (800247c <HAL_RCC_ClockConfig+0x23c>)
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	220f      	movs	r2, #15
 8002442:	4013      	ands	r3, r2
 8002444:	4a11      	ldr	r2, [pc, #68]	; (800248c <HAL_RCC_ClockConfig+0x24c>)
 8002446:	5cd3      	ldrb	r3, [r2, r3]
 8002448:	000a      	movs	r2, r1
 800244a:	40da      	lsrs	r2, r3
 800244c:	4b10      	ldr	r3, [pc, #64]	; (8002490 <HAL_RCC_ClockConfig+0x250>)
 800244e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002450:	250b      	movs	r5, #11
 8002452:	197c      	adds	r4, r7, r5
 8002454:	2000      	movs	r0, #0
 8002456:	f7fe fd67 	bl	8000f28 <HAL_InitTick>
 800245a:	0003      	movs	r3, r0
 800245c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800245e:	197b      	adds	r3, r7, r5
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d003      	beq.n	800246e <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8002466:	230b      	movs	r3, #11
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	e000      	b.n	8002470 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	0018      	movs	r0, r3
 8002472:	46bd      	mov	sp, r7
 8002474:	b004      	add	sp, #16
 8002476:	bdb0      	pop	{r4, r5, r7, pc}
 8002478:	40022000 	.word	0x40022000
 800247c:	40021000 	.word	0x40021000
 8002480:	00001388 	.word	0x00001388
 8002484:	fffff8ff 	.word	0xfffff8ff
 8002488:	ffffc7ff 	.word	0xffffc7ff
 800248c:	080030a4 	.word	0x080030a4
 8002490:	20000000 	.word	0x20000000

08002494 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800249a:	4b3b      	ldr	r3, [pc, #236]	; (8002588 <HAL_RCC_GetSysClockFreq+0xf4>)
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	220c      	movs	r2, #12
 80024a4:	4013      	ands	r3, r2
 80024a6:	2b08      	cmp	r3, #8
 80024a8:	d00e      	beq.n	80024c8 <HAL_RCC_GetSysClockFreq+0x34>
 80024aa:	2b0c      	cmp	r3, #12
 80024ac:	d00f      	beq.n	80024ce <HAL_RCC_GetSysClockFreq+0x3a>
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d157      	bne.n	8002562 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80024b2:	4b35      	ldr	r3, [pc, #212]	; (8002588 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2210      	movs	r2, #16
 80024b8:	4013      	ands	r3, r2
 80024ba:	d002      	beq.n	80024c2 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80024bc:	4b33      	ldr	r3, [pc, #204]	; (800258c <HAL_RCC_GetSysClockFreq+0xf8>)
 80024be:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80024c0:	e05d      	b.n	800257e <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 80024c2:	4b33      	ldr	r3, [pc, #204]	; (8002590 <HAL_RCC_GetSysClockFreq+0xfc>)
 80024c4:	613b      	str	r3, [r7, #16]
      break;
 80024c6:	e05a      	b.n	800257e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024c8:	4b32      	ldr	r3, [pc, #200]	; (8002594 <HAL_RCC_GetSysClockFreq+0x100>)
 80024ca:	613b      	str	r3, [r7, #16]
      break;
 80024cc:	e057      	b.n	800257e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	0c9b      	lsrs	r3, r3, #18
 80024d2:	220f      	movs	r2, #15
 80024d4:	4013      	ands	r3, r2
 80024d6:	4a30      	ldr	r2, [pc, #192]	; (8002598 <HAL_RCC_GetSysClockFreq+0x104>)
 80024d8:	5cd3      	ldrb	r3, [r2, r3]
 80024da:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	0d9b      	lsrs	r3, r3, #22
 80024e0:	2203      	movs	r2, #3
 80024e2:	4013      	ands	r3, r2
 80024e4:	3301      	adds	r3, #1
 80024e6:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024e8:	4b27      	ldr	r3, [pc, #156]	; (8002588 <HAL_RCC_GetSysClockFreq+0xf4>)
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	2380      	movs	r3, #128	; 0x80
 80024ee:	025b      	lsls	r3, r3, #9
 80024f0:	4013      	ands	r3, r2
 80024f2:	d00f      	beq.n	8002514 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80024f4:	68b9      	ldr	r1, [r7, #8]
 80024f6:	000a      	movs	r2, r1
 80024f8:	0152      	lsls	r2, r2, #5
 80024fa:	1a52      	subs	r2, r2, r1
 80024fc:	0193      	lsls	r3, r2, #6
 80024fe:	1a9b      	subs	r3, r3, r2
 8002500:	00db      	lsls	r3, r3, #3
 8002502:	185b      	adds	r3, r3, r1
 8002504:	025b      	lsls	r3, r3, #9
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	0018      	movs	r0, r3
 800250a:	f7fd fdfd 	bl	8000108 <__udivsi3>
 800250e:	0003      	movs	r3, r0
 8002510:	617b      	str	r3, [r7, #20]
 8002512:	e023      	b.n	800255c <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002514:	4b1c      	ldr	r3, [pc, #112]	; (8002588 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2210      	movs	r2, #16
 800251a:	4013      	ands	r3, r2
 800251c:	d00f      	beq.n	800253e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800251e:	68b9      	ldr	r1, [r7, #8]
 8002520:	000a      	movs	r2, r1
 8002522:	0152      	lsls	r2, r2, #5
 8002524:	1a52      	subs	r2, r2, r1
 8002526:	0193      	lsls	r3, r2, #6
 8002528:	1a9b      	subs	r3, r3, r2
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	185b      	adds	r3, r3, r1
 800252e:	021b      	lsls	r3, r3, #8
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	0018      	movs	r0, r3
 8002534:	f7fd fde8 	bl	8000108 <__udivsi3>
 8002538:	0003      	movs	r3, r0
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	e00e      	b.n	800255c <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 800253e:	68b9      	ldr	r1, [r7, #8]
 8002540:	000a      	movs	r2, r1
 8002542:	0152      	lsls	r2, r2, #5
 8002544:	1a52      	subs	r2, r2, r1
 8002546:	0193      	lsls	r3, r2, #6
 8002548:	1a9b      	subs	r3, r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	185b      	adds	r3, r3, r1
 800254e:	029b      	lsls	r3, r3, #10
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	0018      	movs	r0, r3
 8002554:	f7fd fdd8 	bl	8000108 <__udivsi3>
 8002558:	0003      	movs	r3, r0
 800255a:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	613b      	str	r3, [r7, #16]
      break;
 8002560:	e00d      	b.n	800257e <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002562:	4b09      	ldr	r3, [pc, #36]	; (8002588 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	0b5b      	lsrs	r3, r3, #13
 8002568:	2207      	movs	r2, #7
 800256a:	4013      	ands	r3, r2
 800256c:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	3301      	adds	r3, #1
 8002572:	2280      	movs	r2, #128	; 0x80
 8002574:	0212      	lsls	r2, r2, #8
 8002576:	409a      	lsls	r2, r3
 8002578:	0013      	movs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
      break;
 800257c:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800257e:	693b      	ldr	r3, [r7, #16]
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b006      	add	sp, #24
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40021000 	.word	0x40021000
 800258c:	003d0900 	.word	0x003d0900
 8002590:	00f42400 	.word	0x00f42400
 8002594:	007a1200 	.word	0x007a1200
 8002598:	080030b4 	.word	0x080030b4

0800259c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2220      	movs	r2, #32
 80025aa:	4013      	ands	r3, r2
 80025ac:	d100      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x14>
 80025ae:	e0c7      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80025b0:	2317      	movs	r3, #23
 80025b2:	18fb      	adds	r3, r7, r3
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025b8:	4b82      	ldr	r3, [pc, #520]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80025ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025bc:	2380      	movs	r3, #128	; 0x80
 80025be:	055b      	lsls	r3, r3, #21
 80025c0:	4013      	ands	r3, r2
 80025c2:	d10a      	bne.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025c4:	4b7f      	ldr	r3, [pc, #508]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80025c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025c8:	4b7e      	ldr	r3, [pc, #504]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80025ca:	2180      	movs	r1, #128	; 0x80
 80025cc:	0549      	lsls	r1, r1, #21
 80025ce:	430a      	orrs	r2, r1
 80025d0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80025d2:	2317      	movs	r3, #23
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025da:	4b7b      	ldr	r3, [pc, #492]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	4013      	ands	r3, r2
 80025e4:	d11a      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025e6:	4b78      	ldr	r3, [pc, #480]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	4b77      	ldr	r3, [pc, #476]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80025ec:	2180      	movs	r1, #128	; 0x80
 80025ee:	0049      	lsls	r1, r1, #1
 80025f0:	430a      	orrs	r2, r1
 80025f2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025f4:	f7fe fcde 	bl	8000fb4 <HAL_GetTick>
 80025f8:	0003      	movs	r3, r0
 80025fa:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fc:	e008      	b.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025fe:	f7fe fcd9 	bl	8000fb4 <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b64      	cmp	r3, #100	; 0x64
 800260a:	d901      	bls.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e0d4      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002610:	4b6d      	ldr	r3, [pc, #436]	; (80027c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	005b      	lsls	r3, r3, #1
 8002618:	4013      	ands	r3, r2
 800261a:	d0f0      	beq.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800261c:	4b69      	ldr	r3, [pc, #420]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	23c0      	movs	r3, #192	; 0xc0
 8002622:	039b      	lsls	r3, r3, #14
 8002624:	4013      	ands	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	23c0      	movs	r3, #192	; 0xc0
 800262e:	039b      	lsls	r3, r3, #14
 8002630:	4013      	ands	r3, r2
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	429a      	cmp	r2, r3
 8002636:	d013      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685a      	ldr	r2, [r3, #4]
 800263c:	23c0      	movs	r3, #192	; 0xc0
 800263e:	029b      	lsls	r3, r3, #10
 8002640:	401a      	ands	r2, r3
 8002642:	23c0      	movs	r3, #192	; 0xc0
 8002644:	029b      	lsls	r3, r3, #10
 8002646:	429a      	cmp	r2, r3
 8002648:	d10a      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800264a:	4b5e      	ldr	r3, [pc, #376]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	2380      	movs	r3, #128	; 0x80
 8002650:	029b      	lsls	r3, r3, #10
 8002652:	401a      	ands	r2, r3
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	029b      	lsls	r3, r3, #10
 8002658:	429a      	cmp	r2, r3
 800265a:	d101      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0ac      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002660:	4b58      	ldr	r3, [pc, #352]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002662:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002664:	23c0      	movs	r3, #192	; 0xc0
 8002666:	029b      	lsls	r3, r3, #10
 8002668:	4013      	ands	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d03b      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	23c0      	movs	r3, #192	; 0xc0
 8002678:	029b      	lsls	r3, r3, #10
 800267a:	4013      	ands	r3, r2
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	429a      	cmp	r2, r3
 8002680:	d033      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2220      	movs	r2, #32
 8002688:	4013      	ands	r3, r2
 800268a:	d02e      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800268c:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800268e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002690:	4a4e      	ldr	r2, [pc, #312]	; (80027cc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002692:	4013      	ands	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002696:	4b4b      	ldr	r3, [pc, #300]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800269a:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800269c:	2180      	movs	r1, #128	; 0x80
 800269e:	0309      	lsls	r1, r1, #12
 80026a0:	430a      	orrs	r2, r1
 80026a2:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026a4:	4b47      	ldr	r3, [pc, #284]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026a8:	4b46      	ldr	r3, [pc, #280]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026aa:	4949      	ldr	r1, [pc, #292]	; (80027d0 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80026b0:	4b44      	ldr	r3, [pc, #272]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	2380      	movs	r3, #128	; 0x80
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4013      	ands	r3, r2
 80026be:	d014      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c0:	f7fe fc78 	bl	8000fb4 <HAL_GetTick>
 80026c4:	0003      	movs	r3, r0
 80026c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026c8:	e009      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ca:	f7fe fc73 	bl	8000fb4 <HAL_GetTick>
 80026ce:	0002      	movs	r2, r0
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	1ad3      	subs	r3, r2, r3
 80026d4:	4a3f      	ldr	r2, [pc, #252]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d901      	bls.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e06d      	b.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026de:	4b39      	ldr	r3, [pc, #228]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026e2:	2380      	movs	r3, #128	; 0x80
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4013      	ands	r3, r2
 80026e8:	d0ef      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	23c0      	movs	r3, #192	; 0xc0
 80026f0:	029b      	lsls	r3, r3, #10
 80026f2:	401a      	ands	r2, r3
 80026f4:	23c0      	movs	r3, #192	; 0xc0
 80026f6:	029b      	lsls	r3, r3, #10
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d10c      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80026fc:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a35      	ldr	r2, [pc, #212]	; (80027d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002702:	4013      	ands	r3, r2
 8002704:	0019      	movs	r1, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	23c0      	movs	r3, #192	; 0xc0
 800270c:	039b      	lsls	r3, r3, #14
 800270e:	401a      	ands	r2, r3
 8002710:	4b2c      	ldr	r3, [pc, #176]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002712:	430a      	orrs	r2, r1
 8002714:	601a      	str	r2, [r3, #0]
 8002716:	4b2b      	ldr	r3, [pc, #172]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002718:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	23c0      	movs	r3, #192	; 0xc0
 8002720:	029b      	lsls	r3, r3, #10
 8002722:	401a      	ands	r2, r3
 8002724:	4b27      	ldr	r3, [pc, #156]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002726:	430a      	orrs	r2, r1
 8002728:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800272a:	2317      	movs	r3, #23
 800272c:	18fb      	adds	r3, r7, r3
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d105      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002734:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800273a:	4928      	ldr	r1, [pc, #160]	; (80027dc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800273c:	400a      	ands	r2, r1
 800273e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	2202      	movs	r2, #2
 8002746:	4013      	ands	r3, r2
 8002748:	d009      	beq.n	800275e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800274a:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800274c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274e:	220c      	movs	r2, #12
 8002750:	4393      	bics	r3, r2
 8002752:	0019      	movs	r1, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	4b1a      	ldr	r3, [pc, #104]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800275a:	430a      	orrs	r2, r1
 800275c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2204      	movs	r2, #4
 8002764:	4013      	ands	r3, r2
 8002766:	d009      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002768:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800276a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276c:	4a1c      	ldr	r2, [pc, #112]	; (80027e0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800276e:	4013      	ands	r3, r2
 8002770:	0019      	movs	r1, r3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002778:	430a      	orrs	r2, r1
 800277a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2208      	movs	r2, #8
 8002782:	4013      	ands	r3, r2
 8002784:	d009      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002786:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278a:	4a16      	ldr	r2, [pc, #88]	; (80027e4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800278c:	4013      	ands	r3, r2
 800278e:	0019      	movs	r1, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	691a      	ldr	r2, [r3, #16]
 8002794:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002796:	430a      	orrs	r2, r1
 8002798:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2280      	movs	r2, #128	; 0x80
 80027a0:	4013      	ands	r3, r2
 80027a2:	d009      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80027a4:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a8:	4a0f      	ldr	r2, [pc, #60]	; (80027e8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80027aa:	4013      	ands	r3, r2
 80027ac:	0019      	movs	r1, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	695a      	ldr	r2, [r3, #20]
 80027b2:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027b4:	430a      	orrs	r2, r1
 80027b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	0018      	movs	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	b006      	add	sp, #24
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40007000 	.word	0x40007000
 80027cc:	fffcffff 	.word	0xfffcffff
 80027d0:	fff7ffff 	.word	0xfff7ffff
 80027d4:	00001388 	.word	0x00001388
 80027d8:	ffcfffff 	.word	0xffcfffff
 80027dc:	efffffff 	.word	0xefffffff
 80027e0:	fffff3ff 	.word	0xfffff3ff
 80027e4:	ffffcfff 	.word	0xffffcfff
 80027e8:	fff3ffff 	.word	0xfff3ffff

080027ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e051      	b.n	80028a2 <HAL_SPI_Init+0xb6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2251      	movs	r2, #81	; 0x51
 8002808:	5c9b      	ldrb	r3, [r3, r2]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b00      	cmp	r3, #0
 800280e:	d107      	bne.n	8002820 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2250      	movs	r2, #80	; 0x50
 8002814:	2100      	movs	r1, #0
 8002816:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	0018      	movs	r0, r3
 800281c:	f7fe fa9e 	bl	8000d5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2251      	movs	r2, #81	; 0x51
 8002824:	2102      	movs	r1, #2
 8002826:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2140      	movs	r1, #64	; 0x40
 8002834:	438a      	bics	r2, r1
 8002836:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	691b      	ldr	r3, [r3, #16]
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6999      	ldr	r1, [r3, #24]
 8002858:	2380      	movs	r3, #128	; 0x80
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	400b      	ands	r3, r1
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69db      	ldr	r3, [r3, #28]
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	431a      	orrs	r2, r3
 800286c:	0011      	movs	r1, r2
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	0c1b      	lsrs	r3, r3, #16
 8002880:	2204      	movs	r2, #4
 8002882:	4013      	ands	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2251      	movs	r2, #81	; 0x51
 800289c:	2101      	movs	r1, #1
 800289e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	0018      	movs	r0, r3
 80028a4:	46bd      	mov	sp, r7
 80028a6:	b002      	add	sp, #8
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b088      	sub	sp, #32
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	603b      	str	r3, [r7, #0]
 80028b6:	1dbb      	adds	r3, r7, #6
 80028b8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028ba:	231f      	movs	r3, #31
 80028bc:	18fb      	adds	r3, r7, r3
 80028be:	2200      	movs	r2, #0
 80028c0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2250      	movs	r2, #80	; 0x50
 80028c6:	5c9b      	ldrb	r3, [r3, r2]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_SPI_Transmit+0x26>
 80028cc:	2302      	movs	r3, #2
 80028ce:	e136      	b.n	8002b3e <HAL_SPI_Transmit+0x294>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2250      	movs	r2, #80	; 0x50
 80028d4:	2101      	movs	r1, #1
 80028d6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028d8:	f7fe fb6c 	bl	8000fb4 <HAL_GetTick>
 80028dc:	0003      	movs	r3, r0
 80028de:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80028e0:	2316      	movs	r3, #22
 80028e2:	18fb      	adds	r3, r7, r3
 80028e4:	1dba      	adds	r2, r7, #6
 80028e6:	8812      	ldrh	r2, [r2, #0]
 80028e8:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2251      	movs	r2, #81	; 0x51
 80028ee:	5c9b      	ldrb	r3, [r3, r2]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d004      	beq.n	8002900 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80028f6:	231f      	movs	r3, #31
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	2202      	movs	r2, #2
 80028fc:	701a      	strb	r2, [r3, #0]
    goto error;
 80028fe:	e113      	b.n	8002b28 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_SPI_Transmit+0x64>
 8002906:	1dbb      	adds	r3, r7, #6
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d104      	bne.n	8002918 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800290e:	231f      	movs	r3, #31
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]
    goto error;
 8002916:	e107      	b.n	8002b28 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2251      	movs	r2, #81	; 0x51
 800291c:	2103      	movs	r1, #3
 800291e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	1dba      	adds	r2, r7, #6
 8002930:	8812      	ldrh	r2, [r2, #0]
 8002932:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1dba      	adds	r2, r7, #6
 8002938:	8812      	ldrh	r2, [r2, #0]
 800293a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2200      	movs	r2, #0
 800294c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	021b      	lsls	r3, r3, #8
 8002962:	429a      	cmp	r2, r3
 8002964:	d108      	bne.n	8002978 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2180      	movs	r1, #128	; 0x80
 8002972:	01c9      	lsls	r1, r1, #7
 8002974:	430a      	orrs	r2, r1
 8002976:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2240      	movs	r2, #64	; 0x40
 8002980:	4013      	ands	r3, r2
 8002982:	2b40      	cmp	r3, #64	; 0x40
 8002984:	d007      	beq.n	8002996 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2140      	movs	r1, #64	; 0x40
 8002992:	430a      	orrs	r2, r1
 8002994:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	2380      	movs	r3, #128	; 0x80
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	429a      	cmp	r2, r3
 80029a0:	d14e      	bne.n	8002a40 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d004      	beq.n	80029b4 <HAL_SPI_Transmit+0x10a>
 80029aa:	2316      	movs	r3, #22
 80029ac:	18fb      	adds	r3, r7, r3
 80029ae:	881b      	ldrh	r3, [r3, #0]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d13f      	bne.n	8002a34 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	881a      	ldrh	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c4:	1c9a      	adds	r2, r3, #2
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	3b01      	subs	r3, #1
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80029d8:	e02c      	b.n	8002a34 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	2202      	movs	r2, #2
 80029e2:	4013      	ands	r3, r2
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d112      	bne.n	8002a0e <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ec:	881a      	ldrh	r2, [r3, #0]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f8:	1c9a      	adds	r2, r3, #2
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	3b01      	subs	r3, #1
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a0c:	e012      	b.n	8002a34 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a0e:	f7fe fad1 	bl	8000fb4 <HAL_GetTick>
 8002a12:	0002      	movs	r2, r0
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	683a      	ldr	r2, [r7, #0]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d802      	bhi.n	8002a24 <HAL_SPI_Transmit+0x17a>
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	3301      	adds	r3, #1
 8002a22:	d102      	bne.n	8002a2a <HAL_SPI_Transmit+0x180>
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d104      	bne.n	8002a34 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8002a2a:	231f      	movs	r3, #31
 8002a2c:	18fb      	adds	r3, r7, r3
 8002a2e:	2203      	movs	r2, #3
 8002a30:	701a      	strb	r2, [r3, #0]
          goto error;
 8002a32:	e079      	b.n	8002b28 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1cd      	bne.n	80029da <HAL_SPI_Transmit+0x130>
 8002a3e:	e04f      	b.n	8002ae0 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d004      	beq.n	8002a52 <HAL_SPI_Transmit+0x1a8>
 8002a48:	2316      	movs	r3, #22
 8002a4a:	18fb      	adds	r3, r7, r3
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d141      	bne.n	8002ad6 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	330c      	adds	r3, #12
 8002a5c:	7812      	ldrb	r2, [r2, #0]
 8002a5e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	3b01      	subs	r3, #1
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002a78:	e02d      	b.n	8002ad6 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	2202      	movs	r2, #2
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d113      	bne.n	8002ab0 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	7812      	ldrb	r2, [r2, #0]
 8002a94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	1c5a      	adds	r2, r3, #1
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	86da      	strh	r2, [r3, #54]	; 0x36
 8002aae:	e012      	b.n	8002ad6 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ab0:	f7fe fa80 	bl	8000fb4 <HAL_GetTick>
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d802      	bhi.n	8002ac6 <HAL_SPI_Transmit+0x21c>
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	d102      	bne.n	8002acc <HAL_SPI_Transmit+0x222>
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d104      	bne.n	8002ad6 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 8002acc:	231f      	movs	r3, #31
 8002ace:	18fb      	adds	r3, r7, r3
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	701a      	strb	r2, [r3, #0]
          goto error;
 8002ad4:	e028      	b.n	8002b28 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1cc      	bne.n	8002a7a <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	6839      	ldr	r1, [r7, #0]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	0018      	movs	r0, r3
 8002ae8:	f000 fa5a 	bl	8002fa0 <SPI_EndRxTxTransaction>
 8002aec:	1e03      	subs	r3, r0, #0
 8002aee:	d002      	beq.n	8002af6 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2220      	movs	r2, #32
 8002af4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10a      	bne.n	8002b14 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002afe:	2300      	movs	r3, #0
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	613b      	str	r3, [r7, #16]
 8002b12:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d004      	beq.n	8002b26 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8002b1c:	231f      	movs	r3, #31
 8002b1e:	18fb      	adds	r3, r7, r3
 8002b20:	2201      	movs	r2, #1
 8002b22:	701a      	strb	r2, [r3, #0]
 8002b24:	e000      	b.n	8002b28 <HAL_SPI_Transmit+0x27e>
  }

error:
 8002b26:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2251      	movs	r2, #81	; 0x51
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2250      	movs	r2, #80	; 0x50
 8002b34:	2100      	movs	r1, #0
 8002b36:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002b38:	231f      	movs	r3, #31
 8002b3a:	18fb      	adds	r3, r7, r3
 8002b3c:	781b      	ldrb	r3, [r3, #0]
}
 8002b3e:	0018      	movs	r0, r3
 8002b40:	46bd      	mov	sp, r7
 8002b42:	b008      	add	sp, #32
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b08c      	sub	sp, #48	; 0x30
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	60f8      	str	r0, [r7, #12]
 8002b4e:	60b9      	str	r1, [r7, #8]
 8002b50:	607a      	str	r2, [r7, #4]
 8002b52:	001a      	movs	r2, r3
 8002b54:	1cbb      	adds	r3, r7, #2
 8002b56:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b5c:	232b      	movs	r3, #43	; 0x2b
 8002b5e:	18fb      	adds	r3, r7, r3
 8002b60:	2200      	movs	r2, #0
 8002b62:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2250      	movs	r2, #80	; 0x50
 8002b68:	5c9b      	ldrb	r3, [r3, r2]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d101      	bne.n	8002b72 <HAL_SPI_TransmitReceive+0x2c>
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e1a1      	b.n	8002eb6 <HAL_SPI_TransmitReceive+0x370>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2250      	movs	r2, #80	; 0x50
 8002b76:	2101      	movs	r1, #1
 8002b78:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b7a:	f7fe fa1b 	bl	8000fb4 <HAL_GetTick>
 8002b7e:	0003      	movs	r3, r0
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b82:	2023      	movs	r0, #35	; 0x23
 8002b84:	183b      	adds	r3, r7, r0
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	2151      	movs	r1, #81	; 0x51
 8002b8a:	5c52      	ldrb	r2, [r2, r1]
 8002b8c:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002b94:	231a      	movs	r3, #26
 8002b96:	18fb      	adds	r3, r7, r3
 8002b98:	1cba      	adds	r2, r7, #2
 8002b9a:	8812      	ldrh	r2, [r2, #0]
 8002b9c:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b9e:	183b      	adds	r3, r7, r0
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d012      	beq.n	8002bcc <HAL_SPI_TransmitReceive+0x86>
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	2382      	movs	r3, #130	; 0x82
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d108      	bne.n	8002bc2 <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <HAL_SPI_TransmitReceive+0x7c>
 8002bb8:	2323      	movs	r3, #35	; 0x23
 8002bba:	18fb      	adds	r3, r7, r3
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	2b04      	cmp	r3, #4
 8002bc0:	d004      	beq.n	8002bcc <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 8002bc2:	232b      	movs	r3, #43	; 0x2b
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	701a      	strb	r2, [r3, #0]
    goto error;
 8002bca:	e169      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d006      	beq.n	8002be0 <HAL_SPI_TransmitReceive+0x9a>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_SPI_TransmitReceive+0x9a>
 8002bd8:	1cbb      	adds	r3, r7, #2
 8002bda:	881b      	ldrh	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d104      	bne.n	8002bea <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 8002be0:	232b      	movs	r3, #43	; 0x2b
 8002be2:	18fb      	adds	r3, r7, r3
 8002be4:	2201      	movs	r2, #1
 8002be6:	701a      	strb	r2, [r3, #0]
    goto error;
 8002be8:	e15a      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2251      	movs	r2, #81	; 0x51
 8002bee:	5c9b      	ldrb	r3, [r3, r2]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d003      	beq.n	8002bfe <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2251      	movs	r2, #81	; 0x51
 8002bfa:	2105      	movs	r1, #5
 8002bfc:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1cba      	adds	r2, r7, #2
 8002c0e:	8812      	ldrh	r2, [r2, #0]
 8002c10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1cba      	adds	r2, r7, #2
 8002c16:	8812      	ldrh	r2, [r2, #0]
 8002c18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	1cba      	adds	r2, r7, #2
 8002c24:	8812      	ldrh	r2, [r2, #0]
 8002c26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1cba      	adds	r2, r7, #2
 8002c2c:	8812      	ldrh	r2, [r2, #0]
 8002c2e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2240      	movs	r2, #64	; 0x40
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b40      	cmp	r3, #64	; 0x40
 8002c48:	d007      	beq.n	8002c5a <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2140      	movs	r1, #64	; 0x40
 8002c56:	430a      	orrs	r2, r1
 8002c58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	2380      	movs	r3, #128	; 0x80
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d000      	beq.n	8002c68 <HAL_SPI_TransmitReceive+0x122>
 8002c66:	e07a      	b.n	8002d5e <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_SPI_TransmitReceive+0x134>
 8002c70:	231a      	movs	r3, #26
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d166      	bne.n	8002d48 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7e:	881a      	ldrh	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	1c9a      	adds	r2, r3, #2
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c9e:	e053      	b.n	8002d48 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d11b      	bne.n	8002ce6 <HAL_SPI_TransmitReceive+0x1a0>
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d016      	beq.n	8002ce6 <HAL_SPI_TransmitReceive+0x1a0>
 8002cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d113      	bne.n	8002ce6 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	881a      	ldrh	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cce:	1c9a      	adds	r2, r3, #2
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	2201      	movs	r2, #1
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d119      	bne.n	8002d28 <HAL_SPI_TransmitReceive+0x1e2>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d014      	beq.n	8002d28 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d08:	b292      	uxth	r2, r2
 8002d0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d10:	1c9a      	adds	r2, r3, #2
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d24:	2301      	movs	r3, #1
 8002d26:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d28:	f7fe f944 	bl	8000fb4 <HAL_GetTick>
 8002d2c:	0002      	movs	r2, r0
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d807      	bhi.n	8002d48 <HAL_SPI_TransmitReceive+0x202>
 8002d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	d004      	beq.n	8002d48 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 8002d3e:	232b      	movs	r3, #43	; 0x2b
 8002d40:	18fb      	adds	r3, r7, r3
 8002d42:	2203      	movs	r2, #3
 8002d44:	701a      	strb	r2, [r3, #0]
        goto error;
 8002d46:	e0ab      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1a6      	bne.n	8002ca0 <HAL_SPI_TransmitReceive+0x15a>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1a1      	bne.n	8002ca0 <HAL_SPI_TransmitReceive+0x15a>
 8002d5c:	e07f      	b.n	8002e5e <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <HAL_SPI_TransmitReceive+0x22c>
 8002d66:	231a      	movs	r3, #26
 8002d68:	18fb      	adds	r3, r7, r3
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d000      	beq.n	8002d72 <HAL_SPI_TransmitReceive+0x22c>
 8002d70:	e06b      	b.n	8002e4a <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	330c      	adds	r3, #12
 8002d7c:	7812      	ldrb	r2, [r2, #0]
 8002d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d98:	e057      	b.n	8002e4a <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	2202      	movs	r2, #2
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d11c      	bne.n	8002de2 <HAL_SPI_TransmitReceive+0x29c>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d017      	beq.n	8002de2 <HAL_SPI_TransmitReceive+0x29c>
 8002db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d114      	bne.n	8002de2 <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	330c      	adds	r3, #12
 8002dc2:	7812      	ldrb	r2, [r2, #0]
 8002dc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2201      	movs	r2, #1
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d119      	bne.n	8002e24 <HAL_SPI_TransmitReceive+0x2de>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d014      	beq.n	8002e24 <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68da      	ldr	r2, [r3, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e0c:	1c5a      	adds	r2, r3, #1
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e20:	2301      	movs	r3, #1
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e24:	f7fe f8c6 	bl	8000fb4 <HAL_GetTick>
 8002e28:	0002      	movs	r2, r0
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d802      	bhi.n	8002e3a <HAL_SPI_TransmitReceive+0x2f4>
 8002e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e36:	3301      	adds	r3, #1
 8002e38:	d102      	bne.n	8002e40 <HAL_SPI_TransmitReceive+0x2fa>
 8002e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d104      	bne.n	8002e4a <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 8002e40:	232b      	movs	r3, #43	; 0x2b
 8002e42:	18fb      	adds	r3, r7, r3
 8002e44:	2203      	movs	r2, #3
 8002e46:	701a      	strb	r2, [r3, #0]
        goto error;
 8002e48:	e02a      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1a2      	bne.n	8002d9a <HAL_SPI_TransmitReceive+0x254>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d19d      	bne.n	8002d9a <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0018      	movs	r0, r3
 8002e66:	f000 f89b 	bl	8002fa0 <SPI_EndRxTxTransaction>
 8002e6a:	1e03      	subs	r3, r0, #0
 8002e6c:	d007      	beq.n	8002e7e <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 8002e6e:	232b      	movs	r3, #43	; 0x2b
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	2201      	movs	r2, #1
 8002e74:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002e7c:	e010      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d10b      	bne.n	8002e9e <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	617b      	str	r3, [r7, #20]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	e000      	b.n	8002ea0 <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 8002e9e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2251      	movs	r2, #81	; 0x51
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2250      	movs	r2, #80	; 0x50
 8002eac:	2100      	movs	r1, #0
 8002eae:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002eb0:	232b      	movs	r3, #43	; 0x2b
 8002eb2:	18fb      	adds	r3, r7, r3
 8002eb4:	781b      	ldrb	r3, [r3, #0]
}
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	b00c      	add	sp, #48	; 0x30
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	1dfb      	adds	r3, r7, #7
 8002ece:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ed0:	e050      	b.n	8002f74 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	d04d      	beq.n	8002f74 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002ed8:	f7fe f86c 	bl	8000fb4 <HAL_GetTick>
 8002edc:	0002      	movs	r2, r0
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d902      	bls.n	8002eee <SPI_WaitFlagStateUntilTimeout+0x2e>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d142      	bne.n	8002f74 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	21e0      	movs	r1, #224	; 0xe0
 8002efa:	438a      	bics	r2, r1
 8002efc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	2382      	movs	r3, #130	; 0x82
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d113      	bne.n	8002f32 <SPI_WaitFlagStateUntilTimeout+0x72>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689a      	ldr	r2, [r3, #8]
 8002f0e:	2380      	movs	r3, #128	; 0x80
 8002f10:	021b      	lsls	r3, r3, #8
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d005      	beq.n	8002f22 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	2380      	movs	r3, #128	; 0x80
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d107      	bne.n	8002f32 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2140      	movs	r1, #64	; 0x40
 8002f2e:	438a      	bics	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	019b      	lsls	r3, r3, #6
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d110      	bne.n	8002f60 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4914      	ldr	r1, [pc, #80]	; (8002f9c <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8002f4a:	400a      	ands	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2180      	movs	r1, #128	; 0x80
 8002f5a:	0189      	lsls	r1, r1, #6
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2251      	movs	r2, #81	; 0x51
 8002f64:	2101      	movs	r1, #1
 8002f66:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2250      	movs	r2, #80	; 0x50
 8002f6c:	2100      	movs	r1, #0
 8002f6e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e00f      	b.n	8002f94 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	68ba      	ldr	r2, [r7, #8]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	425a      	negs	r2, r3
 8002f84:	4153      	adcs	r3, r2
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	001a      	movs	r2, r3
 8002f8a:	1dfb      	adds	r3, r7, #7
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d19f      	bne.n	8002ed2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	0018      	movs	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b004      	add	sp, #16
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	ffffdfff 	.word	0xffffdfff

08002fa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af02      	add	r7, sp, #8
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	685a      	ldr	r2, [r3, #4]
 8002fb0:	2382      	movs	r3, #130	; 0x82
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d112      	bne.n	8002fde <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fb8:	68ba      	ldr	r2, [r7, #8]
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	0013      	movs	r3, r2
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	2180      	movs	r1, #128	; 0x80
 8002fc6:	f7ff ff7b 	bl	8002ec0 <SPI_WaitFlagStateUntilTimeout>
 8002fca:	1e03      	subs	r3, r0, #0
 8002fcc:	d020      	beq.n	8003010 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e019      	b.n	8003012 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2251      	movs	r2, #81	; 0x51
 8002fe2:	5c9b      	ldrb	r3, [r3, r2]
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b05      	cmp	r3, #5
 8002fe8:	d112      	bne.n	8003010 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	0013      	movs	r3, r2
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	f7ff ff62 	bl	8002ec0 <SPI_WaitFlagStateUntilTimeout>
 8002ffc:	1e03      	subs	r3, r0, #0
 8002ffe:	d007      	beq.n	8003010 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003004:	2220      	movs	r2, #32
 8003006:	431a      	orrs	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e000      	b.n	8003012 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 8003010:	2300      	movs	r3, #0
}
 8003012:	0018      	movs	r0, r3
 8003014:	46bd      	mov	sp, r7
 8003016:	b004      	add	sp, #16
 8003018:	bd80      	pop	{r7, pc}
	...

0800301c <__libc_init_array>:
 800301c:	b570      	push	{r4, r5, r6, lr}
 800301e:	2600      	movs	r6, #0
 8003020:	4d0c      	ldr	r5, [pc, #48]	; (8003054 <__libc_init_array+0x38>)
 8003022:	4c0d      	ldr	r4, [pc, #52]	; (8003058 <__libc_init_array+0x3c>)
 8003024:	1b64      	subs	r4, r4, r5
 8003026:	10a4      	asrs	r4, r4, #2
 8003028:	42a6      	cmp	r6, r4
 800302a:	d109      	bne.n	8003040 <__libc_init_array+0x24>
 800302c:	2600      	movs	r6, #0
 800302e:	f000 f821 	bl	8003074 <_init>
 8003032:	4d0a      	ldr	r5, [pc, #40]	; (800305c <__libc_init_array+0x40>)
 8003034:	4c0a      	ldr	r4, [pc, #40]	; (8003060 <__libc_init_array+0x44>)
 8003036:	1b64      	subs	r4, r4, r5
 8003038:	10a4      	asrs	r4, r4, #2
 800303a:	42a6      	cmp	r6, r4
 800303c:	d105      	bne.n	800304a <__libc_init_array+0x2e>
 800303e:	bd70      	pop	{r4, r5, r6, pc}
 8003040:	00b3      	lsls	r3, r6, #2
 8003042:	58eb      	ldr	r3, [r5, r3]
 8003044:	4798      	blx	r3
 8003046:	3601      	adds	r6, #1
 8003048:	e7ee      	b.n	8003028 <__libc_init_array+0xc>
 800304a:	00b3      	lsls	r3, r6, #2
 800304c:	58eb      	ldr	r3, [r5, r3]
 800304e:	4798      	blx	r3
 8003050:	3601      	adds	r6, #1
 8003052:	e7f2      	b.n	800303a <__libc_init_array+0x1e>
 8003054:	080030c0 	.word	0x080030c0
 8003058:	080030c0 	.word	0x080030c0
 800305c:	080030c0 	.word	0x080030c0
 8003060:	080030c4 	.word	0x080030c4

08003064 <memset>:
 8003064:	0003      	movs	r3, r0
 8003066:	1812      	adds	r2, r2, r0
 8003068:	4293      	cmp	r3, r2
 800306a:	d100      	bne.n	800306e <memset+0xa>
 800306c:	4770      	bx	lr
 800306e:	7019      	strb	r1, [r3, #0]
 8003070:	3301      	adds	r3, #1
 8003072:	e7f9      	b.n	8003068 <memset+0x4>

08003074 <_init>:
 8003074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800307a:	bc08      	pop	{r3}
 800307c:	469e      	mov	lr, r3
 800307e:	4770      	bx	lr

08003080 <_fini>:
 8003080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003082:	46c0      	nop			; (mov r8, r8)
 8003084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003086:	bc08      	pop	{r3}
 8003088:	469e      	mov	lr, r3
 800308a:	4770      	bx	lr
