num_sim_cores 14
num_sim_small_cores 14
core_type ptx
max_threads_per_core 80
cpu_frequency 1.5


num_sim_medium_cores 0
num_sim_large_cores 0


width 1
fetch_latency 5
alloc_latency 5
rob_size 1024
schedule ooo
isched_rate 4 
msched_rate 2 
fsched_rate 2 
in_order_processing 0
bp_hist_length 14
max_block_per_core 4
fetch_policy rr
mt_no_fetch_br 1
fetch_only_load_ready 0 
schedule_ratio 4
fetch_ratio 4

memory_type no_cache
enable_cache_coherence 0
num_l3 14
l3_latency 1
icache_num_set 8
icache_assoc 8
dram_merge_requests 1
dram_frequency 0.9
dram_bus_width 4 
dram_ddr_factor 2
dram_column 11
dram_activate 25
dram_precharge 10
dram_num_banks 16
dram_num_channel 8
dram_rowbuffer_size 2048


sim_cycle_count 0
num_sim_traces  80
max_insts 200000000
heartbeat_interval 1000000
forward_progress_limit 10000000
trace_mode text
bug_detector_enable 0

collect_num_busy_banks 0
collect_thread_start_end_cycles 1
collect_bar_wait_cycles 0
collect_mlp_stats 0
blocks_to_simulate 0


debug_core_id 0
debug_cycle_start 1
debug_cycle_stop 0
debug_front_stage 0
debug_alloc_stage 0
debug_schedule_stage 0
debug_exec_stage 0
debug_dcu_stage 0
debug_retire_stage 0
debug_map_stage 0
debug_mem  0
debug_trace_read 0
debug_sim_thread_schedule 0
debug_list_lib 0
debug_cache_lib 0
debug_uop_pool 0
debug_bp_dir 0


gpu_sched 1
const_cache_size 2048
texture_cache_size 16384
shared_mem_size 16384
byte_level_access 1
invalidate_prefetch_after_use 1
schedule_until_block 1
print_info_with_heartbeat 1
infinite_port 1
dram_scheduling_policy FRFCFS
pref_sw_insertion_after 1
pref_train_inst_once 0
