INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:51:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.610ns (25.435%)  route 7.652ns (74.565%))
  Logic Levels:           22  (CARRY4=5 LUT2=5 LUT3=3 LUT4=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2872, unset)         0.508     0.508    buffer22/clk
    SLICE_X38Y84         FDRE                                         r  buffer22/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer22/outs_reg[4]/Q
                         net (fo=11, routed)          0.628     1.390    buffer22/Q[4]
    SLICE_X30Y83         LUT6 (Prop_lut6_I0_O)        0.043     1.433 r  buffer22/result0_i_1__0/O
                         net (fo=1, routed)           0.282     1.716    cmpi2/DI[1]
    SLICE_X31Y83         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.254     1.970 r  cmpi2/result0/CO[2]
                         net (fo=34, routed)          0.461     2.431    control_merge0/tehb/control/CO[0]
    SLICE_X29Y86         LUT6 (Prop_lut6_I1_O)        0.123     2.554 f  control_merge0/tehb/control/fullReg_i_2__10/O
                         net (fo=5, routed)           0.307     2.861    control_merge0/tehb/control/fullReg_i_2__10_n_0
    SLICE_X30Y85         LUT2 (Prop_lut2_I0_O)        0.053     2.914 f  control_merge0/tehb/control/transmitValue_i_2__44/O
                         net (fo=10, routed)          0.313     3.227    control_merge1/tehb/control/dataReg_reg[0]_0
    SLICE_X31Y81         LUT4 (Prop_lut4_I1_O)        0.131     3.358 f  control_merge1/tehb/control/fullReg_i_3__14/O
                         net (fo=4, routed)           0.228     3.586    control_merge1/tehb/control/fullReg_reg_4
    SLICE_X31Y81         LUT2 (Prop_lut2_I0_O)        0.052     3.638 f  control_merge1/tehb/control/transmitValue_i_2__42/O
                         net (fo=15, routed)          0.389     4.027    fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2
    SLICE_X32Y79         LUT2 (Prop_lut2_I1_O)        0.129     4.156 r  fork14/control/generateBlocks[2].regblock/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_3/O
                         net (fo=1, routed)           0.219     4.375    buffer10/control/fork14_outs_2_valid
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.043     4.418 r  buffer10/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, routed)          0.763     5.181    addf0/operator/RightShifterComponent/p_2_in
    SLICE_X13Y69         LUT6 (Prop_lut6_I4_O)        0.043     5.224 f  addf0/operator/RightShifterComponent/dataReg[24]_i_1/O
                         net (fo=4, routed)           0.324     5.547    buffer11/control/mux2_outs[2]
    SLICE_X14Y68         LUT3 (Prop_lut3_I0_O)        0.047     5.594 f  buffer11/control/ltOp_carry__2_i_21/O
                         net (fo=8, routed)           0.559     6.153    buffer11/control/dataReg_reg[31][1]
    SLICE_X20Y70         LUT4 (Prop_lut4_I0_O)        0.127     6.280 f  buffer11/control/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.259     6.539    buffer11/control/level4_c1[24]_i_7_n_0
    SLICE_X19Y69         LUT6 (Prop_lut6_I0_O)        0.043     6.582 r  buffer11/control/level4_c1[24]_i_4/O
                         net (fo=57, routed)          0.399     6.981    buffer11/control/dataReg_reg[29]
    SLICE_X14Y67         LUT3 (Prop_lut3_I1_O)        0.047     7.028 r  buffer11/control/level4_c1[2]_i_3/O
                         net (fo=5, routed)           0.605     7.633    mulf0/operator/RoundingAdder/X[4]
    SLICE_X20Y67         LUT4 (Prop_lut4_I1_O)        0.127     7.760 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.760    addf0/operator/ltOp_carry__2_1[0]
    SLICE_X20Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     7.998 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.998    addf0/operator/ltOp_carry__1_n_0
    SLICE_X20Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.048 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.048    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     8.170 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, routed)          0.359     8.529    addf0/operator/CO[0]
    SLICE_X22Y68         LUT2 (Prop_lut2_I0_O)        0.127     8.656 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.261     8.917    addf0/operator/p_1_in_1[0]
    SLICE_X21Y68         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.261     9.178 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.506     9.684    addf0/operator/RightShifterComponent/O[2]
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.118     9.802 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.224    10.026    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
    SLICE_X19Y68         LUT3 (Prop_lut3_I0_O)        0.049    10.075 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, routed)          0.292    10.367    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X18Y66         LUT2 (Prop_lut2_I0_O)        0.129    10.496 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.274    10.770    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X17Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2872, unset)         0.483    14.183    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X17Y66         FDRE (Setup_fdre_C_R)       -0.295    13.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  3.083    




