

================================================================
== Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     411|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     524|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     524|     465|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln87_fu_232_p2         |         +|   0|  0|   12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln87_1_fu_332_p2      |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln87_fu_226_p2        |      icmp|   0|  0|    9|           4|           5|
    |or_ln90_1_fu_262_p2        |        or|   0|  0|    6|           6|           2|
    |or_ln90_2_fu_273_p2        |        or|   0|  0|    6|           6|           2|
    |or_ln90_3_fu_284_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_4_fu_295_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_5_fu_306_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_6_fu_317_p2        |        or|   0|  0|    6|           6|           3|
    |or_ln90_fu_251_p2          |        or|   0|  0|    6|           6|           1|
    |select_ln87_fu_393_p3      |    select|   0|  0|  334|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  411|          56|          30|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_r_1     |   9|          2|    4|          8|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |phi_ln87_fu_86           |   9|          2|  384|        768|
    |r_fu_90                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  395|        790|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |buf_2d_out_load_1_reg_485          |   16|   0|   16|          0|
    |buf_2d_out_load_2_reg_491          |   16|   0|   16|          0|
    |buf_2d_out_load_3_reg_497          |   16|   0|   16|          0|
    |buf_2d_out_load_4_reg_503          |   16|   0|   16|          0|
    |buf_2d_out_load_5_reg_509          |   16|   0|   16|          0|
    |buf_2d_out_load_6_reg_515          |   16|   0|   16|          0|
    |buf_2d_out_load_7_reg_521          |   16|   0|   16|          0|
    |buf_2d_out_load_reg_479            |   16|   0|   16|          0|
    |icmp_ln87_1_reg_469                |    1|   0|    1|          0|
    |icmp_ln87_1_reg_469_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln87_reg_425                  |    1|   0|    1|          0|
    |phi_ln87_fu_86                     |  384|   0|  384|          0|
    |r_fu_90                            |    4|   0|    4|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  524|   0|  524|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_WR_Loop_Row|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln87            |   in|   58|     ap_none|                 sext_ln87|        scalar|
|buf_2d_out_address0  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce0       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q0        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address1  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce1       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q1        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address2  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce2       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q2        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address3  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce3       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q3        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address4  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce4       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q4        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address5  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce5       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q5        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address6  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce6       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q6        |   in|   16|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_address7  |  out|    6|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_ce7       |  out|    1|   ap_memory|                buf_2d_out|         array|
|buf_2d_out_q7        |   in|   16|   ap_memory|                buf_2d_out|         array|
+---------------------+-----+-----+------------+--------------------------+--------------+

