<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB Peripheral Driver Library (PDL): cy_stc_smif_mem_device_cfg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB Peripheral Driver Library (PDL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structcy__stc__smif__mem__device__cfg__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">cy_stc_smif_mem_device_cfg_t Struct Reference<div class="ingroups"><a class="el" href="group__group__smif.html">SMIF         (Serial Memory Interface)</a> &raquo; <a class="el" href="group__group__smif__data__structures.html">Data Structures</a> &raquo; <a class="el" href="group__group__smif__data__structures__memslot.html">SMIF Memory Description Structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >This configuration structure of the SMIF memory device is used to store device-specific parameters. </p>
<p >These parameters are used to set up the memory mode initialization and the memory API. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a35330244a98f847507496b3f5cbff5aa"><td class="memItemLeft" align="right" valign="top"><a id="a35330244a98f847507496b3f5cbff5aa" name="a35330244a98f847507496b3f5cbff5aa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>numOfAddrBytes</b></td></tr>
<tr class="memdesc:a35330244a98f847507496b3f5cbff5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the number of address bytes used by the memory slave device, valid values 1-4. <br /></td></tr>
<tr class="separator:a35330244a98f847507496b3f5cbff5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dabae268837d0cffde9c25b4efe455d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__smif__mem__device__cfg__t.html#a6dabae268837d0cffde9c25b4efe455d">memSize</a></td></tr>
<tr class="memdesc:a6dabae268837d0cffde9c25b4efe455d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes.  <a href="structcy__stc__smif__mem__device__cfg__t.html#a6dabae268837d0cffde9c25b4efe455d">More...</a><br /></td></tr>
<tr class="separator:a6dabae268837d0cffde9c25b4efe455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbffaff900e449871089a11dea0ad752"><td class="memItemLeft" align="right" valign="top"><a id="acbffaff900e449871089a11dea0ad752" name="acbffaff900e449871089a11dea0ad752"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readCmd</b></td></tr>
<tr class="memdesc:acbffaff900e449871089a11dea0ad752"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Read command. <br /></td></tr>
<tr class="separator:acbffaff900e449871089a11dea0ad752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456a87e11eb3e32c7211b547d49fb747"><td class="memItemLeft" align="right" valign="top"><a id="a456a87e11eb3e32c7211b547d49fb747" name="a456a87e11eb3e32c7211b547d49fb747"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>writeEnCmd</b></td></tr>
<tr class="memdesc:a456a87e11eb3e32c7211b547d49fb747"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Write Enable command. <br /></td></tr>
<tr class="separator:a456a87e11eb3e32c7211b547d49fb747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e784af10fe9c014e4303990a5fa8171"><td class="memItemLeft" align="right" valign="top"><a id="a4e784af10fe9c014e4303990a5fa8171" name="a4e784af10fe9c014e4303990a5fa8171"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>writeDisCmd</b></td></tr>
<tr class="memdesc:a4e784af10fe9c014e4303990a5fa8171"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Write Disable command. <br /></td></tr>
<tr class="separator:a4e784af10fe9c014e4303990a5fa8171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4347b12d2f61a36f2ee4c62bbd756cb5"><td class="memItemLeft" align="right" valign="top"><a id="a4347b12d2f61a36f2ee4c62bbd756cb5" name="a4347b12d2f61a36f2ee4c62bbd756cb5"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>eraseCmd</b></td></tr>
<tr class="memdesc:a4347b12d2f61a36f2ee4c62bbd756cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Erase command. <br /></td></tr>
<tr class="separator:a4347b12d2f61a36f2ee4c62bbd756cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70fca359cefe58ae57c88e70f01d97f"><td class="memItemLeft" align="right" valign="top"><a id="ad70fca359cefe58ae57c88e70f01d97f" name="ad70fca359cefe58ae57c88e70f01d97f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>eraseSize</b></td></tr>
<tr class="memdesc:ad70fca359cefe58ae57c88e70f01d97f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the sector size of each Erase. <br /></td></tr>
<tr class="separator:ad70fca359cefe58ae57c88e70f01d97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c872a037feadc10eadd39dc2fd4e93a"><td class="memItemLeft" align="right" valign="top"><a id="a0c872a037feadc10eadd39dc2fd4e93a" name="a0c872a037feadc10eadd39dc2fd4e93a"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>chipEraseCmd</b></td></tr>
<tr class="memdesc:a0c872a037feadc10eadd39dc2fd4e93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Chip Erase command. <br /></td></tr>
<tr class="separator:a0c872a037feadc10eadd39dc2fd4e93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0704e5bdb427719203b8f3d175d219"><td class="memItemLeft" align="right" valign="top"><a id="a2b0704e5bdb427719203b8f3d175d219" name="a2b0704e5bdb427719203b8f3d175d219"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>programCmd</b></td></tr>
<tr class="memdesc:a2b0704e5bdb427719203b8f3d175d219"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the Program command. <br /></td></tr>
<tr class="separator:a2b0704e5bdb427719203b8f3d175d219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8666d1b28383b0e87d4efecd3ac69885"><td class="memItemLeft" align="right" valign="top"><a id="a8666d1b28383b0e87d4efecd3ac69885" name="a8666d1b28383b0e87d4efecd3ac69885"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>programSize</b></td></tr>
<tr class="memdesc:a8666d1b28383b0e87d4efecd3ac69885"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the page size for programming. <br /></td></tr>
<tr class="separator:a8666d1b28383b0e87d4efecd3ac69885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad185b6e5751a2536c004fca1f2325d2c"><td class="memItemLeft" align="right" valign="top"><a id="ad185b6e5751a2536c004fca1f2325d2c" name="ad185b6e5751a2536c004fca1f2325d2c"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readStsRegWipCmd</b></td></tr>
<tr class="memdesc:ad185b6e5751a2536c004fca1f2325d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to read the WIP-containing status register <br  />
 <br /></td></tr>
<tr class="separator:ad185b6e5751a2536c004fca1f2325d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260276b2b1b68a4aa279cff988758121"><td class="memItemLeft" align="right" valign="top"><a id="a260276b2b1b68a4aa279cff988758121" name="a260276b2b1b68a4aa279cff988758121"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readStsRegQeCmd</b></td></tr>
<tr class="memdesc:a260276b2b1b68a4aa279cff988758121"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to read the QE-containing status register. <br /></td></tr>
<tr class="separator:a260276b2b1b68a4aa279cff988758121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c73ef9b9a7932c2832347c4c268ffa"><td class="memItemLeft" align="right" valign="top"><a id="ad4c73ef9b9a7932c2832347c4c268ffa" name="ad4c73ef9b9a7932c2832347c4c268ffa"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>writeStsRegQeCmd</b></td></tr>
<tr class="memdesc:ad4c73ef9b9a7932c2832347c4c268ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to write into the QE-containing status register. <br /></td></tr>
<tr class="separator:ad4c73ef9b9a7932c2832347c4c268ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5126d2926b18f7bddf7861165957a041"><td class="memItemLeft" align="right" valign="top"><a id="a5126d2926b18f7bddf7861165957a041" name="a5126d2926b18f7bddf7861165957a041"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readSfdpCmd</b></td></tr>
<tr class="memdesc:a5126d2926b18f7bddf7861165957a041"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the read SFDP command. <br /></td></tr>
<tr class="separator:a5126d2926b18f7bddf7861165957a041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386fbd008f608cf037756c486cb902ab"><td class="memItemLeft" align="right" valign="top"><a id="a386fbd008f608cf037756c486cb902ab" name="a386fbd008f608cf037756c486cb902ab"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>stsRegBusyMask</b></td></tr>
<tr class="memdesc:a386fbd008f608cf037756c486cb902ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Busy mask for the status registers. <br /></td></tr>
<tr class="separator:a386fbd008f608cf037756c486cb902ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94531399701237a6c42b7ae8098f9c83"><td class="memItemLeft" align="right" valign="top"><a id="a94531399701237a6c42b7ae8098f9c83" name="a94531399701237a6c42b7ae8098f9c83"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>stsRegQuadEnableMask</b></td></tr>
<tr class="memdesc:a94531399701237a6c42b7ae8098f9c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">The QE mask for the status registers. <br /></td></tr>
<tr class="separator:a94531399701237a6c42b7ae8098f9c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a86cf0c364f59439d81470051f216e"><td class="memItemLeft" align="right" valign="top"><a id="a04a86cf0c364f59439d81470051f216e" name="a04a86cf0c364f59439d81470051f216e"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>eraseTime</b></td></tr>
<tr class="memdesc:a04a86cf0c364f59439d81470051f216e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max time for erase type 1 cycle time in ms. <br /></td></tr>
<tr class="separator:a04a86cf0c364f59439d81470051f216e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa18792a98acafd3e86b5fafd6fc59c"><td class="memItemLeft" align="right" valign="top"><a id="affa18792a98acafd3e86b5fafd6fc59c" name="affa18792a98acafd3e86b5fafd6fc59c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>chipEraseTime</b></td></tr>
<tr class="memdesc:affa18792a98acafd3e86b5fafd6fc59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max time for chip erase cycle time in ms. <br /></td></tr>
<tr class="separator:affa18792a98acafd3e86b5fafd6fc59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5156e88b285cfe78f4ff4e42194a70c0"><td class="memItemLeft" align="right" valign="top"><a id="a5156e88b285cfe78f4ff4e42194a70c0" name="a5156e88b285cfe78f4ff4e42194a70c0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>programTime</b></td></tr>
<tr class="memdesc:a5156e88b285cfe78f4ff4e42194a70c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max time for page program cycle time in us. <br /></td></tr>
<tr class="separator:a5156e88b285cfe78f4ff4e42194a70c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af699412addf5631fb6e2d61ece8a89f0"><td class="memItemLeft" align="right" valign="top"><a id="af699412addf5631fb6e2d61ece8a89f0" name="af699412addf5631fb6e2d61ece8a89f0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>hybridRegionCount</b></td></tr>
<tr class="memdesc:af699412addf5631fb6e2d61ece8a89f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the number of regions for memory with hybrid sectors. <br /></td></tr>
<tr class="separator:af699412addf5631fb6e2d61ece8a89f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989bd3b0d57035f44bd936d185afb7bf"><td class="memItemLeft" align="right" valign="top"><a id="a989bd3b0d57035f44bd936d185afb7bf" name="a989bd3b0d57035f44bd936d185afb7bf"></a>
<a class="el" href="structcy__stc__smif__hybrid__region__info__t.html">cy_stc_smif_hybrid_region_info_t</a> **&#160;</td><td class="memItemRight" valign="bottom"><b>hybridRegionInfo</b></td></tr>
<tr class="memdesc:a989bd3b0d57035f44bd936d185afb7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies data for memory with hybrid sectors. <br /></td></tr>
<tr class="separator:a989bd3b0d57035f44bd936d185afb7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c383f7341855294fda5cc5d03b7f270"><td class="memItemLeft" align="right" valign="top"><a id="a1c383f7341855294fda5cc5d03b7f270" name="a1c383f7341855294fda5cc5d03b7f270"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readLatencyCmd</b></td></tr>
<tr class="memdesc:a1c383f7341855294fda5cc5d03b7f270"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to read variable latency cycles configuration register. <br /></td></tr>
<tr class="separator:a1c383f7341855294fda5cc5d03b7f270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa8b36aacfa7b39dcfbbbe042c832a8"><td class="memItemLeft" align="right" valign="top"><a id="aeaa8b36aacfa7b39dcfbbbe042c832a8" name="aeaa8b36aacfa7b39dcfbbbe042c832a8"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>writeLatencyCmd</b></td></tr>
<tr class="memdesc:aeaa8b36aacfa7b39dcfbbbe042c832a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to write variable latency cycles configuration register. <br /></td></tr>
<tr class="separator:aeaa8b36aacfa7b39dcfbbbe042c832a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbe834f1ccfb409c369851d0b5be848"><td class="memItemLeft" align="right" valign="top"><a id="a2bbe834f1ccfb409c369851d0b5be848" name="a2bbe834f1ccfb409c369851d0b5be848"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>latencyCyclesRegAddr</b></td></tr>
<tr class="memdesc:a2bbe834f1ccfb409c369851d0b5be848"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the address for variable latency cycle address. <br /></td></tr>
<tr class="separator:a2bbe834f1ccfb409c369851d0b5be848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af668180d0dac7778ba607ec4bc3ebafe"><td class="memItemLeft" align="right" valign="top"><a id="af668180d0dac7778ba607ec4bc3ebafe" name="af668180d0dac7778ba607ec4bc3ebafe"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>latencyCyclesMask</b></td></tr>
<tr class="memdesc:af668180d0dac7778ba607ec4bc3ebafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies variable latency cycles Mask. <br /></td></tr>
<tr class="separator:af668180d0dac7778ba607ec4bc3ebafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d6c5928ed5f54a35b033dd04f8fa01"><td class="memItemLeft" align="right" valign="top"><a id="ac0d6c5928ed5f54a35b033dd04f8fa01" name="ac0d6c5928ed5f54a35b033dd04f8fa01"></a>
<a class="el" href="structcy__stc__smif__octal__ddr__en__seq__t.html">cy_stc_smif_octal_ddr_en_seq_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>octalDDREnableSeq</b></td></tr>
<tr class="memdesc:ac0d6c5928ed5f54a35b033dd04f8fa01"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies data for memory with hybrid sectors. <br /></td></tr>
<tr class="separator:ac0d6c5928ed5f54a35b033dd04f8fa01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45806afd56c06a43b44134b87d849872"><td class="memItemLeft" align="right" valign="top"><a id="a45806afd56c06a43b44134b87d849872" name="a45806afd56c06a43b44134b87d849872"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>readStsRegOeCmd</b></td></tr>
<tr class="memdesc:a45806afd56c06a43b44134b87d849872"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to read the OE-containing status register. <br /></td></tr>
<tr class="separator:a45806afd56c06a43b44134b87d849872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6997fc2194c795c9e16d94c4cd777dd"><td class="memItemLeft" align="right" valign="top"><a id="aa6997fc2194c795c9e16d94c4cd777dd" name="aa6997fc2194c795c9e16d94c4cd777dd"></a>
<a class="el" href="structcy__stc__smif__mem__cmd__t.html">cy_stc_smif_mem_cmd_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>writeStsRegOeCmd</b></td></tr>
<tr class="memdesc:aa6997fc2194c795c9e16d94c4cd777dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This specifies the command to write into the OE-containing status register. <br /></td></tr>
<tr class="separator:aa6997fc2194c795c9e16d94c4cd777dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed611c0e5120cd37ef3a334c090fda0"><td class="memItemLeft" align="right" valign="top"><a id="a7ed611c0e5120cd37ef3a334c090fda0" name="a7ed611c0e5120cd37ef3a334c090fda0"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>stsRegOctalEnableMask</b></td></tr>
<tr class="memdesc:a7ed611c0e5120cd37ef3a334c090fda0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The QE mask for the status registers. <br /></td></tr>
<tr class="separator:a7ed611c0e5120cd37ef3a334c090fda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1db5ed707f9ccda6d2fce4b2df9fe3"><td class="memItemLeft" align="right" valign="top"><a id="a1a1db5ed707f9ccda6d2fce4b2df9fe3" name="a1a1db5ed707f9ccda6d2fce4b2df9fe3"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>octalEnableRegAddr</b></td></tr>
<tr class="memdesc:a1a1db5ed707f9ccda6d2fce4b2df9fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Octal enable register address. <br /></td></tr>
<tr class="separator:a1a1db5ed707f9ccda6d2fce4b2df9fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8326fa649b55599b788a20e33f3993cb"><td class="memItemLeft" align="right" valign="top"><a id="a8326fa649b55599b788a20e33f3993cb" name="a8326fa649b55599b788a20e33f3993cb"></a>
<a class="el" href="group__group__smif__enums.html#ga8845b5cf67d0b876a5b0edc589ecadbd">cy_en_smif_interface_freq_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>freq_of_operation</b></td></tr>
<tr class="memdesc:a8326fa649b55599b788a20e33f3993cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency of operation used in Octal mode. <br /></td></tr>
<tr class="separator:a8326fa649b55599b788a20e33f3993cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a6dabae268837d0cffde9c25b4efe455d" name="a6dabae268837d0cffde9c25b4efe455d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dabae268837d0cffde9c25b4efe455d">&#9670;&nbsp;</a></span>memSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_smif_mem_device_cfg_t::memSize</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes. </p>
<p >For example, 0x80000021 corresponds to 2^30 = 1 gigabyte. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB Peripheral Driver Library (PDL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
