
---------- Begin Simulation Statistics ----------
final_tick                                94887871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148880                       # Simulator instruction rate (inst/s)
host_mem_usage                                 850492                       # Number of bytes of host memory used
host_op_rate                                   152534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1679.20                       # Real time elapsed on the host
host_tick_rate                               56507712                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000001                       # Number of instructions simulated
sim_ops                                     256135787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.094888                       # Number of seconds simulated
sim_ticks                                 94887871500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.921970                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29885603                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             29908941                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2873139                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          49247029                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                239                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             443                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                60925477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2370878                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 101084037                       # number of cc regfile reads
system.cpu.cc_regfile_writes                102358356                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           2872757                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   39238716                       # Number of branches committed
system.cpu.commit.bw_lim_events              13572637                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        79010350                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            250358655                       # Number of instructions committed
system.cpu.commit.committedOps              256494441                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    178026361                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.440767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.445764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    103775984     58.29%     58.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     28859018     16.21%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11123574      6.25%     80.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5772847      3.24%     83.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4368013      2.45%     86.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3839039      2.16%     88.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4185352      2.35%     90.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2529897      1.42%     92.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13572637      7.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    178026361                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1248463                       # Number of function calls committed.
system.cpu.commit.int_insts                 225967321                       # Number of committed integer instructions.
system.cpu.commit.loads                      71570465                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        158985814     61.98%     61.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20569      0.01%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               10      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        71570465     27.90%     89.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       25917448     10.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         256494441                       # Class of committed instruction
system.cpu.commit.refs                       97487913                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       227                       # Number of committed Vector instructions.
system.cpu.committedInsts                   250000001                       # Number of Instructions Simulated
system.cpu.committedOps                     256135787                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.759103                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.759103                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              77791532                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   395                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             28656618                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              359875548                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 42886309                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  58755944                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                2885880                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1364                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               7393447                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    60925477                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  51670039                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     133783065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1167425                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      364759073                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 5772524                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.321039                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           53043749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           32256720                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.922053                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          189713112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.965036                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.987757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                114282618     60.24%     60.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13814259      7.28%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7046643      3.71%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7045877      3.71%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6591639      3.47%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  6826833      3.60%     82.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2848160      1.50%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3898332      2.05%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 27358751     14.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            189713112                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           62632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3661231                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 47443982                       # Number of branches executed
system.cpu.iew.exec_nop                        564144                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.672087                       # Inst execution rate
system.cpu.iew.exec_refs                    121781150                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   28924870                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27407328                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              89932239                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            887986                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             31487859                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           335494476                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              92856280                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4792197                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             317321570                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 144990                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4667395                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2885880                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4939000                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        693739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          8864506                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        47919                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        12988                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      3247664                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     18361758                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      5570411                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          12988                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1883896                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1777335                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 308834575                       # num instructions consuming a value
system.cpu.iew.wb_count                     304280751                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627327                       # average fanout of values written-back
system.cpu.iew.wb_producers                 193740244                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.603370                       # insts written-back per cycle
system.cpu.iew.wb_sent                      305442603                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                431180345                       # number of integer regfile reads
system.cpu.int_regfile_writes               234060763                       # number of integer regfile writes
system.cpu.ipc                               1.317344                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.317344                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             198254324     61.55%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20731      0.01%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    1      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             94402359     29.31%     90.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            29436175      9.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              322113769                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3772046                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011710                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  818983     21.71%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     21.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2762168     73.23%     94.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                190890      5.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              325884452                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          837994619                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    304280106                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         413735032                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  334930253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 322113769                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        78794498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            284541                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     55258530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     189713112                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.697899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.009092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82155947     43.31%     43.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27311995     14.40%     57.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24016293     12.66%     70.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            18188637      9.59%     79.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16995990      8.96%     88.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9331479      4.92%     93.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6436624      3.39%     97.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3266998      1.72%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2009149      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       189713112                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.697339                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1353                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2616                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          645                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2441                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          15474355                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9462605                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             89932239                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31487859                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               219065930                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                        189775744                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                38735116                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             279729682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5732192                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 46551954                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               17464952                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                297392                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             599014821                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              351153277                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           389961058                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  62008334                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               16607606                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                2885880                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              39522083                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                110231299                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        476208953                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9745                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                215                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  31450739                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1855                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    499936038                       # The number of ROB reads
system.cpu.rob.rob_writes                   682721616                       # The number of ROB writes
system.cpu.timesIdled                             569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1120                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     172                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       729417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1476000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1674058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       194430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3352987                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         194430                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             416065                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       409766                       # Transaction distribution
system.membus.trans_dist::CleanEvict           319651                       # Transaction distribution
system.membus.trans_dist::ReadExReq            330508                       # Transaction distribution
system.membus.trans_dist::ReadExResp           330508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        416065                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2222573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2222573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74005696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74005696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            746583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  746583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              746583                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3298927000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4023507750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1130313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1191109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1320611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           548604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          548604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           774                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1129540                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5030367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5031915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        49536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    157407104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              157456640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          837662                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26225024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2516591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077260                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.267003                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2322160     92.27%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 194431      7.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2516591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2457836500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2517220000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1161000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               932344                       # number of demand (read+write) hits
system.l2.demand_hits::total                   932345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              932344                       # number of overall hits
system.l2.overall_hits::total                  932345                       # number of overall hits
system.l2.demand_misses::.cpu.inst                773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             745800                       # number of demand (read+write) misses
system.l2.demand_misses::total                 746573                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               773                       # number of overall misses
system.l2.overall_misses::.cpu.data            745800                       # number of overall misses
system.l2.overall_misses::total                746573                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61409000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  69964890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70026299000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61409000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  69964890000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70026299000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1678144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1678918                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1678144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1678918                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998708                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.444420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.444675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998708                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.444420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.444675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79442.432083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93811.866452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93796.988372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79442.432083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93811.866452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93796.988372                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              409766                       # number of writebacks
system.l2.writebacks::total                    409766                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        745800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            746573                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       745800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           746573                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53679000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  62506890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62560569000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53679000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  62506890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62560569000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.444420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.444675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.444420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.444675                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69442.432083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83811.866452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83796.988372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69442.432083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83811.866452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83796.988372                       # average overall mshr miss latency
system.l2.replacements                         837662                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       781343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           781343                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       781343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       781343                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        86185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         86185                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            218096                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                218096                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          330508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              330508                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  32475315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32475315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        548604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            548604                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.602453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.602453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 98258.786474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98258.786474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       330508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         330508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  29170235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29170235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.602453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.602453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88258.786474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88258.786474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61409000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79442.432083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79442.432083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69442.432083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69442.432083                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        714248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            714248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       415292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          415292                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  37489575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  37489575000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1129540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1129540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.367665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.367665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90272.808048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90272.808048                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       415292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       415292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  33336655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  33336655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.367665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.367665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80272.808048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80272.808048                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       192000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       192000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19200                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15980.267764                       # Cycle average of tags in use
system.l2.tags.total_refs                     3266791                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    854047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.825072                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1158.577172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.370197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14779.320395                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.902058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975358                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54501823                       # Number of tag accesses
system.l2.tags.data_accesses                 54501823                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       47731200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47780672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26225024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26225024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          745800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              746573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       409766                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             409766                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            521373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         503027407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503548781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       521373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           521373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      276379094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            276379094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      276379094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           521373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        503027407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            779927875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    409766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    744536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008214039750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1792068                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             385608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      746573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     409766                       # Number of write requests accepted
system.mem_ctrls.readBursts                    746573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   409766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1264                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             46360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             47732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             47322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25549                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17745724250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3726545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31720268000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23809.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42559.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   368603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                746573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               409766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  403827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  208819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   33782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       696397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.149843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.380804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   121.441256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       515255     73.99%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       135372     19.44%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21740      3.12%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8305      1.19%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5266      0.76%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2406      0.35%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1879      0.27%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1125      0.16%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5049      0.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       696397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.934212                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.530158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.169311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          24203     97.21%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          366      1.47%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          176      0.71%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           61      0.24%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           38      0.15%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           25      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           13      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24898                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.456944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19961     80.17%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              498      2.00%     82.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2969     11.92%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1077      4.33%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              296      1.19%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               71      0.29%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24898                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               47699776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   80896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26223680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47780672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26225024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   94887710000                       # Total gap between requests
system.mem_ctrls.avgGap                      82058.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     47650304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     26223680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 521373.271609322575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 502174864.360826134682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276364930.369420289993                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       745800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       409766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21886000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  31698382000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2285671539250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28313.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42502.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5577992.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2513865480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1336132215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2675657880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1087910640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7490003040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34143854430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7684223520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56931647205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        599.988664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  19661438500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3168360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  72058073000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2458480500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1306694400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2645848380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1050958260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7490003040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34356404010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7505234400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56813622990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.744835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19190372250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3168360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72529139250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     51668942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         51668942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     51668942                       # number of overall hits
system.cpu.icache.overall_hits::total        51668942                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1097                       # number of overall misses
system.cpu.icache.overall_misses::total          1097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83708999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83708999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83708999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83708999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     51670039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     51670039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     51670039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     51670039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76307.200547                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76307.200547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76307.200547                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76307.200547                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          323                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          323                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          323                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          323                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          774                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          774                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62585999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62585999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62585999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62585999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80860.463824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80860.463824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80860.463824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80860.463824                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     51668942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        51668942                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83708999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83708999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     51670039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     51670039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76307.200547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76307.200547                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          323                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62585999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62585999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80860.463824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80860.463824                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           646.701516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            51669716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          66756.739018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   646.701516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.157886                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.157886                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          774                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.188965                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         206680930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        206680930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     96522579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         96522579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     96522826                       # number of overall hits
system.cpu.dcache.overall_hits::total        96522826                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4287915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4287915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4287918                       # number of overall misses
system.cpu.dcache.overall_misses::total       4287918                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 227810787416                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227810787416                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 227810787416                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227810787416                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    100810494                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    100810494                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    100810744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    100810744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.042534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.042534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.042534                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.042534                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53128.568877                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53128.568877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53128.531706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53128.531706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     18087416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        13316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            722689                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             175                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.027939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.091429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       781343                       # number of writebacks
system.cpu.dcache.writebacks::total            781343                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2609762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2609762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2609762                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2609762                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1678153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1678153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1678156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1678156                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  82896320416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82896320416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  82896642416                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82896642416                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016647                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49397.355555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49397.355555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49397.459125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49397.459125                       # average overall mshr miss latency
system.cpu.dcache.replacements                1674058                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     71976871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        71976871                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2916208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2916208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 142603801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 142603801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74893079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74893079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48900.421712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48900.421712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1786670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1786670                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1129538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1129538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  46967927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46967927000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41581.537761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41581.537761                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24545708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24545708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1371700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1371700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  85206763918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  85206763918                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     25917408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25917408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62117.637908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62117.637908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       823092                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       823092                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       548608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       548608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  35928177918                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35928177918                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65489.708349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65489.708349                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           247                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          250                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          250                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4076.435895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            98201061                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1678154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.517312                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4076.435895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1093                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2902                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         808164762                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        808164762                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  94887871500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  94887871500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
