/home/jfdava/.apio
[Wed Aug 23 13:34:17 2023] Processing icefun
--------------------------------------------------------------------------------
yosys -p "synth_ice40 -json hardware.json" ControladorMatrizLed.v SOCnexpoV8_.v uart.v

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)


-- Parsing `ControladorMatrizLed.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ControladorMatrizLed.v
Parsing Verilog input from `ControladorMatrizLed.v' to AST representation.
Generating RTLIL representation for module `\ControladorMatrizLed'.
Successfully finished Verilog frontend.

-- Parsing `SOCnexpoV8_.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: SOCnexpoV8_.v
Parsing Verilog input from `SOCnexpoV8_.v' to AST representation.
Generating RTLIL representation for module `\registros'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\StoretoMEM'.
Generating RTLIL representation for module `\LoadfromMEM'.
Generating RTLIL representation for module `\RV32nexpo'.
Generating RTLIL representation for module `\SOCnexpo'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\BaudClock'.
Generating RTLIL representation for module `\serialTX'.
Generating RTLIL representation for module `\serialRX'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Finding top of design hierarchy..
root of   1 design levels: serialRX
root of   1 design levels: serialTX
root of   0 design levels: BaudClock
root of   0 design levels: memory
root of   2 design levels: SOCnexpo
root of   1 design levels: RV32nexpo
root of   0 design levels: LoadfromMEM
root of   0 design levels: StoretoMEM
root of   0 design levels: ALU
root of   0 design levels: registros
root of   0 design levels: ControladorMatrizLed
Automatically selected SOCnexpo as design top module.

4.2.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         \BaudClock
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     \memory
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Parameter \TAM = 2048

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \TAM = 2048
Generating RTLIL representation for module `$paramod\memory\TAM=2048'.
Parameter 1 (\BAUD) = 115200

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BaudClock'.
Parameter 1 (\BAUD) = 115200
Generating RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.
Parameter 1 (\BAUD) = 115200
Found cached RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.

4.2.5. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros

4.2.6. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Removing unused module `\BaudClock'.
Removing unused module `\memory'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:273$638'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:41$399'.
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$uart.v:202$466 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:169$460 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:156$459 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:94$444 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:81$442 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:72$441 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:35$641 in module $paramod\BaudClock\BAUD=115200.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:224$394 in module SOCnexpo.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:202$393 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:165$391 in module SOCnexpo.
Marked 3 switch rules as full_case in process $proc$SOCnexpoV8_.v:144$390 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:98$380 in module SOCnexpo.
Removed 1 dead cases from process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:511$354 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:502$352 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:383$331 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:161$296 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:119$284 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$ControladorMatrizLed.v:41$4 in module ControladorMatrizLed.
Marked 1 switch rules as full_case in process $proc$ControladorMatrizLed.v:24$1 in module ControladorMatrizLed.
Removed a total of 1 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 116 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\serialRX.$proc$uart.v:226$479'.
Set init value: \rcv = 1'0
Found init rule in `\serialRX.$proc$uart.v:219$478'.
Set init value: \data = 8'00000000
Found init rule in `\serialRX.$proc$uart.v:201$477'.
Set init value: \cont = 5'00000
Found init rule in `\serialRX.$proc$uart.v:190$476'.
Set init value: \sr = 9'000000000
Found init rule in `\serialRX.$proc$uart.v:167$475'.
Set init value: \div2counter = 7'0000000
Found init rule in `\serialRX.$proc$uart.v:154$474'.
Set init value: \state = 1'0
Found init rule in `\serialRX.$proc$uart.v:146$473'.
Set init value: \q_t0 = 1'0
Found init rule in `\serialTX.$proc$uart.v:107$453'.
Set init value: \done = 1'0
Found init rule in `\serialTX.$proc$uart.v:93$452'.
Set init value: \bits = 4'0000
Found init rule in `\serialTX.$proc$uart.v:88$451'.
Set init value: \TX = 1'1
Found init rule in `\serialTX.$proc$uart.v:80$450'.
Set init value: \q = 9'111111111
Found init rule in `\serialTX.$proc$uart.v:64$449'.
Set init value: \q_re = 1'0
Found init rule in `\serialTX.$proc$uart.v:55$448'.
Set init value: \state = 1'0
Found init rule in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Set init value: \divcounter = 7'0000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Set init value: \leds_en = 1'1
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Set init value: \Espera = 8'00000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Set init value: \rst = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Set init value: \FD_nop = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Set init value: \FD_pc = 0
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Set init value: \F_pc = 0
Found init rule in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Set init value: \timer = 12'000000000000

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\serialRX.$proc$uart.v:226$479'.
Creating decoders for process `\serialRX.$proc$uart.v:219$478'.
Creating decoders for process `\serialRX.$proc$uart.v:201$477'.
Creating decoders for process `\serialRX.$proc$uart.v:190$476'.
Creating decoders for process `\serialRX.$proc$uart.v:167$475'.
Creating decoders for process `\serialRX.$proc$uart.v:154$474'.
Creating decoders for process `\serialRX.$proc$uart.v:146$473'.
Creating decoders for process `\serialRX.$proc$uart.v:227$472'.
Creating decoders for process `\serialRX.$proc$uart.v:221$471'.
1/1: $0\data[7:0]
Creating decoders for process `\serialRX.$proc$uart.v:202$466'.
1/1: $0\cont[4:0]
Creating decoders for process `\serialRX.$proc$uart.v:191$464'.
1/1: $0\sr[8:0]
Creating decoders for process `\serialRX.$proc$uart.v:169$460'.
1/1: $0\div2counter[6:0]
Creating decoders for process `\serialRX.$proc$uart.v:156$459'.
1/1: $0\state[0:0]
Creating decoders for process `\serialRX.$proc$uart.v:147$456'.
Creating decoders for process `\serialRX.$proc$uart.v:142$455'.
Creating decoders for process `\serialRX.$proc$uart.v:139$454'.
Creating decoders for process `\serialTX.$proc$uart.v:107$453'.
Creating decoders for process `\serialTX.$proc$uart.v:93$452'.
Creating decoders for process `\serialTX.$proc$uart.v:88$451'.
Creating decoders for process `\serialTX.$proc$uart.v:80$450'.
Creating decoders for process `\serialTX.$proc$uart.v:64$449'.
Creating decoders for process `\serialTX.$proc$uart.v:55$448'.
Creating decoders for process `\serialTX.$proc$uart.v:108$447'.
Creating decoders for process `\serialTX.$proc$uart.v:94$444'.
1/1: $0\bits[3:0]
Creating decoders for process `\serialTX.$proc$uart.v:89$443'.
Creating decoders for process `\serialTX.$proc$uart.v:81$442'.
1/1: $0\q[8:0]
Creating decoders for process `\serialTX.$proc$uart.v:72$441'.
1/1: $0\state[0:0]
Creating decoders for process `\serialTX.$proc$uart.v:66$438'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
1/1: $0\divcounter[6:0]
Creating decoders for process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
1/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622
2/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$608_DATA[31:0]$621
3/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$608_ADDR[10:0]$620
4/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625
5/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$609_DATA[31:0]$624
6/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$609_ADDR[10:0]$623
7/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628
8/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$610_DATA[31:0]$627
9/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$610_ADDR[10:0]$626
10/12: $0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631
11/12: $0$memwr$\memArray$SOCnexpoV8_.v:283$611_DATA[31:0]$630
12/12: $0$memwr$\memArray$SOCnexpoV8_.v:283$611_ADDR[10:0]$629
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
1/1: $0\rx_readed[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
1/1: $0\tx_ready[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
1/1: $0\leds_en[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
1/4: $0\leds4[7:0]
2/4: $0\leds1[7:0]
3/4: $0\leds3[7:0]
4/4: $0\leds2[7:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
1/3: $0\ram_sig[0:0]
2/3: $0\IO_sig[0:0]
3/3: $0\IO_data[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
1/1: $1\palabra[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
1/1: $0\rst[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
1/2: $0\cycle[63:0]
2/2: $0\instret[63:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
1/1: $0\PWM_[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
1/7: $0\MW_RegWrite[0:0]
2/7: $0\MW_MemRead[0:0]
3/7: $0\MW_nop[0:0]
4/7: $0\MW_address_LSB[1:0]
5/7: $0\MW_funct3[2:0]
6/7: $0\MW_rd[4:0]
7/7: $0\MW_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
1/1: $1\M_CSRData[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
1/13: $0\EM_CSRWrite[0:0]
2/13: $0\EM_CSRRead[0:0]
3/13: $0\EM_isCSR[0:0]
4/13: $0\EM_RegWrite[0:0]
5/13: $0\EM_MemWrite[0:0]
6/13: $0\EM_MemRead[0:0]
7/13: $0\EM_nop[0:0]
8/13: $0\EM_funct3[2:0]
9/13: $0\EM_rd[4:0]
10/13: $0\EM_csr[11:0]
11/13: $0\EM_csrDataIn[31:0]
12/13: $0\EM_rs2Data[31:0]
13/13: $0\EM_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
1/23: $0\DE_error[0:0]
2/23: $0\DE_CSRRead[0:0]
3/23: $0\DE_CSRWrite[0:0]
4/23: $0\DE_isCSR[0:0]
5/23: $0\DE_isEBREAK[0:0]
6/23: $0\DE_isBRANCH[0:0]
7/23: $0\DE_Jump[0:0]
8/23: $0\DE_isJALR[0:0]
9/23: $0\DE_ALUSrc2[0:0]
10/23: $0\DE_ALUSrc1[0:0]
11/23: $0\DE_MemRead[0:0]
12/23: $0\DE_RegWrite[0:0]
13/23: $0\DE_MemWrite[0:0]
14/23: $0\DE_nop[0:0]
15/23: $0\DE_funct3[2:0]
16/23: $0\DE_ALUCtrl[3:0]
17/23: $0\DE_rd[4:0]
18/23: $0\DE_rs2[4:0]
19/23: $0\DE_rs1[4:0]
20/23: $0\DE_imm[31:0]
21/23: $0\DE_rs2Data[31:0]
22/23: $0\DE_rs1Data[31:0]
23/23: $0\DE_pc[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
1/9: $2\D_CSRRead[0:0]
2/9: $2\D_CSRWrite[0:0]
3/9: $1\D_ALUSrc2[0:0]
4/9: $1\D_error[0:0]
5/9: $1\D_CSRRead[0:0]
6/9: $1\D_CSRWrite[0:0]
7/9: $1\D_funQual[0:0]
8/9: $1\D_ALUSrc1[0:0]
9/9: $1\D_RegWrite[0:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
1/1: $1\D_imm[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
1/2: $0\FD_pc[31:0]
2/2: $0\F_pc[31:0]
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
1/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
2/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA[31:0]$82
3/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR[4:0]$81
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
1/2: $0\row[7:0]
2/2: $0\act_row[3:0]
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
1/1: $1\timer[11:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SOCnexpo.\palabra' from process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
No latch inferred for signal `\RV32nexpo.\M_CSRData' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
No latch inferred for signal `\RV32nexpo.\D_RegWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc1' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc2' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_funQual' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRRead' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_error' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_imm' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$182$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.\branch' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\registros.\i' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\ControladorMatrizLed.\pwm' from process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\serialRX.\rcv' using process `\serialRX.$proc$uart.v:227$472'.
created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\serialRX.\data' using process `\serialRX.$proc$uart.v:221$471'.
created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\serialRX.\cont' using process `\serialRX.$proc$uart.v:202$466'.
created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\serialRX.\sr' using process `\serialRX.$proc$uart.v:191$464'.
created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\serialRX.\div2counter' using process `\serialRX.$proc$uart.v:169$460'.
created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\serialRX.\state' using process `\serialRX.$proc$uart.v:156$459'.
created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\serialRX.\q_t0' using process `\serialRX.$proc$uart.v:147$456'.
created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\serialRX.\din' using process `\serialRX.$proc$uart.v:142$455'.
created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\serialRX.\d1' using process `\serialRX.$proc$uart.v:139$454'.
created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\serialTX.\done' using process `\serialTX.$proc$uart.v:108$447'.
created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\serialTX.\bits' using process `\serialTX.$proc$uart.v:94$444'.
created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\serialTX.\TX' using process `\serialTX.$proc$uart.v:89$443'.
created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\serialTX.\q' using process `\serialTX.$proc$uart.v:81$442'.
created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\serialTX.\state' using process `\serialTX.$proc$uart.v:72$441'.
created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\serialTX.\q_re' using process `\serialTX.$proc$uart.v:66$438'.
created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `$paramod\BaudClock\BAUD=115200.\divcounter' using process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.\DataOut' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$608_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$608_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$608_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$609_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$609_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$609_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$610_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$610_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$610_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:283$611_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:283$611_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:283$611_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\SOCnexpo.\rx_readed' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\SOCnexpo.\tx_ready' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds_en' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds1' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds2' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds3' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds4' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_data' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\SOCnexpo.\ram_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\SOCnexpo.\instr' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\SOCnexpo.\rst' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\SOCnexpo.\Espera' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\RV32nexpo.\cycle' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\RV32nexpo.\instret' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\RV32nexpo.\PWM_' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_address_LSB' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csrDataIn' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csr' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_imm' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUCtrl' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isJALR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_Jump' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isBRANCH' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isEBREAK' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_error' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\RV32nexpo.\F_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1335' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1336' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1337' with negative edge clock.
Creating register for signal `\ControladorMatrizLed.\act_row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\timer' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
created $dff cell `$procdff$1340' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `serialRX.$proc$uart.v:226$479'.
Removing empty process `serialRX.$proc$uart.v:219$478'.
Removing empty process `serialRX.$proc$uart.v:201$477'.
Removing empty process `serialRX.$proc$uart.v:190$476'.
Removing empty process `serialRX.$proc$uart.v:167$475'.
Removing empty process `serialRX.$proc$uart.v:154$474'.
Removing empty process `serialRX.$proc$uart.v:146$473'.
Removing empty process `serialRX.$proc$uart.v:227$472'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:221$471'.
Removing empty process `serialRX.$proc$uart.v:221$471'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:202$466'.
Removing empty process `serialRX.$proc$uart.v:202$466'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:191$464'.
Removing empty process `serialRX.$proc$uart.v:191$464'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:169$460'.
Removing empty process `serialRX.$proc$uart.v:169$460'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:147$456'.
Removing empty process `serialRX.$proc$uart.v:142$455'.
Removing empty process `serialRX.$proc$uart.v:139$454'.
Removing empty process `serialTX.$proc$uart.v:107$453'.
Removing empty process `serialTX.$proc$uart.v:93$452'.
Removing empty process `serialTX.$proc$uart.v:88$451'.
Removing empty process `serialTX.$proc$uart.v:80$450'.
Removing empty process `serialTX.$proc$uart.v:64$449'.
Removing empty process `serialTX.$proc$uart.v:55$448'.
Removing empty process `serialTX.$proc$uart.v:108$447'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:89$443'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:81$442'.
Removing empty process `serialTX.$proc$uart.v:81$442'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:66$438'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Found and cleaned up 1 empty switch in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Found and cleaned up 5 empty switches in `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:278$619'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Found and cleaned up 2 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Found and cleaned up 8 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Found and cleaned up 1 empty switch in `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Found and cleaned up 2 empty switches in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Found and cleaned up 1 empty switch in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Cleaned up 61 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template RV32nexpo for cells of type RV32nexpo.
Using template $paramod\memory\TAM=2048 for cells of type $paramod\memory\TAM=2048.
Using template ControladorMatrizLed for cells of type ControladorMatrizLed.
Using template serialTX for cells of type serialTX.
Using template serialRX for cells of type serialRX.
Using template LoadfromMEM for cells of type LoadfromMEM.
Using template StoretoMEM for cells of type StoretoMEM.
Using template ALU for cells of type ALU.
Using template registros for cells of type registros.
Using template $paramod\BaudClock\BAUD=115200 for cells of type $paramod\BaudClock\BAUD=115200.
No more expansions possible.
Deleting now unused module serialRX.
Deleting now unused module serialTX.
Deleting now unused module $paramod\BaudClock\BAUD=115200.
Deleting now unused module $paramod\memory\TAM=2048.
Deleting now unused module RV32nexpo.
Deleting now unused module LoadfromMEM.
Deleting now unused module StoretoMEM.
Deleting now unused module ALU.
Deleting now unused module registros.
Deleting now unused module ControladorMatrizLed.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 16 unused cells and 673 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 8 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Replacing known input bits on port A of cell $techmap\RV32I.$procmux$844: \RV32I.EM_nop -> 1'0
Analyzing evaluation results.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1001.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1003.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1005.
dead port 2/2 on $mux $techmap\RV32I.$procmux$1011.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1013.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1015.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1017.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1019.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1021.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1023.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1025.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1027.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1029.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1031.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1033.
dead port 2/2 on $mux $techmap\RV32I.$procmux$983.
dead port 1/2 on $mux $techmap\RV32I.$procmux$985.
dead port 1/2 on $mux $techmap\RV32I.$procmux$987.
dead port 1/2 on $mux $techmap\RV32I.$procmux$989.
dead port 1/2 on $mux $techmap\RV32I.$procmux$991.
dead port 1/2 on $mux $techmap\RV32I.$procmux$993.
dead port 1/2 on $mux $techmap\RV32I.$procmux$995.
dead port 1/2 on $mux $techmap\RV32I.$procmux$997.
dead port 1/2 on $mux $techmap\RV32I.$procmux$999.
Removed 24 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:213$299: { \RV32I.FD_instr [15] \RV32I.FD_instr [16] \RV32I.FD_instr [17] \RV32I.FD_instr [18] \RV32I.FD_instr [19] }
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:144$287: { \RV32I.FD_instr [7] \RV32I.FD_instr [8] \RV32I.FD_instr [9] \RV32I.FD_instr [10] \RV32I.FD_instr [11] }
New input vector for $reduce_or cell $techmap\RAM.$reduce_or$SOCnexpoV8_.v:269$613: { \RAM.WRmask [0] \RAM.WRmask [1] \RAM.WRmask [2] \RAM.WRmask [3] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$682:
Old ports: A=0, B=255, Y=$techmap\RAM.$procmux$682_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$682_Y [0]
New connections: $techmap\RAM.$procmux$682_Y [31:1] = { 24'000000000000000000000000 $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$694:
Old ports: A=0, B=65280, Y=$techmap\RAM.$procmux$694_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$694_Y [8]
New connections: { $techmap\RAM.$procmux$694_Y [31:9] $techmap\RAM.$procmux$694_Y [7:0] } = { 16'0000000000000000 $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$706:
Old ports: A=0, B=16711680, Y=$techmap\RAM.$procmux$706_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$706_Y [16]
New connections: { $techmap\RAM.$procmux$706_Y [31:17] $techmap\RAM.$procmux$706_Y [15:0] } = { 8'00000000 $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$718:
Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\RAM.$procmux$718_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$718_Y [24]
New connections: { $techmap\RAM.$procmux$718_Y [31:25] $techmap\RAM.$procmux$718_Y [23:0] } = { $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] 24'000000000000000000000000 }
New ctrl vector for $pmux cell $techmap\RV32I.$procmux$855: { $techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:506$353_Y $auto$opt_reduce.cc:132:opt_mux$1344 $techmap\RV32I.$procmux$859_CMP $auto$opt_reduce.cc:132:opt_mux$1342 $techmap\RV32I.$procmux$856_CMP }
Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$1219:
Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0]
New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] }
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$684:
Old ports: A=0, B=$techmap\RAM.$procmux$682_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622
New ports: A=1'0, B=$techmap\RAM.$procmux$682_Y [0], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0]
New connections: $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [31:1] = { 24'000000000000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622 [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$696:
Old ports: A=0, B=$techmap\RAM.$procmux$694_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625
New ports: A=1'0, B=$techmap\RAM.$procmux$694_Y [8], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [31:9] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [7:0] } = { 16'0000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625 [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$708:
Old ports: A=0, B=$techmap\RAM.$procmux$706_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628
New ports: A=1'0, B=$techmap\RAM.$procmux$706_Y [16], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [31:17] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [15:0] } = { 8'00000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628 [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$720:
Old ports: A=0, B=$techmap\RAM.$procmux$718_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631
New ports: A=1'0, B=$techmap\RAM.$procmux$718_Y [24], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [31:25] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [23:0] } = { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:283$611_EN[31:0]$631 [24] 24'000000000000000000000000 }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \UART_RX.rcv = 1'0 to constant driver in module SOCnexpo.
Promoted 1 init specs to constant drivers.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 32 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$meminit$\MEMROM$SOCnexpoV8_.v:42$396 (MEMROM).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:274$633 (RAM.memArray).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 (RV32I.reg32.WORKREG).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 24 bits (of 32) from port Y of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 17 bits (of 18) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:74$367 ($eq).
Removed top 2 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:77$371 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:78$373 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:79$375 ($eq).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$procmux$812 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$procmux$815_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1201 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.$procmux$1038 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:178$297 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:101$275 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:100$274 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:99$273 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:98$272 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:97$271 ($eq).
Removed top 3 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:96$270 ($eq).
Removed top 5 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:95$269 ($eq).
Removed top 29 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
Removed top 7 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1272 ($dff).
Removed top 8 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 16 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 24 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed cell SOCnexpo.$techmap\RAM.$procmux$728 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$726 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$724 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$722 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$716 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$714 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$712 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$710 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$704 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$702 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$700 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$698 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$692 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$690 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$688 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$686 ($mux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\LEDS8_4.$procmux$1229_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell SOCnexpo.$techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 20 bits (of 32) from port Y of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 28 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 1 bits (of 5) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:210$470 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 27 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:176$463 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 26 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$lt$uart.v:171$461 ($lt).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:61$260 ($mux).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:60$258 ($mux).
Removed top 2 bits (of 4) from mux cell SOCnexpo.$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:35$251 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:61$222 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220 ($and).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210 ($xor).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:57$208 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:56$205 ($mux).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$201 ($mux).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$199 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
Removed top 32 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr).
Removed top 7 bits (of 8) from port A of cell SOCnexpo.$techmap\RV32I.alu.$shl$Procesador_V2.1b/ALU.v:37$185 ($shl).
Removed top 31 bits (of 32) from FF cell SOCnexpo.$techmap\RV32I.reg32.$procdff$1337 ($dff).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1223 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1221 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1203 ($mux).
Removed top 7 bits (of 24) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 7 bits (of 16) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 7 bits (of 8) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1205 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1207 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1209 ($mux).
Removed top 20 bits (of 32) from wire SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2_Y.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$608_EN[31:0]$622.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_DATA[31:0]$624.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$609_EN[31:0]$625.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_DATA[31:0]$627.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$610_EN[31:0]$628.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$608_EN.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$609_EN.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$610_EN.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$682_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$694_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$698_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$706_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$710_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203_Y.
Removed top 14 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219_Y.
Removed top 21 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:55$202_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212_Y.
Removed top 5 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:59$214_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218_Y.
Removed top 7 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642_Y.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_funct7.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_opcode.
Removed top 12 bits (of 16) from wire SOCnexpo.RV32I.load.data_half.
Removed top 23 bits (of 32) from wire SOCnexpo.UART_data.
Removed top 1 bits (of 32) from wire SOCnexpo.palabra.

4.12. Executing PEEPOPT pass (run peephole optimizers).

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 59 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module SOCnexpo that may be considered for resource sharing.
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Found 1 candidates: $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78
Analyzing resource sharing with $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79: \RV32I.Stall_F = 1'0
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78: \RV32I.Stall_F = 1'0
Size of SAT problem: 23 cells, 402 variables, 1002 clauses
According to the SAT solver this pair of cells can not be shared.
Model from SAT solver: \RV32I.Stall_F = 1'0
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
No candidates found.
Analyzing resource sharing options for $techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr):
Found 4 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RV32I.DE_isJALR \RV32I.DE_Jump \RV32I.E_JumpOrBranch \RV32I.halt }.
No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOCnexpo:
creating $macc model for $add$SOCnexpoV8_.v:28$362 ($add).
creating $macc model for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:172$462 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:207$469 ($add).
creating $macc model for $techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
creating $macc model for $techmap\UART_TX.$add$uart.v:98$445 ($add).
creating $macc model for $techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
merging $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 into $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.$add$uart.v:98$445.
creating $alu model for $macc $techmap\UART_RX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:207$469.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:172$462.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319.
creating $alu model for $macc $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2.
creating $alu model for $macc $add$SOCnexpoV8_.v:28$362.
creating $alu model for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le): new $alu
creating $alu model for $techmap\UART_RX.$lt$uart.v:171$461 ($lt): new $alu
creating $alu model for $techmap\UART_RX.$eq$uart.v:176$463 ($eq): merged with $techmap\UART_RX.$lt$uart.v:171$461.
creating $alu cell for $techmap\UART_RX.$lt$uart.v:171$461, $techmap\UART_RX.$eq$uart.v:176$463: $auto$alumacc.cc:485:replace_alu$1383
creating $alu cell for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3: $auto$alumacc.cc:485:replace_alu$1394
creating $alu cell for $add$SOCnexpoV8_.v:28$362: $auto$alumacc.cc:485:replace_alu$1407
creating $alu cell for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2: $auto$alumacc.cc:485:replace_alu$1410
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319: $auto$alumacc.cc:485:replace_alu$1413
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355: $auto$alumacc.cc:485:replace_alu$1416
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357: $auto$alumacc.cc:485:replace_alu$1419
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264: $auto$alumacc.cc:485:replace_alu$1422
creating $alu cell for $techmap\UART_TX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1425
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191: $auto$alumacc.cc:485:replace_alu$1428
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198: $auto$alumacc.cc:485:replace_alu$1431
creating $alu cell for $techmap\UART_RX.$add$uart.v:172$462: $auto$alumacc.cc:485:replace_alu$1434
creating $alu cell for $techmap\UART_RX.$add$uart.v:207$469: $auto$alumacc.cc:485:replace_alu$1437
creating $alu cell for $techmap\UART_RX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1440
creating $alu cell for $techmap\UART_TX.$add$uart.v:98$445: $auto$alumacc.cc:485:replace_alu$1443
created 15 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 3 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$1405: { $auto$rtlil.cc:1862:Not$1404 $auto$rtlil.cc:1865:ReduceAnd$1400 }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1399: { $auto$alumacc.cc:501:replace_alu$1395 [0] $auto$alumacc.cc:501:replace_alu$1395 [1] $auto$alumacc.cc:501:replace_alu$1395 [2] $auto$alumacc.cc:501:replace_alu$1395 [3] $auto$alumacc.cc:501:replace_alu$1395 [4] $auto$alumacc.cc:501:replace_alu$1395 [5] $auto$alumacc.cc:501:replace_alu$1395 [6] $auto$alumacc.cc:501:replace_alu$1395 [7] $auto$alumacc.cc:501:replace_alu$1395 [8] $auto$alumacc.cc:501:replace_alu$1395 [9] }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1388: { $auto$alumacc.cc:501:replace_alu$1384 [0] $auto$alumacc.cc:501:replace_alu$1384 [1] $auto$alumacc.cc:501:replace_alu$1384 [2] $auto$alumacc.cc:501:replace_alu$1384 [3] $auto$alumacc.cc:501:replace_alu$1384 [4] $auto$alumacc.cc:501:replace_alu$1384 [5] $auto$alumacc.cc:501:replace_alu$1384 [6] }
Optimizing cells in module \SOCnexpo.
Performed a total of 3 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 8 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOCnexpo.LEDS8_4.act_row as FSM state register:
Register is connected to module port.
Users of register don't seem to benefit from recoding.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$634' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$635' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$636' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:283$637' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$memrd$\MEMROM$SOCnexpoV8_.v:47$366' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:285$632' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78' in module `\SOCnexpo': merged data $dff with rd enable to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79' in module `\SOCnexpo': merged data $dff with rd enable to cell.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 18 unused cells and 24 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory SOCnexpo.RAM.memArray by address:
New clock domain: posedge \clk12MHz
Port 0 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$634) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000000000000011111111
Port 1 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$635) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000001111111100000000
Merging port 0 into this one.
Active bits: 00000000000000001111111111111111
Port 2 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$636) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000111111110000000000000000
Merging port 1 into this one.
Active bits: 00000000111111111111111111111111
Port 3 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:283$637) has addr \RV32I.EM_resultado [12:2].
Active bits: 11111111000000000000000000000000
Merging port 2 into this one.
Active bits: 11111111111111111111111111111111

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\MEMROM' in module `\SOCnexpo':
$meminit$\MEMROM$SOCnexpoV8_.v:42$396 ($meminit)
$memrd$\MEMROM$SOCnexpoV8_.v:47$366 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RAM.memArray' in module `\SOCnexpo':
$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:274$633 ($meminit)
$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:283$637 ($memwr)
$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:285$632 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RV32I.reg32.WORKREG' in module `\SOCnexpo':
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 ($meminit)
$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116 ($memwr)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOCnexpo.MEMROM:
Properties: ports=1 bits=65536 rports=1 wports=0 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: MEMROM.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: MEMROM.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: MEMROM.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: MEMROM.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: MEMROM.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: MEMROM.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: MEMROM.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: MEMROM.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: MEMROM.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: MEMROM.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: MEMROM.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: MEMROM.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: MEMROM.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: MEMROM.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: MEMROM.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: MEMROM.15.0.0
Processing SOCnexpo.RAM.memArray:
Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: RAM.memArray.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: RAM.memArray.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: RAM.memArray.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: RAM.memArray.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: RAM.memArray.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: RAM.memArray.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: RAM.memArray.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: RAM.memArray.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: RAM.memArray.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: RAM.memArray.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: RAM.memArray.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: RAM.memArray.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: RAM.memArray.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: RAM.memArray.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: RAM.memArray.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: RAM.memArray.15.0.0
Processing SOCnexpo.RV32I.reg32.WORKREG:
Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7168 efficiency=6
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7680 efficiency=3
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7936 efficiency=1
Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
Mapping to bram type $__ICE40_RAM4K_M123 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
Selecting best of 2 rules:
Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
Selected rule 1.1 with efficiency 6.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: RV32I.reg32.WORKREG.0.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: RV32I.reg32.WORKREG.0.0.1
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: RV32I.reg32.WORKREG.1.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: RV32I.reg32.WORKREG.1.0.1

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod$49da78f14376c226e3f73898b86349d2523b6092\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a8aa7d12844ac8b0d870ac804d4149ae6f078986\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef3795b17e30aa643d5036c6dfc722da236e6e25\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8065e31cc199b6cff6b083f1ad4bbb23eb7038da\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef61f3b15c1b8a8796d63c7c136e0deeb92ae25a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6848f3359059f5598f1765e6b527c876a18fe714\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$43e316d8c83333e77d3cda6acbe2e82aee4ba905\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8c9caa9c316a640b79d653050021d5a2b518ca58\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0e44341c6359cd699a4f2624e0c6abd2aaa97866\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$253ec975b63a5a47e1562e71285c7fdecc505f28\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d39ff6d1e4c8175799ee3dc79aed312674933750\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d7dc27f0be80a639292a2b7c5f939f4b572c8541\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$11e971eef5d171a268adb0d67074bada7e5847c6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e7da016e61eb174bc4a157898a70972884970ec1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$04a91933b7c4f704d0da0f1a9143463ab94e1526\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1ea0f20111d0936fdb52ae728dd91e890aab8f17\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e316530381baf3e4177deadcaaf0acb6f41e4f8d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b4fa3dd6f6d32c6c412d9a1a8f9680eb73d43084\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$5b3a546462178891c10942a5739f8be9ea8c9310\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9efb18edb8de02bad1a7094f5e96d3699b439d6d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9c3de4fde3caf232a36174b45213ceae29494249\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ad71a841cb7560dd185296d03b6e23729c25ddb1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c968b0013a165f3634e5c92d29081f0d392b5770\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$97cde197a967de7b4af14f3d3b27b3b7f2ff1eb3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c299441b407b39a3eed06ffb52e1d5f8b024d123\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$631aa3d8085982bec08e3c6462eb04a92cf6ea98\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3cac6450a894b4e9da8ffe19af6571a02c73b999\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$bbe8445093f44dd5346ea54bfbfffb984fe06ac1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$fe63ec2ab6634e93d6eb73a2d422aa8c63752778\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6583422058d296b054b8f17a5973c9c276116928\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d99f85ef83aa950a288ec9b60ddf3213e3287b1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a99a0694763cb9c4bfe6aef49cb7fd96bc2d56a2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$19c8f5c5865cd3db63daf576d0474b888e1da522\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44870a8530cb3ab4e7642ea0523cbc6664165311\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$bd5ae792e284658ab9479e6718256c6e5cbe74bd\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d9f430b26a8f802b8897ed6d8702c74f582ca96b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d05de495dde6bb70860f9129064bfff9f6763c10\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$622fc6a661b18ed5b926d36c52950e5152072fad\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dabb5c3961102dbebaf39564c774caa0adba5d45\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3f99c3a72696703ff7cfa334b2933aba4c8d0425\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44c3ede37ee5e397586e794c35ae8d78d8c226d5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$48a496dfb2a3148cf50ade5fd1c59eda856af1e7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$54aab2e17318fee33c9f5f74decaf5df4782f578\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2a28e4b01580b8da3604211d655b7a30cfba2b78\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$64e33e362b91afce25de47c67eff862b2a9b9eec\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0f1abeea0452129e2da1b5b4af3205daf6f62996\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$019ddcf982d74081f554bd2465497fdf78ee4917\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d58b47ffcfc063077771eab072f3ca381b742177\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1e99678737b2cd4ee98a7e5b173390505a9d3fc4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$902085627fd59a6b268dff8bd9ce895169f304f6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8d1dd2c7d7f45163b6190bc987af418ed338ad34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b03cd6bb204a56f8104ccd8441ff4f1d11137e7a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$84b3f69eba997ca69281cdead1cfd0c79b03fdd3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8fc1ea870b69862a705dbd6f2c96f45ccc7f768c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3b62b2558518b799c357a045fad41a9b4cc26cca\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a39408acb3a0fc515cdfe0eb701254c4be50fda9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 4 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 881 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $pmux cell $procmux$812:
Old ports: A=31'1100001011011000110111101001000, B=93'110111001110101010011010010000001000000010000001101111011001000000000000000000000000000000000, Y=\palabra
New ports: A=7'1011010, B=21'111010000111010000000, Y={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }
New connections: { \palabra [30:19] \palabra [17] \palabra [15:9] \palabra [7] \palabra [4] \palabra [1:0] } = { \palabra [18] \palabra [8] 1'0 \palabra [16] \palabra [16] \palabra [16] \palabra [3] 1'0 \palabra [18] \palabra [8] \palabra [16] \palabra [3] 2'00 \palabra [8] \palabra [6] 1'0 \palabra [8] \palabra [8] \palabra [6] 4'0000 }
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1201:
Old ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] \RV32I.FD_instr [30:21] 1'0 }, Y=$techmap\RV32I.$procmux$1201_Y [19:0]
New ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] 1'0 }, Y={ $techmap\RV32I.$procmux$1201_Y [19:11] $techmap\RV32I.$procmux$1201_Y [0] }
New connections: $techmap\RV32I.$procmux$1201_Y [10:1] = \RV32I.FD_instr [30:21]
Consolidated identical input bits for $mux cell $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261:
Old ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y
New ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16:0]
New connections: $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [31:17] = { $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249:
Old ports: A=4'0011, B=4'1100, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y
New ports: A=2'01, B=2'10, Y={ $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
New connections: { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [3] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [1] } = { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250:
Old ports: A=4'0100, B=4'1000, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y
New ports: A=2'01, B=2'10, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [3:2]
New connections: $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [1:0] = 2'00
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=0, B={ 1'0 \palabra }, Y=$ternary$SOCnexpoV8_.v:110$382_Y
New ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$382_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1203:
Old ports: A=$techmap\RV32I.$procmux$1201_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:25] \RV32I.FD_instr [11:7] }, Y=$techmap\RV32I.$procmux$1203_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1201_Y [19:11] \RV32I.FD_instr [24:21] $techmap\RV32I.$procmux$1201_Y [0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [11:7] }, Y={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1203_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New ports: A=7'0000000, B={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }, Y={ $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6:5] $ternary$SOCnexpoV8_.v:110$382_Y [3:2] }
New connections: { $ternary$SOCnexpoV8_.v:110$382_Y [30:19] $ternary$SOCnexpoV8_.v:110$382_Y [17] $ternary$SOCnexpoV8_.v:110$382_Y [15:9] $ternary$SOCnexpoV8_.v:110$382_Y [7] $ternary$SOCnexpoV8_.v:110$382_Y [4] $ternary$SOCnexpoV8_.v:110$382_Y [1:0] } = { $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 2'00 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 4'0000 }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y, B={ 23'00000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$383_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1205:
Old ports: A=$techmap\RV32I.$procmux$1203_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [30:25] \RV32I.FD_instr [11:8] 1'0 }, Y=$techmap\RV32I.$procmux$1205_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [11:8] 1'0 }, Y={ $techmap\RV32I.$procmux$1205_Y [19:11] $techmap\RV32I.$procmux$1205_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1205_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$382_Y [3] $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [6:5] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [3:2] 2'00 }, B={ 5'00000 \tx_ready \UART_RX.data }, Y={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$383_Y [30:20] $ternary$SOCnexpoV8_.v:110$383_Y [17] $ternary$SOCnexpoV8_.v:110$383_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] $ternary$SOCnexpoV8_.v:110$383_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$383_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [10] }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y, B={ 31'0000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$384_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }, B={ 13'0000000000000 \leds_en }, Y={ $ternary$SOCnexpoV8_.v:110$384_Y [19:18] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$384_Y [30:20] $ternary$SOCnexpoV8_.v:110$384_Y [17] $ternary$SOCnexpoV8_.v:110$384_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] $ternary$SOCnexpoV8_.v:110$384_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$384_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [10] }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 1 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.16. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 241 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 296 unused cells and 494 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1383.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1394.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1394.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry: CO=\Espera [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry: CO=\LEDS8_4.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry: CO=\RV32I.cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry: CO=\RV32I.instret [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry: CO=\RV32I.F_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry: CO=\UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1428.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry: CO=\UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry: CO=\UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry: CO=\UART_RX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry: CO=\UART_TX.bits [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 1 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.32.18. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
$_DFF_PP1_ -> $__DFFE_PP1
$_DFF_PP0_ -> $__DFFE_PP0
$_DFF_PN1_ -> $__DFFE_PN1
$_DFF_PN0_ -> $__DFFE_PN0
$_DFF_NP1_ -> $__DFFE_NP1
$_DFF_NP0_ -> $__DFFE_NP0
$_DFF_NN1_ -> $__DFFE_NN1
$_DFF_NN0_ -> $__DFFE_NN0
$_DFF_N_ -> $_DFFE_NP_
$_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module SOCnexpo:
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2254 to $_DFFE_PP_ for $0\tx_ready[0:0] -> \tx_ready.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2255 to $_DFFE_PP_ for $0\leds_en[0:0] -> \leds_en.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2256 to $_DFFE_PP_ for $0\leds1[7:0] [0] -> \leds1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2257 to $_DFFE_PP_ for $0\leds1[7:0] [1] -> \leds1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2258 to $_DFFE_PP_ for $0\leds1[7:0] [2] -> \leds1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2259 to $_DFFE_PP_ for $0\leds1[7:0] [3] -> \leds1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2260 to $_DFFE_PP_ for $0\leds1[7:0] [4] -> \leds1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2261 to $_DFFE_PP_ for $0\leds1[7:0] [5] -> \leds1 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2262 to $_DFFE_PP_ for $0\leds1[7:0] [6] -> \leds1 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2263 to $_DFFE_PP_ for $0\leds1[7:0] [7] -> \leds1 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2264 to $_DFFE_PP_ for $0\leds2[7:0] [0] -> \leds2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2265 to $_DFFE_PP_ for $0\leds2[7:0] [1] -> \leds2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2266 to $_DFFE_PP_ for $0\leds2[7:0] [2] -> \leds2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2267 to $_DFFE_PP_ for $0\leds2[7:0] [3] -> \leds2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2268 to $_DFFE_PP_ for $0\leds2[7:0] [4] -> \leds2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2269 to $_DFFE_PP_ for $0\leds2[7:0] [5] -> \leds2 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2270 to $_DFFE_PP_ for $0\leds2[7:0] [6] -> \leds2 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2271 to $_DFFE_PP_ for $0\leds2[7:0] [7] -> \leds2 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2272 to $_DFFE_PP_ for $0\leds3[7:0] [0] -> \leds3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2273 to $_DFFE_PP_ for $0\leds3[7:0] [1] -> \leds3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2274 to $_DFFE_PP_ for $0\leds3[7:0] [2] -> \leds3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2275 to $_DFFE_PP_ for $0\leds3[7:0] [3] -> \leds3 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2276 to $_DFFE_PP_ for $0\leds3[7:0] [4] -> \leds3 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2277 to $_DFFE_PP_ for $0\leds3[7:0] [5] -> \leds3 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2278 to $_DFFE_PP_ for $0\leds3[7:0] [6] -> \leds3 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2279 to $_DFFE_PP_ for $0\leds3[7:0] [7] -> \leds3 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2280 to $_DFFE_PP_ for $0\leds4[7:0] [0] -> \leds4 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2281 to $_DFFE_PP_ for $0\leds4[7:0] [1] -> \leds4 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2282 to $_DFFE_PP_ for $0\leds4[7:0] [2] -> \leds4 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2283 to $_DFFE_PP_ for $0\leds4[7:0] [3] -> \leds4 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2284 to $_DFFE_PP_ for $0\leds4[7:0] [4] -> \leds4 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2285 to $_DFFE_PP_ for $0\leds4[7:0] [5] -> \leds4 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2286 to $_DFFE_PP_ for $0\leds4[7:0] [6] -> \leds4 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2287 to $_DFFE_PP_ for $0\leds4[7:0] [7] -> \leds4 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2288 to $_DFFE_PP_ for $0\IO_data[31:0] [0] -> \IO_data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2289 to $_DFFE_PP_ for $0\IO_data[31:0] [1] -> \IO_data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2290 to $_DFFE_PP_ for $0\IO_data[31:0] [2] -> \IO_data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2291 to $_DFFE_PP_ for $0\IO_data[31:0] [3] -> \IO_data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2292 to $_DFFE_PP_ for $0\IO_data[31:0] [4] -> \IO_data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2293 to $_DFFE_PP_ for $0\IO_data[31:0] [5] -> \IO_data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2294 to $_DFFE_PP_ for $0\IO_data[31:0] [6] -> \IO_data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2295 to $_DFFE_PP_ for $0\IO_data[31:0] [7] -> \IO_data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2296 to $_DFFE_PP_ for $0\IO_data[31:0] [8] -> \IO_data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2297 to $_DFFE_PP_ for $0\IO_data[31:0] [9] -> \IO_data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2298 to $_DFFE_PP_ for $0\IO_data[31:0] [10] -> \IO_data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2299 to $_DFFE_PP_ for $0\IO_data[31:0] [11] -> \IO_data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2300 to $_DFFE_PP_ for $0\IO_data[31:0] [12] -> \IO_data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2301 to $_DFFE_PP_ for $0\IO_data[31:0] [13] -> \IO_data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2302 to $_DFFE_PP_ for $0\IO_data[31:0] [14] -> \IO_data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2303 to $_DFFE_PP_ for $0\IO_data[31:0] [15] -> \IO_data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2304 to $_DFFE_PP_ for $0\IO_data[31:0] [16] -> \IO_data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2305 to $_DFFE_PP_ for $0\IO_data[31:0] [17] -> \IO_data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2306 to $_DFFE_PP_ for $0\IO_data[31:0] [18] -> \IO_data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2307 to $_DFFE_PP_ for $0\IO_data[31:0] [19] -> \IO_data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2308 to $_DFFE_PP_ for $0\IO_data[31:0] [20] -> \IO_data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2309 to $_DFFE_PP_ for $0\IO_data[31:0] [21] -> \IO_data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2310 to $_DFFE_PP_ for $0\IO_data[31:0] [22] -> \IO_data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2311 to $_DFFE_PP_ for $0\IO_data[31:0] [23] -> \IO_data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2312 to $_DFFE_PP_ for $0\IO_data[31:0] [24] -> \IO_data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2313 to $_DFFE_PP_ for $0\IO_data[31:0] [25] -> \IO_data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2314 to $_DFFE_PP_ for $0\IO_data[31:0] [26] -> \IO_data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2315 to $_DFFE_PP_ for $0\IO_data[31:0] [27] -> \IO_data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2316 to $_DFFE_PP_ for $0\IO_data[31:0] [28] -> \IO_data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2317 to $_DFFE_PP_ for $0\IO_data[31:0] [29] -> \IO_data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2318 to $_DFFE_PP_ for $0\IO_data[31:0] [30] -> \IO_data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2319 to $_DFFE_PP_ for $0\IO_data[31:0] [31] -> \IO_data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2322 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2343 to $_DFFE_PP_ for \RV32I.InstrAddr [0] -> \RV32I.FD_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2344 to $_DFFE_PP_ for \RV32I.InstrAddr [1] -> \RV32I.FD_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2356 to $_DFFE_PP_ for \RV32I.InstrAddr [13] -> \RV32I.FD_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2357 to $_DFFE_PP_ for \RV32I.InstrAddr [14] -> \RV32I.FD_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2358 to $_DFFE_PP_ for \RV32I.InstrAddr [15] -> \RV32I.FD_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2359 to $_DFFE_PP_ for \RV32I.InstrAddr [16] -> \RV32I.FD_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2360 to $_DFFE_PP_ for \RV32I.InstrAddr [17] -> \RV32I.FD_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2361 to $_DFFE_PP_ for \RV32I.InstrAddr [18] -> \RV32I.FD_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2362 to $_DFFE_PP_ for \RV32I.InstrAddr [19] -> \RV32I.FD_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2363 to $_DFFE_PP_ for \RV32I.InstrAddr [20] -> \RV32I.FD_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2364 to $_DFFE_PP_ for \RV32I.InstrAddr [21] -> \RV32I.FD_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2365 to $_DFFE_PP_ for \RV32I.InstrAddr [22] -> \RV32I.FD_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2366 to $_DFFE_PP_ for \RV32I.InstrAddr [23] -> \RV32I.FD_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2367 to $_DFFE_PP_ for \RV32I.InstrAddr [24] -> \RV32I.FD_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2368 to $_DFFE_PP_ for \RV32I.InstrAddr [25] -> \RV32I.FD_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2369 to $_DFFE_PP_ for \RV32I.InstrAddr [26] -> \RV32I.FD_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2370 to $_DFFE_PP_ for \RV32I.InstrAddr [27] -> \RV32I.FD_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2371 to $_DFFE_PP_ for \RV32I.InstrAddr [28] -> \RV32I.FD_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2372 to $_DFFE_PP_ for \RV32I.InstrAddr [29] -> \RV32I.FD_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2373 to $_DFFE_PP_ for \RV32I.InstrAddr [30] -> \RV32I.FD_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2374 to $_DFFE_PP_ for \RV32I.InstrAddr [31] -> \RV32I.FD_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2375 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [0] -> \RV32I.F_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2376 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [1] -> \RV32I.F_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2377 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [2] -> \RV32I.F_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2378 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [3] -> \RV32I.F_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2379 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [4] -> \RV32I.F_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2380 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [5] -> \RV32I.F_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2381 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [6] -> \RV32I.F_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2382 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [7] -> \RV32I.F_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2383 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [8] -> \RV32I.F_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2384 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [9] -> \RV32I.F_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2385 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [10] -> \RV32I.F_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2386 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [11] -> \RV32I.F_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2387 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [12] -> \RV32I.F_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2388 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [13] -> \RV32I.F_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2389 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [14] -> \RV32I.F_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2390 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [15] -> \RV32I.F_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2391 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [16] -> \RV32I.F_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2392 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [17] -> \RV32I.F_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2393 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [18] -> \RV32I.F_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2394 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [19] -> \RV32I.F_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2395 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [20] -> \RV32I.F_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2396 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [21] -> \RV32I.F_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2397 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [22] -> \RV32I.F_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2398 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [23] -> \RV32I.F_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2399 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [24] -> \RV32I.F_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2400 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [25] -> \RV32I.F_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2401 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [26] -> \RV32I.F_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2402 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [27] -> \RV32I.F_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2403 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [28] -> \RV32I.F_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2404 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [29] -> \RV32I.F_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2405 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [30] -> \RV32I.F_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2406 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [31] -> \RV32I.F_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2407 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_error[0:0] -> \RV32I.DE_error.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2408 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRRead[0:0] -> \RV32I.DE_CSRRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2409 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRWrite[0:0] -> \RV32I.DE_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2410 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isCSR[0:0] -> \RV32I.DE_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2411 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isEBREAK[0:0] -> \RV32I.DE_isEBREAK.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2412 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isBRANCH[0:0] -> \RV32I.DE_isBRANCH.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2413 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_Jump[0:0] -> \RV32I.DE_Jump.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2414 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isJALR[0:0] -> \RV32I.DE_isJALR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2415 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc2[0:0] -> \RV32I.DE_ALUSrc2.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2416 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc1[0:0] -> \RV32I.DE_ALUSrc1.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2417 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemRead[0:0] -> \RV32I.DE_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2418 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_RegWrite[0:0] -> \RV32I.DE_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2419 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemWrite[0:0] -> \RV32I.DE_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2420 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_nop[0:0] -> \RV32I.DE_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2421 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [0] -> \RV32I.DE_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2422 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [1] -> \RV32I.DE_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2423 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [2] -> \RV32I.DE_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2424 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [0] -> \RV32I.DE_ALUCtrl [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2425 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [1] -> \RV32I.DE_ALUCtrl [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [2] -> \RV32I.DE_ALUCtrl [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2427 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [3] -> \RV32I.DE_ALUCtrl [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2428 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [0] -> \RV32I.DE_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2429 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [1] -> \RV32I.DE_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2430 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [2] -> \RV32I.DE_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2431 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [3] -> \RV32I.DE_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2432 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [4] -> \RV32I.DE_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2433 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [0] -> \RV32I.DE_rs2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2434 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [1] -> \RV32I.DE_rs2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2435 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [2] -> \RV32I.DE_rs2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2436 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [3] -> \RV32I.DE_rs2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2437 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [4] -> \RV32I.DE_rs2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2438 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [0] -> \RV32I.DE_rs1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2439 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [1] -> \RV32I.DE_rs1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2440 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [2] -> \RV32I.DE_rs1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2441 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [3] -> \RV32I.DE_rs1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2442 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [4] -> \RV32I.DE_rs1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2443 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [0] -> \RV32I.DE_imm [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2444 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [1] -> \RV32I.DE_imm [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2445 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [2] -> \RV32I.DE_imm [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2446 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [3] -> \RV32I.DE_imm [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2447 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [4] -> \RV32I.DE_imm [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2448 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [5] -> \RV32I.DE_imm [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2449 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [6] -> \RV32I.DE_imm [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2450 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [7] -> \RV32I.DE_imm [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2451 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [8] -> \RV32I.DE_imm [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2452 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [9] -> \RV32I.DE_imm [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2453 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [10] -> \RV32I.DE_imm [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [11] -> \RV32I.DE_imm [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [12] -> \RV32I.DE_imm [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [13] -> \RV32I.DE_imm [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [14] -> \RV32I.DE_imm [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [15] -> \RV32I.DE_imm [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [16] -> \RV32I.DE_imm [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2460 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [17] -> \RV32I.DE_imm [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2461 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [18] -> \RV32I.DE_imm [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2462 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [19] -> \RV32I.DE_imm [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2463 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [20] -> \RV32I.DE_imm [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2464 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [21] -> \RV32I.DE_imm [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2465 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [22] -> \RV32I.DE_imm [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2466 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [23] -> \RV32I.DE_imm [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2467 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [24] -> \RV32I.DE_imm [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2468 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [25] -> \RV32I.DE_imm [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2469 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [26] -> \RV32I.DE_imm [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2470 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [27] -> \RV32I.DE_imm [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2471 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [28] -> \RV32I.DE_imm [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2472 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [29] -> \RV32I.DE_imm [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2473 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [30] -> \RV32I.DE_imm [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2474 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [31] -> \RV32I.DE_imm [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2475 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [0] -> \RV32I.DE_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2476 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [1] -> \RV32I.DE_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2477 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [2] -> \RV32I.DE_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2478 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [3] -> \RV32I.DE_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2479 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [4] -> \RV32I.DE_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2480 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [5] -> \RV32I.DE_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2481 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [6] -> \RV32I.DE_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2482 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [7] -> \RV32I.DE_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2483 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [8] -> \RV32I.DE_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2484 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [9] -> \RV32I.DE_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2485 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [10] -> \RV32I.DE_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2486 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [11] -> \RV32I.DE_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [12] -> \RV32I.DE_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [13] -> \RV32I.DE_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [14] -> \RV32I.DE_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [15] -> \RV32I.DE_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2491 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [16] -> \RV32I.DE_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2492 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [17] -> \RV32I.DE_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2493 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [18] -> \RV32I.DE_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2494 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [19] -> \RV32I.DE_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2495 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [20] -> \RV32I.DE_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2496 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [21] -> \RV32I.DE_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2497 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [22] -> \RV32I.DE_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [23] -> \RV32I.DE_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [24] -> \RV32I.DE_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [25] -> \RV32I.DE_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [26] -> \RV32I.DE_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [27] -> \RV32I.DE_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [28] -> \RV32I.DE_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [29] -> \RV32I.DE_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [30] -> \RV32I.DE_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [31] -> \RV32I.DE_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_CSRWrite[0:0] -> \RV32I.EM_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_isCSR[0:0] -> \RV32I.EM_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_RegWrite[0:0] -> \RV32I.EM_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemWrite[0:0] -> \RV32I.EM_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemRead[0:0] -> \RV32I.EM_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_nop[0:0] -> \RV32I.EM_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [0] -> \RV32I.EM_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [1] -> \RV32I.EM_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [2] -> \RV32I.EM_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [0] -> \RV32I.EM_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [1] -> \RV32I.EM_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [2] -> \RV32I.EM_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [3] -> \RV32I.EM_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [4] -> \RV32I.EM_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [0] -> \RV32I.EM_csr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [1] -> \RV32I.EM_csr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [2] -> \RV32I.EM_csr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [3] -> \RV32I.EM_csr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [4] -> \RV32I.EM_csr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [5] -> \RV32I.EM_csr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [6] -> \RV32I.EM_csr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [7] -> \RV32I.EM_csr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [8] -> \RV32I.EM_csr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [9] -> \RV32I.EM_csr [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [10] -> \RV32I.EM_csr [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2532 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [11] -> \RV32I.EM_csr [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2533 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [0] -> \RV32I.EM_csrDataIn [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2534 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [1] -> \RV32I.EM_csrDataIn [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2535 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [2] -> \RV32I.EM_csrDataIn [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2536 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [3] -> \RV32I.EM_csrDataIn [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2537 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [4] -> \RV32I.EM_csrDataIn [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2538 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [5] -> \RV32I.EM_csrDataIn [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2539 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [6] -> \RV32I.EM_csrDataIn [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2540 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [7] -> \RV32I.EM_csrDataIn [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2541 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [8] -> \RV32I.EM_csrDataIn [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2542 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [9] -> \RV32I.EM_csrDataIn [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2543 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [10] -> \RV32I.EM_csrDataIn [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2544 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [11] -> \RV32I.EM_csrDataIn [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2545 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [12] -> \RV32I.EM_csrDataIn [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2546 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [13] -> \RV32I.EM_csrDataIn [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [14] -> \RV32I.EM_csrDataIn [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [15] -> \RV32I.EM_csrDataIn [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [16] -> \RV32I.EM_csrDataIn [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [17] -> \RV32I.EM_csrDataIn [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [18] -> \RV32I.EM_csrDataIn [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [19] -> \RV32I.EM_csrDataIn [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [20] -> \RV32I.EM_csrDataIn [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [21] -> \RV32I.EM_csrDataIn [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [22] -> \RV32I.EM_csrDataIn [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [23] -> \RV32I.EM_csrDataIn [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [24] -> \RV32I.EM_csrDataIn [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [25] -> \RV32I.EM_csrDataIn [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [26] -> \RV32I.EM_csrDataIn [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [27] -> \RV32I.EM_csrDataIn [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [28] -> \RV32I.EM_csrDataIn [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [29] -> \RV32I.EM_csrDataIn [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [30] -> \RV32I.EM_csrDataIn [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [31] -> \RV32I.EM_csrDataIn [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [0] -> \RV32I.EM_rs2Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [1] -> \RV32I.EM_rs2Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [2] -> \RV32I.EM_rs2Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [3] -> \RV32I.EM_rs2Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [4] -> \RV32I.EM_rs2Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [5] -> \RV32I.EM_rs2Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [6] -> \RV32I.EM_rs2Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [7] -> \RV32I.EM_rs2Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [8] -> \RV32I.EM_rs2Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [9] -> \RV32I.EM_rs2Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [10] -> \RV32I.EM_rs2Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [11] -> \RV32I.EM_rs2Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [12] -> \RV32I.EM_rs2Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [13] -> \RV32I.EM_rs2Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [14] -> \RV32I.EM_rs2Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [15] -> \RV32I.EM_rs2Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [16] -> \RV32I.EM_rs2Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [17] -> \RV32I.EM_rs2Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [18] -> \RV32I.EM_rs2Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [19] -> \RV32I.EM_rs2Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [20] -> \RV32I.EM_rs2Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [21] -> \RV32I.EM_rs2Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [22] -> \RV32I.EM_rs2Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [23] -> \RV32I.EM_rs2Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [24] -> \RV32I.EM_rs2Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [25] -> \RV32I.EM_rs2Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [26] -> \RV32I.EM_rs2Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [27] -> \RV32I.EM_rs2Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [28] -> \RV32I.EM_rs2Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [29] -> \RV32I.EM_rs2Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2595 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [30] -> \RV32I.EM_rs2Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2596 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [31] -> \RV32I.EM_rs2Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2597 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [0] -> \RV32I.EM_resultado [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2598 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [1] -> \RV32I.EM_resultado [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2599 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [2] -> \RV32I.EM_resultado [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2600 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [3] -> \RV32I.EM_resultado [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2601 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [4] -> \RV32I.EM_resultado [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2602 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [5] -> \RV32I.EM_resultado [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2603 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [6] -> \RV32I.EM_resultado [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2604 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [7] -> \RV32I.EM_resultado [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2605 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [8] -> \RV32I.EM_resultado [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2606 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [9] -> \RV32I.EM_resultado [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2607 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [10] -> \RV32I.EM_resultado [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2608 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [11] -> \RV32I.EM_resultado [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2609 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [12] -> \RV32I.EM_resultado [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2610 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [13] -> \RV32I.EM_resultado [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2611 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [14] -> \RV32I.EM_resultado [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2612 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [15] -> \RV32I.EM_resultado [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2613 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [16] -> \RV32I.EM_resultado [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2614 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [17] -> \RV32I.EM_resultado [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2615 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [18] -> \RV32I.EM_resultado [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2616 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [19] -> \RV32I.EM_resultado [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2617 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [20] -> \RV32I.EM_resultado [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2618 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [21] -> \RV32I.EM_resultado [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2619 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [22] -> \RV32I.EM_resultado [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2620 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [23] -> \RV32I.EM_resultado [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2621 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [24] -> \RV32I.EM_resultado [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2622 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [25] -> \RV32I.EM_resultado [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2623 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [26] -> \RV32I.EM_resultado [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2624 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [27] -> \RV32I.EM_resultado [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2625 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [28] -> \RV32I.EM_resultado [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2626 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [29] -> \RV32I.EM_resultado [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2627 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [30] -> \RV32I.EM_resultado [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2628 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [31] -> \RV32I.EM_resultado [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2674 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [0] -> \RV32I.PWM_ [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2675 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [1] -> \RV32I.PWM_ [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2676 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [2] -> \RV32I.PWM_ [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2677 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [3] -> \RV32I.PWM_ [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2678 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [4] -> \RV32I.PWM_ [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2679 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [5] -> \RV32I.PWM_ [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2680 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [6] -> \RV32I.PWM_ [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2681 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [7] -> \RV32I.PWM_ [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2682 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [8] -> \RV32I.PWM_ [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2683 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [9] -> \RV32I.PWM_ [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2684 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [10] -> \RV32I.PWM_ [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2685 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [11] -> \RV32I.PWM_ [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2686 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [12] -> \RV32I.PWM_ [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2687 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [13] -> \RV32I.PWM_ [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2688 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [14] -> \RV32I.PWM_ [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2689 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [15] -> \RV32I.PWM_ [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2690 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [16] -> \RV32I.PWM_ [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2691 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [17] -> \RV32I.PWM_ [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2692 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [18] -> \RV32I.PWM_ [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2693 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [19] -> \RV32I.PWM_ [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2694 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [20] -> \RV32I.PWM_ [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2695 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [21] -> \RV32I.PWM_ [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2696 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [22] -> \RV32I.PWM_ [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2697 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [23] -> \RV32I.PWM_ [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2698 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [24] -> \RV32I.PWM_ [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2699 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [25] -> \RV32I.PWM_ [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2700 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [26] -> \RV32I.PWM_ [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2701 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [27] -> \RV32I.PWM_ [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2702 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [28] -> \RV32I.PWM_ [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2703 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [29] -> \RV32I.PWM_ [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2704 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [30] -> \RV32I.PWM_ [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2705 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [31] -> \RV32I.PWM_ [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2706 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [0] -> \RV32I.instret [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2707 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [1] -> \RV32I.instret [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2708 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [2] -> \RV32I.instret [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2709 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [3] -> \RV32I.instret [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2710 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [4] -> \RV32I.instret [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2711 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [5] -> \RV32I.instret [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2712 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [6] -> \RV32I.instret [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2713 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [7] -> \RV32I.instret [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2714 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [8] -> \RV32I.instret [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2715 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [9] -> \RV32I.instret [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2716 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [10] -> \RV32I.instret [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2717 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [11] -> \RV32I.instret [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2718 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [12] -> \RV32I.instret [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2719 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [13] -> \RV32I.instret [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2720 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [14] -> \RV32I.instret [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2721 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [15] -> \RV32I.instret [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2722 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [16] -> \RV32I.instret [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2723 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [17] -> \RV32I.instret [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2724 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [18] -> \RV32I.instret [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2725 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [19] -> \RV32I.instret [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2726 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [20] -> \RV32I.instret [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2727 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [21] -> \RV32I.instret [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2728 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [22] -> \RV32I.instret [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2729 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [23] -> \RV32I.instret [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2730 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [24] -> \RV32I.instret [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2731 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [25] -> \RV32I.instret [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2732 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [26] -> \RV32I.instret [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2733 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [27] -> \RV32I.instret [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2734 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [28] -> \RV32I.instret [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2735 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [29] -> \RV32I.instret [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2736 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [30] -> \RV32I.instret [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2737 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [31] -> \RV32I.instret [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2738 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [32] -> \RV32I.instret [32].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2739 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [33] -> \RV32I.instret [33].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2740 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [34] -> \RV32I.instret [34].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2741 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [35] -> \RV32I.instret [35].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2742 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [36] -> \RV32I.instret [36].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2743 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [37] -> \RV32I.instret [37].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2744 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [38] -> \RV32I.instret [38].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2745 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [39] -> \RV32I.instret [39].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2746 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [40] -> \RV32I.instret [40].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2747 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [41] -> \RV32I.instret [41].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2748 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [42] -> \RV32I.instret [42].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2749 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [43] -> \RV32I.instret [43].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2750 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [44] -> \RV32I.instret [44].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2751 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [45] -> \RV32I.instret [45].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2752 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [46] -> \RV32I.instret [46].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2753 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [47] -> \RV32I.instret [47].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2754 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [48] -> \RV32I.instret [48].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2755 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [49] -> \RV32I.instret [49].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2756 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [50] -> \RV32I.instret [50].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [51] -> \RV32I.instret [51].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [52] -> \RV32I.instret [52].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [53] -> \RV32I.instret [53].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [54] -> \RV32I.instret [54].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2761 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [55] -> \RV32I.instret [55].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2762 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [56] -> \RV32I.instret [56].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2763 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [57] -> \RV32I.instret [57].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2764 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [58] -> \RV32I.instret [58].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [59] -> \RV32I.instret [59].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [60] -> \RV32I.instret [60].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [61] -> \RV32I.instret [61].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [62] -> \RV32I.instret [62].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [63] -> \RV32I.instret [63].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5094 to $_DFFE_PP_ for $techmap\UART_TX.$0\state[0:0] -> \UART_TX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5095 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [0] -> \UART_TX.q [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5096 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [1] -> \UART_TX.q [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5097 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [2] -> \UART_TX.q [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5098 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [3] -> \UART_TX.q [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5099 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [4] -> \UART_TX.q [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5100 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [5] -> \UART_TX.q [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5101 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [6] -> \UART_TX.q [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5102 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [7] -> \UART_TX.q [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5103 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [8] -> \UART_TX.q [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5105 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [0] -> \UART_TX.bits [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5106 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [1] -> \UART_TX.bits [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5107 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [2] -> \UART_TX.bits [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5108 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [3] -> \UART_TX.bits [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5158 to $_DFFE_PP_ for $techmap\UART_RX.$0\state[0:0] -> \UART_RX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5159 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [0] -> \UART_RX.div2counter [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5160 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [1] -> \UART_RX.div2counter [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5161 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [2] -> \UART_RX.div2counter [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5162 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [3] -> \UART_RX.div2counter [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5163 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [4] -> \UART_RX.div2counter [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5164 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [5] -> \UART_RX.div2counter [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5165 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [6] -> \UART_RX.div2counter [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5166 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [0] -> \UART_RX.sr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5167 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [1] -> \UART_RX.sr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5168 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [2] -> \UART_RX.sr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5169 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [3] -> \UART_RX.sr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5170 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [4] -> \UART_RX.sr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5171 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [5] -> \UART_RX.sr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5172 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [6] -> \UART_RX.sr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5173 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [7] -> \UART_RX.sr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5174 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [8] -> \UART_RX.sr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5175 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [0] -> \UART_RX.cont [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5176 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [1] -> \UART_RX.cont [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5177 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [2] -> \UART_RX.cont [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5178 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [3] -> \UART_RX.cont [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5179 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [4] -> \UART_RX.cont [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5180 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [0] -> \UART_RX.data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5181 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [1] -> \UART_RX.data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5182 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [2] -> \UART_RX.data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5183 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [3] -> \UART_RX.data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5184 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [4] -> \UART_RX.data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5185 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [5] -> \UART_RX.data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5186 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [6] -> \UART_RX.data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5187 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [7] -> \UART_RX.data [7].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in SOCnexpo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF): \UART_RX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2384 (SB_DFFE): \RV32I.F_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2255 (SB_DFFE): \leds_en = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2345 (SB_DFF): \RV32I.FD_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2392 (SB_DFFE): \RV32I.F_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2391 (SB_DFFE): \RV32I.F_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2347 (SB_DFF): \RV32I.FD_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFFE): \RV32I.F_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2389 (SB_DFFE): \RV32I.F_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF): \LEDS8_4.timer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2405 (SB_DFFE): \RV32I.F_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2406 (SB_DFFE): \RV32I.F_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2330 (SB_DFF): \Espera [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2324 (SB_DFF): \Espera [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5109 (SB_DFF): \UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2350 (SB_DFF): \RV32I.FD_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2377 (SB_DFFE): \RV32I.F_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2322 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2378 (SB_DFFE): \RV32I.F_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2394 (SB_DFFE): \RV32I.F_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2386 (SB_DFFE): \RV32I.F_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2369 (SB_DFFE): \RV32I.FD_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2351 (SB_DFF): \RV32I.FD_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2355 (SB_DFF): \RV32I.FD_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2356 (SB_DFFE): \RV32I.FD_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2357 (SB_DFFE): \RV32I.FD_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2358 (SB_DFFE): \RV32I.FD_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2359 (SB_DFFE): \RV32I.FD_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2360 (SB_DFFE): \RV32I.FD_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2361 (SB_DFFE): \RV32I.FD_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2362 (SB_DFFE): \RV32I.FD_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2363 (SB_DFFE): \RV32I.FD_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2364 (SB_DFFE): \RV32I.FD_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2365 (SB_DFFE): \RV32I.FD_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2366 (SB_DFFE): \RV32I.FD_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2397 (SB_DFFE): \RV32I.F_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF): \LEDS8_4.timer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2388 (SB_DFFE): \RV32I.F_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2328 (SB_DFF): \Espera [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2343 (SB_DFFE): \RV32I.FD_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2403 (SB_DFFE): \RV32I.F_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2374 (SB_DFFE): \RV32I.FD_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2348 (SB_DFF): \RV32I.FD_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2372 (SB_DFFE): \RV32I.FD_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2346 (SB_DFF): \RV32I.FD_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2382 (SB_DFFE): \RV32I.F_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF): \UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2398 (SB_DFFE): \RV32I.F_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5180 (SB_DFFE): \UART_RX.data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE): \RV32I.F_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE): \RV32I.F_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE): \RV32I.F_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2370 (SB_DFFE): \RV32I.FD_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2325 (SB_DFF): \Espera [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2352 (SB_DFF): \RV32I.FD_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2329 (SB_DFF): \Espera [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2344 (SB_DFFE): \RV32I.FD_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2404 (SB_DFFE): \RV32I.F_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2353 (SB_DFF): \RV32I.FD_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2379 (SB_DFFE): \RV32I.F_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2381 (SB_DFFE): \RV32I.F_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2342 (SB_DFF): \RV32I.FD_nop = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2396 (SB_DFFE): \RV32I.F_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2395 (SB_DFFE): \RV32I.F_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2373 (SB_DFFE): \RV32I.FD_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF): \UART_RX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2367 (SB_DFFE): \RV32I.FD_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2354 (SB_DFF): \RV32I.FD_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2400 (SB_DFFE): \RV32I.F_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2349 (SB_DFF): \RV32I.FD_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2380 (SB_DFFE): \RV32I.F_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2393 (SB_DFFE): \RV32I.F_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2385 (SB_DFFE): \RV32I.F_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2368 (SB_DFFE): \RV32I.FD_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2387 (SB_DFFE): \RV32I.F_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2323 (SB_DFF): \Espera [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2326 (SB_DFF): \Espera [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF): \LEDS8_4.timer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2371 (SB_DFFE): \RV32I.FD_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF): \LEDS8_4.timer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF): \LEDS8_4.timer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF): \LEDS8_4.timer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF): \LEDS8_4.timer [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF): \LEDS8_4.timer [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF): \LEDS8_4.timer [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF): \LEDS8_4.timer [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF): \LEDS8_4.timer [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2401 (SB_DFFE): \RV32I.F_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF): \LEDS8_4.timer [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5102 (SB_DFFE): \UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5093 (SB_DFF): \UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5094 (SB_DFFE): \UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5096 (SB_DFFE): \UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5097 (SB_DFFE): \UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5098 (SB_DFFE): \UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5099 (SB_DFFE): \UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5100 (SB_DFFE): \UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2383 (SB_DFFE): \RV32I.F_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5101 (SB_DFFE): \UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5095 (SB_DFFE): \UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5104 (SB_DFF): \UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5103 (SB_DFFE): \UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE): \UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE): \UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE): \UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2327 (SB_DFF): \Espera [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2399 (SB_DFFE): \RV32I.F_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5157 (SB_DFF): \UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5158 (SB_DFFE): \UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE): \UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE): \UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE): \UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE): \UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE): \UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE): \UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE): \UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE): \UART_RX.div2counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5167 (SB_DFFE): \UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5168 (SB_DFFE): \UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5169 (SB_DFFE): \UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5170 (SB_DFFE): \UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5171 (SB_DFFE): \UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5172 (SB_DFFE): \UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5173 (SB_DFFE): \UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5166 (SB_DFFE): \UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5174 (SB_DFFE): \UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE): \UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE): \UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE): \UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE): \UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE): \UART_RX.cont [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5181 (SB_DFFE): \UART_RX.data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5182 (SB_DFFE): \UART_RX.data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5183 (SB_DFFE): \UART_RX.data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5184 (SB_DFFE): \UART_RX.data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5185 (SB_DFFE): \UART_RX.data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5186 (SB_DFFE): \UART_RX.data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5187 (SB_DFFE): \UART_RX.data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF): \UART_TX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF): \UART_TX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF): \UART_TX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF): \UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF): \UART_TX.bclk.divcounter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF): \UART_TX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF): \UART_RX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF): \UART_RX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF): \UART_RX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF): \UART_RX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF): \UART_RX.bclk.divcounter [5] = 0

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in SOCnexpo.
Merging $auto$simplemap.cc:277:simplemap_mux$6720 (A=$auto$wreduce.cc:460:run$1374 [6], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=\RV32I.E_rs1Data [24], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2092 (A=$procmux$772_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2259 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=\RV32I.E_rs1Data [23], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4240 (A=\RV32I.E_rs1Data [21], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4241 (A=\RV32I.E_rs1Data [22], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2089 (A=$procmux$772_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2256 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=\RV32I.E_rs1Data [20], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2170 (A=$procmux$798_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2171 (A=$procmux$798_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2136 (A=$procmux$785_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2279 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2135 (A=$procmux$785_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2278 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2133 (A=$procmux$785_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2276 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2169 (A=$procmux$798_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4238 (A=\RV32I.E_rs1Data [19], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4237 (A=\RV32I.E_rs1Data [18], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2132 (A=$procmux$785_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2275 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2175 (A=$procmux$798_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2134 (A=$procmux$785_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2277 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2174 (A=$procmux$798_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2129 (A=$procmux$785_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2272 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2173 (A=$procmux$798_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2268 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1888 (A=$ternary$SOCnexpoV8_.v:110$385_Y [5], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2293 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1887 (A=$ternary$SOCnexpoV8_.v:110$385_Y [4], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2292 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4236 (A=\RV32I.E_rs1Data [17], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2049 (A=$procmux$759_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2280 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4235 (A=\RV32I.E_rs1Data [16], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2053 (A=$procmux$759_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2284 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2052 (A=$procmux$759_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2283 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1894 (A=$ternary$SOCnexpoV8_.v:110$385_Y [11], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2299 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4988 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4972 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1897 (A=$ternary$SOCnexpoV8_.v:110$385_Y [14], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2302 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1892 (A=$ternary$SOCnexpoV8_.v:110$385_Y [9], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2297 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4976 (A=$auto$simplemap.cc:309:simplemap_lut$14004, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4234 (A=\RV32I.E_rs1Data [15], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1912 (A=$ternary$SOCnexpoV8_.v:110$385_Y [29], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2317 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1907 (A=$ternary$SOCnexpoV8_.v:110$385_Y [24], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2312 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1904 (A=$ternary$SOCnexpoV8_.v:110$385_Y [21], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2309 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1908 (A=$ternary$SOCnexpoV8_.v:110$385_Y [25], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2313 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4231 (A=\RV32I.E_rs1Data [12], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2545 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4232 (A=\RV32I.E_rs1Data [13], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1903 (A=$ternary$SOCnexpoV8_.v:110$385_Y [20], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2308 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1913 (A=$ternary$SOCnexpoV8_.v:110$385_Y [30], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2318 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1900 (A=$ternary$SOCnexpoV8_.v:110$385_Y [17], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2305 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2178 (A=\io_valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2320 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2177 (A=\RAM.valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2321 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1914 (A=$ternary$SOCnexpoV8_.v:110$385_Y [31], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2319 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3723 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2709 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2176 (A=$procmux$798_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2271 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2965 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2446 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4224 (A=\RV32I.E_rs1Data [5], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3721 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2707 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3221 (A=\RV32I.D_funQual, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2427 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4979 (A=$auto$wreduce.cc:460:run$1345 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4894 (A=\instr [13], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1898 (A=$ternary$SOCnexpoV8_.v:110$385_Y [15], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2303 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=\RV32I.E_rs1Data [26], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1896 (A=$ternary$SOCnexpoV8_.v:110$385_Y [13], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2301 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4247 (A=\RV32I.E_rs1Data [28], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2973 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [11], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2050 (A=$procmux$759_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2281 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2172 (A=$procmux$798_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4249 (A=\RV32I.E_rs1Data [30], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6676 (A=$auto$wreduce.cc:460:run$1375 [3], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2835 (A=1'0, B=\RV32I.E_JumpAddr [1], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1902 (A=$ternary$SOCnexpoV8_.v:110$385_Y [19], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2307 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4233 (A=\RV32I.E_rs1Data [14], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1906 (A=$ternary$SOCnexpoV8_.v:110$385_Y [23], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2311 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2834 (A=1'0, B=\RV32I.E_JumpAddr [0], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3255 (A=\RV32I.D_error, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2407 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3253 (A=\RV32I.D_CSRRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2408 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3251 (A=\RV32I.D_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2409 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3249 (A=\RV32I.D_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2410 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3247 (A=\RV32I.D_isEBREAK, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2411 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=\RV32I.D_isBRANCH, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2412 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=$techmap\RV32I.$logic_or$Procesador_V2.1b/RV32nexpo.v:245$303_Y, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2413 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3241 (A=\RV32I.D_isJALR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2414 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3239 (A=\RV32I.D_ALUSrc2, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2415 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3237 (A=\RV32I.D_ALUSrc1, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2416 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3235 (A=\RV32I.D_isLOAD, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2417 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3233 (A=\RV32I.D_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2418 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3231 (A=\RV32I.D_isSTORE, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3229 (A=\RV32I.FD_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4895 (A=\instr [14], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3848 (A=$auto$simplemap.cc:309:simplemap_lut$14023, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4893 (A=\instr [12], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2968 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2449 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3218 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [0], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4225 (A=\RV32I.E_rs1Data [6], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4888 (A=\instr [7], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2428 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4901 (A=\instr [20], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2433 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4227 (A=\RV32I.E_rs1Data [8], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4896 (A=\instr [15], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2438 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1889 (A=$ternary$SOCnexpoV8_.v:110$385_Y [6], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2294 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [10], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2966 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2447 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2964 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2445 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1905 (A=$ternary$SOCnexpoV8_.v:110$385_Y [22], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2310 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3725 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2711 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2091 (A=$procmux$772_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2258 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2054 (A=$procmux$759_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2285 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1893 (A=$ternary$SOCnexpoV8_.v:110$385_Y [10], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2298 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2962 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2443 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4912 (A=\instr [31], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3743 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2729 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2963 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2444 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4900 (A=\instr [19], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2442 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4899 (A=\instr [18], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2441 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4898 (A=\instr [17], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2440 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4229 (A=\RV32I.E_rs1Data [10], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2543 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4905 (A=\instr [24], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2437 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4904 (A=\instr [23], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2436 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4903 (A=\instr [22], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4902 (A=\instr [21], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2434 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4892 (A=\instr [11], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2432 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4891 (A=\instr [10], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2431 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4890 (A=\instr [9], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2430 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4889 (A=\instr [8], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2429 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3220 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [2], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2969 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2450 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1895 (A=$ternary$SOCnexpoV8_.v:110$385_Y [12], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2300 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3383 (A=\RV32I.DE_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3381 (A=\RV32I.DE_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3379 (A=\RV32I.DE_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3377 (A=\RV32I.DE_MemWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3375 (A=\RV32I.DE_MemRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3373 (A=\RV32I.DE_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4230 (A=\RV32I.E_rs1Data [11], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6714 (A=$auto$simplemap.cc:309:simplemap_lut$14156, B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2051 (A=$procmux$759_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2282 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2970 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2967 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2448 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4228 (A=\RV32I.E_rs1Data [9], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2542 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4226 (A=\RV32I.E_rs1Data [7], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4897 (A=\instr [16], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2439 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1909 (A=$ternary$SOCnexpoV8_.v:110$385_Y [26], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2314 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1910 (A=$ternary$SOCnexpoV8_.v:110$385_Y [27], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2315 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1911 (A=$ternary$SOCnexpoV8_.v:110$385_Y [28], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2316 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1901 (A=$ternary$SOCnexpoV8_.v:110$385_Y [18], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2306 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2056 (A=$procmux$759_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2287 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2055 (A=$procmux$759_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2286 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2131 (A=$procmux$785_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2274 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2130 (A=$procmux$785_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2273 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2096 (A=$procmux$772_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2094 (A=$procmux$772_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2261 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2095 (A=$procmux$772_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2262 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2093 (A=$procmux$772_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2260 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=\RV32I.E_rs1Data [25], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=\RV32I.E_rs1Data [27], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4248 (A=\RV32I.E_rs1Data [29], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4250 (A=\RV32I.E_rs1Data [31], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1899 (A=$ternary$SOCnexpoV8_.v:110$385_Y [16], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2304 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3722 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2708 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2090 (A=$procmux$772_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2257 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2971 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3623 (A=\RV32I.EM_RegWrite, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2629 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3622 (A=\RV32I.EM_MemRead, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2630 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3724 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2710 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2014 (A=$procmux$741_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2254 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3625 (A=\RV32I.M_CSRtoWrite [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2675 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=\RV32I.M_CSRtoWrite [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2676 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=\RV32I.M_CSRtoWrite [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2677 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3628 (A=\RV32I.M_CSRtoWrite [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2678 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3629 (A=\RV32I.M_CSRtoWrite [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2679 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3630 (A=\RV32I.M_CSRtoWrite [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2680 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3631 (A=\RV32I.M_CSRtoWrite [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2681 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3632 (A=\RV32I.M_CSRtoWrite [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2682 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3633 (A=\RV32I.M_CSRtoWrite [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2683 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3634 (A=\RV32I.M_CSRtoWrite [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2684 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3635 (A=\RV32I.M_CSRtoWrite [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2685 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3636 (A=\RV32I.M_CSRtoWrite [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2686 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3637 (A=\RV32I.M_CSRtoWrite [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2687 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3638 (A=\RV32I.M_CSRtoWrite [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2688 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3639 (A=\RV32I.M_CSRtoWrite [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2689 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3640 (A=\RV32I.M_CSRtoWrite [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2690 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3641 (A=\RV32I.M_CSRtoWrite [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2691 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3642 (A=\RV32I.M_CSRtoWrite [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2692 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3643 (A=\RV32I.M_CSRtoWrite [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2693 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3644 (A=\RV32I.M_CSRtoWrite [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2694 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3645 (A=\RV32I.M_CSRtoWrite [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2695 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3646 (A=\RV32I.M_CSRtoWrite [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2696 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3647 (A=\RV32I.M_CSRtoWrite [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2697 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3648 (A=\RV32I.M_CSRtoWrite [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2698 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3649 (A=\RV32I.M_CSRtoWrite [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2699 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3650 (A=\RV32I.M_CSRtoWrite [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2700 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3651 (A=\RV32I.M_CSRtoWrite [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2701 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3652 (A=\RV32I.M_CSRtoWrite [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2702 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3653 (A=\RV32I.M_CSRtoWrite [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2703 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=\RV32I.M_CSRtoWrite [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2704 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3655 (A=\RV32I.M_CSRtoWrite [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2705 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3624 (A=\RV32I.M_CSRtoWrite [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2674 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3726 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2712 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3727 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2713 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3728 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2714 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3866 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3867 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3868 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3869 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3870 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3871 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3872 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3873 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3874 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3875 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3876 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3877 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3878 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3879 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3880 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3881 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3882 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3883 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3884 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3885 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3886 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3887 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3888 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3889 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3890 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3891 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3892 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3893 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3894 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3895 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3896 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3897 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3898 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3899 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3900 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3901 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3902 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3903 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3904 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3905 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3770 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3771 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3772 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3906 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3907 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3908 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3909 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3910 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3911 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3779 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3780 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3781 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3782 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3783 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3849 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3720 (A=$auto$simplemap.cc:309:simplemap_lut$14042, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2706 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3850 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3851 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3852 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3853 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3854 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3855 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3856 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3857 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3858 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3859 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3860 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3861 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3862 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3863 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2785 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3864 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3865 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3729 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2715 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3730 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2716 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3731 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2717 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3732 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2718 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3733 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2719 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3734 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2720 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3735 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2721 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3736 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2722 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3737 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2723 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3738 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2724 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3739 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2725 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3740 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2726 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3741 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2727 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3742 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2728 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3744 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2730 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3745 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2731 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3746 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2732 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3747 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2733 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3748 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2734 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3749 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2735 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3750 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2736 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3751 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2737 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3752 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2738 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3753 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2739 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3754 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2740 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3755 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2741 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3756 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2742 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3757 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2743 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3758 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2744 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3759 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2745 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3760 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2746 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3761 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2747 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3762 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2748 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3763 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2749 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3764 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2750 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3765 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2751 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3766 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2752 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3767 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2753 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3768 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2754 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3769 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2755 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3773 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3774 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3775 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2761 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3776 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2762 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3777 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2763 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3778 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2764 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1890 (A=$ternary$SOCnexpoV8_.v:110$385_Y [7], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2295 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4977 (A=$auto$wreduce.cc:460:run$1345 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4978 (A=$auto$wreduce.cc:460:run$1345 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4980 (A=$auto$wreduce.cc:460:run$1345 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4981 (A=$auto$wreduce.cc:460:run$1345 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4982 (A=$auto$wreduce.cc:460:run$1345 [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4983 (A=$auto$wreduce.cc:460:run$1345 [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4984 (A=$auto$wreduce.cc:460:run$1345 [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4985 (A=$auto$wreduce.cc:460:run$1345 [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4986 (A=$auto$wreduce.cc:460:run$1345 [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4987 (A=$auto$wreduce.cc:460:run$1345 [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5002 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4965 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5003 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4966 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5004 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4967 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5005 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [4], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4968 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5006 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [5], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4969 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5007 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [6], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4970 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5001 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4964 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5008 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [7], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4971 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4989 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4973 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4990 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4974 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4991 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4975 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5131 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5132 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5130 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14175, S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5133 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [1], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [2], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [3], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [4], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [5], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14118, S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5196 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [6], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5214 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [1], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5215 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [2], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5216 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [3], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5213 (A=$auto$simplemap.cc:309:simplemap_lut$14137, B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5217 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [4], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6673 (A=$auto$simplemap.cc:309:simplemap_lut$14080, B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6674 (A=$auto$wreduce.cc:460:run$1375 [1], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3219 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [1], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6675 (A=$auto$wreduce.cc:460:run$1375 [2], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6677 (A=$auto$wreduce.cc:460:run$1375 [4], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6678 (A=$auto$wreduce.cc:460:run$1375 [5], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1891 (A=$ternary$SOCnexpoV8_.v:110$385_Y [8], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2296 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6679 (A=$auto$wreduce.cc:460:run$1375 [6], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6715 (A=$auto$wreduce.cc:460:run$1374 [1], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6716 (A=$auto$wreduce.cc:460:run$1374 [2], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6717 (A=$auto$wreduce.cc:460:run$1374 [3], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6718 (A=$auto$wreduce.cc:460:run$1374 [4], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6719 (A=$auto$wreduce.cc:460:run$1374 [5], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1090 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 345 unused cells and 4258 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\SOCnexpo' to `<abc-temp-dir>/input.blif'..
Extracted 2784 gates and 3650 wires to a netlist network with 864 inputs and 573 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lut <abc-temp-dir>/lutdefs.txt
ABC: + strash
ABC: + ifraig
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2
ABC: + dretime
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + if
ABC: + mfs2
ABC: + lutpack -S 1
ABC: + dress
ABC: Total number of equiv classes                =     860.
ABC: Participating nodes from both networks       =    1865.
ABC: Participating nodes from the first network   =     893. (  63.33 % of nodes)
ABC: Participating nodes from the second network  =     972. (  68.94 % of nodes)
ABC: Node pairs (any polarity)                    =     893. (  63.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =     649. (  46.03 % of names can be moved)
ABC: Total runtime =     0.42 sec
ABC: + write_blif <abc-temp-dir>/output.blif

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1409
ABC RESULTS:        internal signals:     2213
ABC RESULTS:           input signals:      864
ABC RESULTS:          output signals:      573
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 27 unused cells and 1747 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminating LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Combining LUTs.
Number of LUTs:     1700
1-LUT               61
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminated 0 LUTs.
Combined 1 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 3400 unused wires.

4.47. Executing AUTONAME pass.
Renamed 47225 objects in module SOCnexpo (69 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \SOCnexpo

4.48.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Removed 0 unused modules.

4.49. Printing statistics.

=== SOCnexpo ===

Number of wires:               1441
Number of wire bits:           4620
Number of public wires:        1441
Number of public wire bits:    4620
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:               2690
SB_CARRY                      297
SB_DFF                         69
SB_DFFE                       225
SB_DFFESR                     254
SB_DFFESS                       3
SB_DFFSR                       94
SB_DFFSS                       12
SB_LUT4                      1700
SB_RAM40_4K                    32
SB_RAM40_4KNW                   4

4.50. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.51. Executing JSON backend.

End of script. Logfile hash: 6d3f58e792
CPU: user 20.61s system 0.50s, MEM: 414.47 MB total, 411.23 MB resident
Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)
Time spent: 32% 7x techmap (6 sec), 16% 22x opt_expr (3 sec), ...
nextpnr-ice40 --hx8k --package cb132 --json hardware.json --asc hardware.asc --pcf icefun.pcf
Info: Importing module SOCnexpo
Info: Rule checker, verifying imported design
Info: Checksum: 0x64f30638

Info: constrained 'led[0]' to bel 'X22/Y33/io1'
Info: constrained 'led[1]' to bel 'X25/Y33/io0'
Info: constrained 'led[2]' to bel 'X13/Y33/io1'
Info: constrained 'led[3]' to bel 'X11/Y33/io0'
Info: constrained 'led[4]' to bel 'X17/Y33/io0'
Info: constrained 'led[5]' to bel 'X14/Y33/io1'
Info: constrained 'led[6]' to bel 'X5/Y33/io0'
Info: constrained 'led[7]' to bel 'X4/Y33/io0'
Info: constrained 'lcol[3]' to bel 'X30/Y33/io1'
Info: constrained 'lcol[2]' to bel 'X27/Y33/io0'
Info: constrained 'lcol[1]' to bel 'X16/Y33/io1'
Info: constrained 'lcol[0]' to bel 'X8/Y33/io1'
Warning: unmatched constraint 'spkp' (on line 13)
Warning: unmatched constraint 'spkm' (on line 14)
Info: constrained 'key[0]' to bel 'X28/Y33/io1'
Info: constrained 'key[1]' to bel 'X11/Y33/io1'
Info: constrained 'key[2]' to bel 'X26/Y33/io0'
Info: constrained 'key[3]' to bel 'X10/Y33/io1'
Info: constrained 'clk12MHz' to bel 'X16/Y0/io1'
Info: constrained 'RXD' to bel 'X0/Y4/io1'
Info: constrained 'TXD' to bel 'X0/Y4/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1262 LCs used as LUT4 only
Info:      438 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      219 LCs used as DFF only
Info: Packing carries..
Info:       26 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting clk12MHz$SB_IO_IN (fanout 713)
Info: promoting rst [reset] (fanout 207)
Info: promoting boton_val [reset] (fanout 28)
Info: promoting RV32I.DE_funct3[2] [reset] (fanout 27)
Info: promoting RV32I.FD_nop [reset] (fanout 19)
Info: promoting RV32I.DE_error_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 116)
Info: promoting RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_1_O [cen] (fanout 103)
Info: promoting RV32I.MW_nop_SB_LUT4_I2_O [cen] (fanout 64)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0xdfdd6f2d

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x072a6ce5

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1962/ 7680    25%
Info: 	        ICESTORM_RAM:    36/   32   112%
Info: 	               SB_IO:    19/  256     7%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 19 cells based on constraints.
ERROR: Unable to place cell 'RV32I.reg32.WORKREG.0.0.0_RAM', no Bels remaining of type 'ICESTORM_RAM'
2 warnings, 1 error
scons: *** [hardware.asc] Error 255
/home/jfdava/.apio
[Wed Aug 23 13:37:30 2023] Processing icefun
--------------------------------------------------------------------------------
yosys -p "synth_ice40 -json hardware.json" ControladorMatrizLed.v SOCnexpoV8_.v uart.v

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)


-- Parsing `ControladorMatrizLed.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ControladorMatrizLed.v
Parsing Verilog input from `ControladorMatrizLed.v' to AST representation.
Generating RTLIL representation for module `\ControladorMatrizLed'.
Successfully finished Verilog frontend.

-- Parsing `SOCnexpoV8_.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: SOCnexpoV8_.v
Parsing Verilog input from `SOCnexpoV8_.v' to AST representation.
Generating RTLIL representation for module `\registros'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\StoretoMEM'.
Generating RTLIL representation for module `\LoadfromMEM'.
Generating RTLIL representation for module `\RV32nexpo'.
Generating RTLIL representation for module `\SOCnexpo'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\BaudClock'.
Generating RTLIL representation for module `\serialTX'.
Generating RTLIL representation for module `\serialRX'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Finding top of design hierarchy..
root of   1 design levels: serialRX
root of   1 design levels: serialTX
root of   0 design levels: BaudClock
root of   0 design levels: memory
root of   2 design levels: SOCnexpo
root of   1 design levels: RV32nexpo
root of   0 design levels: LoadfromMEM
root of   0 design levels: StoretoMEM
root of   0 design levels: ALU
root of   0 design levels: registros
root of   0 design levels: ControladorMatrizLed
Automatically selected SOCnexpo as design top module.

4.2.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         \BaudClock
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     \memory
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Parameter \TAM = 2048

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \TAM = 2048
Generating RTLIL representation for module `$paramod\memory\TAM=2048'.
Parameter 1 (\BAUD) = 115200

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BaudClock'.
Parameter 1 (\BAUD) = 115200
Generating RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.
Parameter 1 (\BAUD) = 115200
Found cached RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.

4.2.5. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros

4.2.6. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Removing unused module `\BaudClock'.
Removing unused module `\memory'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:272$638'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:41$399'.
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$uart.v:202$466 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:169$460 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:156$459 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:94$444 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:81$442 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:72$441 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:35$641 in module $paramod\BaudClock\BAUD=115200.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:224$394 in module SOCnexpo.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:202$393 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:165$391 in module SOCnexpo.
Marked 3 switch rules as full_case in process $proc$SOCnexpoV8_.v:144$390 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:98$380 in module SOCnexpo.
Removed 1 dead cases from process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:511$354 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:502$352 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:383$331 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:161$296 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:119$284 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$ControladorMatrizLed.v:41$4 in module ControladorMatrizLed.
Marked 1 switch rules as full_case in process $proc$ControladorMatrizLed.v:24$1 in module ControladorMatrizLed.
Removed a total of 1 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 116 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\serialRX.$proc$uart.v:226$479'.
Set init value: \rcv = 1'0
Found init rule in `\serialRX.$proc$uart.v:219$478'.
Set init value: \data = 8'00000000
Found init rule in `\serialRX.$proc$uart.v:201$477'.
Set init value: \cont = 5'00000
Found init rule in `\serialRX.$proc$uart.v:190$476'.
Set init value: \sr = 9'000000000
Found init rule in `\serialRX.$proc$uart.v:167$475'.
Set init value: \div2counter = 7'0000000
Found init rule in `\serialRX.$proc$uart.v:154$474'.
Set init value: \state = 1'0
Found init rule in `\serialRX.$proc$uart.v:146$473'.
Set init value: \q_t0 = 1'0
Found init rule in `\serialTX.$proc$uart.v:107$453'.
Set init value: \done = 1'0
Found init rule in `\serialTX.$proc$uart.v:93$452'.
Set init value: \bits = 4'0000
Found init rule in `\serialTX.$proc$uart.v:88$451'.
Set init value: \TX = 1'1
Found init rule in `\serialTX.$proc$uart.v:80$450'.
Set init value: \q = 9'111111111
Found init rule in `\serialTX.$proc$uart.v:64$449'.
Set init value: \q_re = 1'0
Found init rule in `\serialTX.$proc$uart.v:55$448'.
Set init value: \state = 1'0
Found init rule in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Set init value: \divcounter = 7'0000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Set init value: \leds_en = 1'1
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Set init value: \Espera = 8'00000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Set init value: \rst = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Set init value: \FD_nop = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Set init value: \FD_pc = 0
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Set init value: \F_pc = 0
Found init rule in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Set init value: \timer = 12'000000000000

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\serialRX.$proc$uart.v:226$479'.
Creating decoders for process `\serialRX.$proc$uart.v:219$478'.
Creating decoders for process `\serialRX.$proc$uart.v:201$477'.
Creating decoders for process `\serialRX.$proc$uart.v:190$476'.
Creating decoders for process `\serialRX.$proc$uart.v:167$475'.
Creating decoders for process `\serialRX.$proc$uart.v:154$474'.
Creating decoders for process `\serialRX.$proc$uart.v:146$473'.
Creating decoders for process `\serialRX.$proc$uart.v:227$472'.
Creating decoders for process `\serialRX.$proc$uart.v:221$471'.
1/1: $0\data[7:0]
Creating decoders for process `\serialRX.$proc$uart.v:202$466'.
1/1: $0\cont[4:0]
Creating decoders for process `\serialRX.$proc$uart.v:191$464'.
1/1: $0\sr[8:0]
Creating decoders for process `\serialRX.$proc$uart.v:169$460'.
1/1: $0\div2counter[6:0]
Creating decoders for process `\serialRX.$proc$uart.v:156$459'.
1/1: $0\state[0:0]
Creating decoders for process `\serialRX.$proc$uart.v:147$456'.
Creating decoders for process `\serialRX.$proc$uart.v:142$455'.
Creating decoders for process `\serialRX.$proc$uart.v:139$454'.
Creating decoders for process `\serialTX.$proc$uart.v:107$453'.
Creating decoders for process `\serialTX.$proc$uart.v:93$452'.
Creating decoders for process `\serialTX.$proc$uart.v:88$451'.
Creating decoders for process `\serialTX.$proc$uart.v:80$450'.
Creating decoders for process `\serialTX.$proc$uart.v:64$449'.
Creating decoders for process `\serialTX.$proc$uart.v:55$448'.
Creating decoders for process `\serialTX.$proc$uart.v:108$447'.
Creating decoders for process `\serialTX.$proc$uart.v:94$444'.
1/1: $0\bits[3:0]
Creating decoders for process `\serialTX.$proc$uart.v:89$443'.
Creating decoders for process `\serialTX.$proc$uart.v:81$442'.
1/1: $0\q[8:0]
Creating decoders for process `\serialTX.$proc$uart.v:72$441'.
1/1: $0\state[0:0]
Creating decoders for process `\serialTX.$proc$uart.v:66$438'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
1/1: $0\divcounter[6:0]
Creating decoders for process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
1/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622
2/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_DATA[31:0]$621
3/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_ADDR[10:0]$620
4/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625
5/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA[31:0]$624
6/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_ADDR[10:0]$623
7/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628
8/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA[31:0]$627
9/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_ADDR[10:0]$626
10/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631
11/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_DATA[31:0]$630
12/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_ADDR[10:0]$629
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
1/1: $0\rx_readed[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
1/1: $0\tx_ready[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
1/1: $0\leds_en[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
1/4: $0\leds4[7:0]
2/4: $0\leds1[7:0]
3/4: $0\leds3[7:0]
4/4: $0\leds2[7:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
1/3: $0\ram_sig[0:0]
2/3: $0\IO_sig[0:0]
3/3: $0\IO_data[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
1/1: $1\palabra[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
1/1: $0\rst[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
1/2: $0\cycle[63:0]
2/2: $0\instret[63:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
1/1: $0\PWM_[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
1/7: $0\MW_RegWrite[0:0]
2/7: $0\MW_MemRead[0:0]
3/7: $0\MW_nop[0:0]
4/7: $0\MW_address_LSB[1:0]
5/7: $0\MW_funct3[2:0]
6/7: $0\MW_rd[4:0]
7/7: $0\MW_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
1/1: $1\M_CSRData[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
1/13: $0\EM_CSRWrite[0:0]
2/13: $0\EM_CSRRead[0:0]
3/13: $0\EM_isCSR[0:0]
4/13: $0\EM_RegWrite[0:0]
5/13: $0\EM_MemWrite[0:0]
6/13: $0\EM_MemRead[0:0]
7/13: $0\EM_nop[0:0]
8/13: $0\EM_funct3[2:0]
9/13: $0\EM_rd[4:0]
10/13: $0\EM_csr[11:0]
11/13: $0\EM_csrDataIn[31:0]
12/13: $0\EM_rs2Data[31:0]
13/13: $0\EM_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
1/23: $0\DE_error[0:0]
2/23: $0\DE_CSRRead[0:0]
3/23: $0\DE_CSRWrite[0:0]
4/23: $0\DE_isCSR[0:0]
5/23: $0\DE_isEBREAK[0:0]
6/23: $0\DE_isBRANCH[0:0]
7/23: $0\DE_Jump[0:0]
8/23: $0\DE_isJALR[0:0]
9/23: $0\DE_ALUSrc2[0:0]
10/23: $0\DE_ALUSrc1[0:0]
11/23: $0\DE_MemRead[0:0]
12/23: $0\DE_RegWrite[0:0]
13/23: $0\DE_MemWrite[0:0]
14/23: $0\DE_nop[0:0]
15/23: $0\DE_funct3[2:0]
16/23: $0\DE_ALUCtrl[3:0]
17/23: $0\DE_rd[4:0]
18/23: $0\DE_rs2[4:0]
19/23: $0\DE_rs1[4:0]
20/23: $0\DE_imm[31:0]
21/23: $0\DE_rs2Data[31:0]
22/23: $0\DE_rs1Data[31:0]
23/23: $0\DE_pc[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
1/9: $2\D_CSRRead[0:0]
2/9: $2\D_CSRWrite[0:0]
3/9: $1\D_ALUSrc2[0:0]
4/9: $1\D_error[0:0]
5/9: $1\D_CSRRead[0:0]
6/9: $1\D_CSRWrite[0:0]
7/9: $1\D_funQual[0:0]
8/9: $1\D_ALUSrc1[0:0]
9/9: $1\D_RegWrite[0:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
1/1: $1\D_imm[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
1/2: $0\FD_pc[31:0]
2/2: $0\F_pc[31:0]
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
1/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
2/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA[31:0]$82
3/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR[4:0]$81
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
1/2: $0\row[7:0]
2/2: $0\act_row[3:0]
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
1/1: $1\timer[11:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SOCnexpo.\palabra' from process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
No latch inferred for signal `\RV32nexpo.\M_CSRData' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
No latch inferred for signal `\RV32nexpo.\D_RegWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc1' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc2' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_funQual' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRRead' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_error' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_imm' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$182$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.\branch' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\registros.\i' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\ControladorMatrizLed.\pwm' from process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\serialRX.\rcv' using process `\serialRX.$proc$uart.v:227$472'.
created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\serialRX.\data' using process `\serialRX.$proc$uart.v:221$471'.
created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\serialRX.\cont' using process `\serialRX.$proc$uart.v:202$466'.
created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\serialRX.\sr' using process `\serialRX.$proc$uart.v:191$464'.
created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\serialRX.\div2counter' using process `\serialRX.$proc$uart.v:169$460'.
created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\serialRX.\state' using process `\serialRX.$proc$uart.v:156$459'.
created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\serialRX.\q_t0' using process `\serialRX.$proc$uart.v:147$456'.
created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\serialRX.\din' using process `\serialRX.$proc$uart.v:142$455'.
created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\serialRX.\d1' using process `\serialRX.$proc$uart.v:139$454'.
created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\serialTX.\done' using process `\serialTX.$proc$uart.v:108$447'.
created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\serialTX.\bits' using process `\serialTX.$proc$uart.v:94$444'.
created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\serialTX.\TX' using process `\serialTX.$proc$uart.v:89$443'.
created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\serialTX.\q' using process `\serialTX.$proc$uart.v:81$442'.
created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\serialTX.\state' using process `\serialTX.$proc$uart.v:72$441'.
created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\serialTX.\q_re' using process `\serialTX.$proc$uart.v:66$438'.
created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `$paramod\BaudClock\BAUD=115200.\divcounter' using process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.\DataOut' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\SOCnexpo.\rx_readed' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\SOCnexpo.\tx_ready' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds_en' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds1' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds2' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds3' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds4' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_data' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\SOCnexpo.\ram_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\SOCnexpo.\instr' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\SOCnexpo.\rst' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\SOCnexpo.\Espera' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\RV32nexpo.\cycle' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\RV32nexpo.\instret' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\RV32nexpo.\PWM_' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_address_LSB' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csrDataIn' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csr' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_imm' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUCtrl' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isJALR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_Jump' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isBRANCH' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isEBREAK' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_error' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\RV32nexpo.\F_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1335' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1336' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1337' with negative edge clock.
Creating register for signal `\ControladorMatrizLed.\act_row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\timer' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
created $dff cell `$procdff$1340' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `serialRX.$proc$uart.v:226$479'.
Removing empty process `serialRX.$proc$uart.v:219$478'.
Removing empty process `serialRX.$proc$uart.v:201$477'.
Removing empty process `serialRX.$proc$uart.v:190$476'.
Removing empty process `serialRX.$proc$uart.v:167$475'.
Removing empty process `serialRX.$proc$uart.v:154$474'.
Removing empty process `serialRX.$proc$uart.v:146$473'.
Removing empty process `serialRX.$proc$uart.v:227$472'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:221$471'.
Removing empty process `serialRX.$proc$uart.v:221$471'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:202$466'.
Removing empty process `serialRX.$proc$uart.v:202$466'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:191$464'.
Removing empty process `serialRX.$proc$uart.v:191$464'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:169$460'.
Removing empty process `serialRX.$proc$uart.v:169$460'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:147$456'.
Removing empty process `serialRX.$proc$uart.v:142$455'.
Removing empty process `serialRX.$proc$uart.v:139$454'.
Removing empty process `serialTX.$proc$uart.v:107$453'.
Removing empty process `serialTX.$proc$uart.v:93$452'.
Removing empty process `serialTX.$proc$uart.v:88$451'.
Removing empty process `serialTX.$proc$uart.v:80$450'.
Removing empty process `serialTX.$proc$uart.v:64$449'.
Removing empty process `serialTX.$proc$uart.v:55$448'.
Removing empty process `serialTX.$proc$uart.v:108$447'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:89$443'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:81$442'.
Removing empty process `serialTX.$proc$uart.v:81$442'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:66$438'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Found and cleaned up 1 empty switch in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Found and cleaned up 5 empty switches in `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Found and cleaned up 2 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Found and cleaned up 8 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Found and cleaned up 1 empty switch in `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Found and cleaned up 2 empty switches in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Found and cleaned up 1 empty switch in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Cleaned up 61 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template RV32nexpo for cells of type RV32nexpo.
Using template $paramod\memory\TAM=2048 for cells of type $paramod\memory\TAM=2048.
Using template ControladorMatrizLed for cells of type ControladorMatrizLed.
Using template serialTX for cells of type serialTX.
Using template serialRX for cells of type serialRX.
Using template LoadfromMEM for cells of type LoadfromMEM.
Using template StoretoMEM for cells of type StoretoMEM.
Using template ALU for cells of type ALU.
Using template registros for cells of type registros.
Using template $paramod\BaudClock\BAUD=115200 for cells of type $paramod\BaudClock\BAUD=115200.
No more expansions possible.
Deleting now unused module serialRX.
Deleting now unused module serialTX.
Deleting now unused module $paramod\BaudClock\BAUD=115200.
Deleting now unused module $paramod\memory\TAM=2048.
Deleting now unused module RV32nexpo.
Deleting now unused module LoadfromMEM.
Deleting now unused module StoretoMEM.
Deleting now unused module ALU.
Deleting now unused module registros.
Deleting now unused module ControladorMatrizLed.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 16 unused cells and 673 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 8 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Replacing known input bits on port A of cell $techmap\RV32I.$procmux$844: \RV32I.EM_nop -> 1'0
Analyzing evaluation results.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1001.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1003.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1005.
dead port 2/2 on $mux $techmap\RV32I.$procmux$1011.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1013.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1015.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1017.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1019.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1021.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1023.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1025.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1027.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1029.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1031.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1033.
dead port 2/2 on $mux $techmap\RV32I.$procmux$983.
dead port 1/2 on $mux $techmap\RV32I.$procmux$985.
dead port 1/2 on $mux $techmap\RV32I.$procmux$987.
dead port 1/2 on $mux $techmap\RV32I.$procmux$989.
dead port 1/2 on $mux $techmap\RV32I.$procmux$991.
dead port 1/2 on $mux $techmap\RV32I.$procmux$993.
dead port 1/2 on $mux $techmap\RV32I.$procmux$995.
dead port 1/2 on $mux $techmap\RV32I.$procmux$997.
dead port 1/2 on $mux $techmap\RV32I.$procmux$999.
Removed 24 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:213$299: { \RV32I.FD_instr [15] \RV32I.FD_instr [16] \RV32I.FD_instr [17] \RV32I.FD_instr [18] \RV32I.FD_instr [19] }
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:144$287: { \RV32I.FD_instr [7] \RV32I.FD_instr [8] \RV32I.FD_instr [9] \RV32I.FD_instr [10] \RV32I.FD_instr [11] }
New input vector for $reduce_or cell $techmap\RAM.$reduce_or$SOCnexpoV8_.v:268$613: { \RAM.WRmask [0] \RAM.WRmask [1] \RAM.WRmask [2] \RAM.WRmask [3] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$682:
Old ports: A=0, B=255, Y=$techmap\RAM.$procmux$682_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$682_Y [0]
New connections: $techmap\RAM.$procmux$682_Y [31:1] = { 24'000000000000000000000000 $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$694:
Old ports: A=0, B=65280, Y=$techmap\RAM.$procmux$694_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$694_Y [8]
New connections: { $techmap\RAM.$procmux$694_Y [31:9] $techmap\RAM.$procmux$694_Y [7:0] } = { 16'0000000000000000 $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$706:
Old ports: A=0, B=16711680, Y=$techmap\RAM.$procmux$706_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$706_Y [16]
New connections: { $techmap\RAM.$procmux$706_Y [31:17] $techmap\RAM.$procmux$706_Y [15:0] } = { 8'00000000 $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$718:
Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\RAM.$procmux$718_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$718_Y [24]
New connections: { $techmap\RAM.$procmux$718_Y [31:25] $techmap\RAM.$procmux$718_Y [23:0] } = { $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] 24'000000000000000000000000 }
New ctrl vector for $pmux cell $techmap\RV32I.$procmux$855: { $techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:506$353_Y $auto$opt_reduce.cc:132:opt_mux$1344 $techmap\RV32I.$procmux$859_CMP $auto$opt_reduce.cc:132:opt_mux$1342 $techmap\RV32I.$procmux$856_CMP }
Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$1219:
Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0]
New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] }
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$684:
Old ports: A=0, B=$techmap\RAM.$procmux$682_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622
New ports: A=1'0, B=$techmap\RAM.$procmux$682_Y [0], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0]
New connections: $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [31:1] = { 24'000000000000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$696:
Old ports: A=0, B=$techmap\RAM.$procmux$694_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625
New ports: A=1'0, B=$techmap\RAM.$procmux$694_Y [8], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [31:9] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [7:0] } = { 16'0000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$708:
Old ports: A=0, B=$techmap\RAM.$procmux$706_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628
New ports: A=1'0, B=$techmap\RAM.$procmux$706_Y [16], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [31:17] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [15:0] } = { 8'00000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$720:
Old ports: A=0, B=$techmap\RAM.$procmux$718_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631
New ports: A=1'0, B=$techmap\RAM.$procmux$718_Y [24], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [31:25] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [23:0] } = { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] 24'000000000000000000000000 }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \UART_RX.rcv = 1'0 to constant driver in module SOCnexpo.
Promoted 1 init specs to constant drivers.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 32 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$meminit$\MEMROM$SOCnexpoV8_.v:42$396 (MEMROM).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$633 (RAM.memArray).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 (RV32I.reg32.WORKREG).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 24 bits (of 32) from port Y of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 17 bits (of 18) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:74$367 ($eq).
Removed top 2 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:77$371 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:78$373 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:79$375 ($eq).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$procmux$812 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$procmux$815_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1201 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.$procmux$1038 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:178$297 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:101$275 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:100$274 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:99$273 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:98$272 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:97$271 ($eq).
Removed top 3 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:96$270 ($eq).
Removed top 5 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:95$269 ($eq).
Removed top 29 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
Removed top 7 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1272 ($dff).
Removed top 8 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 16 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 24 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed cell SOCnexpo.$techmap\RAM.$procmux$728 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$726 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$724 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$722 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$716 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$714 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$712 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$710 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$704 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$702 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$700 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$698 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$692 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$690 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$688 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$686 ($mux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\LEDS8_4.$procmux$1229_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell SOCnexpo.$techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 20 bits (of 32) from port Y of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 28 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 1 bits (of 5) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:210$470 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 27 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:176$463 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 26 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$lt$uart.v:171$461 ($lt).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:61$260 ($mux).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:60$258 ($mux).
Removed top 2 bits (of 4) from mux cell SOCnexpo.$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:35$251 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:61$222 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220 ($and).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210 ($xor).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:57$208 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:56$205 ($mux).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$201 ($mux).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$199 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
Removed top 32 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr).
Removed top 7 bits (of 8) from port A of cell SOCnexpo.$techmap\RV32I.alu.$shl$Procesador_V2.1b/ALU.v:37$185 ($shl).
Removed top 31 bits (of 32) from FF cell SOCnexpo.$techmap\RV32I.reg32.$procdff$1337 ($dff).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1223 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1221 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1203 ($mux).
Removed top 7 bits (of 24) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 7 bits (of 16) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 7 bits (of 8) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1205 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1207 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1209 ($mux).
Removed top 20 bits (of 32) from wire SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2_Y.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA[31:0]$624.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA[31:0]$627.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$608_EN.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$609_EN.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$610_EN.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$682_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$694_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$698_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$706_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$710_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203_Y.
Removed top 14 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219_Y.
Removed top 21 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:55$202_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212_Y.
Removed top 5 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:59$214_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218_Y.
Removed top 7 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642_Y.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_funct7.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_opcode.
Removed top 12 bits (of 16) from wire SOCnexpo.RV32I.load.data_half.
Removed top 23 bits (of 32) from wire SOCnexpo.UART_data.
Removed top 1 bits (of 32) from wire SOCnexpo.palabra.

4.12. Executing PEEPOPT pass (run peephole optimizers).

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 59 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module SOCnexpo that may be considered for resource sharing.
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Found 1 candidates: $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78
Analyzing resource sharing with $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79: \RV32I.Stall_F = 1'0
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78: \RV32I.Stall_F = 1'0
Size of SAT problem: 23 cells, 402 variables, 1002 clauses
According to the SAT solver this pair of cells can not be shared.
Model from SAT solver: \RV32I.Stall_F = 1'0
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
No candidates found.
Analyzing resource sharing options for $techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr):
Found 4 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RV32I.DE_isJALR \RV32I.DE_Jump \RV32I.E_JumpOrBranch \RV32I.halt }.
No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOCnexpo:
creating $macc model for $add$SOCnexpoV8_.v:28$362 ($add).
creating $macc model for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:172$462 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:207$469 ($add).
creating $macc model for $techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
creating $macc model for $techmap\UART_TX.$add$uart.v:98$445 ($add).
creating $macc model for $techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
merging $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 into $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.$add$uart.v:98$445.
creating $alu model for $macc $techmap\UART_RX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:207$469.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:172$462.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319.
creating $alu model for $macc $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2.
creating $alu model for $macc $add$SOCnexpoV8_.v:28$362.
creating $alu model for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le): new $alu
creating $alu model for $techmap\UART_RX.$lt$uart.v:171$461 ($lt): new $alu
creating $alu model for $techmap\UART_RX.$eq$uart.v:176$463 ($eq): merged with $techmap\UART_RX.$lt$uart.v:171$461.
creating $alu cell for $techmap\UART_RX.$lt$uart.v:171$461, $techmap\UART_RX.$eq$uart.v:176$463: $auto$alumacc.cc:485:replace_alu$1383
creating $alu cell for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3: $auto$alumacc.cc:485:replace_alu$1394
creating $alu cell for $add$SOCnexpoV8_.v:28$362: $auto$alumacc.cc:485:replace_alu$1407
creating $alu cell for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2: $auto$alumacc.cc:485:replace_alu$1410
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319: $auto$alumacc.cc:485:replace_alu$1413
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355: $auto$alumacc.cc:485:replace_alu$1416
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357: $auto$alumacc.cc:485:replace_alu$1419
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264: $auto$alumacc.cc:485:replace_alu$1422
creating $alu cell for $techmap\UART_TX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1425
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191: $auto$alumacc.cc:485:replace_alu$1428
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198: $auto$alumacc.cc:485:replace_alu$1431
creating $alu cell for $techmap\UART_RX.$add$uart.v:172$462: $auto$alumacc.cc:485:replace_alu$1434
creating $alu cell for $techmap\UART_RX.$add$uart.v:207$469: $auto$alumacc.cc:485:replace_alu$1437
creating $alu cell for $techmap\UART_RX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1440
creating $alu cell for $techmap\UART_TX.$add$uart.v:98$445: $auto$alumacc.cc:485:replace_alu$1443
created 15 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 3 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$1405: { $auto$rtlil.cc:1862:Not$1404 $auto$rtlil.cc:1865:ReduceAnd$1400 }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1399: { $auto$alumacc.cc:501:replace_alu$1395 [0] $auto$alumacc.cc:501:replace_alu$1395 [1] $auto$alumacc.cc:501:replace_alu$1395 [2] $auto$alumacc.cc:501:replace_alu$1395 [3] $auto$alumacc.cc:501:replace_alu$1395 [4] $auto$alumacc.cc:501:replace_alu$1395 [5] $auto$alumacc.cc:501:replace_alu$1395 [6] $auto$alumacc.cc:501:replace_alu$1395 [7] $auto$alumacc.cc:501:replace_alu$1395 [8] $auto$alumacc.cc:501:replace_alu$1395 [9] }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1388: { $auto$alumacc.cc:501:replace_alu$1384 [0] $auto$alumacc.cc:501:replace_alu$1384 [1] $auto$alumacc.cc:501:replace_alu$1384 [2] $auto$alumacc.cc:501:replace_alu$1384 [3] $auto$alumacc.cc:501:replace_alu$1384 [4] $auto$alumacc.cc:501:replace_alu$1384 [5] $auto$alumacc.cc:501:replace_alu$1384 [6] }
Optimizing cells in module \SOCnexpo.
Performed a total of 3 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 8 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOCnexpo.LEDS8_4.act_row as FSM state register:
Register is connected to module port.
Users of register don't seem to benefit from recoding.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$634' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$635' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$636' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$memrd$\MEMROM$SOCnexpoV8_.v:47$366' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$632' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78' in module `\SOCnexpo': merged data $dff with rd enable to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79' in module `\SOCnexpo': merged data $dff with rd enable to cell.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 18 unused cells and 24 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory SOCnexpo.RAM.memArray by address:
New clock domain: posedge \clk12MHz
Port 0 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$634) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000000000000011111111
Port 1 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$635) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000001111111100000000
Merging port 0 into this one.
Active bits: 00000000000000001111111111111111
Port 2 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$636) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000111111110000000000000000
Merging port 1 into this one.
Active bits: 00000000111111111111111111111111
Port 3 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637) has addr \RV32I.EM_resultado [12:2].
Active bits: 11111111000000000000000000000000
Merging port 2 into this one.
Active bits: 11111111111111111111111111111111

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\MEMROM' in module `\SOCnexpo':
$meminit$\MEMROM$SOCnexpoV8_.v:42$396 ($meminit)
$memrd$\MEMROM$SOCnexpoV8_.v:47$366 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RAM.memArray' in module `\SOCnexpo':
$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$633 ($meminit)
$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637 ($memwr)
$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$632 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RV32I.reg32.WORKREG' in module `\SOCnexpo':
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 ($meminit)
$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116 ($memwr)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOCnexpo.MEMROM:
Properties: ports=1 bits=65536 rports=1 wports=0 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: MEMROM.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: MEMROM.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: MEMROM.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: MEMROM.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: MEMROM.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: MEMROM.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: MEMROM.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: MEMROM.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: MEMROM.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: MEMROM.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: MEMROM.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: MEMROM.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: MEMROM.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: MEMROM.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: MEMROM.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: MEMROM.15.0.0
Processing SOCnexpo.RAM.memArray:
Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: RAM.memArray.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: RAM.memArray.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: RAM.memArray.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: RAM.memArray.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: RAM.memArray.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: RAM.memArray.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: RAM.memArray.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: RAM.memArray.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: RAM.memArray.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: RAM.memArray.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: RAM.memArray.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: RAM.memArray.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: RAM.memArray.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: RAM.memArray.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: RAM.memArray.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: RAM.memArray.15.0.0
Processing SOCnexpo.RV32I.reg32.WORKREG:
Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7168 efficiency=6
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7680 efficiency=3
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7936 efficiency=1
Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
Mapping to bram type $__ICE40_RAM4K_M123 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
Selecting best of 2 rules:
Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
Selected rule 1.1 with efficiency 6.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: RV32I.reg32.WORKREG.0.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: RV32I.reg32.WORKREG.0.0.1
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: RV32I.reg32.WORKREG.1.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: RV32I.reg32.WORKREG.1.0.1

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod$49da78f14376c226e3f73898b86349d2523b6092\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a8aa7d12844ac8b0d870ac804d4149ae6f078986\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef3795b17e30aa643d5036c6dfc722da236e6e25\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8065e31cc199b6cff6b083f1ad4bbb23eb7038da\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef61f3b15c1b8a8796d63c7c136e0deeb92ae25a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6848f3359059f5598f1765e6b527c876a18fe714\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$43e316d8c83333e77d3cda6acbe2e82aee4ba905\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8c9caa9c316a640b79d653050021d5a2b518ca58\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0e44341c6359cd699a4f2624e0c6abd2aaa97866\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$253ec975b63a5a47e1562e71285c7fdecc505f28\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d39ff6d1e4c8175799ee3dc79aed312674933750\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d7dc27f0be80a639292a2b7c5f939f4b572c8541\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$11e971eef5d171a268adb0d67074bada7e5847c6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e7da016e61eb174bc4a157898a70972884970ec1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$04a91933b7c4f704d0da0f1a9143463ab94e1526\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1ea0f20111d0936fdb52ae728dd91e890aab8f17\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e316530381baf3e4177deadcaaf0acb6f41e4f8d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b4fa3dd6f6d32c6c412d9a1a8f9680eb73d43084\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$5b3a546462178891c10942a5739f8be9ea8c9310\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9efb18edb8de02bad1a7094f5e96d3699b439d6d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9c3de4fde3caf232a36174b45213ceae29494249\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ad71a841cb7560dd185296d03b6e23729c25ddb1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c968b0013a165f3634e5c92d29081f0d392b5770\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$97cde197a967de7b4af14f3d3b27b3b7f2ff1eb3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c299441b407b39a3eed06ffb52e1d5f8b024d123\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$631aa3d8085982bec08e3c6462eb04a92cf6ea98\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3cac6450a894b4e9da8ffe19af6571a02c73b999\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$bbe8445093f44dd5346ea54bfbfffb984fe06ac1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$fe63ec2ab6634e93d6eb73a2d422aa8c63752778\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6583422058d296b054b8f17a5973c9c276116928\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d99f85ef83aa950a288ec9b60ddf3213e3287b1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a99a0694763cb9c4bfe6aef49cb7fd96bc2d56a2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$19c8f5c5865cd3db63daf576d0474b888e1da522\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44870a8530cb3ab4e7642ea0523cbc6664165311\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$bd5ae792e284658ab9479e6718256c6e5cbe74bd\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d9f430b26a8f802b8897ed6d8702c74f582ca96b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d05de495dde6bb70860f9129064bfff9f6763c10\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$622fc6a661b18ed5b926d36c52950e5152072fad\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dabb5c3961102dbebaf39564c774caa0adba5d45\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3f99c3a72696703ff7cfa334b2933aba4c8d0425\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44c3ede37ee5e397586e794c35ae8d78d8c226d5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$48a496dfb2a3148cf50ade5fd1c59eda856af1e7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$54aab2e17318fee33c9f5f74decaf5df4782f578\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2a28e4b01580b8da3604211d655b7a30cfba2b78\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$64e33e362b91afce25de47c67eff862b2a9b9eec\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0f1abeea0452129e2da1b5b4af3205daf6f62996\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$019ddcf982d74081f554bd2465497fdf78ee4917\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d58b47ffcfc063077771eab072f3ca381b742177\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1e99678737b2cd4ee98a7e5b173390505a9d3fc4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$902085627fd59a6b268dff8bd9ce895169f304f6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8d1dd2c7d7f45163b6190bc987af418ed338ad34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b03cd6bb204a56f8104ccd8441ff4f1d11137e7a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$84b3f69eba997ca69281cdead1cfd0c79b03fdd3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8fc1ea870b69862a705dbd6f2c96f45ccc7f768c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3b62b2558518b799c357a045fad41a9b4cc26cca\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a39408acb3a0fc515cdfe0eb701254c4be50fda9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 4 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 881 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $pmux cell $procmux$812:
Old ports: A=31'1100001011011000110111101001000, B=93'110111001110101010011010010000001000000010000001101111011001000000000000000000000000000000000, Y=\palabra
New ports: A=7'1011010, B=21'111010000111010000000, Y={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }
New connections: { \palabra [30:19] \palabra [17] \palabra [15:9] \palabra [7] \palabra [4] \palabra [1:0] } = { \palabra [18] \palabra [8] 1'0 \palabra [16] \palabra [16] \palabra [16] \palabra [3] 1'0 \palabra [18] \palabra [8] \palabra [16] \palabra [3] 2'00 \palabra [8] \palabra [6] 1'0 \palabra [8] \palabra [8] \palabra [6] 4'0000 }
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1201:
Old ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] \RV32I.FD_instr [30:21] 1'0 }, Y=$techmap\RV32I.$procmux$1201_Y [19:0]
New ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] 1'0 }, Y={ $techmap\RV32I.$procmux$1201_Y [19:11] $techmap\RV32I.$procmux$1201_Y [0] }
New connections: $techmap\RV32I.$procmux$1201_Y [10:1] = \RV32I.FD_instr [30:21]
Consolidated identical input bits for $mux cell $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261:
Old ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y
New ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16:0]
New connections: $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [31:17] = { $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249:
Old ports: A=4'0011, B=4'1100, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y
New ports: A=2'01, B=2'10, Y={ $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
New connections: { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [3] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [1] } = { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250:
Old ports: A=4'0100, B=4'1000, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y
New ports: A=2'01, B=2'10, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [3:2]
New connections: $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [1:0] = 2'00
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=0, B={ 1'0 \palabra }, Y=$ternary$SOCnexpoV8_.v:110$382_Y
New ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$382_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1203:
Old ports: A=$techmap\RV32I.$procmux$1201_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:25] \RV32I.FD_instr [11:7] }, Y=$techmap\RV32I.$procmux$1203_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1201_Y [19:11] \RV32I.FD_instr [24:21] $techmap\RV32I.$procmux$1201_Y [0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [11:7] }, Y={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1203_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New ports: A=7'0000000, B={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }, Y={ $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6:5] $ternary$SOCnexpoV8_.v:110$382_Y [3:2] }
New connections: { $ternary$SOCnexpoV8_.v:110$382_Y [30:19] $ternary$SOCnexpoV8_.v:110$382_Y [17] $ternary$SOCnexpoV8_.v:110$382_Y [15:9] $ternary$SOCnexpoV8_.v:110$382_Y [7] $ternary$SOCnexpoV8_.v:110$382_Y [4] $ternary$SOCnexpoV8_.v:110$382_Y [1:0] } = { $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 2'00 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 4'0000 }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y, B={ 23'00000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$383_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1205:
Old ports: A=$techmap\RV32I.$procmux$1203_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [30:25] \RV32I.FD_instr [11:8] 1'0 }, Y=$techmap\RV32I.$procmux$1205_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [11:8] 1'0 }, Y={ $techmap\RV32I.$procmux$1205_Y [19:11] $techmap\RV32I.$procmux$1205_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1205_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$382_Y [3] $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [6:5] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [3:2] 2'00 }, B={ 5'00000 \tx_ready \UART_RX.data }, Y={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$383_Y [30:20] $ternary$SOCnexpoV8_.v:110$383_Y [17] $ternary$SOCnexpoV8_.v:110$383_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] $ternary$SOCnexpoV8_.v:110$383_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$383_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [10] }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y, B={ 31'0000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$384_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }, B={ 13'0000000000000 \leds_en }, Y={ $ternary$SOCnexpoV8_.v:110$384_Y [19:18] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$384_Y [30:20] $ternary$SOCnexpoV8_.v:110$384_Y [17] $ternary$SOCnexpoV8_.v:110$384_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] $ternary$SOCnexpoV8_.v:110$384_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$384_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [10] }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 1 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.16. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 241 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 296 unused cells and 494 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1383.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1394.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1394.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry: CO=\Espera [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry: CO=\LEDS8_4.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry: CO=\RV32I.cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry: CO=\RV32I.instret [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry: CO=\RV32I.F_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry: CO=\UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1428.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry: CO=\UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry: CO=\UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry: CO=\UART_RX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry: CO=\UART_TX.bits [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 1 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.32.18. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
$_DFF_PP1_ -> $__DFFE_PP1
$_DFF_PP0_ -> $__DFFE_PP0
$_DFF_PN1_ -> $__DFFE_PN1
$_DFF_PN0_ -> $__DFFE_PN0
$_DFF_NP1_ -> $__DFFE_NP1
$_DFF_NP0_ -> $__DFFE_NP0
$_DFF_NN1_ -> $__DFFE_NN1
$_DFF_NN0_ -> $__DFFE_NN0
$_DFF_N_ -> $_DFFE_NP_
$_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module SOCnexpo:
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2254 to $_DFFE_PP_ for $0\tx_ready[0:0] -> \tx_ready.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2255 to $_DFFE_PP_ for $0\leds_en[0:0] -> \leds_en.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2256 to $_DFFE_PP_ for $0\leds1[7:0] [0] -> \leds1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2257 to $_DFFE_PP_ for $0\leds1[7:0] [1] -> \leds1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2258 to $_DFFE_PP_ for $0\leds1[7:0] [2] -> \leds1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2259 to $_DFFE_PP_ for $0\leds1[7:0] [3] -> \leds1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2260 to $_DFFE_PP_ for $0\leds1[7:0] [4] -> \leds1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2261 to $_DFFE_PP_ for $0\leds1[7:0] [5] -> \leds1 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2262 to $_DFFE_PP_ for $0\leds1[7:0] [6] -> \leds1 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2263 to $_DFFE_PP_ for $0\leds1[7:0] [7] -> \leds1 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2264 to $_DFFE_PP_ for $0\leds2[7:0] [0] -> \leds2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2265 to $_DFFE_PP_ for $0\leds2[7:0] [1] -> \leds2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2266 to $_DFFE_PP_ for $0\leds2[7:0] [2] -> \leds2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2267 to $_DFFE_PP_ for $0\leds2[7:0] [3] -> \leds2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2268 to $_DFFE_PP_ for $0\leds2[7:0] [4] -> \leds2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2269 to $_DFFE_PP_ for $0\leds2[7:0] [5] -> \leds2 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2270 to $_DFFE_PP_ for $0\leds2[7:0] [6] -> \leds2 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2271 to $_DFFE_PP_ for $0\leds2[7:0] [7] -> \leds2 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2272 to $_DFFE_PP_ for $0\leds3[7:0] [0] -> \leds3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2273 to $_DFFE_PP_ for $0\leds3[7:0] [1] -> \leds3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2274 to $_DFFE_PP_ for $0\leds3[7:0] [2] -> \leds3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2275 to $_DFFE_PP_ for $0\leds3[7:0] [3] -> \leds3 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2276 to $_DFFE_PP_ for $0\leds3[7:0] [4] -> \leds3 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2277 to $_DFFE_PP_ for $0\leds3[7:0] [5] -> \leds3 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2278 to $_DFFE_PP_ for $0\leds3[7:0] [6] -> \leds3 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2279 to $_DFFE_PP_ for $0\leds3[7:0] [7] -> \leds3 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2280 to $_DFFE_PP_ for $0\leds4[7:0] [0] -> \leds4 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2281 to $_DFFE_PP_ for $0\leds4[7:0] [1] -> \leds4 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2282 to $_DFFE_PP_ for $0\leds4[7:0] [2] -> \leds4 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2283 to $_DFFE_PP_ for $0\leds4[7:0] [3] -> \leds4 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2284 to $_DFFE_PP_ for $0\leds4[7:0] [4] -> \leds4 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2285 to $_DFFE_PP_ for $0\leds4[7:0] [5] -> \leds4 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2286 to $_DFFE_PP_ for $0\leds4[7:0] [6] -> \leds4 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2287 to $_DFFE_PP_ for $0\leds4[7:0] [7] -> \leds4 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2288 to $_DFFE_PP_ for $0\IO_data[31:0] [0] -> \IO_data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2289 to $_DFFE_PP_ for $0\IO_data[31:0] [1] -> \IO_data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2290 to $_DFFE_PP_ for $0\IO_data[31:0] [2] -> \IO_data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2291 to $_DFFE_PP_ for $0\IO_data[31:0] [3] -> \IO_data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2292 to $_DFFE_PP_ for $0\IO_data[31:0] [4] -> \IO_data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2293 to $_DFFE_PP_ for $0\IO_data[31:0] [5] -> \IO_data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2294 to $_DFFE_PP_ for $0\IO_data[31:0] [6] -> \IO_data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2295 to $_DFFE_PP_ for $0\IO_data[31:0] [7] -> \IO_data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2296 to $_DFFE_PP_ for $0\IO_data[31:0] [8] -> \IO_data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2297 to $_DFFE_PP_ for $0\IO_data[31:0] [9] -> \IO_data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2298 to $_DFFE_PP_ for $0\IO_data[31:0] [10] -> \IO_data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2299 to $_DFFE_PP_ for $0\IO_data[31:0] [11] -> \IO_data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2300 to $_DFFE_PP_ for $0\IO_data[31:0] [12] -> \IO_data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2301 to $_DFFE_PP_ for $0\IO_data[31:0] [13] -> \IO_data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2302 to $_DFFE_PP_ for $0\IO_data[31:0] [14] -> \IO_data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2303 to $_DFFE_PP_ for $0\IO_data[31:0] [15] -> \IO_data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2304 to $_DFFE_PP_ for $0\IO_data[31:0] [16] -> \IO_data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2305 to $_DFFE_PP_ for $0\IO_data[31:0] [17] -> \IO_data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2306 to $_DFFE_PP_ for $0\IO_data[31:0] [18] -> \IO_data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2307 to $_DFFE_PP_ for $0\IO_data[31:0] [19] -> \IO_data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2308 to $_DFFE_PP_ for $0\IO_data[31:0] [20] -> \IO_data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2309 to $_DFFE_PP_ for $0\IO_data[31:0] [21] -> \IO_data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2310 to $_DFFE_PP_ for $0\IO_data[31:0] [22] -> \IO_data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2311 to $_DFFE_PP_ for $0\IO_data[31:0] [23] -> \IO_data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2312 to $_DFFE_PP_ for $0\IO_data[31:0] [24] -> \IO_data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2313 to $_DFFE_PP_ for $0\IO_data[31:0] [25] -> \IO_data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2314 to $_DFFE_PP_ for $0\IO_data[31:0] [26] -> \IO_data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2315 to $_DFFE_PP_ for $0\IO_data[31:0] [27] -> \IO_data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2316 to $_DFFE_PP_ for $0\IO_data[31:0] [28] -> \IO_data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2317 to $_DFFE_PP_ for $0\IO_data[31:0] [29] -> \IO_data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2318 to $_DFFE_PP_ for $0\IO_data[31:0] [30] -> \IO_data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2319 to $_DFFE_PP_ for $0\IO_data[31:0] [31] -> \IO_data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2322 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2343 to $_DFFE_PP_ for \RV32I.InstrAddr [0] -> \RV32I.FD_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2344 to $_DFFE_PP_ for \RV32I.InstrAddr [1] -> \RV32I.FD_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2356 to $_DFFE_PP_ for \RV32I.InstrAddr [13] -> \RV32I.FD_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2357 to $_DFFE_PP_ for \RV32I.InstrAddr [14] -> \RV32I.FD_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2358 to $_DFFE_PP_ for \RV32I.InstrAddr [15] -> \RV32I.FD_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2359 to $_DFFE_PP_ for \RV32I.InstrAddr [16] -> \RV32I.FD_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2360 to $_DFFE_PP_ for \RV32I.InstrAddr [17] -> \RV32I.FD_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2361 to $_DFFE_PP_ for \RV32I.InstrAddr [18] -> \RV32I.FD_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2362 to $_DFFE_PP_ for \RV32I.InstrAddr [19] -> \RV32I.FD_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2363 to $_DFFE_PP_ for \RV32I.InstrAddr [20] -> \RV32I.FD_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2364 to $_DFFE_PP_ for \RV32I.InstrAddr [21] -> \RV32I.FD_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2365 to $_DFFE_PP_ for \RV32I.InstrAddr [22] -> \RV32I.FD_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2366 to $_DFFE_PP_ for \RV32I.InstrAddr [23] -> \RV32I.FD_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2367 to $_DFFE_PP_ for \RV32I.InstrAddr [24] -> \RV32I.FD_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2368 to $_DFFE_PP_ for \RV32I.InstrAddr [25] -> \RV32I.FD_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2369 to $_DFFE_PP_ for \RV32I.InstrAddr [26] -> \RV32I.FD_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2370 to $_DFFE_PP_ for \RV32I.InstrAddr [27] -> \RV32I.FD_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2371 to $_DFFE_PP_ for \RV32I.InstrAddr [28] -> \RV32I.FD_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2372 to $_DFFE_PP_ for \RV32I.InstrAddr [29] -> \RV32I.FD_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2373 to $_DFFE_PP_ for \RV32I.InstrAddr [30] -> \RV32I.FD_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2374 to $_DFFE_PP_ for \RV32I.InstrAddr [31] -> \RV32I.FD_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2375 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [0] -> \RV32I.F_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2376 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [1] -> \RV32I.F_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2377 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [2] -> \RV32I.F_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2378 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [3] -> \RV32I.F_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2379 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [4] -> \RV32I.F_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2380 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [5] -> \RV32I.F_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2381 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [6] -> \RV32I.F_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2382 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [7] -> \RV32I.F_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2383 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [8] -> \RV32I.F_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2384 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [9] -> \RV32I.F_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2385 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [10] -> \RV32I.F_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2386 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [11] -> \RV32I.F_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2387 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [12] -> \RV32I.F_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2388 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [13] -> \RV32I.F_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2389 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [14] -> \RV32I.F_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2390 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [15] -> \RV32I.F_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2391 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [16] -> \RV32I.F_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2392 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [17] -> \RV32I.F_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2393 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [18] -> \RV32I.F_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2394 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [19] -> \RV32I.F_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2395 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [20] -> \RV32I.F_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2396 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [21] -> \RV32I.F_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2397 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [22] -> \RV32I.F_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2398 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [23] -> \RV32I.F_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2399 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [24] -> \RV32I.F_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2400 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [25] -> \RV32I.F_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2401 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [26] -> \RV32I.F_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2402 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [27] -> \RV32I.F_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2403 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [28] -> \RV32I.F_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2404 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [29] -> \RV32I.F_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2405 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [30] -> \RV32I.F_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2406 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [31] -> \RV32I.F_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2407 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_error[0:0] -> \RV32I.DE_error.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2408 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRRead[0:0] -> \RV32I.DE_CSRRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2409 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRWrite[0:0] -> \RV32I.DE_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2410 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isCSR[0:0] -> \RV32I.DE_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2411 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isEBREAK[0:0] -> \RV32I.DE_isEBREAK.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2412 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isBRANCH[0:0] -> \RV32I.DE_isBRANCH.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2413 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_Jump[0:0] -> \RV32I.DE_Jump.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2414 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isJALR[0:0] -> \RV32I.DE_isJALR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2415 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc2[0:0] -> \RV32I.DE_ALUSrc2.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2416 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc1[0:0] -> \RV32I.DE_ALUSrc1.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2417 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemRead[0:0] -> \RV32I.DE_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2418 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_RegWrite[0:0] -> \RV32I.DE_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2419 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemWrite[0:0] -> \RV32I.DE_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2420 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_nop[0:0] -> \RV32I.DE_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2421 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [0] -> \RV32I.DE_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2422 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [1] -> \RV32I.DE_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2423 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [2] -> \RV32I.DE_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2424 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [0] -> \RV32I.DE_ALUCtrl [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2425 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [1] -> \RV32I.DE_ALUCtrl [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [2] -> \RV32I.DE_ALUCtrl [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2427 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [3] -> \RV32I.DE_ALUCtrl [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2428 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [0] -> \RV32I.DE_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2429 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [1] -> \RV32I.DE_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2430 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [2] -> \RV32I.DE_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2431 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [3] -> \RV32I.DE_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2432 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [4] -> \RV32I.DE_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2433 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [0] -> \RV32I.DE_rs2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2434 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [1] -> \RV32I.DE_rs2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2435 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [2] -> \RV32I.DE_rs2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2436 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [3] -> \RV32I.DE_rs2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2437 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [4] -> \RV32I.DE_rs2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2438 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [0] -> \RV32I.DE_rs1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2439 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [1] -> \RV32I.DE_rs1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2440 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [2] -> \RV32I.DE_rs1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2441 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [3] -> \RV32I.DE_rs1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2442 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [4] -> \RV32I.DE_rs1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2443 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [0] -> \RV32I.DE_imm [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2444 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [1] -> \RV32I.DE_imm [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2445 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [2] -> \RV32I.DE_imm [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2446 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [3] -> \RV32I.DE_imm [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2447 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [4] -> \RV32I.DE_imm [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2448 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [5] -> \RV32I.DE_imm [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2449 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [6] -> \RV32I.DE_imm [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2450 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [7] -> \RV32I.DE_imm [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2451 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [8] -> \RV32I.DE_imm [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2452 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [9] -> \RV32I.DE_imm [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2453 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [10] -> \RV32I.DE_imm [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [11] -> \RV32I.DE_imm [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [12] -> \RV32I.DE_imm [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [13] -> \RV32I.DE_imm [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [14] -> \RV32I.DE_imm [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [15] -> \RV32I.DE_imm [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [16] -> \RV32I.DE_imm [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2460 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [17] -> \RV32I.DE_imm [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2461 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [18] -> \RV32I.DE_imm [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2462 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [19] -> \RV32I.DE_imm [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2463 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [20] -> \RV32I.DE_imm [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2464 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [21] -> \RV32I.DE_imm [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2465 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [22] -> \RV32I.DE_imm [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2466 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [23] -> \RV32I.DE_imm [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2467 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [24] -> \RV32I.DE_imm [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2468 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [25] -> \RV32I.DE_imm [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2469 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [26] -> \RV32I.DE_imm [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2470 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [27] -> \RV32I.DE_imm [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2471 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [28] -> \RV32I.DE_imm [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2472 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [29] -> \RV32I.DE_imm [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2473 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [30] -> \RV32I.DE_imm [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2474 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [31] -> \RV32I.DE_imm [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2475 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [0] -> \RV32I.DE_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2476 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [1] -> \RV32I.DE_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2477 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [2] -> \RV32I.DE_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2478 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [3] -> \RV32I.DE_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2479 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [4] -> \RV32I.DE_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2480 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [5] -> \RV32I.DE_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2481 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [6] -> \RV32I.DE_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2482 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [7] -> \RV32I.DE_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2483 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [8] -> \RV32I.DE_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2484 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [9] -> \RV32I.DE_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2485 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [10] -> \RV32I.DE_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2486 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [11] -> \RV32I.DE_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [12] -> \RV32I.DE_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [13] -> \RV32I.DE_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [14] -> \RV32I.DE_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [15] -> \RV32I.DE_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2491 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [16] -> \RV32I.DE_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2492 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [17] -> \RV32I.DE_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2493 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [18] -> \RV32I.DE_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2494 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [19] -> \RV32I.DE_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2495 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [20] -> \RV32I.DE_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2496 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [21] -> \RV32I.DE_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2497 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [22] -> \RV32I.DE_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [23] -> \RV32I.DE_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [24] -> \RV32I.DE_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [25] -> \RV32I.DE_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [26] -> \RV32I.DE_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [27] -> \RV32I.DE_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [28] -> \RV32I.DE_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [29] -> \RV32I.DE_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [30] -> \RV32I.DE_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [31] -> \RV32I.DE_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_CSRWrite[0:0] -> \RV32I.EM_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_isCSR[0:0] -> \RV32I.EM_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_RegWrite[0:0] -> \RV32I.EM_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemWrite[0:0] -> \RV32I.EM_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemRead[0:0] -> \RV32I.EM_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_nop[0:0] -> \RV32I.EM_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [0] -> \RV32I.EM_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [1] -> \RV32I.EM_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [2] -> \RV32I.EM_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [0] -> \RV32I.EM_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [1] -> \RV32I.EM_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [2] -> \RV32I.EM_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [3] -> \RV32I.EM_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [4] -> \RV32I.EM_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [0] -> \RV32I.EM_csr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [1] -> \RV32I.EM_csr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [2] -> \RV32I.EM_csr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [3] -> \RV32I.EM_csr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [4] -> \RV32I.EM_csr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [5] -> \RV32I.EM_csr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [6] -> \RV32I.EM_csr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [7] -> \RV32I.EM_csr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [8] -> \RV32I.EM_csr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [9] -> \RV32I.EM_csr [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [10] -> \RV32I.EM_csr [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2532 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [11] -> \RV32I.EM_csr [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2533 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [0] -> \RV32I.EM_csrDataIn [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2534 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [1] -> \RV32I.EM_csrDataIn [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2535 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [2] -> \RV32I.EM_csrDataIn [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2536 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [3] -> \RV32I.EM_csrDataIn [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2537 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [4] -> \RV32I.EM_csrDataIn [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2538 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [5] -> \RV32I.EM_csrDataIn [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2539 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [6] -> \RV32I.EM_csrDataIn [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2540 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [7] -> \RV32I.EM_csrDataIn [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2541 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [8] -> \RV32I.EM_csrDataIn [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2542 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [9] -> \RV32I.EM_csrDataIn [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2543 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [10] -> \RV32I.EM_csrDataIn [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2544 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [11] -> \RV32I.EM_csrDataIn [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2545 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [12] -> \RV32I.EM_csrDataIn [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2546 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [13] -> \RV32I.EM_csrDataIn [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [14] -> \RV32I.EM_csrDataIn [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [15] -> \RV32I.EM_csrDataIn [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [16] -> \RV32I.EM_csrDataIn [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [17] -> \RV32I.EM_csrDataIn [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [18] -> \RV32I.EM_csrDataIn [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [19] -> \RV32I.EM_csrDataIn [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [20] -> \RV32I.EM_csrDataIn [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [21] -> \RV32I.EM_csrDataIn [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [22] -> \RV32I.EM_csrDataIn [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [23] -> \RV32I.EM_csrDataIn [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [24] -> \RV32I.EM_csrDataIn [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [25] -> \RV32I.EM_csrDataIn [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [26] -> \RV32I.EM_csrDataIn [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [27] -> \RV32I.EM_csrDataIn [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [28] -> \RV32I.EM_csrDataIn [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [29] -> \RV32I.EM_csrDataIn [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [30] -> \RV32I.EM_csrDataIn [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [31] -> \RV32I.EM_csrDataIn [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [0] -> \RV32I.EM_rs2Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [1] -> \RV32I.EM_rs2Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [2] -> \RV32I.EM_rs2Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [3] -> \RV32I.EM_rs2Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [4] -> \RV32I.EM_rs2Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [5] -> \RV32I.EM_rs2Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [6] -> \RV32I.EM_rs2Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [7] -> \RV32I.EM_rs2Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [8] -> \RV32I.EM_rs2Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [9] -> \RV32I.EM_rs2Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [10] -> \RV32I.EM_rs2Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [11] -> \RV32I.EM_rs2Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [12] -> \RV32I.EM_rs2Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [13] -> \RV32I.EM_rs2Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [14] -> \RV32I.EM_rs2Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [15] -> \RV32I.EM_rs2Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [16] -> \RV32I.EM_rs2Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [17] -> \RV32I.EM_rs2Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [18] -> \RV32I.EM_rs2Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [19] -> \RV32I.EM_rs2Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [20] -> \RV32I.EM_rs2Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [21] -> \RV32I.EM_rs2Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [22] -> \RV32I.EM_rs2Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [23] -> \RV32I.EM_rs2Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [24] -> \RV32I.EM_rs2Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [25] -> \RV32I.EM_rs2Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [26] -> \RV32I.EM_rs2Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [27] -> \RV32I.EM_rs2Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [28] -> \RV32I.EM_rs2Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [29] -> \RV32I.EM_rs2Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2595 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [30] -> \RV32I.EM_rs2Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2596 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [31] -> \RV32I.EM_rs2Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2597 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [0] -> \RV32I.EM_resultado [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2598 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [1] -> \RV32I.EM_resultado [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2599 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [2] -> \RV32I.EM_resultado [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2600 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [3] -> \RV32I.EM_resultado [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2601 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [4] -> \RV32I.EM_resultado [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2602 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [5] -> \RV32I.EM_resultado [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2603 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [6] -> \RV32I.EM_resultado [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2604 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [7] -> \RV32I.EM_resultado [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2605 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [8] -> \RV32I.EM_resultado [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2606 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [9] -> \RV32I.EM_resultado [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2607 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [10] -> \RV32I.EM_resultado [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2608 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [11] -> \RV32I.EM_resultado [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2609 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [12] -> \RV32I.EM_resultado [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2610 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [13] -> \RV32I.EM_resultado [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2611 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [14] -> \RV32I.EM_resultado [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2612 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [15] -> \RV32I.EM_resultado [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2613 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [16] -> \RV32I.EM_resultado [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2614 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [17] -> \RV32I.EM_resultado [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2615 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [18] -> \RV32I.EM_resultado [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2616 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [19] -> \RV32I.EM_resultado [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2617 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [20] -> \RV32I.EM_resultado [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2618 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [21] -> \RV32I.EM_resultado [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2619 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [22] -> \RV32I.EM_resultado [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2620 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [23] -> \RV32I.EM_resultado [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2621 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [24] -> \RV32I.EM_resultado [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2622 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [25] -> \RV32I.EM_resultado [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2623 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [26] -> \RV32I.EM_resultado [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2624 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [27] -> \RV32I.EM_resultado [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2625 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [28] -> \RV32I.EM_resultado [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2626 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [29] -> \RV32I.EM_resultado [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2627 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [30] -> \RV32I.EM_resultado [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2628 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [31] -> \RV32I.EM_resultado [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2674 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [0] -> \RV32I.PWM_ [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2675 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [1] -> \RV32I.PWM_ [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2676 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [2] -> \RV32I.PWM_ [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2677 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [3] -> \RV32I.PWM_ [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2678 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [4] -> \RV32I.PWM_ [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2679 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [5] -> \RV32I.PWM_ [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2680 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [6] -> \RV32I.PWM_ [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2681 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [7] -> \RV32I.PWM_ [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2682 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [8] -> \RV32I.PWM_ [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2683 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [9] -> \RV32I.PWM_ [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2684 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [10] -> \RV32I.PWM_ [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2685 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [11] -> \RV32I.PWM_ [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2686 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [12] -> \RV32I.PWM_ [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2687 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [13] -> \RV32I.PWM_ [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2688 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [14] -> \RV32I.PWM_ [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2689 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [15] -> \RV32I.PWM_ [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2690 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [16] -> \RV32I.PWM_ [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2691 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [17] -> \RV32I.PWM_ [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2692 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [18] -> \RV32I.PWM_ [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2693 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [19] -> \RV32I.PWM_ [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2694 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [20] -> \RV32I.PWM_ [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2695 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [21] -> \RV32I.PWM_ [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2696 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [22] -> \RV32I.PWM_ [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2697 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [23] -> \RV32I.PWM_ [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2698 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [24] -> \RV32I.PWM_ [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2699 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [25] -> \RV32I.PWM_ [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2700 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [26] -> \RV32I.PWM_ [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2701 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [27] -> \RV32I.PWM_ [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2702 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [28] -> \RV32I.PWM_ [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2703 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [29] -> \RV32I.PWM_ [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2704 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [30] -> \RV32I.PWM_ [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2705 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [31] -> \RV32I.PWM_ [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2706 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [0] -> \RV32I.instret [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2707 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [1] -> \RV32I.instret [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2708 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [2] -> \RV32I.instret [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2709 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [3] -> \RV32I.instret [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2710 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [4] -> \RV32I.instret [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2711 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [5] -> \RV32I.instret [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2712 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [6] -> \RV32I.instret [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2713 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [7] -> \RV32I.instret [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2714 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [8] -> \RV32I.instret [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2715 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [9] -> \RV32I.instret [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2716 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [10] -> \RV32I.instret [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2717 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [11] -> \RV32I.instret [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2718 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [12] -> \RV32I.instret [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2719 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [13] -> \RV32I.instret [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2720 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [14] -> \RV32I.instret [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2721 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [15] -> \RV32I.instret [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2722 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [16] -> \RV32I.instret [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2723 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [17] -> \RV32I.instret [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2724 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [18] -> \RV32I.instret [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2725 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [19] -> \RV32I.instret [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2726 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [20] -> \RV32I.instret [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2727 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [21] -> \RV32I.instret [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2728 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [22] -> \RV32I.instret [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2729 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [23] -> \RV32I.instret [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2730 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [24] -> \RV32I.instret [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2731 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [25] -> \RV32I.instret [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2732 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [26] -> \RV32I.instret [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2733 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [27] -> \RV32I.instret [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2734 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [28] -> \RV32I.instret [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2735 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [29] -> \RV32I.instret [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2736 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [30] -> \RV32I.instret [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2737 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [31] -> \RV32I.instret [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2738 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [32] -> \RV32I.instret [32].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2739 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [33] -> \RV32I.instret [33].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2740 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [34] -> \RV32I.instret [34].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2741 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [35] -> \RV32I.instret [35].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2742 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [36] -> \RV32I.instret [36].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2743 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [37] -> \RV32I.instret [37].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2744 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [38] -> \RV32I.instret [38].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2745 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [39] -> \RV32I.instret [39].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2746 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [40] -> \RV32I.instret [40].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2747 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [41] -> \RV32I.instret [41].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2748 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [42] -> \RV32I.instret [42].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2749 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [43] -> \RV32I.instret [43].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2750 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [44] -> \RV32I.instret [44].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2751 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [45] -> \RV32I.instret [45].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2752 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [46] -> \RV32I.instret [46].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2753 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [47] -> \RV32I.instret [47].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2754 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [48] -> \RV32I.instret [48].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2755 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [49] -> \RV32I.instret [49].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2756 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [50] -> \RV32I.instret [50].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [51] -> \RV32I.instret [51].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [52] -> \RV32I.instret [52].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [53] -> \RV32I.instret [53].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [54] -> \RV32I.instret [54].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2761 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [55] -> \RV32I.instret [55].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2762 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [56] -> \RV32I.instret [56].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2763 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [57] -> \RV32I.instret [57].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2764 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [58] -> \RV32I.instret [58].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [59] -> \RV32I.instret [59].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [60] -> \RV32I.instret [60].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [61] -> \RV32I.instret [61].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [62] -> \RV32I.instret [62].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [63] -> \RV32I.instret [63].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5094 to $_DFFE_PP_ for $techmap\UART_TX.$0\state[0:0] -> \UART_TX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5095 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [0] -> \UART_TX.q [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5096 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [1] -> \UART_TX.q [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5097 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [2] -> \UART_TX.q [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5098 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [3] -> \UART_TX.q [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5099 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [4] -> \UART_TX.q [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5100 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [5] -> \UART_TX.q [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5101 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [6] -> \UART_TX.q [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5102 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [7] -> \UART_TX.q [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5103 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [8] -> \UART_TX.q [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5105 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [0] -> \UART_TX.bits [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5106 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [1] -> \UART_TX.bits [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5107 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [2] -> \UART_TX.bits [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5108 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [3] -> \UART_TX.bits [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5158 to $_DFFE_PP_ for $techmap\UART_RX.$0\state[0:0] -> \UART_RX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5159 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [0] -> \UART_RX.div2counter [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5160 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [1] -> \UART_RX.div2counter [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5161 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [2] -> \UART_RX.div2counter [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5162 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [3] -> \UART_RX.div2counter [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5163 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [4] -> \UART_RX.div2counter [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5164 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [5] -> \UART_RX.div2counter [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5165 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [6] -> \UART_RX.div2counter [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5166 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [0] -> \UART_RX.sr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5167 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [1] -> \UART_RX.sr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5168 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [2] -> \UART_RX.sr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5169 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [3] -> \UART_RX.sr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5170 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [4] -> \UART_RX.sr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5171 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [5] -> \UART_RX.sr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5172 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [6] -> \UART_RX.sr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5173 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [7] -> \UART_RX.sr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5174 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [8] -> \UART_RX.sr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5175 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [0] -> \UART_RX.cont [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5176 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [1] -> \UART_RX.cont [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5177 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [2] -> \UART_RX.cont [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5178 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [3] -> \UART_RX.cont [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5179 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [4] -> \UART_RX.cont [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5180 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [0] -> \UART_RX.data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5181 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [1] -> \UART_RX.data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5182 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [2] -> \UART_RX.data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5183 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [3] -> \UART_RX.data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5184 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [4] -> \UART_RX.data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5185 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [5] -> \UART_RX.data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5186 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [6] -> \UART_RX.data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5187 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [7] -> \UART_RX.data [7].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in SOCnexpo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF): \UART_RX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2384 (SB_DFFE): \RV32I.F_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2255 (SB_DFFE): \leds_en = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2345 (SB_DFF): \RV32I.FD_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2392 (SB_DFFE): \RV32I.F_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2391 (SB_DFFE): \RV32I.F_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2347 (SB_DFF): \RV32I.FD_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFFE): \RV32I.F_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2389 (SB_DFFE): \RV32I.F_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF): \LEDS8_4.timer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2405 (SB_DFFE): \RV32I.F_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2406 (SB_DFFE): \RV32I.F_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2330 (SB_DFF): \Espera [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2324 (SB_DFF): \Espera [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5109 (SB_DFF): \UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2350 (SB_DFF): \RV32I.FD_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2377 (SB_DFFE): \RV32I.F_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2322 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2378 (SB_DFFE): \RV32I.F_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2394 (SB_DFFE): \RV32I.F_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2386 (SB_DFFE): \RV32I.F_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2369 (SB_DFFE): \RV32I.FD_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2351 (SB_DFF): \RV32I.FD_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2355 (SB_DFF): \RV32I.FD_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2356 (SB_DFFE): \RV32I.FD_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2357 (SB_DFFE): \RV32I.FD_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2358 (SB_DFFE): \RV32I.FD_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2359 (SB_DFFE): \RV32I.FD_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2360 (SB_DFFE): \RV32I.FD_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2361 (SB_DFFE): \RV32I.FD_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2362 (SB_DFFE): \RV32I.FD_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2363 (SB_DFFE): \RV32I.FD_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2364 (SB_DFFE): \RV32I.FD_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2365 (SB_DFFE): \RV32I.FD_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2366 (SB_DFFE): \RV32I.FD_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2397 (SB_DFFE): \RV32I.F_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF): \LEDS8_4.timer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2388 (SB_DFFE): \RV32I.F_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2328 (SB_DFF): \Espera [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2343 (SB_DFFE): \RV32I.FD_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2403 (SB_DFFE): \RV32I.F_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2374 (SB_DFFE): \RV32I.FD_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2348 (SB_DFF): \RV32I.FD_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2372 (SB_DFFE): \RV32I.FD_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2346 (SB_DFF): \RV32I.FD_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2382 (SB_DFFE): \RV32I.F_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF): \UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2398 (SB_DFFE): \RV32I.F_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5180 (SB_DFFE): \UART_RX.data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE): \RV32I.F_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE): \RV32I.F_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE): \RV32I.F_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2370 (SB_DFFE): \RV32I.FD_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2325 (SB_DFF): \Espera [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2352 (SB_DFF): \RV32I.FD_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2329 (SB_DFF): \Espera [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2344 (SB_DFFE): \RV32I.FD_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2404 (SB_DFFE): \RV32I.F_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2353 (SB_DFF): \RV32I.FD_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2379 (SB_DFFE): \RV32I.F_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2381 (SB_DFFE): \RV32I.F_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2342 (SB_DFF): \RV32I.FD_nop = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2396 (SB_DFFE): \RV32I.F_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2395 (SB_DFFE): \RV32I.F_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2373 (SB_DFFE): \RV32I.FD_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF): \UART_RX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2367 (SB_DFFE): \RV32I.FD_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2354 (SB_DFF): \RV32I.FD_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2400 (SB_DFFE): \RV32I.F_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2349 (SB_DFF): \RV32I.FD_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2380 (SB_DFFE): \RV32I.F_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2393 (SB_DFFE): \RV32I.F_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2385 (SB_DFFE): \RV32I.F_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2368 (SB_DFFE): \RV32I.FD_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2387 (SB_DFFE): \RV32I.F_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2323 (SB_DFF): \Espera [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2326 (SB_DFF): \Espera [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF): \LEDS8_4.timer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2371 (SB_DFFE): \RV32I.FD_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF): \LEDS8_4.timer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF): \LEDS8_4.timer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF): \LEDS8_4.timer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF): \LEDS8_4.timer [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF): \LEDS8_4.timer [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF): \LEDS8_4.timer [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF): \LEDS8_4.timer [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF): \LEDS8_4.timer [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2401 (SB_DFFE): \RV32I.F_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF): \LEDS8_4.timer [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5102 (SB_DFFE): \UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5093 (SB_DFF): \UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5094 (SB_DFFE): \UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5096 (SB_DFFE): \UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5097 (SB_DFFE): \UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5098 (SB_DFFE): \UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5099 (SB_DFFE): \UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5100 (SB_DFFE): \UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2383 (SB_DFFE): \RV32I.F_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5101 (SB_DFFE): \UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5095 (SB_DFFE): \UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5104 (SB_DFF): \UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5103 (SB_DFFE): \UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE): \UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE): \UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE): \UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2327 (SB_DFF): \Espera [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2399 (SB_DFFE): \RV32I.F_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5157 (SB_DFF): \UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5158 (SB_DFFE): \UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE): \UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE): \UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE): \UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE): \UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE): \UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE): \UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE): \UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE): \UART_RX.div2counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5167 (SB_DFFE): \UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5168 (SB_DFFE): \UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5169 (SB_DFFE): \UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5170 (SB_DFFE): \UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5171 (SB_DFFE): \UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5172 (SB_DFFE): \UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5173 (SB_DFFE): \UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5166 (SB_DFFE): \UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5174 (SB_DFFE): \UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE): \UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE): \UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE): \UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE): \UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE): \UART_RX.cont [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5181 (SB_DFFE): \UART_RX.data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5182 (SB_DFFE): \UART_RX.data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5183 (SB_DFFE): \UART_RX.data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5184 (SB_DFFE): \UART_RX.data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5185 (SB_DFFE): \UART_RX.data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5186 (SB_DFFE): \UART_RX.data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5187 (SB_DFFE): \UART_RX.data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF): \UART_TX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF): \UART_TX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF): \UART_TX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF): \UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF): \UART_TX.bclk.divcounter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF): \UART_TX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF): \UART_RX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF): \UART_RX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF): \UART_RX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF): \UART_RX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF): \UART_RX.bclk.divcounter [5] = 0

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in SOCnexpo.
Merging $auto$simplemap.cc:277:simplemap_mux$6720 (A=$auto$wreduce.cc:460:run$1374 [6], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=\RV32I.E_rs1Data [24], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2092 (A=$procmux$772_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2259 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=\RV32I.E_rs1Data [23], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4240 (A=\RV32I.E_rs1Data [21], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4241 (A=\RV32I.E_rs1Data [22], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2089 (A=$procmux$772_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2256 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=\RV32I.E_rs1Data [20], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2170 (A=$procmux$798_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2171 (A=$procmux$798_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2136 (A=$procmux$785_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2279 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2135 (A=$procmux$785_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2278 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2133 (A=$procmux$785_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2276 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2169 (A=$procmux$798_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4238 (A=\RV32I.E_rs1Data [19], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4237 (A=\RV32I.E_rs1Data [18], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2132 (A=$procmux$785_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2275 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2175 (A=$procmux$798_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2134 (A=$procmux$785_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2277 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2174 (A=$procmux$798_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2129 (A=$procmux$785_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2272 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2173 (A=$procmux$798_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2268 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1888 (A=$ternary$SOCnexpoV8_.v:110$385_Y [5], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2293 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1887 (A=$ternary$SOCnexpoV8_.v:110$385_Y [4], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2292 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4236 (A=\RV32I.E_rs1Data [17], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2049 (A=$procmux$759_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2280 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4235 (A=\RV32I.E_rs1Data [16], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2053 (A=$procmux$759_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2284 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2052 (A=$procmux$759_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2283 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1894 (A=$ternary$SOCnexpoV8_.v:110$385_Y [11], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2299 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4988 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4972 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1897 (A=$ternary$SOCnexpoV8_.v:110$385_Y [14], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2302 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1892 (A=$ternary$SOCnexpoV8_.v:110$385_Y [9], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2297 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4976 (A=$auto$simplemap.cc:309:simplemap_lut$14004, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4234 (A=\RV32I.E_rs1Data [15], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1912 (A=$ternary$SOCnexpoV8_.v:110$385_Y [29], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2317 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1907 (A=$ternary$SOCnexpoV8_.v:110$385_Y [24], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2312 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1904 (A=$ternary$SOCnexpoV8_.v:110$385_Y [21], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2309 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1908 (A=$ternary$SOCnexpoV8_.v:110$385_Y [25], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2313 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4231 (A=\RV32I.E_rs1Data [12], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2545 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4232 (A=\RV32I.E_rs1Data [13], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1903 (A=$ternary$SOCnexpoV8_.v:110$385_Y [20], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2308 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1913 (A=$ternary$SOCnexpoV8_.v:110$385_Y [30], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2318 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1900 (A=$ternary$SOCnexpoV8_.v:110$385_Y [17], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2305 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2178 (A=\io_valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2320 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2177 (A=\RAM.valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2321 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1914 (A=$ternary$SOCnexpoV8_.v:110$385_Y [31], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2319 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3723 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2709 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2176 (A=$procmux$798_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2271 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2965 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2446 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4224 (A=\RV32I.E_rs1Data [5], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3721 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2707 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3221 (A=\RV32I.D_funQual, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2427 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4979 (A=$auto$wreduce.cc:460:run$1345 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4894 (A=\instr [13], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1898 (A=$ternary$SOCnexpoV8_.v:110$385_Y [15], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2303 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=\RV32I.E_rs1Data [26], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1896 (A=$ternary$SOCnexpoV8_.v:110$385_Y [13], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2301 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4247 (A=\RV32I.E_rs1Data [28], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2973 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [11], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2050 (A=$procmux$759_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2281 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2172 (A=$procmux$798_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4249 (A=\RV32I.E_rs1Data [30], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6676 (A=$auto$wreduce.cc:460:run$1375 [3], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2835 (A=1'0, B=\RV32I.E_JumpAddr [1], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1902 (A=$ternary$SOCnexpoV8_.v:110$385_Y [19], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2307 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4233 (A=\RV32I.E_rs1Data [14], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1906 (A=$ternary$SOCnexpoV8_.v:110$385_Y [23], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2311 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2834 (A=1'0, B=\RV32I.E_JumpAddr [0], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3255 (A=\RV32I.D_error, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2407 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3253 (A=\RV32I.D_CSRRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2408 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3251 (A=\RV32I.D_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2409 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3249 (A=\RV32I.D_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2410 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3247 (A=\RV32I.D_isEBREAK, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2411 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=\RV32I.D_isBRANCH, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2412 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=$techmap\RV32I.$logic_or$Procesador_V2.1b/RV32nexpo.v:245$303_Y, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2413 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3241 (A=\RV32I.D_isJALR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2414 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3239 (A=\RV32I.D_ALUSrc2, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2415 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3237 (A=\RV32I.D_ALUSrc1, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2416 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3235 (A=\RV32I.D_isLOAD, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2417 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3233 (A=\RV32I.D_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2418 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3231 (A=\RV32I.D_isSTORE, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3229 (A=\RV32I.FD_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4895 (A=\instr [14], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3848 (A=$auto$simplemap.cc:309:simplemap_lut$14023, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4893 (A=\instr [12], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2968 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2449 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3218 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [0], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4225 (A=\RV32I.E_rs1Data [6], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4888 (A=\instr [7], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2428 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4901 (A=\instr [20], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2433 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4227 (A=\RV32I.E_rs1Data [8], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4896 (A=\instr [15], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2438 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1889 (A=$ternary$SOCnexpoV8_.v:110$385_Y [6], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2294 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [10], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2966 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2447 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2964 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2445 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1905 (A=$ternary$SOCnexpoV8_.v:110$385_Y [22], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2310 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3725 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2711 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2091 (A=$procmux$772_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2258 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2054 (A=$procmux$759_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2285 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1893 (A=$ternary$SOCnexpoV8_.v:110$385_Y [10], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2298 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2962 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2443 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4912 (A=\instr [31], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3743 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2729 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2963 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2444 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4900 (A=\instr [19], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2442 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4899 (A=\instr [18], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2441 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4898 (A=\instr [17], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2440 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4229 (A=\RV32I.E_rs1Data [10], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2543 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4905 (A=\instr [24], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2437 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4904 (A=\instr [23], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2436 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4903 (A=\instr [22], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4902 (A=\instr [21], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2434 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4892 (A=\instr [11], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2432 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4891 (A=\instr [10], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2431 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4890 (A=\instr [9], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2430 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4889 (A=\instr [8], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2429 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3220 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [2], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2969 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2450 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1895 (A=$ternary$SOCnexpoV8_.v:110$385_Y [12], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2300 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3383 (A=\RV32I.DE_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3381 (A=\RV32I.DE_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3379 (A=\RV32I.DE_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3377 (A=\RV32I.DE_MemWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3375 (A=\RV32I.DE_MemRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3373 (A=\RV32I.DE_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4230 (A=\RV32I.E_rs1Data [11], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6714 (A=$auto$simplemap.cc:309:simplemap_lut$14156, B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2051 (A=$procmux$759_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2282 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2970 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2967 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2448 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4228 (A=\RV32I.E_rs1Data [9], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2542 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4226 (A=\RV32I.E_rs1Data [7], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4897 (A=\instr [16], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2439 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1909 (A=$ternary$SOCnexpoV8_.v:110$385_Y [26], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2314 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1910 (A=$ternary$SOCnexpoV8_.v:110$385_Y [27], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2315 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1911 (A=$ternary$SOCnexpoV8_.v:110$385_Y [28], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2316 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1901 (A=$ternary$SOCnexpoV8_.v:110$385_Y [18], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2306 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2056 (A=$procmux$759_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2287 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2055 (A=$procmux$759_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2286 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2131 (A=$procmux$785_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2274 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2130 (A=$procmux$785_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2273 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2096 (A=$procmux$772_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2094 (A=$procmux$772_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2261 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2095 (A=$procmux$772_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2262 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2093 (A=$procmux$772_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2260 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=\RV32I.E_rs1Data [25], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=\RV32I.E_rs1Data [27], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4248 (A=\RV32I.E_rs1Data [29], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4250 (A=\RV32I.E_rs1Data [31], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1899 (A=$ternary$SOCnexpoV8_.v:110$385_Y [16], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2304 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3722 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2708 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2090 (A=$procmux$772_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2257 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2971 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3623 (A=\RV32I.EM_RegWrite, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2629 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3622 (A=\RV32I.EM_MemRead, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2630 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3724 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2710 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2014 (A=$procmux$741_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2254 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3625 (A=\RV32I.M_CSRtoWrite [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2675 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=\RV32I.M_CSRtoWrite [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2676 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=\RV32I.M_CSRtoWrite [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2677 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3628 (A=\RV32I.M_CSRtoWrite [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2678 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3629 (A=\RV32I.M_CSRtoWrite [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2679 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3630 (A=\RV32I.M_CSRtoWrite [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2680 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3631 (A=\RV32I.M_CSRtoWrite [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2681 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3632 (A=\RV32I.M_CSRtoWrite [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2682 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3633 (A=\RV32I.M_CSRtoWrite [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2683 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3634 (A=\RV32I.M_CSRtoWrite [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2684 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3635 (A=\RV32I.M_CSRtoWrite [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2685 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3636 (A=\RV32I.M_CSRtoWrite [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2686 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3637 (A=\RV32I.M_CSRtoWrite [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2687 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3638 (A=\RV32I.M_CSRtoWrite [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2688 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3639 (A=\RV32I.M_CSRtoWrite [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2689 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3640 (A=\RV32I.M_CSRtoWrite [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2690 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3641 (A=\RV32I.M_CSRtoWrite [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2691 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3642 (A=\RV32I.M_CSRtoWrite [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2692 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3643 (A=\RV32I.M_CSRtoWrite [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2693 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3644 (A=\RV32I.M_CSRtoWrite [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2694 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3645 (A=\RV32I.M_CSRtoWrite [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2695 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3646 (A=\RV32I.M_CSRtoWrite [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2696 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3647 (A=\RV32I.M_CSRtoWrite [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2697 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3648 (A=\RV32I.M_CSRtoWrite [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2698 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3649 (A=\RV32I.M_CSRtoWrite [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2699 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3650 (A=\RV32I.M_CSRtoWrite [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2700 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3651 (A=\RV32I.M_CSRtoWrite [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2701 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3652 (A=\RV32I.M_CSRtoWrite [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2702 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3653 (A=\RV32I.M_CSRtoWrite [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2703 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=\RV32I.M_CSRtoWrite [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2704 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3655 (A=\RV32I.M_CSRtoWrite [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2705 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3624 (A=\RV32I.M_CSRtoWrite [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2674 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3726 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2712 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3727 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2713 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3728 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2714 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3866 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3867 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3868 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3869 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3870 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3871 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3872 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3873 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3874 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3875 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3876 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3877 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3878 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3879 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3880 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3881 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3882 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3883 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3884 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3885 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3886 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3887 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3888 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3889 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3890 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3891 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3892 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3893 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3894 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3895 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3896 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3897 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3898 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3899 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3900 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3901 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3902 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3903 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3904 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3905 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3770 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3771 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3772 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3906 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3907 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3908 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3909 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3910 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3911 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3779 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3780 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3781 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3782 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3783 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3849 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3720 (A=$auto$simplemap.cc:309:simplemap_lut$14042, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2706 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3850 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3851 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3852 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3853 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3854 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3855 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3856 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3857 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3858 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3859 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3860 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3861 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3862 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3863 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2785 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3864 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3865 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3729 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2715 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3730 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2716 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3731 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2717 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3732 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2718 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3733 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2719 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3734 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2720 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3735 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2721 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3736 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2722 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3737 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2723 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3738 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2724 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3739 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2725 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3740 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2726 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3741 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2727 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3742 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2728 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3744 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2730 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3745 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2731 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3746 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2732 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3747 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2733 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3748 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2734 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3749 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2735 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3750 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2736 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3751 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2737 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3752 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2738 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3753 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2739 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3754 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2740 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3755 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2741 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3756 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2742 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3757 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2743 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3758 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2744 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3759 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2745 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3760 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2746 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3761 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2747 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3762 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2748 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3763 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2749 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3764 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2750 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3765 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2751 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3766 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2752 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3767 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2753 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3768 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2754 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3769 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2755 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3773 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3774 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3775 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2761 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3776 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2762 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3777 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2763 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3778 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2764 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1890 (A=$ternary$SOCnexpoV8_.v:110$385_Y [7], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2295 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4977 (A=$auto$wreduce.cc:460:run$1345 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4978 (A=$auto$wreduce.cc:460:run$1345 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4980 (A=$auto$wreduce.cc:460:run$1345 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4981 (A=$auto$wreduce.cc:460:run$1345 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4982 (A=$auto$wreduce.cc:460:run$1345 [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4983 (A=$auto$wreduce.cc:460:run$1345 [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4984 (A=$auto$wreduce.cc:460:run$1345 [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4985 (A=$auto$wreduce.cc:460:run$1345 [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4986 (A=$auto$wreduce.cc:460:run$1345 [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4987 (A=$auto$wreduce.cc:460:run$1345 [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5002 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4965 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5003 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4966 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5004 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4967 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5005 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [4], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4968 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5006 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [5], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4969 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5007 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [6], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4970 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5001 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4964 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5008 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [7], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4971 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4989 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4973 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4990 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4974 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4991 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4975 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5131 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5132 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5130 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14175, S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5133 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [1], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [2], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [3], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [4], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [5], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14118, S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5196 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [6], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5214 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [1], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5215 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [2], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5216 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [3], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5213 (A=$auto$simplemap.cc:309:simplemap_lut$14137, B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5217 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [4], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6673 (A=$auto$simplemap.cc:309:simplemap_lut$14080, B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6674 (A=$auto$wreduce.cc:460:run$1375 [1], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3219 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [1], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6675 (A=$auto$wreduce.cc:460:run$1375 [2], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6677 (A=$auto$wreduce.cc:460:run$1375 [4], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6678 (A=$auto$wreduce.cc:460:run$1375 [5], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1891 (A=$ternary$SOCnexpoV8_.v:110$385_Y [8], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2296 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6679 (A=$auto$wreduce.cc:460:run$1375 [6], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6715 (A=$auto$wreduce.cc:460:run$1374 [1], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6716 (A=$auto$wreduce.cc:460:run$1374 [2], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6717 (A=$auto$wreduce.cc:460:run$1374 [3], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6718 (A=$auto$wreduce.cc:460:run$1374 [4], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6719 (A=$auto$wreduce.cc:460:run$1374 [5], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1090 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 345 unused cells and 4258 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\SOCnexpo' to `<abc-temp-dir>/input.blif'..
Extracted 2784 gates and 3650 wires to a netlist network with 864 inputs and 573 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lut <abc-temp-dir>/lutdefs.txt
ABC: + strash
ABC: + ifraig
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2
ABC: + dretime
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + if
ABC: + mfs2
ABC: + lutpack -S 1
ABC: + dress
ABC: Total number of equiv classes                =     860.
ABC: Participating nodes from both networks       =    1865.
ABC: Participating nodes from the first network   =     893. (  63.33 % of nodes)
ABC: Participating nodes from the second network  =     972. (  68.94 % of nodes)
ABC: Node pairs (any polarity)                    =     893. (  63.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =     649. (  46.03 % of names can be moved)
ABC: Total runtime =     0.40 sec
ABC: + write_blif <abc-temp-dir>/output.blif

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1409
ABC RESULTS:        internal signals:     2213
ABC RESULTS:           input signals:      864
ABC RESULTS:          output signals:      573
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 27 unused cells and 1747 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminating LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Combining LUTs.
Number of LUTs:     1700
1-LUT               61
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminated 0 LUTs.
Combined 1 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 3400 unused wires.

4.47. Executing AUTONAME pass.
Renamed 47225 objects in module SOCnexpo (69 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \SOCnexpo

4.48.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Removed 0 unused modules.

4.49. Printing statistics.

=== SOCnexpo ===

Number of wires:               1441
Number of wire bits:           4620
Number of public wires:        1441
Number of public wire bits:    4620
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:               2690
SB_CARRY                      297
SB_DFF                         69
SB_DFFE                       225
SB_DFFESR                     254
SB_DFFESS                       3
SB_DFFSR                       94
SB_DFFSS                       12
SB_LUT4                      1700
SB_RAM40_4K                    32
SB_RAM40_4KNW                   4

4.50. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.51. Executing JSON backend.

End of script. Logfile hash: f0fca3bb47
CPU: user 21.52s system 0.81s, MEM: 414.48 MB total, 411.23 MB resident
Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)
Time spent: 32% 7x techmap (7 sec), 16% 22x opt_expr (3 sec), ...
nextpnr-ice40 --hx8k --package cb132 --json hardware.json --asc hardware.asc --pcf icefun.pcf
Info: Importing module SOCnexpo
Info: Rule checker, verifying imported design
Info: Checksum: 0x80fe0da0

Info: constrained 'led[0]' to bel 'X22/Y33/io1'
Info: constrained 'led[1]' to bel 'X25/Y33/io0'
Info: constrained 'led[2]' to bel 'X13/Y33/io1'
Info: constrained 'led[3]' to bel 'X11/Y33/io0'
Info: constrained 'led[4]' to bel 'X17/Y33/io0'
Info: constrained 'led[5]' to bel 'X14/Y33/io1'
Info: constrained 'led[6]' to bel 'X5/Y33/io0'
Info: constrained 'led[7]' to bel 'X4/Y33/io0'
Info: constrained 'lcol[3]' to bel 'X30/Y33/io1'
Info: constrained 'lcol[2]' to bel 'X27/Y33/io0'
Info: constrained 'lcol[1]' to bel 'X16/Y33/io1'
Info: constrained 'lcol[0]' to bel 'X8/Y33/io1'
Warning: unmatched constraint 'spkp' (on line 13)
Warning: unmatched constraint 'spkm' (on line 14)
Info: constrained 'key[0]' to bel 'X28/Y33/io1'
Info: constrained 'key[1]' to bel 'X11/Y33/io1'
Info: constrained 'key[2]' to bel 'X26/Y33/io0'
Info: constrained 'key[3]' to bel 'X10/Y33/io1'
Info: constrained 'clk12MHz' to bel 'X16/Y0/io1'
Info: constrained 'RXD' to bel 'X0/Y4/io1'
Info: constrained 'TXD' to bel 'X0/Y4/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1262 LCs used as LUT4 only
Info:      438 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      219 LCs used as DFF only
Info: Packing carries..
Info:       26 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting clk12MHz$SB_IO_IN (fanout 713)
Info: promoting rst [reset] (fanout 207)
Info: promoting boton_val [reset] (fanout 28)
Info: promoting RV32I.DE_funct3[2] [reset] (fanout 27)
Info: promoting RV32I.FD_nop [reset] (fanout 19)
Info: promoting RV32I.DE_error_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 116)
Info: promoting RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_1_O [cen] (fanout 103)
Info: promoting RV32I.MW_nop_SB_LUT4_I2_O [cen] (fanout 64)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0xbfe6906e

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x0ede9890

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1962/ 7680    25%
Info: 	        ICESTORM_RAM:    36/   32   112%
Info: 	               SB_IO:    19/  256     7%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 19 cells based on constraints.
ERROR: Unable to place cell 'RV32I.reg32.WORKREG.0.0.0_RAM', no Bels remaining of type 'ICESTORM_RAM'
2 warnings, 1 error
scons: *** [hardware.asc] Error 255
/home/jfdava/.apio
[Wed Aug 23 13:39:02 2023] Processing icefun
--------------------------------------------------------------------------------
yosys -p "synth_ice40 -json hardware.json" ControladorMatrizLed.v SOCnexpoV8_.v uart.v

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)


-- Parsing `ControladorMatrizLed.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ControladorMatrizLed.v
Parsing Verilog input from `ControladorMatrizLed.v' to AST representation.
Generating RTLIL representation for module `\ControladorMatrizLed'.
Successfully finished Verilog frontend.

-- Parsing `SOCnexpoV8_.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: SOCnexpoV8_.v
Parsing Verilog input from `SOCnexpoV8_.v' to AST representation.
Generating RTLIL representation for module `\registros'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\StoretoMEM'.
Generating RTLIL representation for module `\LoadfromMEM'.
Generating RTLIL representation for module `\RV32nexpo'.
Generating RTLIL representation for module `\SOCnexpo'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\BaudClock'.
Generating RTLIL representation for module `\serialTX'.
Generating RTLIL representation for module `\serialRX'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Finding top of design hierarchy..
root of   1 design levels: serialRX
root of   1 design levels: serialTX
root of   0 design levels: BaudClock
root of   0 design levels: memory
root of   2 design levels: SOCnexpo
root of   1 design levels: RV32nexpo
root of   0 design levels: LoadfromMEM
root of   0 design levels: StoretoMEM
root of   0 design levels: ALU
root of   0 design levels: registros
root of   0 design levels: ControladorMatrizLed
Automatically selected SOCnexpo as design top module.

4.2.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         \BaudClock
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     \memory
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Parameter \TAM = 2048

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \TAM = 2048
Generating RTLIL representation for module `$paramod\memory\TAM=2048'.
Parameter 1 (\BAUD) = 115200

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BaudClock'.
Parameter 1 (\BAUD) = 115200
Generating RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.
Parameter 1 (\BAUD) = 115200
Found cached RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.

4.2.5. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros

4.2.6. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Removing unused module `\BaudClock'.
Removing unused module `\memory'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:272$638'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:41$399'.
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$uart.v:202$466 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:169$460 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:156$459 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:94$444 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:81$442 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:72$441 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:35$641 in module $paramod\BaudClock\BAUD=115200.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:224$394 in module SOCnexpo.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:202$393 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:165$391 in module SOCnexpo.
Marked 3 switch rules as full_case in process $proc$SOCnexpoV8_.v:144$390 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:98$380 in module SOCnexpo.
Removed 1 dead cases from process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:83$379 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:511$354 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:502$352 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:383$331 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:161$296 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:119$284 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$ControladorMatrizLed.v:41$4 in module ControladorMatrizLed.
Marked 1 switch rules as full_case in process $proc$ControladorMatrizLed.v:24$1 in module ControladorMatrizLed.
Removed a total of 1 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 116 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\serialRX.$proc$uart.v:226$479'.
Set init value: \rcv = 1'0
Found init rule in `\serialRX.$proc$uart.v:219$478'.
Set init value: \data = 8'00000000
Found init rule in `\serialRX.$proc$uart.v:201$477'.
Set init value: \cont = 5'00000
Found init rule in `\serialRX.$proc$uart.v:190$476'.
Set init value: \sr = 9'000000000
Found init rule in `\serialRX.$proc$uart.v:167$475'.
Set init value: \div2counter = 7'0000000
Found init rule in `\serialRX.$proc$uart.v:154$474'.
Set init value: \state = 1'0
Found init rule in `\serialRX.$proc$uart.v:146$473'.
Set init value: \q_t0 = 1'0
Found init rule in `\serialTX.$proc$uart.v:107$453'.
Set init value: \done = 1'0
Found init rule in `\serialTX.$proc$uart.v:93$452'.
Set init value: \bits = 4'0000
Found init rule in `\serialTX.$proc$uart.v:88$451'.
Set init value: \TX = 1'1
Found init rule in `\serialTX.$proc$uart.v:80$450'.
Set init value: \q = 9'111111111
Found init rule in `\serialTX.$proc$uart.v:64$449'.
Set init value: \q_re = 1'0
Found init rule in `\serialTX.$proc$uart.v:55$448'.
Set init value: \state = 1'0
Found init rule in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Set init value: \divcounter = 7'0000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Set init value: \leds_en = 1'1
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Set init value: \Espera = 8'00000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Set init value: \rst = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Set init value: \FD_nop = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Set init value: \FD_pc = 0
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Set init value: \F_pc = 0
Found init rule in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Set init value: \timer = 12'000000000000

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\serialRX.$proc$uart.v:226$479'.
Creating decoders for process `\serialRX.$proc$uart.v:219$478'.
Creating decoders for process `\serialRX.$proc$uart.v:201$477'.
Creating decoders for process `\serialRX.$proc$uart.v:190$476'.
Creating decoders for process `\serialRX.$proc$uart.v:167$475'.
Creating decoders for process `\serialRX.$proc$uart.v:154$474'.
Creating decoders for process `\serialRX.$proc$uart.v:146$473'.
Creating decoders for process `\serialRX.$proc$uart.v:227$472'.
Creating decoders for process `\serialRX.$proc$uart.v:221$471'.
1/1: $0\data[7:0]
Creating decoders for process `\serialRX.$proc$uart.v:202$466'.
1/1: $0\cont[4:0]
Creating decoders for process `\serialRX.$proc$uart.v:191$464'.
1/1: $0\sr[8:0]
Creating decoders for process `\serialRX.$proc$uart.v:169$460'.
1/1: $0\div2counter[6:0]
Creating decoders for process `\serialRX.$proc$uart.v:156$459'.
1/1: $0\state[0:0]
Creating decoders for process `\serialRX.$proc$uart.v:147$456'.
Creating decoders for process `\serialRX.$proc$uart.v:142$455'.
Creating decoders for process `\serialRX.$proc$uart.v:139$454'.
Creating decoders for process `\serialTX.$proc$uart.v:107$453'.
Creating decoders for process `\serialTX.$proc$uart.v:93$452'.
Creating decoders for process `\serialTX.$proc$uart.v:88$451'.
Creating decoders for process `\serialTX.$proc$uart.v:80$450'.
Creating decoders for process `\serialTX.$proc$uart.v:64$449'.
Creating decoders for process `\serialTX.$proc$uart.v:55$448'.
Creating decoders for process `\serialTX.$proc$uart.v:108$447'.
Creating decoders for process `\serialTX.$proc$uart.v:94$444'.
1/1: $0\bits[3:0]
Creating decoders for process `\serialTX.$proc$uart.v:89$443'.
Creating decoders for process `\serialTX.$proc$uart.v:81$442'.
1/1: $0\q[8:0]
Creating decoders for process `\serialTX.$proc$uart.v:72$441'.
1/1: $0\state[0:0]
Creating decoders for process `\serialTX.$proc$uart.v:66$438'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
1/1: $0\divcounter[6:0]
Creating decoders for process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
1/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622
2/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_DATA[31:0]$621
3/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$608_ADDR[10:0]$620
4/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625
5/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA[31:0]$624
6/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$609_ADDR[10:0]$623
7/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628
8/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA[31:0]$627
9/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$610_ADDR[10:0]$626
10/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631
11/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_DATA[31:0]$630
12/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$611_ADDR[10:0]$629
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
1/1: $0\rx_readed[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
1/1: $0\tx_ready[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
1/1: $0\leds_en[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
1/4: $0\leds4[7:0]
2/4: $0\leds1[7:0]
3/4: $0\leds3[7:0]
4/4: $0\leds2[7:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
1/3: $0\ram_sig[0:0]
2/3: $0\IO_sig[0:0]
3/3: $0\IO_data[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
1/1: $1\palabra[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
1/1: $0\rst[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
1/2: $0\cycle[63:0]
2/2: $0\instret[63:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
1/1: $0\PWM_[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
1/7: $0\MW_RegWrite[0:0]
2/7: $0\MW_MemRead[0:0]
3/7: $0\MW_nop[0:0]
4/7: $0\MW_address_LSB[1:0]
5/7: $0\MW_funct3[2:0]
6/7: $0\MW_rd[4:0]
7/7: $0\MW_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
1/1: $1\M_CSRData[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
1/13: $0\EM_CSRWrite[0:0]
2/13: $0\EM_CSRRead[0:0]
3/13: $0\EM_isCSR[0:0]
4/13: $0\EM_RegWrite[0:0]
5/13: $0\EM_MemWrite[0:0]
6/13: $0\EM_MemRead[0:0]
7/13: $0\EM_nop[0:0]
8/13: $0\EM_funct3[2:0]
9/13: $0\EM_rd[4:0]
10/13: $0\EM_csr[11:0]
11/13: $0\EM_csrDataIn[31:0]
12/13: $0\EM_rs2Data[31:0]
13/13: $0\EM_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
1/23: $0\DE_error[0:0]
2/23: $0\DE_CSRRead[0:0]
3/23: $0\DE_CSRWrite[0:0]
4/23: $0\DE_isCSR[0:0]
5/23: $0\DE_isEBREAK[0:0]
6/23: $0\DE_isBRANCH[0:0]
7/23: $0\DE_Jump[0:0]
8/23: $0\DE_isJALR[0:0]
9/23: $0\DE_ALUSrc2[0:0]
10/23: $0\DE_ALUSrc1[0:0]
11/23: $0\DE_MemRead[0:0]
12/23: $0\DE_RegWrite[0:0]
13/23: $0\DE_MemWrite[0:0]
14/23: $0\DE_nop[0:0]
15/23: $0\DE_funct3[2:0]
16/23: $0\DE_ALUCtrl[3:0]
17/23: $0\DE_rd[4:0]
18/23: $0\DE_rs2[4:0]
19/23: $0\DE_rs1[4:0]
20/23: $0\DE_imm[31:0]
21/23: $0\DE_rs2Data[31:0]
22/23: $0\DE_rs1Data[31:0]
23/23: $0\DE_pc[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
1/9: $2\D_CSRRead[0:0]
2/9: $2\D_CSRWrite[0:0]
3/9: $1\D_ALUSrc2[0:0]
4/9: $1\D_error[0:0]
5/9: $1\D_CSRRead[0:0]
6/9: $1\D_CSRWrite[0:0]
7/9: $1\D_funQual[0:0]
8/9: $1\D_ALUSrc1[0:0]
9/9: $1\D_RegWrite[0:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
1/1: $1\D_imm[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
1/2: $0\FD_pc[31:0]
2/2: $0\F_pc[31:0]
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
1/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
2/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA[31:0]$82
3/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR[4:0]$81
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
1/2: $0\row[7:0]
2/2: $0\act_row[3:0]
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
1/1: $1\timer[11:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SOCnexpo.\palabra' from process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
No latch inferred for signal `\RV32nexpo.\M_CSRData' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
No latch inferred for signal `\RV32nexpo.\D_RegWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc1' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc2' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_funQual' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_CSRRead' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_error' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
No latch inferred for signal `\RV32nexpo.\D_imm' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$182$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$184$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
No latch inferred for signal `\ALU.\branch' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$183$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
No latch inferred for signal `\registros.\i' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
No latch inferred for signal `\ControladorMatrizLed.\pwm' from process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\serialRX.\rcv' using process `\serialRX.$proc$uart.v:227$472'.
created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\serialRX.\data' using process `\serialRX.$proc$uart.v:221$471'.
created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\serialRX.\cont' using process `\serialRX.$proc$uart.v:202$466'.
created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\serialRX.\sr' using process `\serialRX.$proc$uart.v:191$464'.
created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\serialRX.\div2counter' using process `\serialRX.$proc$uart.v:169$460'.
created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\serialRX.\state' using process `\serialRX.$proc$uart.v:156$459'.
created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\serialRX.\q_t0' using process `\serialRX.$proc$uart.v:147$456'.
created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\serialRX.\din' using process `\serialRX.$proc$uart.v:142$455'.
created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\serialRX.\d1' using process `\serialRX.$proc$uart.v:139$454'.
created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\serialTX.\done' using process `\serialTX.$proc$uart.v:108$447'.
created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\serialTX.\bits' using process `\serialTX.$proc$uart.v:94$444'.
created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\serialTX.\TX' using process `\serialTX.$proc$uart.v:89$443'.
created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\serialTX.\q' using process `\serialTX.$proc$uart.v:81$442'.
created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\serialTX.\state' using process `\serialTX.$proc$uart.v:72$441'.
created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\serialTX.\q_re' using process `\serialTX.$proc$uart.v:66$438'.
created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `$paramod\BaudClock\BAUD=115200.\divcounter' using process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.\DataOut' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$608_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$609_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$610_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$611_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `\SOCnexpo.\rx_readed' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `\SOCnexpo.\tx_ready' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds_en' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds1' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds2' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds3' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds4' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_data' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\SOCnexpo.\ram_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\SOCnexpo.\instr' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\SOCnexpo.\rst' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\SOCnexpo.\Espera' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\RV32nexpo.\cycle' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\RV32nexpo.\instret' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\RV32nexpo.\PWM_' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_address_LSB' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csrDataIn' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csr' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_imm' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUCtrl' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isJALR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_Jump' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isBRANCH' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isEBREAK' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_error' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\RV32nexpo.\F_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1335' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1336' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
created $dff cell `$procdff$1337' with negative edge clock.
Creating register for signal `\ControladorMatrizLed.\act_row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\timer' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
created $dff cell `$procdff$1340' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `serialRX.$proc$uart.v:226$479'.
Removing empty process `serialRX.$proc$uart.v:219$478'.
Removing empty process `serialRX.$proc$uart.v:201$477'.
Removing empty process `serialRX.$proc$uart.v:190$476'.
Removing empty process `serialRX.$proc$uart.v:167$475'.
Removing empty process `serialRX.$proc$uart.v:154$474'.
Removing empty process `serialRX.$proc$uart.v:146$473'.
Removing empty process `serialRX.$proc$uart.v:227$472'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:221$471'.
Removing empty process `serialRX.$proc$uart.v:221$471'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:202$466'.
Removing empty process `serialRX.$proc$uart.v:202$466'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:191$464'.
Removing empty process `serialRX.$proc$uart.v:191$464'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:169$460'.
Removing empty process `serialRX.$proc$uart.v:169$460'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:156$459'.
Removing empty process `serialRX.$proc$uart.v:147$456'.
Removing empty process `serialRX.$proc$uart.v:142$455'.
Removing empty process `serialRX.$proc$uart.v:139$454'.
Removing empty process `serialTX.$proc$uart.v:107$453'.
Removing empty process `serialTX.$proc$uart.v:93$452'.
Removing empty process `serialTX.$proc$uart.v:88$451'.
Removing empty process `serialTX.$proc$uart.v:80$450'.
Removing empty process `serialTX.$proc$uart.v:64$449'.
Removing empty process `serialTX.$proc$uart.v:55$448'.
Removing empty process `serialTX.$proc$uart.v:108$447'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:94$444'.
Removing empty process `serialTX.$proc$uart.v:89$443'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:81$442'.
Removing empty process `serialTX.$proc$uart.v:81$442'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:72$441'.
Removing empty process `serialTX.$proc$uart.v:66$438'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$644'.
Found and cleaned up 1 empty switch in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$641'.
Found and cleaned up 5 empty switches in `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$619'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:164$400'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:27$398'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:26$397'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:224$394'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:202$393'.
Found and cleaned up 2 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:165$391'.
Found and cleaned up 8 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:144$390'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:98$380'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:83$379'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:46$365'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:30$363'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:28$361'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$360'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$359'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$358'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$354'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$352'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$337'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$331'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$326'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$300'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$296'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$284'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$265'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:28$239'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:64$224'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:52$195'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:27$117'.
Found and cleaned up 1 empty switch in `\registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:40$80'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Found and cleaned up 2 empty switches in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Found and cleaned up 1 empty switch in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Cleaned up 61 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template RV32nexpo for cells of type RV32nexpo.
Using template $paramod\memory\TAM=2048 for cells of type $paramod\memory\TAM=2048.
Using template ControladorMatrizLed for cells of type ControladorMatrizLed.
Using template serialTX for cells of type serialTX.
Using template serialRX for cells of type serialRX.
Using template LoadfromMEM for cells of type LoadfromMEM.
Using template StoretoMEM for cells of type StoretoMEM.
Using template ALU for cells of type ALU.
Using template registros for cells of type registros.
Using template $paramod\BaudClock\BAUD=115200 for cells of type $paramod\BaudClock\BAUD=115200.
No more expansions possible.
Deleting now unused module serialRX.
Deleting now unused module serialTX.
Deleting now unused module $paramod\BaudClock\BAUD=115200.
Deleting now unused module $paramod\memory\TAM=2048.
Deleting now unused module RV32nexpo.
Deleting now unused module LoadfromMEM.
Deleting now unused module StoretoMEM.
Deleting now unused module ALU.
Deleting now unused module registros.
Deleting now unused module ControladorMatrizLed.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 16 unused cells and 673 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 8 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Replacing known input bits on port A of cell $techmap\RV32I.$procmux$844: \RV32I.EM_nop -> 1'0
Analyzing evaluation results.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1001.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1003.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1005.
dead port 2/2 on $mux $techmap\RV32I.$procmux$1011.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1013.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1015.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1017.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1019.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1021.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1023.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1025.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1027.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1029.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1031.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1033.
dead port 2/2 on $mux $techmap\RV32I.$procmux$983.
dead port 1/2 on $mux $techmap\RV32I.$procmux$985.
dead port 1/2 on $mux $techmap\RV32I.$procmux$987.
dead port 1/2 on $mux $techmap\RV32I.$procmux$989.
dead port 1/2 on $mux $techmap\RV32I.$procmux$991.
dead port 1/2 on $mux $techmap\RV32I.$procmux$993.
dead port 1/2 on $mux $techmap\RV32I.$procmux$995.
dead port 1/2 on $mux $techmap\RV32I.$procmux$997.
dead port 1/2 on $mux $techmap\RV32I.$procmux$999.
Removed 24 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:213$299: { \RV32I.FD_instr [15] \RV32I.FD_instr [16] \RV32I.FD_instr [17] \RV32I.FD_instr [18] \RV32I.FD_instr [19] }
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:144$287: { \RV32I.FD_instr [7] \RV32I.FD_instr [8] \RV32I.FD_instr [9] \RV32I.FD_instr [10] \RV32I.FD_instr [11] }
New input vector for $reduce_or cell $techmap\RAM.$reduce_or$SOCnexpoV8_.v:268$613: { \RAM.WRmask [0] \RAM.WRmask [1] \RAM.WRmask [2] \RAM.WRmask [3] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$682:
Old ports: A=0, B=255, Y=$techmap\RAM.$procmux$682_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$682_Y [0]
New connections: $techmap\RAM.$procmux$682_Y [31:1] = { 24'000000000000000000000000 $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] $techmap\RAM.$procmux$682_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$694:
Old ports: A=0, B=65280, Y=$techmap\RAM.$procmux$694_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$694_Y [8]
New connections: { $techmap\RAM.$procmux$694_Y [31:9] $techmap\RAM.$procmux$694_Y [7:0] } = { 16'0000000000000000 $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] $techmap\RAM.$procmux$694_Y [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$706:
Old ports: A=0, B=16711680, Y=$techmap\RAM.$procmux$706_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$706_Y [16]
New connections: { $techmap\RAM.$procmux$706_Y [31:17] $techmap\RAM.$procmux$706_Y [15:0] } = { 8'00000000 $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] $techmap\RAM.$procmux$706_Y [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$718:
Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\RAM.$procmux$718_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$718_Y [24]
New connections: { $techmap\RAM.$procmux$718_Y [31:25] $techmap\RAM.$procmux$718_Y [23:0] } = { $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] $techmap\RAM.$procmux$718_Y [24] 24'000000000000000000000000 }
New ctrl vector for $pmux cell $techmap\RV32I.$procmux$855: { $techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:506$353_Y $auto$opt_reduce.cc:132:opt_mux$1344 $techmap\RV32I.$procmux$859_CMP $auto$opt_reduce.cc:132:opt_mux$1342 $techmap\RV32I.$procmux$856_CMP }
Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$1219:
Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83
New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0]
New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$83 [0] }
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$684:
Old ports: A=0, B=$techmap\RAM.$procmux$682_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622
New ports: A=1'0, B=$techmap\RAM.$procmux$682_Y [0], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0]
New connections: $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [31:1] = { 24'000000000000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622 [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$696:
Old ports: A=0, B=$techmap\RAM.$procmux$694_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625
New ports: A=1'0, B=$techmap\RAM.$procmux$694_Y [8], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [31:9] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [7:0] } = { 16'0000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625 [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$708:
Old ports: A=0, B=$techmap\RAM.$procmux$706_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628
New ports: A=1'0, B=$techmap\RAM.$procmux$706_Y [16], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [31:17] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [15:0] } = { 8'00000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628 [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$720:
Old ports: A=0, B=$techmap\RAM.$procmux$718_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631
New ports: A=1'0, B=$techmap\RAM.$procmux$718_Y [24], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [31:25] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [23:0] } = { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$611_EN[31:0]$631 [24] 24'000000000000000000000000 }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \UART_RX.rcv = 1'0 to constant driver in module SOCnexpo.
Promoted 1 init specs to constant drivers.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 32 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$meminit$\MEMROM$SOCnexpoV8_.v:42$396 (MEMROM).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$633 (RAM.memArray).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 (RV32I.reg32.WORKREG).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 24 bits (of 32) from port Y of cell SOCnexpo.$add$SOCnexpoV8_.v:28$362 ($add).
Removed top 17 bits (of 18) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:74$367 ($eq).
Removed top 2 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:77$371 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:78$373 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:79$375 ($eq).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$procmux$812 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$procmux$815_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1201 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.$procmux$1038 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:178$297 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:101$275 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:100$274 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:99$273 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:98$272 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:97$271 ($eq).
Removed top 3 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:96$270 ($eq).
Removed top 5 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:95$269 ($eq).
Removed top 29 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
Removed top 7 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1272 ($dff).
Removed top 8 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 16 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 24 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed cell SOCnexpo.$techmap\RAM.$procmux$728 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$726 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$724 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$722 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$716 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$714 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$712 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$710 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$704 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$702 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$700 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$698 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$692 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$690 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$688 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$686 ($mux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\LEDS8_4.$procmux$1229_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell SOCnexpo.$techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 20 bits (of 32) from port Y of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 28 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$445 ($add).
Removed top 1 bits (of 5) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:210$470 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 27 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$469 ($add).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:176$463 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462 ($add).
Removed top 26 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$lt$uart.v:171$461 ($lt).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:61$260 ($mux).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:60$258 ($mux).
Removed top 2 bits (of 4) from mux cell SOCnexpo.$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:35$251 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$223 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:61$222 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220 ($and).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210 ($xor).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:57$208 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:56$205 ($mux).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$201 ($mux).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$199 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
Removed top 32 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr).
Removed top 7 bits (of 8) from port A of cell SOCnexpo.$techmap\RV32I.alu.$shl$Procesador_V2.1b/ALU.v:37$185 ($shl).
Removed top 31 bits (of 32) from FF cell SOCnexpo.$techmap\RV32I.reg32.$procdff$1337 ($dff).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1223 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1221 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1203 ($mux).
Removed top 7 bits (of 24) from FF cell SOCnexpo.$techmap\RAM.$procdff$1269 ($dff).
Removed top 7 bits (of 16) from FF cell SOCnexpo.$techmap\RAM.$procdff$1266 ($dff).
Removed top 7 bits (of 8) from FF cell SOCnexpo.$techmap\RAM.$procdff$1263 ($dff).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1205 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1207 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1209 ($mux).
Removed top 20 bits (of 32) from wire SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2_Y.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$608_EN[31:0]$622.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_DATA[31:0]$624.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$609_EN[31:0]$625.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_DATA[31:0]$627.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$610_EN[31:0]$628.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$608_EN.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$609_EN.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$610_EN.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$682_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$694_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$698_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$706_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$710_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$220_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$203_Y.
Removed top 14 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$206_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$209_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$213_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$215_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$216_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$219_Y.
Removed top 21 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:55$202_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$212_Y.
Removed top 5 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:59$214_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$218_Y.
Removed top 7 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$210_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.$add$uart.v:172$462_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$642_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$642_Y.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_funct7.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_opcode.
Removed top 12 bits (of 16) from wire SOCnexpo.RV32I.load.data_half.
Removed top 23 bits (of 32) from wire SOCnexpo.UART_data.
Removed top 1 bits (of 32) from wire SOCnexpo.palabra.

4.12. Executing PEEPOPT pass (run peephole optimizers).

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 59 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module SOCnexpo that may be considered for resource sharing.
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Found 1 candidates: $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78
Analyzing resource sharing with $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79: \RV32I.Stall_F = 1'0
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78: \RV32I.Stall_F = 1'0
Size of SAT problem: 23 cells, 402 variables, 1002 clauses
According to the SAT solver this pair of cells can not be shared.
Model from SAT solver: \RV32I.Stall_F = 1'0
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd):
Found 1 activation_patterns using ctrl signal \RV32I.Stall_F.
No candidates found.
Analyzing resource sharing options for $techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$188 ($sshr):
Found 4 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RV32I.DE_isJALR \RV32I.DE_Jump \RV32I.E_JumpOrBranch \RV32I.halt }.
No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOCnexpo:
creating $macc model for $add$SOCnexpoV8_.v:28$362 ($add).
creating $macc model for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:172$462 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:207$469 ($add).
creating $macc model for $techmap\UART_RX.bclk.$add$uart.v:39$642 ($add).
creating $macc model for $techmap\UART_TX.$add$uart.v:98$445 ($add).
creating $macc model for $techmap\UART_TX.bclk.$add$uart.v:39$642 ($add).
merging $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$190 into $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.$add$uart.v:98$445.
creating $alu model for $macc $techmap\UART_RX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:207$469.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:172$462.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191.
creating $alu model for $macc $techmap\UART_TX.bclk.$add$uart.v:39$642.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319.
creating $alu model for $macc $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2.
creating $alu model for $macc $add$SOCnexpoV8_.v:28$362.
creating $alu model for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le): new $alu
creating $alu model for $techmap\UART_RX.$lt$uart.v:171$461 ($lt): new $alu
creating $alu model for $techmap\UART_RX.$eq$uart.v:176$463 ($eq): merged with $techmap\UART_RX.$lt$uart.v:171$461.
creating $alu cell for $techmap\UART_RX.$lt$uart.v:171$461, $techmap\UART_RX.$eq$uart.v:176$463: $auto$alumacc.cc:485:replace_alu$1383
creating $alu cell for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3: $auto$alumacc.cc:485:replace_alu$1394
creating $alu cell for $add$SOCnexpoV8_.v:28$362: $auto$alumacc.cc:485:replace_alu$1407
creating $alu cell for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2: $auto$alumacc.cc:485:replace_alu$1410
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$319: $auto$alumacc.cc:485:replace_alu$1413
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355: $auto$alumacc.cc:485:replace_alu$1416
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357: $auto$alumacc.cc:485:replace_alu$1419
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$264: $auto$alumacc.cc:485:replace_alu$1422
creating $alu cell for $techmap\UART_TX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1425
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$191: $auto$alumacc.cc:485:replace_alu$1428
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$198: $auto$alumacc.cc:485:replace_alu$1431
creating $alu cell for $techmap\UART_RX.$add$uart.v:172$462: $auto$alumacc.cc:485:replace_alu$1434
creating $alu cell for $techmap\UART_RX.$add$uart.v:207$469: $auto$alumacc.cc:485:replace_alu$1437
creating $alu cell for $techmap\UART_RX.bclk.$add$uart.v:39$642: $auto$alumacc.cc:485:replace_alu$1440
creating $alu cell for $techmap\UART_TX.$add$uart.v:98$445: $auto$alumacc.cc:485:replace_alu$1443
created 15 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 3 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$1405: { $auto$rtlil.cc:1862:Not$1404 $auto$rtlil.cc:1865:ReduceAnd$1400 }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1399: { $auto$alumacc.cc:501:replace_alu$1395 [0] $auto$alumacc.cc:501:replace_alu$1395 [1] $auto$alumacc.cc:501:replace_alu$1395 [2] $auto$alumacc.cc:501:replace_alu$1395 [3] $auto$alumacc.cc:501:replace_alu$1395 [4] $auto$alumacc.cc:501:replace_alu$1395 [5] $auto$alumacc.cc:501:replace_alu$1395 [6] $auto$alumacc.cc:501:replace_alu$1395 [7] $auto$alumacc.cc:501:replace_alu$1395 [8] $auto$alumacc.cc:501:replace_alu$1395 [9] }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1388: { $auto$alumacc.cc:501:replace_alu$1384 [0] $auto$alumacc.cc:501:replace_alu$1384 [1] $auto$alumacc.cc:501:replace_alu$1384 [2] $auto$alumacc.cc:501:replace_alu$1384 [3] $auto$alumacc.cc:501:replace_alu$1384 [4] $auto$alumacc.cc:501:replace_alu$1384 [5] $auto$alumacc.cc:501:replace_alu$1384 [6] }
Optimizing cells in module \SOCnexpo.
Performed a total of 3 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 8 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOCnexpo.LEDS8_4.act_row as FSM state register:
Register is connected to module port.
Users of register don't seem to benefit from recoding.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$634' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$635' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$636' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$memrd$\MEMROM$SOCnexpoV8_.v:47$366' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$632' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78' in module `\SOCnexpo': merged data $dff with rd enable to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79' in module `\SOCnexpo': merged data $dff with rd enable to cell.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 18 unused cells and 24 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory SOCnexpo.RAM.memArray by address:
New clock domain: posedge \clk12MHz
Port 0 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$634) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000000000000011111111
Port 1 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$635) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000001111111100000000
Merging port 0 into this one.
Active bits: 00000000000000001111111111111111
Port 2 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$636) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000111111110000000000000000
Merging port 1 into this one.
Active bits: 00000000111111111111111111111111
Port 3 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637) has addr \RV32I.EM_resultado [12:2].
Active bits: 11111111000000000000000000000000
Merging port 2 into this one.
Active bits: 11111111111111111111111111111111

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\MEMROM' in module `\SOCnexpo':
$meminit$\MEMROM$SOCnexpoV8_.v:42$396 ($meminit)
$memrd$\MEMROM$SOCnexpoV8_.v:47$366 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RAM.memArray' in module `\SOCnexpo':
$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$633 ($meminit)
$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$637 ($memwr)
$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$632 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RV32I.reg32.WORKREG' in module `\SOCnexpo':
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$84 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$85 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$86 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$87 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 ($meminit)
$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$116 ($memwr)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$79 ($memrd)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$78 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOCnexpo.MEMROM:
Properties: ports=1 bits=65536 rports=1 wports=0 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: MEMROM.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: MEMROM.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: MEMROM.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: MEMROM.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: MEMROM.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: MEMROM.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: MEMROM.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: MEMROM.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: MEMROM.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: MEMROM.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: MEMROM.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: MEMROM.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: MEMROM.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: MEMROM.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: MEMROM.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: MEMROM.15.0.0
Processing SOCnexpo.RAM.memArray:
Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: RAM.memArray.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: RAM.memArray.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: RAM.memArray.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: RAM.memArray.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: RAM.memArray.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: RAM.memArray.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: RAM.memArray.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: RAM.memArray.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: RAM.memArray.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: RAM.memArray.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: RAM.memArray.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: RAM.memArray.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: RAM.memArray.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: RAM.memArray.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: RAM.memArray.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: RAM.memArray.15.0.0
Processing SOCnexpo.RV32I.reg32.WORKREG:
Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7168 efficiency=6
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7680 efficiency=3
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Updated properties: dups=2 waste=7936 efficiency=1
Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
Mapping to bram type $__ICE40_RAM4K_M123 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
Selecting best of 2 rules:
Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
Selected rule 1.1 with efficiency 6.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Failed to map read port #1.
Growing more read ports by duplicating bram cells.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Read port #1 is in clock domain \clk12MHz.
Mapped to bram port A1.2.
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: RV32I.reg32.WORKREG.0.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: RV32I.reg32.WORKREG.0.0.1
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: RV32I.reg32.WORKREG.1.0.0
Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: RV32I.reg32.WORKREG.1.0.1

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod$49da78f14376c226e3f73898b86349d2523b6092\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a8aa7d12844ac8b0d870ac804d4149ae6f078986\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef3795b17e30aa643d5036c6dfc722da236e6e25\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8065e31cc199b6cff6b083f1ad4bbb23eb7038da\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef61f3b15c1b8a8796d63c7c136e0deeb92ae25a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6848f3359059f5598f1765e6b527c876a18fe714\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$43e316d8c83333e77d3cda6acbe2e82aee4ba905\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8c9caa9c316a640b79d653050021d5a2b518ca58\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0e44341c6359cd699a4f2624e0c6abd2aaa97866\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$253ec975b63a5a47e1562e71285c7fdecc505f28\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d39ff6d1e4c8175799ee3dc79aed312674933750\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d7dc27f0be80a639292a2b7c5f939f4b572c8541\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$11e971eef5d171a268adb0d67074bada7e5847c6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e7da016e61eb174bc4a157898a70972884970ec1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$04a91933b7c4f704d0da0f1a9143463ab94e1526\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1ea0f20111d0936fdb52ae728dd91e890aab8f17\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e316530381baf3e4177deadcaaf0acb6f41e4f8d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b4fa3dd6f6d32c6c412d9a1a8f9680eb73d43084\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$5b3a546462178891c10942a5739f8be9ea8c9310\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9efb18edb8de02bad1a7094f5e96d3699b439d6d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9c3de4fde3caf232a36174b45213ceae29494249\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ad71a841cb7560dd185296d03b6e23729c25ddb1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c968b0013a165f3634e5c92d29081f0d392b5770\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$97cde197a967de7b4af14f3d3b27b3b7f2ff1eb3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c299441b407b39a3eed06ffb52e1d5f8b024d123\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$631aa3d8085982bec08e3c6462eb04a92cf6ea98\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3cac6450a894b4e9da8ffe19af6571a02c73b999\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$bbe8445093f44dd5346ea54bfbfffb984fe06ac1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$fe63ec2ab6634e93d6eb73a2d422aa8c63752778\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6583422058d296b054b8f17a5973c9c276116928\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d99f85ef83aa950a288ec9b60ddf3213e3287b1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a99a0694763cb9c4bfe6aef49cb7fd96bc2d56a2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$19c8f5c5865cd3db63daf576d0474b888e1da522\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44870a8530cb3ab4e7642ea0523cbc6664165311\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$bd5ae792e284658ab9479e6718256c6e5cbe74bd\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d9f430b26a8f802b8897ed6d8702c74f582ca96b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d05de495dde6bb70860f9129064bfff9f6763c10\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$622fc6a661b18ed5b926d36c52950e5152072fad\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dabb5c3961102dbebaf39564c774caa0adba5d45\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3f99c3a72696703ff7cfa334b2933aba4c8d0425\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44c3ede37ee5e397586e794c35ae8d78d8c226d5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$48a496dfb2a3148cf50ade5fd1c59eda856af1e7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$54aab2e17318fee33c9f5f74decaf5df4782f578\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2a28e4b01580b8da3604211d655b7a30cfba2b78\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$64e33e362b91afce25de47c67eff862b2a9b9eec\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0f1abeea0452129e2da1b5b4af3205daf6f62996\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$019ddcf982d74081f554bd2465497fdf78ee4917\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d58b47ffcfc063077771eab072f3ca381b742177\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1e99678737b2cd4ee98a7e5b173390505a9d3fc4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$902085627fd59a6b268dff8bd9ce895169f304f6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8d1dd2c7d7f45163b6190bc987af418ed338ad34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b03cd6bb204a56f8104ccd8441ff4f1d11137e7a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$84b3f69eba997ca69281cdead1cfd0c79b03fdd3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8fc1ea870b69862a705dbd6f2c96f45ccc7f768c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3b62b2558518b799c357a045fad41a9b4cc26cca\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a39408acb3a0fc515cdfe0eb701254c4be50fda9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 4 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 881 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $pmux cell $procmux$812:
Old ports: A=31'1100001011011000110111101001000, B=93'110111001110101010011010010000001000000010000001101111011001000000000000000000000000000000000, Y=\palabra
New ports: A=7'1011010, B=21'111010000111010000000, Y={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }
New connections: { \palabra [30:19] \palabra [17] \palabra [15:9] \palabra [7] \palabra [4] \palabra [1:0] } = { \palabra [18] \palabra [8] 1'0 \palabra [16] \palabra [16] \palabra [16] \palabra [3] 1'0 \palabra [18] \palabra [8] \palabra [16] \palabra [3] 2'00 \palabra [8] \palabra [6] 1'0 \palabra [8] \palabra [8] \palabra [6] 4'0000 }
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1201:
Old ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] \RV32I.FD_instr [30:21] 1'0 }, Y=$techmap\RV32I.$procmux$1201_Y [19:0]
New ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] 1'0 }, Y={ $techmap\RV32I.$procmux$1201_Y [19:11] $techmap\RV32I.$procmux$1201_Y [0] }
New connections: $techmap\RV32I.$procmux$1201_Y [10:1] = \RV32I.FD_instr [30:21]
Consolidated identical input bits for $mux cell $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261:
Old ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y
New ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half $auto$wreduce.cc:460:run$1378 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16:0]
New connections: $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [31:17] = { $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$261_Y [16] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249:
Old ports: A=4'0011, B=4'1100, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y
New ports: A=2'01, B=2'10, Y={ $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
New connections: { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [3] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [1] } = { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$249_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250:
Old ports: A=4'0100, B=4'1000, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y
New ports: A=2'01, B=2'10, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [3:2]
New connections: $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$250_Y [1:0] = 2'00
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=0, B={ 1'0 \palabra }, Y=$ternary$SOCnexpoV8_.v:110$382_Y
New ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$382_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1203:
Old ports: A=$techmap\RV32I.$procmux$1201_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:25] \RV32I.FD_instr [11:7] }, Y=$techmap\RV32I.$procmux$1203_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1201_Y [19:11] \RV32I.FD_instr [24:21] $techmap\RV32I.$procmux$1201_Y [0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [11:7] }, Y={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1203_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$382:
Old ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$382_Y [30:0]
New ports: A=7'0000000, B={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }, Y={ $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6:5] $ternary$SOCnexpoV8_.v:110$382_Y [3:2] }
New connections: { $ternary$SOCnexpoV8_.v:110$382_Y [30:19] $ternary$SOCnexpoV8_.v:110$382_Y [17] $ternary$SOCnexpoV8_.v:110$382_Y [15:9] $ternary$SOCnexpoV8_.v:110$382_Y [7] $ternary$SOCnexpoV8_.v:110$382_Y [4] $ternary$SOCnexpoV8_.v:110$382_Y [1:0] } = { $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [3] 2'00 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] 4'0000 }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y, B={ 23'00000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$383_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1205:
Old ports: A=$techmap\RV32I.$procmux$1203_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [30:25] \RV32I.FD_instr [11:8] 1'0 }, Y=$techmap\RV32I.$procmux$1205_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1203_Y [19:11] $techmap\RV32I.$procmux$1203_Y [4:0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [11:8] 1'0 }, Y={ $techmap\RV32I.$procmux$1205_Y [19:11] $techmap\RV32I.$procmux$1205_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1205_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$383:
Old ports: A=$ternary$SOCnexpoV8_.v:110$382_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$383_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$382_Y [3] $ternary$SOCnexpoV8_.v:110$382_Y [18] $ternary$SOCnexpoV8_.v:110$382_Y [16] $ternary$SOCnexpoV8_.v:110$382_Y [8] $ternary$SOCnexpoV8_.v:110$382_Y [6] $ternary$SOCnexpoV8_.v:110$382_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [6:5] 1'0 $ternary$SOCnexpoV8_.v:110$382_Y [3:2] 2'00 }, B={ 5'00000 \tx_ready \UART_RX.data }, Y={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$383_Y [30:20] $ternary$SOCnexpoV8_.v:110$383_Y [17] $ternary$SOCnexpoV8_.v:110$383_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [18] $ternary$SOCnexpoV8_.v:110$383_Y [10] $ternary$SOCnexpoV8_.v:110$383_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$383_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$383_Y [10] }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y, B={ 31'0000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$384_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$384:
Old ports: A=$ternary$SOCnexpoV8_.v:110$383_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$384_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$383_Y [19:18] $ternary$SOCnexpoV8_.v:110$383_Y [16] $ternary$SOCnexpoV8_.v:110$383_Y [10:0] }, B={ 13'0000000000000 \leds_en }, Y={ $ternary$SOCnexpoV8_.v:110$384_Y [19:18] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$384_Y [30:20] $ternary$SOCnexpoV8_.v:110$384_Y [17] $ternary$SOCnexpoV8_.v:110$384_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [16] $ternary$SOCnexpoV8_.v:110$384_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [18] $ternary$SOCnexpoV8_.v:110$384_Y [10] $ternary$SOCnexpoV8_.v:110$384_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$384_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$384_Y [10] }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 1 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.16. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 209 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 328 unused cells and 494 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1383.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1394.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1394.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry: CO=\Espera [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry: CO=\LEDS8_4.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry: CO=\RV32I.cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry: CO=\RV32I.instret [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry: CO=\RV32I.F_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry: CO=\UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1428.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry: CO=\UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry: CO=\UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry: CO=\UART_RX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry: CO=\UART_TX.bits [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 1 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.32.18. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
$_DFF_PP1_ -> $__DFFE_PP1
$_DFF_PP0_ -> $__DFFE_PP0
$_DFF_PN1_ -> $__DFFE_PN1
$_DFF_PN0_ -> $__DFFE_PN0
$_DFF_NP1_ -> $__DFFE_NP1
$_DFF_NP0_ -> $__DFFE_NP0
$_DFF_NN1_ -> $__DFFE_NN1
$_DFF_NN0_ -> $__DFFE_NN0
$_DFF_N_ -> $_DFFE_NP_
$_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module SOCnexpo:
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2254 to $_DFFE_PP_ for $0\tx_ready[0:0] -> \tx_ready.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2255 to $_DFFE_PP_ for $0\leds_en[0:0] -> \leds_en.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2256 to $_DFFE_PP_ for $0\leds1[7:0] [0] -> \leds1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2257 to $_DFFE_PP_ for $0\leds1[7:0] [1] -> \leds1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2258 to $_DFFE_PP_ for $0\leds1[7:0] [2] -> \leds1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2259 to $_DFFE_PP_ for $0\leds1[7:0] [3] -> \leds1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2260 to $_DFFE_PP_ for $0\leds1[7:0] [4] -> \leds1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2261 to $_DFFE_PP_ for $0\leds1[7:0] [5] -> \leds1 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2262 to $_DFFE_PP_ for $0\leds1[7:0] [6] -> \leds1 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2263 to $_DFFE_PP_ for $0\leds1[7:0] [7] -> \leds1 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2264 to $_DFFE_PP_ for $0\leds2[7:0] [0] -> \leds2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2265 to $_DFFE_PP_ for $0\leds2[7:0] [1] -> \leds2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2266 to $_DFFE_PP_ for $0\leds2[7:0] [2] -> \leds2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2267 to $_DFFE_PP_ for $0\leds2[7:0] [3] -> \leds2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2268 to $_DFFE_PP_ for $0\leds2[7:0] [4] -> \leds2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2269 to $_DFFE_PP_ for $0\leds2[7:0] [5] -> \leds2 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2270 to $_DFFE_PP_ for $0\leds2[7:0] [6] -> \leds2 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2271 to $_DFFE_PP_ for $0\leds2[7:0] [7] -> \leds2 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2272 to $_DFFE_PP_ for $0\leds3[7:0] [0] -> \leds3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2273 to $_DFFE_PP_ for $0\leds3[7:0] [1] -> \leds3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2274 to $_DFFE_PP_ for $0\leds3[7:0] [2] -> \leds3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2275 to $_DFFE_PP_ for $0\leds3[7:0] [3] -> \leds3 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2276 to $_DFFE_PP_ for $0\leds3[7:0] [4] -> \leds3 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2277 to $_DFFE_PP_ for $0\leds3[7:0] [5] -> \leds3 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2278 to $_DFFE_PP_ for $0\leds3[7:0] [6] -> \leds3 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2279 to $_DFFE_PP_ for $0\leds3[7:0] [7] -> \leds3 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2280 to $_DFFE_PP_ for $0\leds4[7:0] [0] -> \leds4 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2281 to $_DFFE_PP_ for $0\leds4[7:0] [1] -> \leds4 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2282 to $_DFFE_PP_ for $0\leds4[7:0] [2] -> \leds4 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2283 to $_DFFE_PP_ for $0\leds4[7:0] [3] -> \leds4 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2284 to $_DFFE_PP_ for $0\leds4[7:0] [4] -> \leds4 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2285 to $_DFFE_PP_ for $0\leds4[7:0] [5] -> \leds4 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2286 to $_DFFE_PP_ for $0\leds4[7:0] [6] -> \leds4 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2287 to $_DFFE_PP_ for $0\leds4[7:0] [7] -> \leds4 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2288 to $_DFFE_PP_ for $0\IO_data[31:0] [0] -> \IO_data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2289 to $_DFFE_PP_ for $0\IO_data[31:0] [1] -> \IO_data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2290 to $_DFFE_PP_ for $0\IO_data[31:0] [2] -> \IO_data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2291 to $_DFFE_PP_ for $0\IO_data[31:0] [3] -> \IO_data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2292 to $_DFFE_PP_ for $0\IO_data[31:0] [4] -> \IO_data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2293 to $_DFFE_PP_ for $0\IO_data[31:0] [5] -> \IO_data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2294 to $_DFFE_PP_ for $0\IO_data[31:0] [6] -> \IO_data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2295 to $_DFFE_PP_ for $0\IO_data[31:0] [7] -> \IO_data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2296 to $_DFFE_PP_ for $0\IO_data[31:0] [8] -> \IO_data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2297 to $_DFFE_PP_ for $0\IO_data[31:0] [9] -> \IO_data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2298 to $_DFFE_PP_ for $0\IO_data[31:0] [10] -> \IO_data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2299 to $_DFFE_PP_ for $0\IO_data[31:0] [11] -> \IO_data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2300 to $_DFFE_PP_ for $0\IO_data[31:0] [12] -> \IO_data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2301 to $_DFFE_PP_ for $0\IO_data[31:0] [13] -> \IO_data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2302 to $_DFFE_PP_ for $0\IO_data[31:0] [14] -> \IO_data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2303 to $_DFFE_PP_ for $0\IO_data[31:0] [15] -> \IO_data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2304 to $_DFFE_PP_ for $0\IO_data[31:0] [16] -> \IO_data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2305 to $_DFFE_PP_ for $0\IO_data[31:0] [17] -> \IO_data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2306 to $_DFFE_PP_ for $0\IO_data[31:0] [18] -> \IO_data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2307 to $_DFFE_PP_ for $0\IO_data[31:0] [19] -> \IO_data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2308 to $_DFFE_PP_ for $0\IO_data[31:0] [20] -> \IO_data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2309 to $_DFFE_PP_ for $0\IO_data[31:0] [21] -> \IO_data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2310 to $_DFFE_PP_ for $0\IO_data[31:0] [22] -> \IO_data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2311 to $_DFFE_PP_ for $0\IO_data[31:0] [23] -> \IO_data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2312 to $_DFFE_PP_ for $0\IO_data[31:0] [24] -> \IO_data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2313 to $_DFFE_PP_ for $0\IO_data[31:0] [25] -> \IO_data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2314 to $_DFFE_PP_ for $0\IO_data[31:0] [26] -> \IO_data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2315 to $_DFFE_PP_ for $0\IO_data[31:0] [27] -> \IO_data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2316 to $_DFFE_PP_ for $0\IO_data[31:0] [28] -> \IO_data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2317 to $_DFFE_PP_ for $0\IO_data[31:0] [29] -> \IO_data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2318 to $_DFFE_PP_ for $0\IO_data[31:0] [30] -> \IO_data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2319 to $_DFFE_PP_ for $0\IO_data[31:0] [31] -> \IO_data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2322 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2343 to $_DFFE_PP_ for \RV32I.InstrAddr [0] -> \RV32I.FD_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2344 to $_DFFE_PP_ for \RV32I.InstrAddr [1] -> \RV32I.FD_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2356 to $_DFFE_PP_ for \RV32I.InstrAddr [13] -> \RV32I.FD_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2357 to $_DFFE_PP_ for \RV32I.InstrAddr [14] -> \RV32I.FD_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2358 to $_DFFE_PP_ for \RV32I.InstrAddr [15] -> \RV32I.FD_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2359 to $_DFFE_PP_ for \RV32I.InstrAddr [16] -> \RV32I.FD_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2360 to $_DFFE_PP_ for \RV32I.InstrAddr [17] -> \RV32I.FD_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2361 to $_DFFE_PP_ for \RV32I.InstrAddr [18] -> \RV32I.FD_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2362 to $_DFFE_PP_ for \RV32I.InstrAddr [19] -> \RV32I.FD_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2363 to $_DFFE_PP_ for \RV32I.InstrAddr [20] -> \RV32I.FD_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2364 to $_DFFE_PP_ for \RV32I.InstrAddr [21] -> \RV32I.FD_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2365 to $_DFFE_PP_ for \RV32I.InstrAddr [22] -> \RV32I.FD_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2366 to $_DFFE_PP_ for \RV32I.InstrAddr [23] -> \RV32I.FD_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2367 to $_DFFE_PP_ for \RV32I.InstrAddr [24] -> \RV32I.FD_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2368 to $_DFFE_PP_ for \RV32I.InstrAddr [25] -> \RV32I.FD_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2369 to $_DFFE_PP_ for \RV32I.InstrAddr [26] -> \RV32I.FD_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2370 to $_DFFE_PP_ for \RV32I.InstrAddr [27] -> \RV32I.FD_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2371 to $_DFFE_PP_ for \RV32I.InstrAddr [28] -> \RV32I.FD_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2372 to $_DFFE_PP_ for \RV32I.InstrAddr [29] -> \RV32I.FD_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2373 to $_DFFE_PP_ for \RV32I.InstrAddr [30] -> \RV32I.FD_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2374 to $_DFFE_PP_ for \RV32I.InstrAddr [31] -> \RV32I.FD_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2375 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [0] -> \RV32I.F_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2376 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [1] -> \RV32I.F_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2377 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [2] -> \RV32I.F_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2378 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [3] -> \RV32I.F_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2379 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [4] -> \RV32I.F_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2380 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [5] -> \RV32I.F_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2381 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [6] -> \RV32I.F_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2382 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [7] -> \RV32I.F_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2383 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [8] -> \RV32I.F_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2384 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [9] -> \RV32I.F_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2385 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [10] -> \RV32I.F_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2386 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [11] -> \RV32I.F_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2387 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [12] -> \RV32I.F_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2388 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [13] -> \RV32I.F_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2389 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [14] -> \RV32I.F_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2390 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [15] -> \RV32I.F_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2391 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [16] -> \RV32I.F_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2392 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [17] -> \RV32I.F_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2393 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [18] -> \RV32I.F_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2394 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [19] -> \RV32I.F_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2395 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [20] -> \RV32I.F_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2396 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [21] -> \RV32I.F_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2397 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [22] -> \RV32I.F_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2398 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [23] -> \RV32I.F_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2399 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [24] -> \RV32I.F_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2400 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [25] -> \RV32I.F_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2401 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [26] -> \RV32I.F_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2402 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [27] -> \RV32I.F_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2403 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [28] -> \RV32I.F_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2404 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [29] -> \RV32I.F_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2405 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [30] -> \RV32I.F_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2406 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [31] -> \RV32I.F_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2407 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_error[0:0] -> \RV32I.DE_error.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2408 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRRead[0:0] -> \RV32I.DE_CSRRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2409 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRWrite[0:0] -> \RV32I.DE_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2410 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isCSR[0:0] -> \RV32I.DE_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2411 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isEBREAK[0:0] -> \RV32I.DE_isEBREAK.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2412 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isBRANCH[0:0] -> \RV32I.DE_isBRANCH.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2413 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_Jump[0:0] -> \RV32I.DE_Jump.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2414 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isJALR[0:0] -> \RV32I.DE_isJALR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2415 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc2[0:0] -> \RV32I.DE_ALUSrc2.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2416 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc1[0:0] -> \RV32I.DE_ALUSrc1.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2417 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemRead[0:0] -> \RV32I.DE_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2418 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_RegWrite[0:0] -> \RV32I.DE_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2419 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemWrite[0:0] -> \RV32I.DE_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2420 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_nop[0:0] -> \RV32I.DE_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2421 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [0] -> \RV32I.DE_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2422 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [1] -> \RV32I.DE_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2423 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [2] -> \RV32I.DE_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2424 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [0] -> \RV32I.DE_ALUCtrl [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2425 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [1] -> \RV32I.DE_ALUCtrl [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2426 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [2] -> \RV32I.DE_ALUCtrl [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2427 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [3] -> \RV32I.DE_ALUCtrl [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2428 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [0] -> \RV32I.DE_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2429 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [1] -> \RV32I.DE_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2430 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [2] -> \RV32I.DE_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2431 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [3] -> \RV32I.DE_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2432 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [4] -> \RV32I.DE_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2433 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [0] -> \RV32I.DE_rs2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2434 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [1] -> \RV32I.DE_rs2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2435 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [2] -> \RV32I.DE_rs2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2436 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [3] -> \RV32I.DE_rs2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2437 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [4] -> \RV32I.DE_rs2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2438 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [0] -> \RV32I.DE_rs1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2439 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [1] -> \RV32I.DE_rs1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2440 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [2] -> \RV32I.DE_rs1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2441 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [3] -> \RV32I.DE_rs1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2442 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [4] -> \RV32I.DE_rs1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2443 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [0] -> \RV32I.DE_imm [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2444 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [1] -> \RV32I.DE_imm [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2445 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [2] -> \RV32I.DE_imm [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2446 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [3] -> \RV32I.DE_imm [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2447 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [4] -> \RV32I.DE_imm [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2448 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [5] -> \RV32I.DE_imm [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2449 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [6] -> \RV32I.DE_imm [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2450 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [7] -> \RV32I.DE_imm [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2451 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [8] -> \RV32I.DE_imm [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2452 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [9] -> \RV32I.DE_imm [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2453 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [10] -> \RV32I.DE_imm [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2454 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [11] -> \RV32I.DE_imm [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2455 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [12] -> \RV32I.DE_imm [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2456 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [13] -> \RV32I.DE_imm [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2457 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [14] -> \RV32I.DE_imm [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2458 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [15] -> \RV32I.DE_imm [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2459 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [16] -> \RV32I.DE_imm [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2460 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [17] -> \RV32I.DE_imm [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2461 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [18] -> \RV32I.DE_imm [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2462 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [19] -> \RV32I.DE_imm [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2463 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [20] -> \RV32I.DE_imm [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2464 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [21] -> \RV32I.DE_imm [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2465 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [22] -> \RV32I.DE_imm [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2466 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [23] -> \RV32I.DE_imm [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2467 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [24] -> \RV32I.DE_imm [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2468 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [25] -> \RV32I.DE_imm [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2469 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [26] -> \RV32I.DE_imm [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2470 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [27] -> \RV32I.DE_imm [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2471 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [28] -> \RV32I.DE_imm [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2472 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [29] -> \RV32I.DE_imm [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2473 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [30] -> \RV32I.DE_imm [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2474 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [31] -> \RV32I.DE_imm [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2475 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [0] -> \RV32I.DE_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2476 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [1] -> \RV32I.DE_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2477 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [2] -> \RV32I.DE_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2478 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [3] -> \RV32I.DE_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2479 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [4] -> \RV32I.DE_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2480 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [5] -> \RV32I.DE_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2481 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [6] -> \RV32I.DE_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2482 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [7] -> \RV32I.DE_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2483 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [8] -> \RV32I.DE_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2484 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [9] -> \RV32I.DE_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2485 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [10] -> \RV32I.DE_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2486 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [11] -> \RV32I.DE_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [12] -> \RV32I.DE_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [13] -> \RV32I.DE_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [14] -> \RV32I.DE_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [15] -> \RV32I.DE_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2491 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [16] -> \RV32I.DE_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2492 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [17] -> \RV32I.DE_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2493 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [18] -> \RV32I.DE_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2494 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [19] -> \RV32I.DE_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2495 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [20] -> \RV32I.DE_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2496 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [21] -> \RV32I.DE_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2497 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [22] -> \RV32I.DE_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [23] -> \RV32I.DE_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [24] -> \RV32I.DE_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [25] -> \RV32I.DE_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [26] -> \RV32I.DE_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [27] -> \RV32I.DE_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2503 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [28] -> \RV32I.DE_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2504 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [29] -> \RV32I.DE_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2505 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [30] -> \RV32I.DE_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2506 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [31] -> \RV32I.DE_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2507 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_CSRWrite[0:0] -> \RV32I.EM_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2508 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_isCSR[0:0] -> \RV32I.EM_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2509 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_RegWrite[0:0] -> \RV32I.EM_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2510 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemWrite[0:0] -> \RV32I.EM_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2511 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemRead[0:0] -> \RV32I.EM_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2512 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_nop[0:0] -> \RV32I.EM_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2513 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [0] -> \RV32I.EM_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2514 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [1] -> \RV32I.EM_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2515 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [2] -> \RV32I.EM_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2516 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [0] -> \RV32I.EM_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [1] -> \RV32I.EM_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2518 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [2] -> \RV32I.EM_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [3] -> \RV32I.EM_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [4] -> \RV32I.EM_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [0] -> \RV32I.EM_csr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [1] -> \RV32I.EM_csr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [2] -> \RV32I.EM_csr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [3] -> \RV32I.EM_csr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [4] -> \RV32I.EM_csr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [5] -> \RV32I.EM_csr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [6] -> \RV32I.EM_csr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [7] -> \RV32I.EM_csr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [8] -> \RV32I.EM_csr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [9] -> \RV32I.EM_csr [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [10] -> \RV32I.EM_csr [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2532 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [11] -> \RV32I.EM_csr [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2533 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [0] -> \RV32I.EM_csrDataIn [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2534 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [1] -> \RV32I.EM_csrDataIn [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2535 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [2] -> \RV32I.EM_csrDataIn [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2536 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [3] -> \RV32I.EM_csrDataIn [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2537 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [4] -> \RV32I.EM_csrDataIn [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2538 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [5] -> \RV32I.EM_csrDataIn [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2539 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [6] -> \RV32I.EM_csrDataIn [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2540 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [7] -> \RV32I.EM_csrDataIn [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2541 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [8] -> \RV32I.EM_csrDataIn [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2542 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [9] -> \RV32I.EM_csrDataIn [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2543 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [10] -> \RV32I.EM_csrDataIn [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2544 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [11] -> \RV32I.EM_csrDataIn [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2545 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [12] -> \RV32I.EM_csrDataIn [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2546 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [13] -> \RV32I.EM_csrDataIn [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [14] -> \RV32I.EM_csrDataIn [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [15] -> \RV32I.EM_csrDataIn [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [16] -> \RV32I.EM_csrDataIn [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [17] -> \RV32I.EM_csrDataIn [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [18] -> \RV32I.EM_csrDataIn [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [19] -> \RV32I.EM_csrDataIn [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [20] -> \RV32I.EM_csrDataIn [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [21] -> \RV32I.EM_csrDataIn [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [22] -> \RV32I.EM_csrDataIn [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [23] -> \RV32I.EM_csrDataIn [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [24] -> \RV32I.EM_csrDataIn [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [25] -> \RV32I.EM_csrDataIn [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [26] -> \RV32I.EM_csrDataIn [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [27] -> \RV32I.EM_csrDataIn [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [28] -> \RV32I.EM_csrDataIn [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [29] -> \RV32I.EM_csrDataIn [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [30] -> \RV32I.EM_csrDataIn [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [31] -> \RV32I.EM_csrDataIn [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [0] -> \RV32I.EM_rs2Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [1] -> \RV32I.EM_rs2Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [2] -> \RV32I.EM_rs2Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [3] -> \RV32I.EM_rs2Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [4] -> \RV32I.EM_rs2Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [5] -> \RV32I.EM_rs2Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [6] -> \RV32I.EM_rs2Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [7] -> \RV32I.EM_rs2Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [8] -> \RV32I.EM_rs2Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [9] -> \RV32I.EM_rs2Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [10] -> \RV32I.EM_rs2Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [11] -> \RV32I.EM_rs2Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [12] -> \RV32I.EM_rs2Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [13] -> \RV32I.EM_rs2Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [14] -> \RV32I.EM_rs2Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [15] -> \RV32I.EM_rs2Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [16] -> \RV32I.EM_rs2Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [17] -> \RV32I.EM_rs2Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2583 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [18] -> \RV32I.EM_rs2Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2584 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [19] -> \RV32I.EM_rs2Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2585 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [20] -> \RV32I.EM_rs2Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2586 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [21] -> \RV32I.EM_rs2Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2587 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [22] -> \RV32I.EM_rs2Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2588 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [23] -> \RV32I.EM_rs2Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2589 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [24] -> \RV32I.EM_rs2Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2590 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [25] -> \RV32I.EM_rs2Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2591 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [26] -> \RV32I.EM_rs2Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2592 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [27] -> \RV32I.EM_rs2Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2593 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [28] -> \RV32I.EM_rs2Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2594 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [29] -> \RV32I.EM_rs2Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2595 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [30] -> \RV32I.EM_rs2Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2596 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [31] -> \RV32I.EM_rs2Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2597 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [0] -> \RV32I.EM_resultado [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2598 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [1] -> \RV32I.EM_resultado [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2599 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [2] -> \RV32I.EM_resultado [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2600 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [3] -> \RV32I.EM_resultado [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2601 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [4] -> \RV32I.EM_resultado [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2602 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [5] -> \RV32I.EM_resultado [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2603 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [6] -> \RV32I.EM_resultado [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2604 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [7] -> \RV32I.EM_resultado [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2605 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [8] -> \RV32I.EM_resultado [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2606 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [9] -> \RV32I.EM_resultado [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2607 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [10] -> \RV32I.EM_resultado [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2608 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [11] -> \RV32I.EM_resultado [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2609 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [12] -> \RV32I.EM_resultado [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2610 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [13] -> \RV32I.EM_resultado [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2611 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [14] -> \RV32I.EM_resultado [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2612 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [15] -> \RV32I.EM_resultado [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2613 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [16] -> \RV32I.EM_resultado [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2614 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [17] -> \RV32I.EM_resultado [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2615 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [18] -> \RV32I.EM_resultado [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2616 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [19] -> \RV32I.EM_resultado [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2617 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [20] -> \RV32I.EM_resultado [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2618 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [21] -> \RV32I.EM_resultado [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2619 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [22] -> \RV32I.EM_resultado [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2620 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [23] -> \RV32I.EM_resultado [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2621 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [24] -> \RV32I.EM_resultado [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2622 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [25] -> \RV32I.EM_resultado [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2623 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [26] -> \RV32I.EM_resultado [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2624 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [27] -> \RV32I.EM_resultado [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2625 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [28] -> \RV32I.EM_resultado [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2626 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [29] -> \RV32I.EM_resultado [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2627 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [30] -> \RV32I.EM_resultado [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2628 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [31] -> \RV32I.EM_resultado [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2674 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [0] -> \RV32I.PWM_ [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2675 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [1] -> \RV32I.PWM_ [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2676 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [2] -> \RV32I.PWM_ [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2677 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [3] -> \RV32I.PWM_ [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2678 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [4] -> \RV32I.PWM_ [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2679 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [5] -> \RV32I.PWM_ [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2680 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [6] -> \RV32I.PWM_ [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2681 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [7] -> \RV32I.PWM_ [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2682 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [8] -> \RV32I.PWM_ [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2683 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [9] -> \RV32I.PWM_ [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2684 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [10] -> \RV32I.PWM_ [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2685 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [11] -> \RV32I.PWM_ [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2686 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [12] -> \RV32I.PWM_ [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2687 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [13] -> \RV32I.PWM_ [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2688 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [14] -> \RV32I.PWM_ [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2689 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [15] -> \RV32I.PWM_ [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2690 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [16] -> \RV32I.PWM_ [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2691 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [17] -> \RV32I.PWM_ [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2692 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [18] -> \RV32I.PWM_ [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2693 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [19] -> \RV32I.PWM_ [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2694 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [20] -> \RV32I.PWM_ [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2695 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [21] -> \RV32I.PWM_ [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2696 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [22] -> \RV32I.PWM_ [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2697 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [23] -> \RV32I.PWM_ [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2698 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [24] -> \RV32I.PWM_ [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2699 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [25] -> \RV32I.PWM_ [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2700 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [26] -> \RV32I.PWM_ [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2701 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [27] -> \RV32I.PWM_ [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2702 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [28] -> \RV32I.PWM_ [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2703 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [29] -> \RV32I.PWM_ [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2704 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [30] -> \RV32I.PWM_ [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2705 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [31] -> \RV32I.PWM_ [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2706 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [0] -> \RV32I.instret [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2707 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [1] -> \RV32I.instret [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2708 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [2] -> \RV32I.instret [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2709 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [3] -> \RV32I.instret [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2710 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [4] -> \RV32I.instret [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2711 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [5] -> \RV32I.instret [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2712 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [6] -> \RV32I.instret [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2713 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [7] -> \RV32I.instret [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2714 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [8] -> \RV32I.instret [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2715 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [9] -> \RV32I.instret [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2716 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [10] -> \RV32I.instret [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2717 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [11] -> \RV32I.instret [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2718 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [12] -> \RV32I.instret [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2719 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [13] -> \RV32I.instret [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2720 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [14] -> \RV32I.instret [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2721 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [15] -> \RV32I.instret [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2722 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [16] -> \RV32I.instret [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2723 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [17] -> \RV32I.instret [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2724 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [18] -> \RV32I.instret [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2725 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [19] -> \RV32I.instret [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2726 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [20] -> \RV32I.instret [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2727 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [21] -> \RV32I.instret [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2728 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [22] -> \RV32I.instret [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2729 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [23] -> \RV32I.instret [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2730 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [24] -> \RV32I.instret [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2731 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [25] -> \RV32I.instret [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2732 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [26] -> \RV32I.instret [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2733 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [27] -> \RV32I.instret [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2734 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [28] -> \RV32I.instret [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2735 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [29] -> \RV32I.instret [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2736 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [30] -> \RV32I.instret [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2737 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [31] -> \RV32I.instret [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2738 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [32] -> \RV32I.instret [32].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2739 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [33] -> \RV32I.instret [33].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2740 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [34] -> \RV32I.instret [34].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2741 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [35] -> \RV32I.instret [35].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2742 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [36] -> \RV32I.instret [36].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2743 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [37] -> \RV32I.instret [37].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2744 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [38] -> \RV32I.instret [38].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2745 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [39] -> \RV32I.instret [39].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2746 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [40] -> \RV32I.instret [40].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2747 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [41] -> \RV32I.instret [41].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2748 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [42] -> \RV32I.instret [42].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2749 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [43] -> \RV32I.instret [43].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2750 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [44] -> \RV32I.instret [44].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2751 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [45] -> \RV32I.instret [45].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2752 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [46] -> \RV32I.instret [46].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2753 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [47] -> \RV32I.instret [47].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2754 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [48] -> \RV32I.instret [48].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2755 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [49] -> \RV32I.instret [49].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2756 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [50] -> \RV32I.instret [50].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2757 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [51] -> \RV32I.instret [51].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2758 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [52] -> \RV32I.instret [52].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2759 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [53] -> \RV32I.instret [53].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2760 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [54] -> \RV32I.instret [54].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2761 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [55] -> \RV32I.instret [55].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2762 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [56] -> \RV32I.instret [56].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2763 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [57] -> \RV32I.instret [57].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2764 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [58] -> \RV32I.instret [58].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [59] -> \RV32I.instret [59].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [60] -> \RV32I.instret [60].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [61] -> \RV32I.instret [61].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [62] -> \RV32I.instret [62].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [63] -> \RV32I.instret [63].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5094 to $_DFFE_PP_ for $techmap\UART_TX.$0\state[0:0] -> \UART_TX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5095 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [0] -> \UART_TX.q [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5096 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [1] -> \UART_TX.q [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5097 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [2] -> \UART_TX.q [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5098 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [3] -> \UART_TX.q [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5099 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [4] -> \UART_TX.q [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5100 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [5] -> \UART_TX.q [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5101 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [6] -> \UART_TX.q [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5102 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [7] -> \UART_TX.q [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5103 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [8] -> \UART_TX.q [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5105 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [0] -> \UART_TX.bits [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5106 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [1] -> \UART_TX.bits [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5107 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [2] -> \UART_TX.bits [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5108 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [3] -> \UART_TX.bits [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5158 to $_DFFE_PP_ for $techmap\UART_RX.$0\state[0:0] -> \UART_RX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5159 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [0] -> \UART_RX.div2counter [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5160 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [1] -> \UART_RX.div2counter [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5161 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [2] -> \UART_RX.div2counter [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5162 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [3] -> \UART_RX.div2counter [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5163 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [4] -> \UART_RX.div2counter [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5164 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [5] -> \UART_RX.div2counter [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5165 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [6] -> \UART_RX.div2counter [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5166 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [0] -> \UART_RX.sr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5167 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [1] -> \UART_RX.sr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5168 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [2] -> \UART_RX.sr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5169 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [3] -> \UART_RX.sr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5170 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [4] -> \UART_RX.sr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5171 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [5] -> \UART_RX.sr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5172 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [6] -> \UART_RX.sr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5173 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [7] -> \UART_RX.sr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5174 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [8] -> \UART_RX.sr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5175 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [0] -> \UART_RX.cont [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5176 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [1] -> \UART_RX.cont [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5177 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [2] -> \UART_RX.cont [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5178 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [3] -> \UART_RX.cont [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5179 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [4] -> \UART_RX.cont [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5180 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [0] -> \UART_RX.data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5181 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [1] -> \UART_RX.data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5182 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [2] -> \UART_RX.data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5183 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [3] -> \UART_RX.data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5184 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [4] -> \UART_RX.data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5185 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [5] -> \UART_RX.data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5186 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [6] -> \UART_RX.data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5187 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [7] -> \UART_RX.data [7].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1407.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1410.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1416.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1419.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1422.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1425.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1428.slice[32].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1434.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1437.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1440.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in SOCnexpo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF): \UART_RX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2384 (SB_DFFE): \RV32I.F_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2255 (SB_DFFE): \leds_en = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2345 (SB_DFF): \RV32I.FD_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2392 (SB_DFFE): \RV32I.F_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2391 (SB_DFFE): \RV32I.F_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2347 (SB_DFF): \RV32I.FD_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2390 (SB_DFFE): \RV32I.F_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF): \LEDS8_4.timer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2389 (SB_DFFE): \RV32I.F_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2405 (SB_DFFE): \RV32I.F_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2406 (SB_DFFE): \RV32I.F_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2373 (SB_DFFE): \RV32I.FD_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2330 (SB_DFF): \Espera [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2324 (SB_DFF): \Espera [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5109 (SB_DFF): \UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2350 (SB_DFF): \RV32I.FD_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2322 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2378 (SB_DFFE): \RV32I.F_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2382 (SB_DFFE): \RV32I.F_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2386 (SB_DFFE): \RV32I.F_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2369 (SB_DFFE): \RV32I.FD_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2351 (SB_DFF): \RV32I.FD_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2355 (SB_DFF): \RV32I.FD_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2356 (SB_DFFE): \RV32I.FD_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2357 (SB_DFFE): \RV32I.FD_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2358 (SB_DFFE): \RV32I.FD_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2359 (SB_DFFE): \RV32I.FD_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2360 (SB_DFFE): \RV32I.FD_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2361 (SB_DFFE): \RV32I.FD_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2362 (SB_DFFE): \RV32I.FD_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2363 (SB_DFFE): \RV32I.FD_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2364 (SB_DFFE): \RV32I.FD_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2365 (SB_DFFE): \RV32I.FD_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2366 (SB_DFFE): \RV32I.FD_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2397 (SB_DFFE): \RV32I.F_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF): \LEDS8_4.timer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2388 (SB_DFFE): \RV32I.F_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2328 (SB_DFF): \Espera [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2343 (SB_DFFE): \RV32I.FD_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2403 (SB_DFFE): \RV32I.F_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2374 (SB_DFFE): \RV32I.FD_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2348 (SB_DFF): \RV32I.FD_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2372 (SB_DFFE): \RV32I.FD_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2394 (SB_DFFE): \RV32I.F_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2346 (SB_DFF): \RV32I.FD_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF): \UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2398 (SB_DFFE): \RV32I.F_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5180 (SB_DFFE): \UART_RX.data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2400 (SB_DFFE): \RV32I.F_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2402 (SB_DFFE): \RV32I.F_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE): \RV32I.F_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE): \RV32I.F_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2370 (SB_DFFE): \RV32I.FD_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2325 (SB_DFF): \Espera [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2377 (SB_DFFE): \RV32I.F_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2329 (SB_DFF): \Espera [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2344 (SB_DFFE): \RV32I.FD_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF): \UART_RX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2353 (SB_DFF): \RV32I.FD_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2379 (SB_DFFE): \RV32I.F_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2381 (SB_DFFE): \RV32I.F_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2387 (SB_DFFE): \RV32I.F_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2342 (SB_DFF): \RV32I.FD_nop = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2404 (SB_DFFE): \RV32I.F_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2368 (SB_DFFE): \RV32I.FD_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2396 (SB_DFFE): \RV32I.F_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2395 (SB_DFFE): \RV32I.F_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2349 (SB_DFF): \RV32I.FD_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2352 (SB_DFF): \RV32I.FD_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2367 (SB_DFFE): \RV32I.FD_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2354 (SB_DFF): \RV32I.FD_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2380 (SB_DFFE): \RV32I.F_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2393 (SB_DFFE): \RV32I.F_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2385 (SB_DFFE): \RV32I.F_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2323 (SB_DFF): \Espera [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2326 (SB_DFF): \Espera [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF): \LEDS8_4.timer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2371 (SB_DFFE): \RV32I.FD_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF): \LEDS8_4.timer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF): \LEDS8_4.timer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF): \LEDS8_4.timer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF): \LEDS8_4.timer [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF): \LEDS8_4.timer [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF): \LEDS8_4.timer [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF): \LEDS8_4.timer [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF): \LEDS8_4.timer [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2401 (SB_DFFE): \RV32I.F_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF): \LEDS8_4.timer [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5102 (SB_DFFE): \UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5093 (SB_DFF): \UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5094 (SB_DFFE): \UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5096 (SB_DFFE): \UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5097 (SB_DFFE): \UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5098 (SB_DFFE): \UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5099 (SB_DFFE): \UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5100 (SB_DFFE): \UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2383 (SB_DFFE): \RV32I.F_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5101 (SB_DFFE): \UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5095 (SB_DFFE): \UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5104 (SB_DFF): \UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5103 (SB_DFFE): \UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE): \UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE): \UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE): \UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2327 (SB_DFF): \Espera [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2399 (SB_DFFE): \RV32I.F_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5157 (SB_DFF): \UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5158 (SB_DFFE): \UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE): \UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE): \UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE): \UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE): \UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE): \UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE): \UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE): \UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE): \UART_RX.div2counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5167 (SB_DFFE): \UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5168 (SB_DFFE): \UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5169 (SB_DFFE): \UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5170 (SB_DFFE): \UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5171 (SB_DFFE): \UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5172 (SB_DFFE): \UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5173 (SB_DFFE): \UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5166 (SB_DFFE): \UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5174 (SB_DFFE): \UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE): \UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE): \UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE): \UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE): \UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE): \UART_RX.cont [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5181 (SB_DFFE): \UART_RX.data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5182 (SB_DFFE): \UART_RX.data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5183 (SB_DFFE): \UART_RX.data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5184 (SB_DFFE): \UART_RX.data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5185 (SB_DFFE): \UART_RX.data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5186 (SB_DFFE): \UART_RX.data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5187 (SB_DFFE): \UART_RX.data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF): \UART_TX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF): \UART_TX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF): \UART_TX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF): \UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF): \UART_TX.bclk.divcounter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF): \UART_TX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF): \UART_RX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF): \UART_RX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF): \UART_RX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF): \UART_RX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF): \UART_RX.bclk.divcounter [5] = 0

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in SOCnexpo.
Merging $auto$simplemap.cc:277:simplemap_mux$6720 (A=$auto$wreduce.cc:460:run$1374 [6], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6713 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4243 (A=\RV32I.E_rs1Data [24], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2092 (A=$procmux$772_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2259 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4242 (A=\RV32I.E_rs1Data [23], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4240 (A=\RV32I.E_rs1Data [21], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2554 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4241 (A=\RV32I.E_rs1Data [22], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2555 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2089 (A=$procmux$772_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2256 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4239 (A=\RV32I.E_rs1Data [20], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2553 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2170 (A=$procmux$798_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2171 (A=$procmux$798_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2136 (A=$procmux$785_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2279 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2135 (A=$procmux$785_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2278 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2133 (A=$procmux$785_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2276 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2169 (A=$procmux$798_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4238 (A=\RV32I.E_rs1Data [19], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2552 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4237 (A=\RV32I.E_rs1Data [18], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2551 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2132 (A=$procmux$785_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2275 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2175 (A=$procmux$798_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2134 (A=$procmux$785_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2277 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2174 (A=$procmux$798_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2129 (A=$procmux$785_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2272 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2173 (A=$procmux$798_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2268 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1887 (A=$ternary$SOCnexpoV8_.v:110$385_Y [4], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2292 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4236 (A=\RV32I.E_rs1Data [17], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2550 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2049 (A=$procmux$759_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2280 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4235 (A=\RV32I.E_rs1Data [16], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2549 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2053 (A=$procmux$759_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2284 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2052 (A=$procmux$759_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2283 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4227 (A=\RV32I.E_rs1Data [8], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1896 (A=$ternary$SOCnexpoV8_.v:110$385_Y [13], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2301 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4976 (A=$auto$simplemap.cc:309:simplemap_lut$14004, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4952 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2971 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2452 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1897 (A=$ternary$SOCnexpoV8_.v:110$385_Y [14], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2302 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4988 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4972 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1902 (A=$ternary$SOCnexpoV8_.v:110$385_Y [19], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2307 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4234 (A=\RV32I.E_rs1Data [15], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2548 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1911 (A=$ternary$SOCnexpoV8_.v:110$385_Y [28], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2316 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1912 (A=$ternary$SOCnexpoV8_.v:110$385_Y [29], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2317 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1907 (A=$ternary$SOCnexpoV8_.v:110$385_Y [24], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2312 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1904 (A=$ternary$SOCnexpoV8_.v:110$385_Y [21], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2309 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1908 (A=$ternary$SOCnexpoV8_.v:110$385_Y [25], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2313 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4231 (A=\RV32I.E_rs1Data [12], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2545 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4232 (A=\RV32I.E_rs1Data [13], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1903 (A=$ternary$SOCnexpoV8_.v:110$385_Y [20], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2308 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4233 (A=\RV32I.E_rs1Data [14], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1898 (A=$ternary$SOCnexpoV8_.v:110$385_Y [15], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2303 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2178 (A=\io_valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2320 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2177 (A=\RAM.valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2321 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1914 (A=$ternary$SOCnexpoV8_.v:110$385_Y [31], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2319 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3724 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2710 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2967 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2448 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1889 (A=$ternary$SOCnexpoV8_.v:110$385_Y [6], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2294 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2176 (A=$procmux$798_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2271 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2968 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2449 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3722 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2708 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3221 (A=\RV32I.D_funQual, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2427 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4979 (A=$auto$wreduce.cc:460:run$1345 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4955 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4894 (A=\instr [13], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2422 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1892 (A=$ternary$SOCnexpoV8_.v:110$385_Y [9], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2297 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4245 (A=\RV32I.E_rs1Data [26], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1891 (A=$ternary$SOCnexpoV8_.v:110$385_Y [8], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2296 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4247 (A=\RV32I.E_rs1Data [28], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2050 (A=$procmux$759_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2281 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2172 (A=$procmux$798_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4249 (A=\RV32I.E_rs1Data [30], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6676 (A=$auto$wreduce.cc:460:run$1375 [3], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6669 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4224 (A=\RV32I.E_rs1Data [5], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2835 (A=1'0, B=\RV32I.E_JumpAddr [1], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1913 (A=$ternary$SOCnexpoV8_.v:110$385_Y [30], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2318 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1899 (A=$ternary$SOCnexpoV8_.v:110$385_Y [16], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2304 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1906 (A=$ternary$SOCnexpoV8_.v:110$385_Y [23], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2311 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2834 (A=1'0, B=\RV32I.E_JumpAddr [0], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3255 (A=\RV32I.D_error, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2407 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3253 (A=\RV32I.D_CSRRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2408 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3251 (A=\RV32I.D_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2409 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3249 (A=\RV32I.D_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2410 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3247 (A=\RV32I.D_isEBREAK, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2411 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3245 (A=\RV32I.D_isBRANCH, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2412 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3243 (A=$techmap\RV32I.$logic_or$Procesador_V2.1b/RV32nexpo.v:245$303_Y, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2413 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3241 (A=\RV32I.D_isJALR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2414 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3239 (A=\RV32I.D_ALUSrc2, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2415 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3237 (A=\RV32I.D_ALUSrc1, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2416 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3235 (A=\RV32I.D_isLOAD, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2417 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3233 (A=\RV32I.D_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2418 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3231 (A=\RV32I.D_isSTORE, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2419 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3229 (A=\RV32I.FD_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2420 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4895 (A=\instr [14], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2423 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3848 (A=$auto$simplemap.cc:309:simplemap_lut$14023, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4893 (A=\instr [12], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2421 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2966 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2447 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3218 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [0], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2424 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4888 (A=\instr [7], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2428 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4901 (A=\instr [20], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2433 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4226 (A=\RV32I.E_rs1Data [7], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4896 (A=\instr [15], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2438 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2972 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [10], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2453 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2051 (A=$procmux$759_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2282 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6714 (A=$auto$simplemap.cc:309:simplemap_lut$14156, B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6707 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4912 (A=\instr [31], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2474 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2091 (A=$procmux$772_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2258 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2054 (A=$procmux$759_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2285 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2962 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2443 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1905 (A=$ternary$SOCnexpoV8_.v:110$385_Y [22], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2310 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3625 (A=\RV32I.M_CSRtoWrite [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2675 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3726 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2712 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1893 (A=$ternary$SOCnexpoV8_.v:110$385_Y [10], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2298 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2963 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2444 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4900 (A=\instr [19], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2442 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4899 (A=\instr [18], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2441 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4898 (A=\instr [17], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2440 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4229 (A=\RV32I.E_rs1Data [10], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2543 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4905 (A=\instr [24], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2437 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4904 (A=\instr [23], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2436 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4903 (A=\instr [22], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2435 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4902 (A=\instr [21], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2434 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4892 (A=\instr [11], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2432 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4891 (A=\instr [10], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2431 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4890 (A=\instr [9], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2430 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4889 (A=\instr [8], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2429 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3220 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [2], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2426 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1890 (A=$ternary$SOCnexpoV8_.v:110$385_Y [7], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2295 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3383 (A=\RV32I.DE_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2507 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3381 (A=\RV32I.DE_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2508 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3379 (A=\RV32I.DE_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2509 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3377 (A=\RV32I.DE_MemWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2510 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3375 (A=\RV32I.DE_MemRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2511 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3373 (A=\RV32I.DE_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$330_Y) into $auto$simplemap.cc:420:simplemap_dff$2512 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4230 (A=\RV32I.E_rs1Data [11], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2965 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2446 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2970 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2451 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1888 (A=$ternary$SOCnexpoV8_.v:110$385_Y [5], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2293 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4228 (A=\RV32I.E_rs1Data [9], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2542 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2969 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2450 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4225 (A=\RV32I.E_rs1Data [6], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4897 (A=\instr [16], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$2439 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1909 (A=$ternary$SOCnexpoV8_.v:110$385_Y [26], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2314 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1910 (A=$ternary$SOCnexpoV8_.v:110$385_Y [27], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2315 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1900 (A=$ternary$SOCnexpoV8_.v:110$385_Y [17], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2305 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1901 (A=$ternary$SOCnexpoV8_.v:110$385_Y [18], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2306 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2056 (A=$procmux$759_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2287 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2055 (A=$procmux$759_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2286 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2131 (A=$procmux$785_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2274 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2130 (A=$procmux$785_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2273 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2096 (A=$procmux$772_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2094 (A=$procmux$772_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2261 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2095 (A=$procmux$772_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2262 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2093 (A=$procmux$772_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2260 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4244 (A=\RV32I.E_rs1Data [25], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4246 (A=\RV32I.E_rs1Data [27], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4248 (A=\RV32I.E_rs1Data [29], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4250 (A=\RV32I.E_rs1Data [31], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3723 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2709 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2090 (A=$procmux$772_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2257 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2973 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [11], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2454 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3623 (A=\RV32I.EM_RegWrite, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2629 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3622 (A=\RV32I.EM_MemRead, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$2630 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3725 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2711 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2964 (A=1'0, B=$techmap\RV32I.$procmux$1207_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$4802) into $auto$simplemap.cc:420:simplemap_dff$2445 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2014 (A=$procmux$741_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2254 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=\RV32I.M_CSRtoWrite [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2676 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=\RV32I.M_CSRtoWrite [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2677 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3628 (A=\RV32I.M_CSRtoWrite [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2678 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3629 (A=\RV32I.M_CSRtoWrite [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2679 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3630 (A=\RV32I.M_CSRtoWrite [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2680 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3631 (A=\RV32I.M_CSRtoWrite [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2681 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3632 (A=\RV32I.M_CSRtoWrite [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2682 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3633 (A=\RV32I.M_CSRtoWrite [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2683 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3634 (A=\RV32I.M_CSRtoWrite [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2684 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3635 (A=\RV32I.M_CSRtoWrite [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2685 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3636 (A=\RV32I.M_CSRtoWrite [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2686 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3637 (A=\RV32I.M_CSRtoWrite [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2687 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3638 (A=\RV32I.M_CSRtoWrite [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2688 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3639 (A=\RV32I.M_CSRtoWrite [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2689 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3640 (A=\RV32I.M_CSRtoWrite [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2690 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3641 (A=\RV32I.M_CSRtoWrite [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2691 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3642 (A=\RV32I.M_CSRtoWrite [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2692 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3643 (A=\RV32I.M_CSRtoWrite [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2693 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3644 (A=\RV32I.M_CSRtoWrite [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2694 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3645 (A=\RV32I.M_CSRtoWrite [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2695 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3646 (A=\RV32I.M_CSRtoWrite [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2696 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3647 (A=\RV32I.M_CSRtoWrite [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2697 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3648 (A=\RV32I.M_CSRtoWrite [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2698 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3649 (A=\RV32I.M_CSRtoWrite [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2699 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3650 (A=\RV32I.M_CSRtoWrite [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2700 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3651 (A=\RV32I.M_CSRtoWrite [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2701 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3652 (A=\RV32I.M_CSRtoWrite [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2702 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3653 (A=\RV32I.M_CSRtoWrite [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2703 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=\RV32I.M_CSRtoWrite [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2704 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3655 (A=\RV32I.M_CSRtoWrite [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2705 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3721 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2707 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3624 (A=\RV32I.M_CSRtoWrite [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2674 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3727 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2713 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3728 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2714 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3729 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2715 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3867 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3868 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3869 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3870 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3871 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3872 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3873 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3874 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3875 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3876 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3877 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3878 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3879 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3880 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3744 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2730 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3881 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3882 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3883 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3884 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3885 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3886 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3887 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3888 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3889 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3890 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3891 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3892 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3893 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3894 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3895 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3896 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3897 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3898 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3899 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3900 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2822 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3901 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2823 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3902 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2824 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3903 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2825 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3904 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2826 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3905 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2827 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3906 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2828 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3771 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2757 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3772 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2758 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3773 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2759 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3907 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2829 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3908 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2830 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3909 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2831 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3910 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2832 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3911 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2833 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3779 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3780 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3781 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3782 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3783 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3849 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3720 (A=$auto$simplemap.cc:309:simplemap_lut$14042, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2706 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3850 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3851 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3852 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3853 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3854 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3855 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3856 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3857 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3858 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3859 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3860 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3861 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3862 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3863 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2785 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3864 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3865 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3866 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$355_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3730 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2716 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3731 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2717 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3732 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2718 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3733 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2719 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3734 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2720 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3735 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2721 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3736 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2722 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3737 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2723 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3738 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2724 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3739 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2725 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3740 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2726 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3741 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2727 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3742 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2728 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3743 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2729 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3745 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2731 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3746 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2732 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3747 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2733 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3748 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2734 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3749 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2735 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3750 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2736 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3751 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2737 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3752 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2738 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3753 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2739 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3754 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2740 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3755 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2741 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3756 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2742 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3757 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2743 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3758 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2744 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3759 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2745 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3760 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2746 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3761 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2747 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3762 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2748 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3763 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2749 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3764 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2750 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3765 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2751 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3766 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2752 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3767 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2753 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3768 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2754 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3769 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2755 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3770 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2756 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3774 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2760 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3775 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2761 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3776 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2762 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3777 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2763 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3778 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$357_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$2764 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$1895 (A=$ternary$SOCnexpoV8_.v:110$385_Y [12], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2300 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$4977 (A=$auto$wreduce.cc:460:run$1345 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4953 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4978 (A=$auto$wreduce.cc:460:run$1345 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4954 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4980 (A=$auto$wreduce.cc:460:run$1345 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4956 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4981 (A=$auto$wreduce.cc:460:run$1345 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4957 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4982 (A=$auto$wreduce.cc:460:run$1345 [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4958 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4983 (A=$auto$wreduce.cc:460:run$1345 [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4959 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4984 (A=$auto$wreduce.cc:460:run$1345 [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4960 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4985 (A=$auto$wreduce.cc:460:run$1345 [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4961 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4986 (A=$auto$wreduce.cc:460:run$1345 [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4962 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4987 (A=$auto$wreduce.cc:460:run$1345 [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4963 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5002 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4965 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5003 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4966 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5004 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4967 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5005 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [4], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4968 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5006 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [5], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4969 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5007 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [6], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4970 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5001 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4964 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5008 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1226.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$5030_Y [7], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4971 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4989 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4973 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4990 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4974 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$4991 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1234.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$4993_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$4975 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$5131 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5106 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5132 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5107 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5130 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14175, S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5105 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5133 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$445_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$5144) into $auto$simplemap.cc:420:simplemap_dff$5108 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [1], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5160 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [2], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5161 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [3], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5162 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [4], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5163 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [5], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5164 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$14118, S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5159 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5196 (A=1'0, B=$auto$wreduce.cc:460:run$1373 [6], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$5165 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5214 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [1], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5176 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5215 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [2], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5177 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5216 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [3], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5178 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5213 (A=$auto$simplemap.cc:309:simplemap_lut$14137, B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5175 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5217 (A=$techmap\UART_RX.$add$uart.v:207$469_Y [4], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$468_Y) into $auto$simplemap.cc:420:simplemap_dff$5179 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6673 (A=$auto$simplemap.cc:309:simplemap_lut$14080, B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6666 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6674 (A=$auto$wreduce.cc:460:run$1375 [1], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6667 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3219 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$302_Y [1], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$304_Y) into $auto$simplemap.cc:420:simplemap_dff$2425 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6675 (A=$auto$wreduce.cc:460:run$1375 [2], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6668 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6677 (A=$auto$wreduce.cc:460:run$1375 [4], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6670 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6678 (A=$auto$wreduce.cc:460:run$1375 [5], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6671 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$1894 (A=$ternary$SOCnexpoV8_.v:110$385_Y [11], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$2299 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6679 (A=$auto$wreduce.cc:460:run$1375 [6], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6672 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6715 (A=$auto$wreduce.cc:460:run$1374 [1], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6708 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6716 (A=$auto$wreduce.cc:460:run$1374 [2], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6709 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6717 (A=$auto$wreduce.cc:460:run$1374 [3], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6710 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6718 (A=$auto$wreduce.cc:460:run$1374 [4], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6711 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$6719 (A=$auto$wreduce.cc:460:run$1374 [5], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$6712 (SB_DFF).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1090 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 345 unused cells and 4258 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\SOCnexpo' to `<abc-temp-dir>/input.blif'..
Extracted 2784 gates and 3650 wires to a netlist network with 864 inputs and 573 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lut <abc-temp-dir>/lutdefs.txt
ABC: + strash
ABC: + ifraig
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2
ABC: + dretime
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + if
ABC: + mfs2
ABC: + lutpack -S 1
ABC: + dress
ABC: Total number of equiv classes                =     860.
ABC: Participating nodes from both networks       =    1865.
ABC: Participating nodes from the first network   =     893. (  63.33 % of nodes)
ABC: Participating nodes from the second network  =     972. (  68.94 % of nodes)
ABC: Node pairs (any polarity)                    =     893. (  63.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =     649. (  46.03 % of names can be moved)
ABC: Total runtime =     0.38 sec
ABC: + write_blif <abc-temp-dir>/output.blif

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1409
ABC RESULTS:        internal signals:     2213
ABC RESULTS:           input signals:      864
ABC RESULTS:          output signals:      573
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 27 unused cells and 1747 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminating LUTs.
Number of LUTs:     1701
1-LUT               62
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Combining LUTs.
Number of LUTs:     1700
1-LUT               61
2-LUT              140
3-LUT              812
4-LUT              687
with \SB_CARRY     282

Eliminated 0 LUTs.
Combined 1 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 3400 unused wires.

4.47. Executing AUTONAME pass.
Renamed 47225 objects in module SOCnexpo (69 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \SOCnexpo

4.48.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Removed 0 unused modules.

4.49. Printing statistics.

=== SOCnexpo ===

Number of wires:               1441
Number of wire bits:           4620
Number of public wires:        1441
Number of public wire bits:    4620
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:               2690
SB_CARRY                      297
SB_DFF                         69
SB_DFFE                       225
SB_DFFESR                     254
SB_DFFESS                       3
SB_DFFSR                       94
SB_DFFSS                       12
SB_LUT4                      1700
SB_RAM40_4K                    32
SB_RAM40_4KNW                   4

4.50. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.51. Executing JSON backend.

End of script. Logfile hash: 90f099fa61
CPU: user 20.86s system 0.52s, MEM: 414.48 MB total, 411.38 MB resident
Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)
Time spent: 32% 7x techmap (6 sec), 16% 22x opt_expr (3 sec), ...
nextpnr-ice40 --hx8k --package cb132 --json hardware.json --asc hardware.asc --pcf icefun.pcf
Info: Importing module SOCnexpo
Info: Rule checker, verifying imported design
Info: Checksum: 0x5010116f

Info: constrained 'led[0]' to bel 'X22/Y33/io1'
Info: constrained 'led[1]' to bel 'X25/Y33/io0'
Info: constrained 'led[2]' to bel 'X13/Y33/io1'
Info: constrained 'led[3]' to bel 'X11/Y33/io0'
Info: constrained 'led[4]' to bel 'X17/Y33/io0'
Info: constrained 'led[5]' to bel 'X14/Y33/io1'
Info: constrained 'led[6]' to bel 'X5/Y33/io0'
Info: constrained 'led[7]' to bel 'X4/Y33/io0'
Info: constrained 'lcol[3]' to bel 'X30/Y33/io1'
Info: constrained 'lcol[2]' to bel 'X27/Y33/io0'
Info: constrained 'lcol[1]' to bel 'X16/Y33/io1'
Info: constrained 'lcol[0]' to bel 'X8/Y33/io1'
Warning: unmatched constraint 'spkp' (on line 13)
Warning: unmatched constraint 'spkm' (on line 14)
Info: constrained 'key[0]' to bel 'X28/Y33/io1'
Info: constrained 'key[1]' to bel 'X11/Y33/io1'
Info: constrained 'key[2]' to bel 'X26/Y33/io0'
Info: constrained 'key[3]' to bel 'X10/Y33/io1'
Info: constrained 'clk12MHz' to bel 'X16/Y0/io1'
Info: constrained 'RXD' to bel 'X0/Y4/io1'
Info: constrained 'TXD' to bel 'X0/Y4/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1262 LCs used as LUT4 only
Info:      438 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      219 LCs used as DFF only
Info: Packing carries..
Info:       26 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting clk12MHz$SB_IO_IN (fanout 713)
Info: promoting rst [reset] (fanout 207)
Info: promoting boton_val [reset] (fanout 28)
Info: promoting RV32I.DE_funct3[2] [reset] (fanout 27)
Info: promoting RV32I.FD_nop [reset] (fanout 19)
Info: promoting RV32I.DE_error_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 116)
Info: promoting RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_1_O [cen] (fanout 103)
Info: promoting RV32I.MW_nop_SB_LUT4_I2_O [cen] (fanout 64)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0x889007af

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x71dd1f24

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1962/ 7680    25%
Info: 	        ICESTORM_RAM:    36/   32   112%
Info: 	               SB_IO:    19/  256     7%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 19 cells based on constraints.
ERROR: Unable to place cell 'RV32I.reg32.WORKREG.0.0.0_RAM', no Bels remaining of type 'ICESTORM_RAM'
2 warnings, 1 error
scons: *** [hardware.asc] Error 255
/home/jfdava/.apio
[Wed Aug 23 13:42:14 2023] Processing icefun
--------------------------------------------------------------------------------
yosys -p "synth_ice40 -json hardware.json" ControladorMatrizLed.v SOCnexpoV8_.v uart.v

/----------------------------------------------------------------------------\
|                                                                            |
|  yosys -- Yosys Open SYnthesis Suite                                       |
|                                                                            |
|  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
|                                                                            |
|  Permission to use, copy, modify, and/or distribute this software for any  |
|  purpose with or without fee is hereby granted, provided that the above    |
|  copyright notice and this permission notice appear in all copies.         |
|                                                                            |
|  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
|  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
|  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
|  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
|  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
|  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
|  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
|                                                                            |
\----------------------------------------------------------------------------/

Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)


-- Parsing `ControladorMatrizLed.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ControladorMatrizLed.v
Parsing Verilog input from `ControladorMatrizLed.v' to AST representation.
Generating RTLIL representation for module `\ControladorMatrizLed'.
Successfully finished Verilog frontend.

-- Parsing `SOCnexpoV8_.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: SOCnexpoV8_.v
Parsing Verilog input from `SOCnexpoV8_.v' to AST representation.
Generating RTLIL representation for module `\registros'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\StoretoMEM'.
Generating RTLIL representation for module `\LoadfromMEM'.
Generating RTLIL representation for module `\RV32nexpo'.
Generating RTLIL representation for module `\SOCnexpo'.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\BaudClock'.
Generating RTLIL representation for module `\serialTX'.
Generating RTLIL representation for module `\serialRX'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json hardware.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Finding top of design hierarchy..
root of   1 design levels: serialRX
root of   1 design levels: serialTX
root of   0 design levels: BaudClock
root of   0 design levels: memory
root of   2 design levels: SOCnexpo
root of   1 design levels: RV32nexpo
root of   0 design levels: LoadfromMEM
root of   0 design levels: StoretoMEM
root of   0 design levels: ALU
root of   0 design levels: registros
root of   0 design levels: ControladorMatrizLed
Automatically selected SOCnexpo as design top module.

4.2.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         \BaudClock
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     \memory
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Parameter \TAM = 2048

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\memory'.
Parameter \TAM = 2048
Generating RTLIL representation for module `$paramod\memory\TAM=2048'.
Parameter 1 (\BAUD) = 115200

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BaudClock'.
Parameter 1 (\BAUD) = 115200
Generating RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.
Parameter 1 (\BAUD) = 115200
Found cached RTLIL representation for module `$paramod\BaudClock\BAUD=115200'.

4.2.5. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros

4.2.6. Analyzing design hierarchy..
Top module:  \SOCnexpo
Used module:     \serialRX
Used module:         $paramod\BaudClock\BAUD=115200
Used module:     \serialTX
Used module:     \ControladorMatrizLed
Used module:     $paramod\memory\TAM=2048
Used module:     \RV32nexpo
Used module:         \LoadfromMEM
Used module:         \StoretoMEM
Used module:         \ALU
Used module:         \registros
Removing unused module `\BaudClock'.
Removing unused module `\memory'.
Removed 2 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:272$642'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:41$403'.
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$uart.v:202$470 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:169$464 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:156$463 in module serialRX.
Marked 1 switch rules as full_case in process $proc$uart.v:94$448 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:81$446 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:72$445 in module serialTX.
Marked 1 switch rules as full_case in process $proc$uart.v:35$645 in module $paramod\BaudClock\BAUD=115200.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:224$398 in module SOCnexpo.
Marked 2 switch rules as full_case in process $proc$SOCnexpoV8_.v:202$397 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:165$395 in module SOCnexpo.
Marked 3 switch rules as full_case in process $proc$SOCnexpoV8_.v:144$394 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:98$384 in module SOCnexpo.
Removed 1 dead cases from process $proc$SOCnexpoV8_.v:83$383 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$SOCnexpoV8_.v:83$383 in module SOCnexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:511$358 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:502$356 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:383$335 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:161$300 in module RV32nexpo.
Marked 1 switch rules as full_case in process $proc$Procesador_V2.1b/RV32nexpo.v:119$288 in module RV32nexpo.
Marked 2 switch rules as full_case in process $proc$ControladorMatrizLed.v:41$4 in module ControladorMatrizLed.
Marked 1 switch rules as full_case in process $proc$ControladorMatrizLed.v:24$1 in module ControladorMatrizLed.
Removed a total of 1 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 116 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\serialRX.$proc$uart.v:226$483'.
Set init value: \rcv = 1'0
Found init rule in `\serialRX.$proc$uart.v:219$482'.
Set init value: \data = 8'00000000
Found init rule in `\serialRX.$proc$uart.v:201$481'.
Set init value: \cont = 5'00000
Found init rule in `\serialRX.$proc$uart.v:190$480'.
Set init value: \sr = 9'000000000
Found init rule in `\serialRX.$proc$uart.v:167$479'.
Set init value: \div2counter = 7'0000000
Found init rule in `\serialRX.$proc$uart.v:154$478'.
Set init value: \state = 1'0
Found init rule in `\serialRX.$proc$uart.v:146$477'.
Set init value: \q_t0 = 1'0
Found init rule in `\serialTX.$proc$uart.v:107$457'.
Set init value: \done = 1'0
Found init rule in `\serialTX.$proc$uart.v:93$456'.
Set init value: \bits = 4'0000
Found init rule in `\serialTX.$proc$uart.v:88$455'.
Set init value: \TX = 1'1
Found init rule in `\serialTX.$proc$uart.v:80$454'.
Set init value: \q = 9'111111111
Found init rule in `\serialTX.$proc$uart.v:64$453'.
Set init value: \q_re = 1'0
Found init rule in `\serialTX.$proc$uart.v:55$452'.
Set init value: \state = 1'0
Found init rule in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$648'.
Set init value: \divcounter = 7'0000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:164$404'.
Set init value: \leds_en = 1'1
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:27$402'.
Set init value: \Espera = 8'00000000
Found init rule in `\SOCnexpo.$proc$SOCnexpoV8_.v:26$401'.
Set init value: \rst = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$364'.
Set init value: \FD_nop = 1'1
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$363'.
Set init value: \FD_pc = 0
Found init rule in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$362'.
Set init value: \F_pc = 0
Found init rule in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Set init value: \timer = 12'000000000000

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\serialRX.$proc$uart.v:226$483'.
Creating decoders for process `\serialRX.$proc$uart.v:219$482'.
Creating decoders for process `\serialRX.$proc$uart.v:201$481'.
Creating decoders for process `\serialRX.$proc$uart.v:190$480'.
Creating decoders for process `\serialRX.$proc$uart.v:167$479'.
Creating decoders for process `\serialRX.$proc$uart.v:154$478'.
Creating decoders for process `\serialRX.$proc$uart.v:146$477'.
Creating decoders for process `\serialRX.$proc$uart.v:227$476'.
Creating decoders for process `\serialRX.$proc$uart.v:221$475'.
1/1: $0\data[7:0]
Creating decoders for process `\serialRX.$proc$uart.v:202$470'.
1/1: $0\cont[4:0]
Creating decoders for process `\serialRX.$proc$uart.v:191$468'.
1/1: $0\sr[8:0]
Creating decoders for process `\serialRX.$proc$uart.v:169$464'.
1/1: $0\div2counter[6:0]
Creating decoders for process `\serialRX.$proc$uart.v:156$463'.
1/1: $0\state[0:0]
Creating decoders for process `\serialRX.$proc$uart.v:147$460'.
Creating decoders for process `\serialRX.$proc$uart.v:142$459'.
Creating decoders for process `\serialRX.$proc$uart.v:139$458'.
Creating decoders for process `\serialTX.$proc$uart.v:107$457'.
Creating decoders for process `\serialTX.$proc$uart.v:93$456'.
Creating decoders for process `\serialTX.$proc$uart.v:88$455'.
Creating decoders for process `\serialTX.$proc$uart.v:80$454'.
Creating decoders for process `\serialTX.$proc$uart.v:64$453'.
Creating decoders for process `\serialTX.$proc$uart.v:55$452'.
Creating decoders for process `\serialTX.$proc$uart.v:108$451'.
Creating decoders for process `\serialTX.$proc$uart.v:94$448'.
1/1: $0\bits[3:0]
Creating decoders for process `\serialTX.$proc$uart.v:89$447'.
Creating decoders for process `\serialTX.$proc$uart.v:81$446'.
1/1: $0\q[8:0]
Creating decoders for process `\serialTX.$proc$uart.v:72$445'.
1/1: $0\state[0:0]
Creating decoders for process `\serialTX.$proc$uart.v:66$442'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$648'.
Creating decoders for process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$645'.
1/1: $0\divcounter[6:0]
Creating decoders for process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
1/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626
2/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$612_DATA[31:0]$625
3/12: $0$memwr$\memArray$SOCnexpoV8_.v:279$612_ADDR[10:0]$624
4/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629
5/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$613_DATA[31:0]$628
6/12: $0$memwr$\memArray$SOCnexpoV8_.v:280$613_ADDR[10:0]$627
7/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632
8/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$614_DATA[31:0]$631
9/12: $0$memwr$\memArray$SOCnexpoV8_.v:281$614_ADDR[10:0]$630
10/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635
11/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$615_DATA[31:0]$634
12/12: $0$memwr$\memArray$SOCnexpoV8_.v:282$615_ADDR[10:0]$633
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:164$404'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:27$402'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:26$401'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$398'.
1/1: $0\rx_readed[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$397'.
1/1: $0\tx_ready[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$395'.
1/1: $0\leds_en[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
1/4: $0\leds4[7:0]
2/4: $0\leds1[7:0]
3/4: $0\leds3[7:0]
4/4: $0\leds2[7:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
1/3: $0\ram_sig[0:0]
2/3: $0\IO_sig[0:0]
3/3: $0\IO_data[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$383'.
1/1: $1\palabra[31:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$369'.
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$367'.
1/1: $0\rst[0:0]
Creating decoders for process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$365'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$364'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$363'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$362'.
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$358'.
1/2: $0\cycle[63:0]
2/2: $0\instret[63:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$356'.
1/1: $0\PWM_[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
1/7: $0\MW_RegWrite[0:0]
2/7: $0\MW_MemRead[0:0]
3/7: $0\MW_nop[0:0]
4/7: $0\MW_address_LSB[1:0]
5/7: $0\MW_funct3[2:0]
6/7: $0\MW_rd[4:0]
7/7: $0\MW_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$335'.
1/1: $1\M_CSRData[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
1/13: $0\EM_CSRWrite[0:0]
2/13: $0\EM_CSRRead[0:0]
3/13: $0\EM_isCSR[0:0]
4/13: $0\EM_RegWrite[0:0]
5/13: $0\EM_MemWrite[0:0]
6/13: $0\EM_MemRead[0:0]
7/13: $0\EM_nop[0:0]
8/13: $0\EM_funct3[2:0]
9/13: $0\EM_rd[4:0]
10/13: $0\EM_csr[11:0]
11/13: $0\EM_csrDataIn[31:0]
12/13: $0\EM_rs2Data[31:0]
13/13: $0\EM_resultado[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
1/23: $0\DE_error[0:0]
2/23: $0\DE_CSRRead[0:0]
3/23: $0\DE_CSRWrite[0:0]
4/23: $0\DE_isCSR[0:0]
5/23: $0\DE_isEBREAK[0:0]
6/23: $0\DE_isBRANCH[0:0]
7/23: $0\DE_Jump[0:0]
8/23: $0\DE_isJALR[0:0]
9/23: $0\DE_ALUSrc2[0:0]
10/23: $0\DE_ALUSrc1[0:0]
11/23: $0\DE_MemRead[0:0]
12/23: $0\DE_RegWrite[0:0]
13/23: $0\DE_MemWrite[0:0]
14/23: $0\DE_nop[0:0]
15/23: $0\DE_funct3[2:0]
16/23: $0\DE_ALUCtrl[3:0]
17/23: $0\DE_rd[4:0]
18/23: $0\DE_rs2[4:0]
19/23: $0\DE_rs1[4:0]
20/23: $0\DE_imm[31:0]
21/23: $0\DE_rs2Data[31:0]
22/23: $0\DE_rs1Data[31:0]
23/23: $0\DE_pc[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
1/9: $2\D_CSRRead[0:0]
2/9: $2\D_CSRWrite[0:0]
3/9: $1\D_ALUSrc2[0:0]
4/9: $1\D_error[0:0]
5/9: $1\D_CSRRead[0:0]
6/9: $1\D_CSRWrite[0:0]
7/9: $1\D_funQual[0:0]
8/9: $1\D_ALUSrc1[0:0]
9/9: $1\D_RegWrite[0:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$288'.
1/1: $1\D_imm[31:0]
Creating decoders for process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
1/2: $0\FD_pc[31:0]
2/2: $0\F_pc[31:0]
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$243'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$228'.
Creating decoders for process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$199'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
Creating decoders for process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
1/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87
2/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA[31:0]$86
3/3: $0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR[4:0]$85
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
1/2: $0\row[7:0]
2/2: $0\act_row[3:0]
Creating decoders for process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
1/1: $1\timer[11:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SOCnexpo.\palabra' from process `\SOCnexpo.$proc$SOCnexpoV8_.v:83$383'.
No latch inferred for signal `\RV32nexpo.\M_CSRData' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$335'.
No latch inferred for signal `\RV32nexpo.\D_RegWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc1' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_ALUSrc2' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_funQual' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_CSRWrite' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_CSRRead' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_error' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
No latch inferred for signal `\RV32nexpo.\D_imm' from process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$288'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$186$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$243'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$188$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$243'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:42$188$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:28$243'.
No latch inferred for signal `\ALU.\branch' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:64$228'.
No latch inferred for signal `\ALU.\ALUout' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$199'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$187$\flip32' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$199'.
No latch inferred for signal `\ALU.$func$\flip32$Procesador_V2.1b/ALU.v:55$187$\x' from process `\ALU.$proc$Procesador_V2.1b/ALU.v:52$199'.
No latch inferred for signal `\registros.\i' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$45_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$46_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$47_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$48_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$49_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$50_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$51_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$52_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$53_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$54_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$55_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$56_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$57_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$58_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$59_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$60_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$61_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$62_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$63_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$64_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$65_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$66_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$67_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$68_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$69_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$70_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$71_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$72_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$73_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$74_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$75_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_ADDR' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:29$76_DATA' from process `\registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
No latch inferred for signal `\ControladorMatrizLed.\pwm' from process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\serialRX.\rcv' using process `\serialRX.$proc$uart.v:227$476'.
created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\serialRX.\data' using process `\serialRX.$proc$uart.v:221$475'.
created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\serialRX.\cont' using process `\serialRX.$proc$uart.v:202$470'.
created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\serialRX.\sr' using process `\serialRX.$proc$uart.v:191$468'.
created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\serialRX.\div2counter' using process `\serialRX.$proc$uart.v:169$464'.
created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\serialRX.\state' using process `\serialRX.$proc$uart.v:156$463'.
created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\serialRX.\q_t0' using process `\serialRX.$proc$uart.v:147$460'.
created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\serialRX.\din' using process `\serialRX.$proc$uart.v:142$459'.
created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\serialRX.\d1' using process `\serialRX.$proc$uart.v:139$458'.
created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\serialTX.\done' using process `\serialTX.$proc$uart.v:108$451'.
created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\serialTX.\bits' using process `\serialTX.$proc$uart.v:94$448'.
created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\serialTX.\TX' using process `\serialTX.$proc$uart.v:89$447'.
created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\serialTX.\q' using process `\serialTX.$proc$uart.v:81$446'.
created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\serialTX.\state' using process `\serialTX.$proc$uart.v:72$445'.
created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\serialTX.\q_re' using process `\serialTX.$proc$uart.v:66$442'.
created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `$paramod\BaudClock\BAUD=115200.\divcounter' using process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$645'.
created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.\DataOut' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$612_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$612_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:279$612_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1267' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$613_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1268' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$613_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1269' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:280$613_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1270' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$614_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$614_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1272' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:281$614_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1273' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$615_ADDR' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1274' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$615_DATA' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1275' with positive edge clock.
Creating register for signal `$paramod\memory\TAM=2048.$memwr$\memArray$SOCnexpoV8_.v:282$615_EN' using process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
created $dff cell `$procdff$1276' with positive edge clock.
Creating register for signal `\SOCnexpo.\rx_readed' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:224$398'.
created $dff cell `$procdff$1277' with positive edge clock.
Creating register for signal `\SOCnexpo.\tx_ready' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:202$397'.
created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds_en' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:165$395'.
created $dff cell `$procdff$1279' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds1' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
created $dff cell `$procdff$1280' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds2' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
created $dff cell `$procdff$1281' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds3' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
created $dff cell `$procdff$1282' with positive edge clock.
Creating register for signal `\SOCnexpo.\leds4' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
created $dff cell `$procdff$1283' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_data' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
created $dff cell `$procdff$1284' with positive edge clock.
Creating register for signal `\SOCnexpo.\IO_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `\SOCnexpo.\ram_sig' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
created $dff cell `$procdff$1286' with positive edge clock.
Creating register for signal `\SOCnexpo.\instr' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:46$369'.
created $dff cell `$procdff$1287' with positive edge clock.
Creating register for signal `\SOCnexpo.\rst' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:30$367'.
created $dff cell `$procdff$1288' with positive edge clock.
Creating register for signal `\SOCnexpo.\Espera' using process `\SOCnexpo.$proc$SOCnexpoV8_.v:28$365'.
created $dff cell `$procdff$1289' with positive edge clock.
Creating register for signal `\RV32nexpo.\cycle' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$358'.
created $dff cell `$procdff$1290' with positive edge clock.
Creating register for signal `\RV32nexpo.\instret' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$358'.
created $dff cell `$procdff$1291' with positive edge clock.
Creating register for signal `\RV32nexpo.\PWM_' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$356'.
created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1293' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1294' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1295' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_address_LSB' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1296' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1297' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1298' with positive edge clock.
Creating register for signal `\RV32nexpo.\MW_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_resultado' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1300' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1301' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csrDataIn' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1302' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_csr' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1303' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1304' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1305' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1307' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1308' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1309' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1310' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1311' with positive edge clock.
Creating register for signal `\RV32nexpo.\EM_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
created $dff cell `$procdff$1312' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1314' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2Data' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1315' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_imm' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1316' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1317' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rs2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1318' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_rd' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1319' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUCtrl' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_funct3' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1321' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_RegWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_MemRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1325' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc1' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1326' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_ALUSrc2' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isJALR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_Jump' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1329' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isBRANCH' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1330' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isEBREAK' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1331' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_isCSR' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRWrite' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1333' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_CSRRead' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `\RV32nexpo.\DE_error' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
created $dff cell `$procdff$1335' with positive edge clock.
Creating register for signal `\RV32nexpo.\F_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_pc' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\RV32nexpo.\FD_nop' using process `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_ADDR' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
created $dff cell `$procdff$1339' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_DATA' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
created $dff cell `$procdff$1340' with negative edge clock.
Creating register for signal `\registros.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN' using process `\registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
created $dff cell `$procdff$1341' with negative edge clock.
Creating register for signal `\ControladorMatrizLed.\act_row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1342' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\row' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
created $dff cell `$procdff$1343' with positive edge clock.
Creating register for signal `\ControladorMatrizLed.\timer' using process `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
created $dff cell `$procdff$1344' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `serialRX.$proc$uart.v:226$483'.
Removing empty process `serialRX.$proc$uart.v:219$482'.
Removing empty process `serialRX.$proc$uart.v:201$481'.
Removing empty process `serialRX.$proc$uart.v:190$480'.
Removing empty process `serialRX.$proc$uart.v:167$479'.
Removing empty process `serialRX.$proc$uart.v:154$478'.
Removing empty process `serialRX.$proc$uart.v:146$477'.
Removing empty process `serialRX.$proc$uart.v:227$476'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:221$475'.
Removing empty process `serialRX.$proc$uart.v:221$475'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:202$470'.
Removing empty process `serialRX.$proc$uart.v:202$470'.
Found and cleaned up 1 empty switch in `\serialRX.$proc$uart.v:191$468'.
Removing empty process `serialRX.$proc$uart.v:191$468'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:169$464'.
Removing empty process `serialRX.$proc$uart.v:169$464'.
Found and cleaned up 2 empty switches in `\serialRX.$proc$uart.v:156$463'.
Removing empty process `serialRX.$proc$uart.v:156$463'.
Removing empty process `serialRX.$proc$uart.v:147$460'.
Removing empty process `serialRX.$proc$uart.v:142$459'.
Removing empty process `serialRX.$proc$uart.v:139$458'.
Removing empty process `serialTX.$proc$uart.v:107$457'.
Removing empty process `serialTX.$proc$uart.v:93$456'.
Removing empty process `serialTX.$proc$uart.v:88$455'.
Removing empty process `serialTX.$proc$uart.v:80$454'.
Removing empty process `serialTX.$proc$uart.v:64$453'.
Removing empty process `serialTX.$proc$uart.v:55$452'.
Removing empty process `serialTX.$proc$uart.v:108$451'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:94$448'.
Removing empty process `serialTX.$proc$uart.v:94$448'.
Removing empty process `serialTX.$proc$uart.v:89$447'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:81$446'.
Removing empty process `serialTX.$proc$uart.v:81$446'.
Found and cleaned up 2 empty switches in `\serialTX.$proc$uart.v:72$445'.
Removing empty process `serialTX.$proc$uart.v:72$445'.
Removing empty process `serialTX.$proc$uart.v:66$442'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:29$648'.
Found and cleaned up 1 empty switch in `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$645'.
Removing empty process `$paramod\BaudClock\BAUD=115200.$proc$uart.v:35$645'.
Found and cleaned up 5 empty switches in `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
Removing empty process `$paramod\memory\TAM=2048.$proc$SOCnexpoV8_.v:277$623'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:164$404'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:27$402'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:26$401'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:224$398'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:224$398'.
Found and cleaned up 3 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:202$397'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:202$397'.
Found and cleaned up 2 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:165$395'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:165$395'.
Found and cleaned up 8 empty switches in `\SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:144$394'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:98$384'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:83$383'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:83$383'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:46$369'.
Found and cleaned up 1 empty switch in `\SOCnexpo.$proc$SOCnexpoV8_.v:30$367'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:30$367'.
Removing empty process `SOCnexpo.$proc$SOCnexpoV8_.v:28$365'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:76$364'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$363'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:75$362'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$358'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:511$358'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$356'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:502$356'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:425$341'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$335'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:383$335'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:334$330'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:224$304'.
Found and cleaned up 2 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:161$300'.
Found and cleaned up 1 empty switch in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$288'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:119$288'.
Found and cleaned up 3 empty switches in `\RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
Removing empty process `RV32nexpo.$proc$Procesador_V2.1b/RV32nexpo.v:59$269'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:28$243'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:64$228'.
Removing empty process `ALU.$proc$Procesador_V2.1b/ALU.v:52$199'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:27$121'.
Found and cleaned up 1 empty switch in `\registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
Removing empty process `registros.$proc$Procesador_V2.1b/registros_32.v:40$84'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:23$12'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:21$11'.
Found and cleaned up 2 empty switches in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:41$4'.
Found and cleaned up 1 empty switch in `\ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Removing empty process `ControladorMatrizLed.$proc$ControladorMatrizLed.v:24$1'.
Cleaned up 61 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template RV32nexpo for cells of type RV32nexpo.
Using template $paramod\memory\TAM=2048 for cells of type $paramod\memory\TAM=2048.
Using template ControladorMatrizLed for cells of type ControladorMatrizLed.
Using template serialTX for cells of type serialTX.
Using template serialRX for cells of type serialRX.
Using template LoadfromMEM for cells of type LoadfromMEM.
Using template StoretoMEM for cells of type StoretoMEM.
Using template ALU for cells of type ALU.
Using template registros for cells of type registros.
Using template $paramod\BaudClock\BAUD=115200 for cells of type $paramod\BaudClock\BAUD=115200.
No more expansions possible.
Deleting now unused module serialRX.
Deleting now unused module serialTX.
Deleting now unused module $paramod\BaudClock\BAUD=115200.
Deleting now unused module $paramod\memory\TAM=2048.
Deleting now unused module RV32nexpo.
Deleting now unused module LoadfromMEM.
Deleting now unused module StoretoMEM.
Deleting now unused module ALU.
Deleting now unused module registros.
Deleting now unused module ControladorMatrizLed.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 16 unused cells and 673 unused wires.

4.9. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 8 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Replacing known input bits on port A of cell $techmap\RV32I.$procmux$848: \RV32I.EM_nop -> 1'0
Analyzing evaluation results.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1001.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1003.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1005.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1007.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1009.
dead port 2/2 on $mux $techmap\RV32I.$procmux$1015.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1017.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1019.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1021.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1023.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1025.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1027.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1029.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1031.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1033.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1035.
dead port 1/2 on $mux $techmap\RV32I.$procmux$1037.
dead port 2/2 on $mux $techmap\RV32I.$procmux$987.
dead port 1/2 on $mux $techmap\RV32I.$procmux$989.
dead port 1/2 on $mux $techmap\RV32I.$procmux$991.
dead port 1/2 on $mux $techmap\RV32I.$procmux$993.
dead port 1/2 on $mux $techmap\RV32I.$procmux$995.
dead port 1/2 on $mux $techmap\RV32I.$procmux$997.
dead port 1/2 on $mux $techmap\RV32I.$procmux$999.
Removed 24 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81: { \RV32I.FD_instr [20] \RV32I.FD_instr [21] \RV32I.FD_instr [22] \RV32I.FD_instr [23] \RV32I.FD_instr [24] }
New input vector for $reduce_or cell $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78: { \RV32I.reg32.readReg1 [0] \RV32I.reg32.readReg1 [1] \RV32I.reg32.readReg1 [2] \RV32I.reg32.readReg1 [3] \RV32I.reg32.readReg1 [4] }
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:213$303: { \RV32I.FD_instr [15] \RV32I.FD_instr [16] \RV32I.FD_instr [17] \RV32I.FD_instr [18] \RV32I.FD_instr [19] }
New input vector for $reduce_or cell $techmap\RV32I.$reduce_or$Procesador_V2.1b/RV32nexpo.v:144$291: { \RV32I.FD_instr [7] \RV32I.FD_instr [8] \RV32I.FD_instr [9] \RV32I.FD_instr [10] \RV32I.FD_instr [11] }
New input vector for $reduce_or cell $techmap\RAM.$reduce_or$SOCnexpoV8_.v:268$617: { \RAM.WRmask [0] \RAM.WRmask [1] \RAM.WRmask [2] \RAM.WRmask [3] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$686:
Old ports: A=0, B=255, Y=$techmap\RAM.$procmux$686_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$686_Y [0]
New connections: $techmap\RAM.$procmux$686_Y [31:1] = { 24'000000000000000000000000 $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] $techmap\RAM.$procmux$686_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$698:
Old ports: A=0, B=65280, Y=$techmap\RAM.$procmux$698_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$698_Y [8]
New connections: { $techmap\RAM.$procmux$698_Y [31:9] $techmap\RAM.$procmux$698_Y [7:0] } = { 16'0000000000000000 $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] $techmap\RAM.$procmux$698_Y [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$710:
Old ports: A=0, B=16711680, Y=$techmap\RAM.$procmux$710_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$710_Y [16]
New connections: { $techmap\RAM.$procmux$710_Y [31:17] $techmap\RAM.$procmux$710_Y [15:0] } = { 8'00000000 $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] $techmap\RAM.$procmux$710_Y [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$722:
Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\RAM.$procmux$722_Y
New ports: A=1'0, B=1'1, Y=$techmap\RAM.$procmux$722_Y [24]
New connections: { $techmap\RAM.$procmux$722_Y [31:25] $techmap\RAM.$procmux$722_Y [23:0] } = { $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] $techmap\RAM.$procmux$722_Y [24] 24'000000000000000000000000 }
New ctrl vector for $pmux cell $techmap\RV32I.$procmux$859: { $techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:506$357_Y $auto$opt_reduce.cc:132:opt_mux$1348 $techmap\RV32I.$procmux$863_CMP $auto$opt_reduce.cc:132:opt_mux$1346 $techmap\RV32I.$procmux$860_CMP }
Consolidated identical input bits for $mux cell $techmap\RV32I.reg32.$procmux$1223:
Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87
New ports: A=1'0, B=1'1, Y=$techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0]
New connections: $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [31:1] = { $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] $techmap\RV32I.reg32.$0$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$77_EN[31:0]$87 [0] }
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$688:
Old ports: A=0, B=$techmap\RAM.$procmux$686_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626
New ports: A=1'0, B=$techmap\RAM.$procmux$686_Y [0], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0]
New connections: $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [31:1] = { 24'000000000000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626 [0] }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$700:
Old ports: A=0, B=$techmap\RAM.$procmux$698_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629
New ports: A=1'0, B=$techmap\RAM.$procmux$698_Y [8], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [31:9] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [7:0] } = { 16'0000000000000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629 [8] 8'00000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$712:
Old ports: A=0, B=$techmap\RAM.$procmux$710_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632
New ports: A=1'0, B=$techmap\RAM.$procmux$710_Y [16], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [31:17] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [15:0] } = { 8'00000000 $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632 [16] 16'0000000000000000 }
Consolidated identical input bits for $mux cell $techmap\RAM.$procmux$724:
Old ports: A=0, B=$techmap\RAM.$procmux$722_Y, Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635
New ports: A=1'0, B=$techmap\RAM.$procmux$722_Y [24], Y=$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24]
New connections: { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [31:25] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [23:0] } = { $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] $techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:282$615_EN[31:0]$635 [24] 24'000000000000000000000000 }
Optimizing cells in module \SOCnexpo.
Performed a total of 15 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \UART_RX.rcv = 1'0 to constant driver in module SOCnexpo.
Promoted 1 init specs to constant drivers.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 32 unused wires.

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.10.16. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$meminit$\MEMROM$SOCnexpoV8_.v:42$400 (MEMROM).
Removed top 21 address bits (of 32) from memory init port SOCnexpo.$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$637 (RAM.memArray).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$116 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$117 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$118 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$119 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 (RV32I.reg32.WORKREG).
Removed top 27 address bits (of 32) from memory init port SOCnexpo.$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 (RV32I.reg32.WORKREG).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$add$SOCnexpoV8_.v:28$366 ($add).
Removed top 24 bits (of 32) from port Y of cell SOCnexpo.$add$SOCnexpoV8_.v:28$366 ($add).
Removed top 17 bits (of 18) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:74$371 ($eq).
Removed top 2 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:77$375 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:78$377 ($eq).
Removed top 1 bits (of 3) from port B of cell SOCnexpo.$eq$SOCnexpoV8_.v:79$379 ($eq).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$procmux$816 ($pmux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$procmux$819_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1205 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.$procmux$1042 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359 ($add).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:178$301 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:101$279 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:100$278 ($eq).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:99$277 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:98$276 ($eq).
Removed top 2 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:97$275 ($eq).
Removed top 3 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:96$274 ($eq).
Removed top 5 bits (of 7) from port B of cell SOCnexpo.$techmap\RV32I.$eq$Procesador_V2.1b/RV32nexpo.v:95$273 ($eq).
Removed top 29 bits (of 32) from port B of cell SOCnexpo.$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$268 ($add).
Removed top 7 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1276 ($dff).
Removed top 8 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1273 ($dff).
Removed top 16 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1270 ($dff).
Removed top 24 bits (of 32) from FF cell SOCnexpo.$techmap\RAM.$procdff$1267 ($dff).
Removed cell SOCnexpo.$techmap\RAM.$procmux$732 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$730 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$728 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$726 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$720 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$718 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$716 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$714 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$708 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$706 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$704 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$702 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$696 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$694 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$692 ($mux).
Removed cell SOCnexpo.$techmap\RAM.$procmux$690 ($mux).
Removed top 1 bits (of 2) from port B of cell SOCnexpo.$techmap\LEDS8_4.$procmux$1233_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell SOCnexpo.$techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 20 bits (of 32) from port Y of cell SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$449 ($add).
Removed top 28 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.$add$uart.v:98$449 ($add).
Removed top 1 bits (of 5) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:210$474 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$473 ($add).
Removed top 27 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:207$473 ($add).
Removed top 1 bits (of 7) from port B of cell SOCnexpo.$techmap\UART_RX.$eq$uart.v:176$467 ($eq).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$466 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.$add$uart.v:172$466 ($add).
Removed top 26 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.$lt$uart.v:171$465 ($lt).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:61$264 ($mux).
Removed top 31 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:60$262 ($mux).
Removed top 2 bits (of 4) from mux cell SOCnexpo.$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:35$255 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$227 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$227 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:61$227 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:61$226 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$224 ($and).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$223 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$223 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$223 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$222 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$220 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$219 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$219 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$219 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$217 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$217 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$217 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$216 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$214 ($xor).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$213 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$213 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$213 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:57$212 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$210 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$210 ($or).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$210 ($or).
Removed top 32 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:56$209 ($mux).
Removed top 1 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$207 ($or).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$207 ($or).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$207 ($or).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$205 ($mux).
Removed top 1 bits (of 33) from mux cell SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:54$203 ($mux).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$202 ($add).
Removed top 1 bits (of 33) from port A of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$195 ($add).
Removed top 32 bits (of 33) from port B of cell SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$194 ($add).
Removed top 1 bits (of 33) from port Y of cell SOCnexpo.$techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$192 ($sshr).
Removed top 7 bits (of 8) from port A of cell SOCnexpo.$techmap\RV32I.alu.$shl$Procesador_V2.1b/ALU.v:37$189 ($shl).
Removed top 31 bits (of 32) from FF cell SOCnexpo.$techmap\RV32I.reg32.$procdff$1341 ($dff).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1227 ($mux).
Removed cell SOCnexpo.$techmap\RV32I.reg32.$procmux$1225 ($mux).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$646 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$646 ($add).
Removed top 31 bits (of 32) from port B of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$646 ($add).
Removed top 25 bits (of 32) from port Y of cell SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$646 ($add).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1207 ($mux).
Removed top 7 bits (of 24) from FF cell SOCnexpo.$techmap\RAM.$procdff$1273 ($dff).
Removed top 7 bits (of 16) from FF cell SOCnexpo.$techmap\RAM.$procdff$1270 ($dff).
Removed top 7 bits (of 8) from FF cell SOCnexpo.$techmap\RAM.$procdff$1267 ($dff).
Removed top 12 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1209 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1211 ($mux).
Removed top 1 bits (of 32) from mux cell SOCnexpo.$techmap\RV32I.$procmux$1213 ($mux).
Removed top 20 bits (of 32) from wire SOCnexpo.$techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2_Y.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:279$612_EN[31:0]$626.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_DATA[31:0]$628.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:280$613_EN[31:0]$629.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_DATA[31:0]$631.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$0$memwr$\memArray$SOCnexpoV8_.v:281$614_EN[31:0]$632.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$612_EN.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$613_EN.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$614_EN.
Removed top 24 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$686_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$698_Y.
Removed top 16 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$702_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$710_Y.
Removed top 8 bits (of 32) from wire SOCnexpo.$techmap\RAM.$procmux$714_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$202_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$and$Procesador_V2.1b/ALU.v:61$224_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:55$207_Y.
Removed top 14 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:56$210_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:57$213_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:58$217_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:59$219_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$220_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$or$Procesador_V2.1b/ALU.v:60$223_Y.
Removed top 21 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:55$206_Y.
Removed top 1 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:58$216_Y.
Removed top 5 bits (of 32) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:59$218_Y.
Removed top 6 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$ternary$Procesador_V2.1b/ALU.v:60$222_Y.
Removed top 7 bits (of 33) from wire SOCnexpo.$techmap\RV32I.alu.$xor$Procesador_V2.1b/ALU.v:58$214_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.$add$uart.v:172$466_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_RX.bclk.$add$uart.v:39$646_Y.
Removed top 25 bits (of 32) from wire SOCnexpo.$techmap\UART_TX.bclk.$add$uart.v:39$646_Y.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_funct7.
Removed top 1 bits (of 8) from wire SOCnexpo.RV32I.D_opcode.
Removed top 12 bits (of 16) from wire SOCnexpo.RV32I.load.data_half.
Removed top 23 bits (of 32) from wire SOCnexpo.UART_data.
Removed top 1 bits (of 32) from wire SOCnexpo.palabra.

4.12. Executing PEEPOPT pass (run peephole optimizers).

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 59 unused wires.

4.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module SOCnexpo that may be considered for resource sharing.
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82 ($memrd):
Found 1 activation_patterns using ctrl signal { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y \RV32I.Stall_F }.
Found 1 candidates: $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79
Analyzing resource sharing with $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79 ($memrd):
Found 1 activation_patterns using ctrl signal { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y \RV32I.Stall_F }.
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82: { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y \RV32I.Stall_F } = 2'10
Activation pattern for cell $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79: { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y \RV32I.Stall_F } = 2'10
Size of SAT problem: 27 cells, 451 variables, 1140 clauses
According to the SAT solver this pair of cells can not be shared.
Model from SAT solver: { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y \RV32I.Stall_F } = 3'110
Analyzing resource sharing options for $techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79 ($memrd):
Found 1 activation_patterns using ctrl signal { $techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y \RV32I.Stall_F }.
No candidates found.
Analyzing resource sharing options for $techmap\RV32I.alu.$sshr$Procesador_V2.1b/ALU.v:43$192 ($sshr):
Found 4 activation_patterns using ctrl signal { \RV32I.alu.funcionIs [5] \RV32I.alu.funcionIs [1] \RV32I.DE_isJALR \RV32I.DE_Jump \RV32I.E_JumpOrBranch \RV32I.halt }.
No candidates found.

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SOCnexpo:
creating $macc model for $add$SOCnexpoV8_.v:28$366 ($add).
creating $macc model for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$323 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361 ($add).
creating $macc model for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$268 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$194 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$195 ($add).
creating $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$202 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:172$466 ($add).
creating $macc model for $techmap\UART_RX.$add$uart.v:207$473 ($add).
creating $macc model for $techmap\UART_RX.bclk.$add$uart.v:39$646 ($add).
creating $macc model for $techmap\UART_TX.$add$uart.v:98$449 ($add).
creating $macc model for $techmap\UART_TX.bclk.$add$uart.v:39$646 ($add).
merging $macc model for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$194 into $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$195.
creating $alu model for $macc $techmap\UART_TX.$add$uart.v:98$449.
creating $alu model for $macc $techmap\UART_RX.bclk.$add$uart.v:39$646.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:207$473.
creating $alu model for $macc $techmap\UART_RX.$add$uart.v:172$466.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$202.
creating $alu model for $macc $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$195.
creating $alu model for $macc $techmap\UART_TX.bclk.$add$uart.v:39$646.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$268.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359.
creating $alu model for $macc $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$323.
creating $alu model for $macc $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2.
creating $alu model for $macc $add$SOCnexpoV8_.v:28$366.
creating $alu model for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3 ($le): new $alu
creating $alu model for $techmap\UART_RX.$lt$uart.v:171$465 ($lt): new $alu
creating $alu model for $techmap\UART_RX.$eq$uart.v:176$467 ($eq): merged with $techmap\UART_RX.$lt$uart.v:171$465.
creating $alu cell for $techmap\UART_RX.$lt$uart.v:171$465, $techmap\UART_RX.$eq$uart.v:176$467: $auto$alumacc.cc:485:replace_alu$1387
creating $alu cell for $techmap\LEDS8_4.$le$ControladorMatrizLed.v:38$3: $auto$alumacc.cc:485:replace_alu$1398
creating $alu cell for $add$SOCnexpoV8_.v:28$366: $auto$alumacc.cc:485:replace_alu$1411
creating $alu cell for $techmap\LEDS8_4.$add$ControladorMatrizLed.v:28$2: $auto$alumacc.cc:485:replace_alu$1414
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:317$323: $auto$alumacc.cc:485:replace_alu$1417
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359: $auto$alumacc.cc:485:replace_alu$1420
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361: $auto$alumacc.cc:485:replace_alu$1423
creating $alu cell for $techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:56$268: $auto$alumacc.cc:485:replace_alu$1426
creating $alu cell for $techmap\UART_TX.bclk.$add$uart.v:39$646: $auto$alumacc.cc:485:replace_alu$1429
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:46$195: $auto$alumacc.cc:485:replace_alu$1432
creating $alu cell for $techmap\RV32I.alu.$add$Procesador_V2.1b/ALU.v:54$202: $auto$alumacc.cc:485:replace_alu$1435
creating $alu cell for $techmap\UART_RX.$add$uart.v:172$466: $auto$alumacc.cc:485:replace_alu$1438
creating $alu cell for $techmap\UART_RX.$add$uart.v:207$473: $auto$alumacc.cc:485:replace_alu$1441
creating $alu cell for $techmap\UART_RX.bclk.$add$uart.v:39$646: $auto$alumacc.cc:485:replace_alu$1444
creating $alu cell for $techmap\UART_TX.$add$uart.v:98$449: $auto$alumacc.cc:485:replace_alu$1447
created 15 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 3 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$1409: { $auto$rtlil.cc:1862:Not$1408 $auto$rtlil.cc:1865:ReduceAnd$1404 }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1403: { $auto$alumacc.cc:501:replace_alu$1399 [0] $auto$alumacc.cc:501:replace_alu$1399 [1] $auto$alumacc.cc:501:replace_alu$1399 [2] $auto$alumacc.cc:501:replace_alu$1399 [3] $auto$alumacc.cc:501:replace_alu$1399 [4] $auto$alumacc.cc:501:replace_alu$1399 [5] $auto$alumacc.cc:501:replace_alu$1399 [6] $auto$alumacc.cc:501:replace_alu$1399 [7] $auto$alumacc.cc:501:replace_alu$1399 [8] $auto$alumacc.cc:501:replace_alu$1399 [9] }
New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1392: { $auto$alumacc.cc:501:replace_alu$1388 [0] $auto$alumacc.cc:501:replace_alu$1388 [1] $auto$alumacc.cc:501:replace_alu$1388 [2] $auto$alumacc.cc:501:replace_alu$1388 [3] $auto$alumacc.cc:501:replace_alu$1388 [4] $auto$alumacc.cc:501:replace_alu$1388 [5] $auto$alumacc.cc:501:replace_alu$1388 [6] }
Optimizing cells in module \SOCnexpo.
Performed a total of 3 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 8 unused wires.

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.9. Rerunning OPT passes. (Maybe there is more to do..)

4.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.19.16. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SOCnexpo.LEDS8_4.act_row as FSM state register:
Register is connected to module port.
Users of register don't seem to benefit from recoding.

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$638' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$639' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$640' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$641' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$120' in module `\SOCnexpo': merged $dff to cell.
Checking cell `$memrd$\MEMROM$SOCnexpoV8_.v:47$370' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$636' in module `\SOCnexpo': merged data $dff to cell.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79' in module `\SOCnexpo': no (compatible) $dff found.
Checking cell `$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82' in module `\SOCnexpo': no (compatible) $dff found.

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 16 unused cells and 18 unused wires.

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory SOCnexpo.RAM.memArray by address:
New clock domain: posedge \clk12MHz
Port 0 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:279$638) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000000000000011111111
Port 1 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:280$639) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000000000001111111100000000
Merging port 0 into this one.
Active bits: 00000000000000001111111111111111
Port 2 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:281$640) has addr \RV32I.EM_resultado [12:2].
Active bits: 00000000111111110000000000000000
Merging port 1 into this one.
Active bits: 00000000111111111111111111111111
Port 3 ($techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$641) has addr \RV32I.EM_resultado [12:2].
Active bits: 11111111000000000000000000000000
Merging port 2 into this one.
Active bits: 11111111111111111111111111111111

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\MEMROM' in module `\SOCnexpo':
$meminit$\MEMROM$SOCnexpoV8_.v:42$400 ($meminit)
$memrd$\MEMROM$SOCnexpoV8_.v:47$370 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RAM.memArray' in module `\SOCnexpo':
$techmap\RAM.$meminit$\memArray$SOCnexpoV8_.v:273$637 ($meminit)
$techmap\RAM.$memwr$\memArray$SOCnexpoV8_.v:282$641 ($memwr)
$techmap\RAM.$memrd$\memArray$SOCnexpoV8_.v:284$636 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\RV32I.reg32.WORKREG' in module `\SOCnexpo':
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$88 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$89 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$90 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$91 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$92 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$93 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$94 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$95 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$96 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$97 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$98 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$99 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$100 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$101 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$102 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$103 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$104 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$105 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$106 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$107 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$108 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$109 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$110 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$111 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$112 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$113 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$114 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$115 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$116 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$117 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$118 ($meminit)
$techmap\RV32I.reg32.$meminit$\WORKREG$Procesador_V2.1b/registros_32.v:29$119 ($meminit)
$techmap\RV32I.reg32.$memwr$\WORKREG$Procesador_V2.1b/registros_32.v:42$120 ($memwr)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82 ($memrd)
$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79 ($memrd)

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing SOCnexpo.MEMROM:
Properties: ports=1 bits=65536 rports=1 wports=0 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: MEMROM.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: MEMROM.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: MEMROM.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: MEMROM.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: MEMROM.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: MEMROM.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: MEMROM.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: MEMROM.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: MEMROM.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: MEMROM.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: MEMROM.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: MEMROM.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: MEMROM.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: MEMROM.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: MEMROM.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: MEMROM.15.0.0
Processing SOCnexpo.RAM.memArray:
Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Updated properties: dups=1 waste=0 efficiency=100
Storing for later selection.
Selecting best of 4 rules:
Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
Selected rule 2.3 with efficiency 100.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
Write port #0 is in clock domain \clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain \clk12MHz.
Mapped to bram port A1.1.
Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: RAM.memArray.0.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: RAM.memArray.1.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: RAM.memArray.2.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: RAM.memArray.3.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: RAM.memArray.4.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: RAM.memArray.5.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: RAM.memArray.6.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: RAM.memArray.7.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: RAM.memArray.8.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: RAM.memArray.9.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: RAM.memArray.10.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: RAM.memArray.11.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: RAM.memArray.12.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: RAM.memArray.13.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: RAM.memArray.14.0.0
Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: RAM.memArray.15.0.0
Processing SOCnexpo.RV32I.reg32.WORKREG:
Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
Bram geometry: abits=8 dbits=16 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain !~async~.
Bram port A1.1 has incompatible clock type.
Failed to map read port #0.
Mapping to bram type $__ICE40_RAM4K_M0 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
Bram geometry: abits=9 dbits=8 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain !~async~.
Bram port A1.1 has incompatible clock type.
Failed to map read port #0.
Mapping to bram type $__ICE40_RAM4K_M123 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
Bram geometry: abits=10 dbits=4 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
Write port #0 is in clock domain !\clk12MHz.
Mapped to bram port B1.
Read port #0 is in clock domain !~async~.
Bram port A1.1 has incompatible clock type.
Failed to map read port #0.
Mapping to bram type $__ICE40_RAM4K_M123 failed.
Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
Bram geometry: abits=11 dbits=2 wports=0 rports=0
Estimated number of duplicates for more read ports: dups=1
Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
No acceptable bram resources found.

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
Using template $paramod$49da78f14376c226e3f73898b86349d2523b6092\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a8aa7d12844ac8b0d870ac804d4149ae6f078986\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef3795b17e30aa643d5036c6dfc722da236e6e25\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d39ff6d1e4c8175799ee3dc79aed312674933750\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8c9caa9c316a640b79d653050021d5a2b518ca58\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0e44341c6359cd699a4f2624e0c6abd2aaa97866\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d7dc27f0be80a639292a2b7c5f939f4b572c8541\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$253ec975b63a5a47e1562e71285c7fdecc505f28\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$8065e31cc199b6cff6b083f1ad4bbb23eb7038da\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$43e316d8c83333e77d3cda6acbe2e82aee4ba905\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ef61f3b15c1b8a8796d63c7c136e0deeb92ae25a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e7da016e61eb174bc4a157898a70972884970ec1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$11e971eef5d171a268adb0d67074bada7e5847c6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$04a91933b7c4f704d0da0f1a9143463ab94e1526\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1ea0f20111d0936fdb52ae728dd91e890aab8f17\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e316530381baf3e4177deadcaaf0acb6f41e4f8d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$b4fa3dd6f6d32c6c412d9a1a8f9680eb73d43084\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$5b3a546462178891c10942a5739f8be9ea8c9310\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9efb18edb8de02bad1a7094f5e96d3699b439d6d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9c3de4fde3caf232a36174b45213ceae29494249\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ad71a841cb7560dd185296d03b6e23729c25ddb1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c968b0013a165f3634e5c92d29081f0d392b5770\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$97cde197a967de7b4af14f3d3b27b3b7f2ff1eb3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$c299441b407b39a3eed06ffb52e1d5f8b024d123\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$631aa3d8085982bec08e3c6462eb04a92cf6ea98\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3cac6450a894b4e9da8ffe19af6571a02c73b999\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$bbe8445093f44dd5346ea54bfbfffb984fe06ac1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$fe63ec2ab6634e93d6eb73a2d422aa8c63752778\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6583422058d296b054b8f17a5973c9c276116928\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2d99f85ef83aa950a288ec9b60ddf3213e3287b1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a99a0694763cb9c4bfe6aef49cb7fd96bc2d56a2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$19c8f5c5865cd3db63daf576d0474b888e1da522\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44870a8530cb3ab4e7642ea0523cbc6664165311\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$bd5ae792e284658ab9479e6718256c6e5cbe74bd\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d9f430b26a8f802b8897ed6d8702c74f582ca96b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d05de495dde6bb70860f9129064bfff9f6763c10\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$622fc6a661b18ed5b926d36c52950e5152072fad\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dabb5c3961102dbebaf39564c774caa0adba5d45\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3f99c3a72696703ff7cfa334b2933aba4c8d0425\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$44c3ede37ee5e397586e794c35ae8d78d8c226d5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$54aab2e17318fee33c9f5f74decaf5df4782f578\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$48a496dfb2a3148cf50ade5fd1c59eda856af1e7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$1e99678737b2cd4ee98a7e5b173390505a9d3fc4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8d1dd2c7d7f45163b6190bc987af418ed338ad34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0f1abeea0452129e2da1b5b4af3205daf6f62996\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$019ddcf982d74081f554bd2465497fdf78ee4917\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2a28e4b01580b8da3604211d655b7a30cfba2b78\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$8fc1ea870b69862a705dbd6f2c96f45ccc7f768c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d58b47ffcfc063077771eab072f3ca381b742177\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$b03cd6bb204a56f8104ccd8441ff4f1d11137e7a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$902085627fd59a6b268dff8bd9ce895169f304f6\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$84b3f69eba997ca69281cdead1cfd0c79b03fdd3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$3b62b2558518b799c357a045fad41a9b4cc26cca\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a39408acb3a0fc515cdfe0eb701254c4be50fda9\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 781 unused wires.

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \RV32I.reg32.WORKREG in module \SOCnexpo:
created 32 $dff cells and 0 static cells of width 32.
read interface: 0 $dff and 62 $mux cells.
write interface: 32 write mux blocks.

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $pmux cell $procmux$816:
Old ports: A=31'1100001011011000110111101001000, B=93'110111001110101010011010010000001000000010000001101111011001000000000000000000000000000000000, Y=\palabra
New ports: A=7'1011010, B=21'111010000111010000000, Y={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }
New connections: { \palabra [30:19] \palabra [17] \palabra [15:9] \palabra [7] \palabra [4] \palabra [1:0] } = { \palabra [18] \palabra [8] 1'0 \palabra [16] \palabra [16] \palabra [16] \palabra [3] 1'0 \palabra [18] \palabra [8] \palabra [16] \palabra [3] 2'00 \palabra [8] \palabra [6] 1'0 \palabra [8] \palabra [8] \palabra [6] 4'0000 }
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1205:
Old ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] \RV32I.FD_instr [30:21] 1'0 }, Y=$techmap\RV32I.$procmux$1205_Y [19:0]
New ports: A={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [20] }, B={ \RV32I.FD_instr [19:12] \RV32I.FD_instr [20] 1'0 }, Y={ $techmap\RV32I.$procmux$1205_Y [19:11] $techmap\RV32I.$procmux$1205_Y [0] }
New connections: $techmap\RV32I.$procmux$1205_Y [10:1] = \RV32I.FD_instr [30:21]
Consolidated identical input bits for $mux cell $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265:
Old ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half \RV32I.load.signo_half $auto$wreduce.cc:460:run$1382 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y
New ports: A={ \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.signo_byte \RV32I.load.data_byte }, B={ \RV32I.load.signo_half $auto$wreduce.cc:460:run$1382 [15:4] \RV32I.load.data_half }, Y=$techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16:0]
New connections: $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [31:17] = { $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] $techmap\RV32I.load.$ternary$Procesador_V2.1b/interfaz_mem.v:67$265_Y [16] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253:
Old ports: A=4'0011, B=4'1100, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y
New ports: A=2'01, B=2'10, Y={ $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [0] }
New connections: { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [3] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [1] } = { $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [2] $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:33$253_Y [0] }
Consolidated identical input bits for $mux cell $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$254:
Old ports: A=4'0100, B=4'1000, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$254_Y
New ports: A=2'01, B=2'10, Y=$techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$254_Y [3:2]
New connections: $techmap\RV32I.store.$ternary$Procesador_V2.1b/interfaz_mem.v:34$254_Y [1:0] = 2'00
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$386:
Old ports: A=0, B={ 1'0 \palabra }, Y=$ternary$SOCnexpoV8_.v:110$386_Y
New ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$386_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$386_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1207:
Old ports: A=$techmap\RV32I.$procmux$1205_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31:25] \RV32I.FD_instr [11:7] }, Y=$techmap\RV32I.$procmux$1207_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1205_Y [19:11] \RV32I.FD_instr [24:21] $techmap\RV32I.$procmux$1205_Y [0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [11:7] }, Y={ $techmap\RV32I.$procmux$1207_Y [19:11] $techmap\RV32I.$procmux$1207_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1207_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$386:
Old ports: A=31'0000000000000000000000000000000, B=\palabra, Y=$ternary$SOCnexpoV8_.v:110$386_Y [30:0]
New ports: A=7'0000000, B={ \palabra [18] \palabra [16] \palabra [8] \palabra [6:5] \palabra [3:2] }, Y={ $ternary$SOCnexpoV8_.v:110$386_Y [18] $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [6:5] $ternary$SOCnexpoV8_.v:110$386_Y [3:2] }
New connections: { $ternary$SOCnexpoV8_.v:110$386_Y [30:19] $ternary$SOCnexpoV8_.v:110$386_Y [17] $ternary$SOCnexpoV8_.v:110$386_Y [15:9] $ternary$SOCnexpoV8_.v:110$386_Y [7] $ternary$SOCnexpoV8_.v:110$386_Y [4] $ternary$SOCnexpoV8_.v:110$386_Y [1:0] } = { $ternary$SOCnexpoV8_.v:110$386_Y [18] $ternary$SOCnexpoV8_.v:110$386_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [3] 1'0 $ternary$SOCnexpoV8_.v:110$386_Y [18] $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [3] 2'00 $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [6] 1'0 $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [6] 4'0000 }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$387:
Old ports: A=$ternary$SOCnexpoV8_.v:110$386_Y, B={ 23'00000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$387_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$386_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$387_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$387_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $techmap\RV32I.$procmux$1209:
Old ports: A=$techmap\RV32I.$procmux$1207_Y [19:0], B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [30:25] \RV32I.FD_instr [11:8] 1'0 }, Y=$techmap\RV32I.$procmux$1209_Y [19:0]
New ports: A={ $techmap\RV32I.$procmux$1207_Y [19:11] $techmap\RV32I.$procmux$1207_Y [4:0] }, B={ \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [31] \RV32I.FD_instr [7] \RV32I.FD_instr [11:8] 1'0 }, Y={ $techmap\RV32I.$procmux$1209_Y [19:11] $techmap\RV32I.$procmux$1209_Y [4:0] }
New connections: $techmap\RV32I.$procmux$1209_Y [10:5] = \RV32I.FD_instr [30:25]
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$387:
Old ports: A=$ternary$SOCnexpoV8_.v:110$386_Y [30:0], B={ 22'0000000000000000000000 \tx_ready \UART_RX.data }, Y=$ternary$SOCnexpoV8_.v:110$387_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$386_Y [3] $ternary$SOCnexpoV8_.v:110$386_Y [18] $ternary$SOCnexpoV8_.v:110$386_Y [16] $ternary$SOCnexpoV8_.v:110$386_Y [8] $ternary$SOCnexpoV8_.v:110$386_Y [6] $ternary$SOCnexpoV8_.v:110$386_Y [8] 1'0 $ternary$SOCnexpoV8_.v:110$386_Y [6:5] 1'0 $ternary$SOCnexpoV8_.v:110$386_Y [3:2] 2'00 }, B={ 5'00000 \tx_ready \UART_RX.data }, Y={ $ternary$SOCnexpoV8_.v:110$387_Y [19:18] $ternary$SOCnexpoV8_.v:110$387_Y [16] $ternary$SOCnexpoV8_.v:110$387_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$387_Y [30:20] $ternary$SOCnexpoV8_.v:110$387_Y [17] $ternary$SOCnexpoV8_.v:110$387_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$387_Y [18] $ternary$SOCnexpoV8_.v:110$387_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$387_Y [16] $ternary$SOCnexpoV8_.v:110$387_Y [16] $ternary$SOCnexpoV8_.v:110$387_Y [16] $ternary$SOCnexpoV8_.v:110$387_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$387_Y [18] $ternary$SOCnexpoV8_.v:110$387_Y [10] $ternary$SOCnexpoV8_.v:110$387_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$387_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$387_Y [10] }
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$388:
Old ports: A=$ternary$SOCnexpoV8_.v:110$387_Y, B={ 31'0000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$388_Y
New ports: A=$ternary$SOCnexpoV8_.v:110$387_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$388_Y [30:0]
New connections: $ternary$SOCnexpoV8_.v:110$388_Y [31] = 1'0
Optimizing cells in module \SOCnexpo.
Consolidated identical input bits for $mux cell $ternary$SOCnexpoV8_.v:110$388:
Old ports: A=$ternary$SOCnexpoV8_.v:110$387_Y [30:0], B={ 30'000000000000000000000000000000 \leds_en }, Y=$ternary$SOCnexpoV8_.v:110$388_Y [30:0]
New ports: A={ $ternary$SOCnexpoV8_.v:110$387_Y [19:18] $ternary$SOCnexpoV8_.v:110$387_Y [16] $ternary$SOCnexpoV8_.v:110$387_Y [10:0] }, B={ 13'0000000000000 \leds_en }, Y={ $ternary$SOCnexpoV8_.v:110$388_Y [19:18] $ternary$SOCnexpoV8_.v:110$388_Y [16] $ternary$SOCnexpoV8_.v:110$388_Y [10:0] }
New connections: { $ternary$SOCnexpoV8_.v:110$388_Y [30:20] $ternary$SOCnexpoV8_.v:110$388_Y [17] $ternary$SOCnexpoV8_.v:110$388_Y [15:11] } = { $ternary$SOCnexpoV8_.v:110$388_Y [18] $ternary$SOCnexpoV8_.v:110$388_Y [10] 1'0 $ternary$SOCnexpoV8_.v:110$388_Y [16] $ternary$SOCnexpoV8_.v:110$388_Y [16] $ternary$SOCnexpoV8_.v:110$388_Y [16] $ternary$SOCnexpoV8_.v:110$388_Y [19] 1'0 $ternary$SOCnexpoV8_.v:110$388_Y [18] $ternary$SOCnexpoV8_.v:110$388_Y [10] $ternary$SOCnexpoV8_.v:110$388_Y [16] 2'00 $ternary$SOCnexpoV8_.v:110$388_Y [10:9] 1'0 $ternary$SOCnexpoV8_.v:110$388_Y [10] }
Optimizing cells in module \SOCnexpo.
Performed a total of 13 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 0 unused cells and 102 unused wires.

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SOCnexpo..
Creating internal representation of mux trees.
Evaluating internal representation of mux trees.
Analyzing evaluation results.
Removed 0 multiplexer ports.

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Optimizing cells in module \SOCnexpo.
Performed a total of 0 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.29.16. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=12\Y_WIDTH=12 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$2c522b46cc21505f45a595eaa4706e490799228e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.

4.32. Executing ICE40_OPT pass (performing simple optimizations).

4.32.1. Running ICE40 specific optimizations.

4.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 209 cells.

4.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 328 unused cells and 496 unused wires.

4.32.6. Rerunning OPT passes. (Removed registers in this run.)

4.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1387.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1387.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1398.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1398.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1411.slice[0].carry: CO=\Espera [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1414.slice[0].carry: CO=\LEDS8_4.timer [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1420.slice[0].carry: CO=\RV32I.cycle [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1423.slice[0].carry: CO=\RV32I.instret [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1426.slice[0].carry: CO=\RV32I.F_pc [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1429.slice[0].carry: CO=\UART_TX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1432.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1432.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1438.slice[0].carry: CO=\UART_RX.div2counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1441.slice[0].carry: CO=\UART_RX.cont [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1444.slice[0].carry: CO=\UART_RX.bclk.divcounter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) SOCnexpo.$auto$alumacc.cc:485:replace_alu$1447.slice[0].carry: CO=\UART_TX.bits [0]

4.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 2 unused cells and 1 unused wires.

4.32.12. Rerunning OPT passes. (Removed registers in this run.)

4.32.13. Running ICE40 specific optimizations.

4.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.32.18. Finished OPT passes. (There is nothing left to do.)

4.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
$_DFF_PP1_ -> $__DFFE_PP1
$_DFF_PP0_ -> $__DFFE_PP0
$_DFF_PN1_ -> $__DFFE_PN1
$_DFF_PN0_ -> $__DFFE_PN0
$_DFF_NP1_ -> $__DFFE_NP1
$_DFF_NP0_ -> $__DFFE_NP0
$_DFF_NN1_ -> $__DFFE_NN1
$_DFF_NN0_ -> $__DFFE_NN0
$_DFF_N_ -> $_DFFE_NP_
$_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module SOCnexpo:
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10108 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [0] -> \RV32I.reg32.WORKREG[26] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10109 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [1] -> \RV32I.reg32.WORKREG[26] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10110 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [2] -> \RV32I.reg32.WORKREG[26] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10111 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [3] -> \RV32I.reg32.WORKREG[26] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10112 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [4] -> \RV32I.reg32.WORKREG[26] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10113 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [5] -> \RV32I.reg32.WORKREG[26] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10114 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [6] -> \RV32I.reg32.WORKREG[26] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10115 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [7] -> \RV32I.reg32.WORKREG[26] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10116 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [8] -> \RV32I.reg32.WORKREG[26] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10117 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [9] -> \RV32I.reg32.WORKREG[26] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10118 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [10] -> \RV32I.reg32.WORKREG[26] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10119 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [11] -> \RV32I.reg32.WORKREG[26] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10120 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [12] -> \RV32I.reg32.WORKREG[26] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10121 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [13] -> \RV32I.reg32.WORKREG[26] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10122 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [14] -> \RV32I.reg32.WORKREG[26] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10123 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [15] -> \RV32I.reg32.WORKREG[26] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10124 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [16] -> \RV32I.reg32.WORKREG[26] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10125 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [17] -> \RV32I.reg32.WORKREG[26] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10126 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [18] -> \RV32I.reg32.WORKREG[26] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10127 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [19] -> \RV32I.reg32.WORKREG[26] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10128 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [20] -> \RV32I.reg32.WORKREG[26] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10129 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [21] -> \RV32I.reg32.WORKREG[26] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10130 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [22] -> \RV32I.reg32.WORKREG[26] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10131 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [23] -> \RV32I.reg32.WORKREG[26] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10132 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [24] -> \RV32I.reg32.WORKREG[26] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10133 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [25] -> \RV32I.reg32.WORKREG[26] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10134 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [26] -> \RV32I.reg32.WORKREG[26] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10135 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [27] -> \RV32I.reg32.WORKREG[26] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10136 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [28] -> \RV32I.reg32.WORKREG[26] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10137 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [29] -> \RV32I.reg32.WORKREG[26] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10138 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [30] -> \RV32I.reg32.WORKREG[26] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10139 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[26][0][0]$y$2052 [31] -> \RV32I.reg32.WORKREG[26] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11243 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [0] -> \RV32I.reg32.WORKREG[17] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11244 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [1] -> \RV32I.reg32.WORKREG[17] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11245 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [2] -> \RV32I.reg32.WORKREG[17] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11246 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [3] -> \RV32I.reg32.WORKREG[17] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11247 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [4] -> \RV32I.reg32.WORKREG[17] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11248 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [5] -> \RV32I.reg32.WORKREG[17] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11249 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [6] -> \RV32I.reg32.WORKREG[17] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11250 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [7] -> \RV32I.reg32.WORKREG[17] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11251 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [8] -> \RV32I.reg32.WORKREG[17] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11252 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [9] -> \RV32I.reg32.WORKREG[17] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11253 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [10] -> \RV32I.reg32.WORKREG[17] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11254 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [11] -> \RV32I.reg32.WORKREG[17] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11255 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [12] -> \RV32I.reg32.WORKREG[17] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11256 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [13] -> \RV32I.reg32.WORKREG[17] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11257 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [14] -> \RV32I.reg32.WORKREG[17] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11258 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [15] -> \RV32I.reg32.WORKREG[17] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11259 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [16] -> \RV32I.reg32.WORKREG[17] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11260 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [17] -> \RV32I.reg32.WORKREG[17] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11261 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [18] -> \RV32I.reg32.WORKREG[17] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11262 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [19] -> \RV32I.reg32.WORKREG[17] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11263 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [20] -> \RV32I.reg32.WORKREG[17] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11264 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [21] -> \RV32I.reg32.WORKREG[17] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11265 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [22] -> \RV32I.reg32.WORKREG[17] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11266 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [23] -> \RV32I.reg32.WORKREG[17] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11267 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [24] -> \RV32I.reg32.WORKREG[17] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11268 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [25] -> \RV32I.reg32.WORKREG[17] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11269 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [26] -> \RV32I.reg32.WORKREG[17] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11270 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [27] -> \RV32I.reg32.WORKREG[17] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11271 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [28] -> \RV32I.reg32.WORKREG[17] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11272 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [29] -> \RV32I.reg32.WORKREG[17] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11273 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [30] -> \RV32I.reg32.WORKREG[17] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11274 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[17][0][0]$y$1992 [31] -> \RV32I.reg32.WORKREG[17] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11275 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [0] -> \RV32I.reg32.WORKREG[6] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11276 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [1] -> \RV32I.reg32.WORKREG[6] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11277 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [2] -> \RV32I.reg32.WORKREG[6] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11278 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [3] -> \RV32I.reg32.WORKREG[6] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11279 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [4] -> \RV32I.reg32.WORKREG[6] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11280 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [5] -> \RV32I.reg32.WORKREG[6] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11281 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [6] -> \RV32I.reg32.WORKREG[6] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11282 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [7] -> \RV32I.reg32.WORKREG[6] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11283 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [8] -> \RV32I.reg32.WORKREG[6] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11284 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [9] -> \RV32I.reg32.WORKREG[6] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11285 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [10] -> \RV32I.reg32.WORKREG[6] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11286 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [11] -> \RV32I.reg32.WORKREG[6] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11287 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [12] -> \RV32I.reg32.WORKREG[6] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11288 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [13] -> \RV32I.reg32.WORKREG[6] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11289 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [14] -> \RV32I.reg32.WORKREG[6] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11290 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [15] -> \RV32I.reg32.WORKREG[6] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11291 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [16] -> \RV32I.reg32.WORKREG[6] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11292 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [17] -> \RV32I.reg32.WORKREG[6] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11293 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [18] -> \RV32I.reg32.WORKREG[6] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11294 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [19] -> \RV32I.reg32.WORKREG[6] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11295 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [20] -> \RV32I.reg32.WORKREG[6] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11296 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [21] -> \RV32I.reg32.WORKREG[6] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11297 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [22] -> \RV32I.reg32.WORKREG[6] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11298 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [23] -> \RV32I.reg32.WORKREG[6] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11299 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [24] -> \RV32I.reg32.WORKREG[6] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11300 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [25] -> \RV32I.reg32.WORKREG[6] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11301 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [26] -> \RV32I.reg32.WORKREG[6] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11302 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [27] -> \RV32I.reg32.WORKREG[6] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11303 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [28] -> \RV32I.reg32.WORKREG[6] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11304 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [29] -> \RV32I.reg32.WORKREG[6] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11305 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [30] -> \RV32I.reg32.WORKREG[6] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$11306 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[6][0][0]$y$1912 [31] -> \RV32I.reg32.WORKREG[6] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2132 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [0] -> \RV32I.reg32.WORKREG[11] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2133 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [1] -> \RV32I.reg32.WORKREG[11] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2134 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [2] -> \RV32I.reg32.WORKREG[11] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2135 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [3] -> \RV32I.reg32.WORKREG[11] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2136 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [4] -> \RV32I.reg32.WORKREG[11] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2137 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [5] -> \RV32I.reg32.WORKREG[11] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2138 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [6] -> \RV32I.reg32.WORKREG[11] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2139 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [7] -> \RV32I.reg32.WORKREG[11] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2140 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [8] -> \RV32I.reg32.WORKREG[11] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2141 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [9] -> \RV32I.reg32.WORKREG[11] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2142 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [10] -> \RV32I.reg32.WORKREG[11] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2143 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [11] -> \RV32I.reg32.WORKREG[11] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2144 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [12] -> \RV32I.reg32.WORKREG[11] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2145 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [13] -> \RV32I.reg32.WORKREG[11] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2146 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [14] -> \RV32I.reg32.WORKREG[11] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2147 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [15] -> \RV32I.reg32.WORKREG[11] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2148 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [16] -> \RV32I.reg32.WORKREG[11] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2149 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [17] -> \RV32I.reg32.WORKREG[11] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2150 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [18] -> \RV32I.reg32.WORKREG[11] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2151 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [19] -> \RV32I.reg32.WORKREG[11] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2152 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [20] -> \RV32I.reg32.WORKREG[11] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2153 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [21] -> \RV32I.reg32.WORKREG[11] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2154 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [22] -> \RV32I.reg32.WORKREG[11] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2155 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [23] -> \RV32I.reg32.WORKREG[11] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2156 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [24] -> \RV32I.reg32.WORKREG[11] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2157 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [25] -> \RV32I.reg32.WORKREG[11] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2158 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [26] -> \RV32I.reg32.WORKREG[11] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2159 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [27] -> \RV32I.reg32.WORKREG[11] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2160 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [28] -> \RV32I.reg32.WORKREG[11] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2161 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [29] -> \RV32I.reg32.WORKREG[11] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2162 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [30] -> \RV32I.reg32.WORKREG[11] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2163 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[11][0][0]$y$1948 [31] -> \RV32I.reg32.WORKREG[11] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2164 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [0] -> \RV32I.reg32.WORKREG[12] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2165 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [1] -> \RV32I.reg32.WORKREG[12] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2166 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [2] -> \RV32I.reg32.WORKREG[12] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2167 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [3] -> \RV32I.reg32.WORKREG[12] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2168 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [4] -> \RV32I.reg32.WORKREG[12] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2169 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [5] -> \RV32I.reg32.WORKREG[12] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2170 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [6] -> \RV32I.reg32.WORKREG[12] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2171 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [7] -> \RV32I.reg32.WORKREG[12] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2172 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [8] -> \RV32I.reg32.WORKREG[12] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2173 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [9] -> \RV32I.reg32.WORKREG[12] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2174 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [10] -> \RV32I.reg32.WORKREG[12] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2175 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [11] -> \RV32I.reg32.WORKREG[12] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2176 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [12] -> \RV32I.reg32.WORKREG[12] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2177 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [13] -> \RV32I.reg32.WORKREG[12] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2178 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [14] -> \RV32I.reg32.WORKREG[12] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2179 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [15] -> \RV32I.reg32.WORKREG[12] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2180 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [16] -> \RV32I.reg32.WORKREG[12] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2181 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [17] -> \RV32I.reg32.WORKREG[12] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2182 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [18] -> \RV32I.reg32.WORKREG[12] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2183 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [19] -> \RV32I.reg32.WORKREG[12] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2184 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [20] -> \RV32I.reg32.WORKREG[12] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2185 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [21] -> \RV32I.reg32.WORKREG[12] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2186 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [22] -> \RV32I.reg32.WORKREG[12] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2187 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [23] -> \RV32I.reg32.WORKREG[12] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2188 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [24] -> \RV32I.reg32.WORKREG[12] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2189 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [25] -> \RV32I.reg32.WORKREG[12] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2190 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [26] -> \RV32I.reg32.WORKREG[12] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2191 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [27] -> \RV32I.reg32.WORKREG[12] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2192 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [28] -> \RV32I.reg32.WORKREG[12] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2193 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [29] -> \RV32I.reg32.WORKREG[12] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2194 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [30] -> \RV32I.reg32.WORKREG[12] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2195 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[12][0][0]$y$1956 [31] -> \RV32I.reg32.WORKREG[12] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2196 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [0] -> \RV32I.reg32.WORKREG[2] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2197 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [1] -> \RV32I.reg32.WORKREG[2] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2198 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [2] -> \RV32I.reg32.WORKREG[2] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2199 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [3] -> \RV32I.reg32.WORKREG[2] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2200 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [4] -> \RV32I.reg32.WORKREG[2] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2201 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [5] -> \RV32I.reg32.WORKREG[2] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2202 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [6] -> \RV32I.reg32.WORKREG[2] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2203 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [7] -> \RV32I.reg32.WORKREG[2] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2204 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [8] -> \RV32I.reg32.WORKREG[2] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2205 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [9] -> \RV32I.reg32.WORKREG[2] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2206 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [10] -> \RV32I.reg32.WORKREG[2] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2207 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [11] -> \RV32I.reg32.WORKREG[2] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2208 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [12] -> \RV32I.reg32.WORKREG[2] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2209 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [13] -> \RV32I.reg32.WORKREG[2] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2210 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [14] -> \RV32I.reg32.WORKREG[2] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2211 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [15] -> \RV32I.reg32.WORKREG[2] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2212 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [16] -> \RV32I.reg32.WORKREG[2] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2213 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [17] -> \RV32I.reg32.WORKREG[2] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2214 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [18] -> \RV32I.reg32.WORKREG[2] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2215 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [19] -> \RV32I.reg32.WORKREG[2] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2216 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [20] -> \RV32I.reg32.WORKREG[2] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2217 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [21] -> \RV32I.reg32.WORKREG[2] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2218 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [22] -> \RV32I.reg32.WORKREG[2] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2219 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [23] -> \RV32I.reg32.WORKREG[2] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2220 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [24] -> \RV32I.reg32.WORKREG[2] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2221 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [25] -> \RV32I.reg32.WORKREG[2] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2222 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [26] -> \RV32I.reg32.WORKREG[2] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2223 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [27] -> \RV32I.reg32.WORKREG[2] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2224 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [28] -> \RV32I.reg32.WORKREG[2] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2225 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [29] -> \RV32I.reg32.WORKREG[2] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2226 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [30] -> \RV32I.reg32.WORKREG[2] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2227 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[2][0][0]$y$1882 [31] -> \RV32I.reg32.WORKREG[2] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2228 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [0] -> \RV32I.reg32.WORKREG[15] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2229 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [1] -> \RV32I.reg32.WORKREG[15] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2230 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [2] -> \RV32I.reg32.WORKREG[15] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2231 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [3] -> \RV32I.reg32.WORKREG[15] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2232 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [4] -> \RV32I.reg32.WORKREG[15] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2233 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [5] -> \RV32I.reg32.WORKREG[15] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2234 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [6] -> \RV32I.reg32.WORKREG[15] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2235 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [7] -> \RV32I.reg32.WORKREG[15] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2236 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [8] -> \RV32I.reg32.WORKREG[15] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2237 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [9] -> \RV32I.reg32.WORKREG[15] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2238 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [10] -> \RV32I.reg32.WORKREG[15] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2239 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [11] -> \RV32I.reg32.WORKREG[15] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2240 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [12] -> \RV32I.reg32.WORKREG[15] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2241 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [13] -> \RV32I.reg32.WORKREG[15] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2242 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [14] -> \RV32I.reg32.WORKREG[15] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2243 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [15] -> \RV32I.reg32.WORKREG[15] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2244 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [16] -> \RV32I.reg32.WORKREG[15] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2245 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [17] -> \RV32I.reg32.WORKREG[15] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2246 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [18] -> \RV32I.reg32.WORKREG[15] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2247 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [19] -> \RV32I.reg32.WORKREG[15] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2248 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [20] -> \RV32I.reg32.WORKREG[15] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2249 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [21] -> \RV32I.reg32.WORKREG[15] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2250 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [22] -> \RV32I.reg32.WORKREG[15] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2251 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [23] -> \RV32I.reg32.WORKREG[15] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2252 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [24] -> \RV32I.reg32.WORKREG[15] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2253 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [25] -> \RV32I.reg32.WORKREG[15] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2254 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [26] -> \RV32I.reg32.WORKREG[15] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2255 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [27] -> \RV32I.reg32.WORKREG[15] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2256 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [28] -> \RV32I.reg32.WORKREG[15] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2257 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [29] -> \RV32I.reg32.WORKREG[15] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2258 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [30] -> \RV32I.reg32.WORKREG[15] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2259 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[15][0][0]$y$1974 [31] -> \RV32I.reg32.WORKREG[15] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2260 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [0] -> \RV32I.reg32.WORKREG[4] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2261 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [1] -> \RV32I.reg32.WORKREG[4] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2262 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [2] -> \RV32I.reg32.WORKREG[4] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2263 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [3] -> \RV32I.reg32.WORKREG[4] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2264 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [4] -> \RV32I.reg32.WORKREG[4] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2265 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [5] -> \RV32I.reg32.WORKREG[4] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2266 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [6] -> \RV32I.reg32.WORKREG[4] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2267 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [7] -> \RV32I.reg32.WORKREG[4] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2268 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [8] -> \RV32I.reg32.WORKREG[4] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2269 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [9] -> \RV32I.reg32.WORKREG[4] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2270 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [10] -> \RV32I.reg32.WORKREG[4] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2271 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [11] -> \RV32I.reg32.WORKREG[4] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2272 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [12] -> \RV32I.reg32.WORKREG[4] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2273 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [13] -> \RV32I.reg32.WORKREG[4] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2274 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [14] -> \RV32I.reg32.WORKREG[4] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2275 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [15] -> \RV32I.reg32.WORKREG[4] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2276 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [16] -> \RV32I.reg32.WORKREG[4] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2277 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [17] -> \RV32I.reg32.WORKREG[4] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2278 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [18] -> \RV32I.reg32.WORKREG[4] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2279 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [19] -> \RV32I.reg32.WORKREG[4] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2280 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [20] -> \RV32I.reg32.WORKREG[4] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2281 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [21] -> \RV32I.reg32.WORKREG[4] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2282 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [22] -> \RV32I.reg32.WORKREG[4] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2283 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [23] -> \RV32I.reg32.WORKREG[4] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2284 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [24] -> \RV32I.reg32.WORKREG[4] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2285 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [25] -> \RV32I.reg32.WORKREG[4] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2286 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [26] -> \RV32I.reg32.WORKREG[4] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2287 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [27] -> \RV32I.reg32.WORKREG[4] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2288 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [28] -> \RV32I.reg32.WORKREG[4] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2289 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [29] -> \RV32I.reg32.WORKREG[4] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2290 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [30] -> \RV32I.reg32.WORKREG[4] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2291 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[4][0][0]$y$1900 [31] -> \RV32I.reg32.WORKREG[4] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2292 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [0] -> \RV32I.reg32.WORKREG[16] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2293 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [1] -> \RV32I.reg32.WORKREG[16] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2294 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [2] -> \RV32I.reg32.WORKREG[16] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2295 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [3] -> \RV32I.reg32.WORKREG[16] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2296 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [4] -> \RV32I.reg32.WORKREG[16] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2297 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [5] -> \RV32I.reg32.WORKREG[16] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2298 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [6] -> \RV32I.reg32.WORKREG[16] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2299 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [7] -> \RV32I.reg32.WORKREG[16] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2300 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [8] -> \RV32I.reg32.WORKREG[16] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2301 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [9] -> \RV32I.reg32.WORKREG[16] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2302 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [10] -> \RV32I.reg32.WORKREG[16] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2303 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [11] -> \RV32I.reg32.WORKREG[16] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2304 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [12] -> \RV32I.reg32.WORKREG[16] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2305 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [13] -> \RV32I.reg32.WORKREG[16] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2306 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [14] -> \RV32I.reg32.WORKREG[16] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2307 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [15] -> \RV32I.reg32.WORKREG[16] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2308 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [16] -> \RV32I.reg32.WORKREG[16] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2309 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [17] -> \RV32I.reg32.WORKREG[16] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2310 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [18] -> \RV32I.reg32.WORKREG[16] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2311 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [19] -> \RV32I.reg32.WORKREG[16] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2312 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [20] -> \RV32I.reg32.WORKREG[16] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2313 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [21] -> \RV32I.reg32.WORKREG[16] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2314 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [22] -> \RV32I.reg32.WORKREG[16] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2315 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [23] -> \RV32I.reg32.WORKREG[16] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2316 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [24] -> \RV32I.reg32.WORKREG[16] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2317 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [25] -> \RV32I.reg32.WORKREG[16] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2318 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [26] -> \RV32I.reg32.WORKREG[16] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2319 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [27] -> \RV32I.reg32.WORKREG[16] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2320 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [28] -> \RV32I.reg32.WORKREG[16] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2321 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [29] -> \RV32I.reg32.WORKREG[16] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2322 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [30] -> \RV32I.reg32.WORKREG[16] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2323 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[16][0][0]$y$1986 [31] -> \RV32I.reg32.WORKREG[16] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2324 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [0] -> \RV32I.reg32.WORKREG[22] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2325 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [1] -> \RV32I.reg32.WORKREG[22] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2326 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [2] -> \RV32I.reg32.WORKREG[22] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2327 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [3] -> \RV32I.reg32.WORKREG[22] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2328 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [4] -> \RV32I.reg32.WORKREG[22] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2329 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [5] -> \RV32I.reg32.WORKREG[22] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2330 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [6] -> \RV32I.reg32.WORKREG[22] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2331 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [7] -> \RV32I.reg32.WORKREG[22] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2332 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [8] -> \RV32I.reg32.WORKREG[22] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2333 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [9] -> \RV32I.reg32.WORKREG[22] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2334 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [10] -> \RV32I.reg32.WORKREG[22] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2335 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [11] -> \RV32I.reg32.WORKREG[22] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2336 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [12] -> \RV32I.reg32.WORKREG[22] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2337 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [13] -> \RV32I.reg32.WORKREG[22] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2338 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [14] -> \RV32I.reg32.WORKREG[22] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2339 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [15] -> \RV32I.reg32.WORKREG[22] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2340 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [16] -> \RV32I.reg32.WORKREG[22] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2341 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [17] -> \RV32I.reg32.WORKREG[22] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2342 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [18] -> \RV32I.reg32.WORKREG[22] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2343 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [19] -> \RV32I.reg32.WORKREG[22] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2344 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [20] -> \RV32I.reg32.WORKREG[22] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2345 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [21] -> \RV32I.reg32.WORKREG[22] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2346 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [22] -> \RV32I.reg32.WORKREG[22] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2347 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [23] -> \RV32I.reg32.WORKREG[22] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2348 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [24] -> \RV32I.reg32.WORKREG[22] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2349 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [25] -> \RV32I.reg32.WORKREG[22] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2350 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [26] -> \RV32I.reg32.WORKREG[22] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2351 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [27] -> \RV32I.reg32.WORKREG[22] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2352 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [28] -> \RV32I.reg32.WORKREG[22] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2353 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [29] -> \RV32I.reg32.WORKREG[22] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2354 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [30] -> \RV32I.reg32.WORKREG[22] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2355 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[22][0][0]$y$2024 [31] -> \RV32I.reg32.WORKREG[22] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2356 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [0] -> \RV32I.reg32.WORKREG[23] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2357 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [1] -> \RV32I.reg32.WORKREG[23] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2358 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [2] -> \RV32I.reg32.WORKREG[23] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2359 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [3] -> \RV32I.reg32.WORKREG[23] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2360 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [4] -> \RV32I.reg32.WORKREG[23] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2361 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [5] -> \RV32I.reg32.WORKREG[23] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2362 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [6] -> \RV32I.reg32.WORKREG[23] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2363 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [7] -> \RV32I.reg32.WORKREG[23] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2364 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [8] -> \RV32I.reg32.WORKREG[23] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2365 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [9] -> \RV32I.reg32.WORKREG[23] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2366 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [10] -> \RV32I.reg32.WORKREG[23] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2367 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [11] -> \RV32I.reg32.WORKREG[23] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2368 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [12] -> \RV32I.reg32.WORKREG[23] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2369 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [13] -> \RV32I.reg32.WORKREG[23] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2370 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [14] -> \RV32I.reg32.WORKREG[23] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2371 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [15] -> \RV32I.reg32.WORKREG[23] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2372 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [16] -> \RV32I.reg32.WORKREG[23] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2373 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [17] -> \RV32I.reg32.WORKREG[23] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2374 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [18] -> \RV32I.reg32.WORKREG[23] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2375 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [19] -> \RV32I.reg32.WORKREG[23] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2376 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [20] -> \RV32I.reg32.WORKREG[23] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2377 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [21] -> \RV32I.reg32.WORKREG[23] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2378 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [22] -> \RV32I.reg32.WORKREG[23] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2379 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [23] -> \RV32I.reg32.WORKREG[23] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2380 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [24] -> \RV32I.reg32.WORKREG[23] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2381 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [25] -> \RV32I.reg32.WORKREG[23] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2382 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [26] -> \RV32I.reg32.WORKREG[23] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2383 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [27] -> \RV32I.reg32.WORKREG[23] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2384 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [28] -> \RV32I.reg32.WORKREG[23] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2385 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [29] -> \RV32I.reg32.WORKREG[23] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2386 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [30] -> \RV32I.reg32.WORKREG[23] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2387 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[23][0][0]$y$2030 [31] -> \RV32I.reg32.WORKREG[23] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2765 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [0] -> \RV32I.reg32.WORKREG[24] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2766 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [1] -> \RV32I.reg32.WORKREG[24] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2767 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [2] -> \RV32I.reg32.WORKREG[24] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2768 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [3] -> \RV32I.reg32.WORKREG[24] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2769 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [4] -> \RV32I.reg32.WORKREG[24] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2770 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [5] -> \RV32I.reg32.WORKREG[24] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2771 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [6] -> \RV32I.reg32.WORKREG[24] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2772 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [7] -> \RV32I.reg32.WORKREG[24] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2773 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [8] -> \RV32I.reg32.WORKREG[24] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2774 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [9] -> \RV32I.reg32.WORKREG[24] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2775 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [10] -> \RV32I.reg32.WORKREG[24] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2776 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [11] -> \RV32I.reg32.WORKREG[24] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2777 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [12] -> \RV32I.reg32.WORKREG[24] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2778 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [13] -> \RV32I.reg32.WORKREG[24] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2779 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [14] -> \RV32I.reg32.WORKREG[24] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2780 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [15] -> \RV32I.reg32.WORKREG[24] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2781 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [16] -> \RV32I.reg32.WORKREG[24] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2782 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [17] -> \RV32I.reg32.WORKREG[24] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2783 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [18] -> \RV32I.reg32.WORKREG[24] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2784 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [19] -> \RV32I.reg32.WORKREG[24] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2785 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [20] -> \RV32I.reg32.WORKREG[24] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2786 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [21] -> \RV32I.reg32.WORKREG[24] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2787 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [22] -> \RV32I.reg32.WORKREG[24] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2788 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [23] -> \RV32I.reg32.WORKREG[24] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2789 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [24] -> \RV32I.reg32.WORKREG[24] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2790 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [25] -> \RV32I.reg32.WORKREG[24] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2791 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [26] -> \RV32I.reg32.WORKREG[24] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2792 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [27] -> \RV32I.reg32.WORKREG[24] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2793 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [28] -> \RV32I.reg32.WORKREG[24] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2794 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [29] -> \RV32I.reg32.WORKREG[24] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2795 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [30] -> \RV32I.reg32.WORKREG[24] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$2796 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[24][0][0]$y$2040 [31] -> \RV32I.reg32.WORKREG[24] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3820 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [0] -> \RV32I.reg32.WORKREG[1] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3821 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [1] -> \RV32I.reg32.WORKREG[1] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3822 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [2] -> \RV32I.reg32.WORKREG[1] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3823 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [3] -> \RV32I.reg32.WORKREG[1] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3824 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [4] -> \RV32I.reg32.WORKREG[1] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3825 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [5] -> \RV32I.reg32.WORKREG[1] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3826 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [6] -> \RV32I.reg32.WORKREG[1] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3827 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [7] -> \RV32I.reg32.WORKREG[1] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3828 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [8] -> \RV32I.reg32.WORKREG[1] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3829 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [9] -> \RV32I.reg32.WORKREG[1] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3830 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [10] -> \RV32I.reg32.WORKREG[1] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3831 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [11] -> \RV32I.reg32.WORKREG[1] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3832 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [12] -> \RV32I.reg32.WORKREG[1] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3833 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [13] -> \RV32I.reg32.WORKREG[1] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3834 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [14] -> \RV32I.reg32.WORKREG[1] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3835 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [15] -> \RV32I.reg32.WORKREG[1] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3836 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [16] -> \RV32I.reg32.WORKREG[1] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3837 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [17] -> \RV32I.reg32.WORKREG[1] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3838 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [18] -> \RV32I.reg32.WORKREG[1] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3839 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [19] -> \RV32I.reg32.WORKREG[1] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3840 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [20] -> \RV32I.reg32.WORKREG[1] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3841 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [21] -> \RV32I.reg32.WORKREG[1] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3842 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [22] -> \RV32I.reg32.WORKREG[1] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3843 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [23] -> \RV32I.reg32.WORKREG[1] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3844 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [24] -> \RV32I.reg32.WORKREG[1] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3845 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [25] -> \RV32I.reg32.WORKREG[1] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3846 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [26] -> \RV32I.reg32.WORKREG[1] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3847 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [27] -> \RV32I.reg32.WORKREG[1] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3848 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [28] -> \RV32I.reg32.WORKREG[1] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3849 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [29] -> \RV32I.reg32.WORKREG[1] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3850 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [30] -> \RV32I.reg32.WORKREG[1] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3851 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[1][0][0]$y$1872 [31] -> \RV32I.reg32.WORKREG[1] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3852 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [0] -> \RV32I.reg32.WORKREG[14] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3853 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [1] -> \RV32I.reg32.WORKREG[14] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3854 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [2] -> \RV32I.reg32.WORKREG[14] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3855 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [3] -> \RV32I.reg32.WORKREG[14] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3856 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [4] -> \RV32I.reg32.WORKREG[14] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3857 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [5] -> \RV32I.reg32.WORKREG[14] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3858 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [6] -> \RV32I.reg32.WORKREG[14] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3859 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [7] -> \RV32I.reg32.WORKREG[14] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3860 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [8] -> \RV32I.reg32.WORKREG[14] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3861 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [9] -> \RV32I.reg32.WORKREG[14] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3862 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [10] -> \RV32I.reg32.WORKREG[14] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3863 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [11] -> \RV32I.reg32.WORKREG[14] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3864 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [12] -> \RV32I.reg32.WORKREG[14] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3865 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [13] -> \RV32I.reg32.WORKREG[14] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3866 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [14] -> \RV32I.reg32.WORKREG[14] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3867 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [15] -> \RV32I.reg32.WORKREG[14] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3868 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [16] -> \RV32I.reg32.WORKREG[14] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3869 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [17] -> \RV32I.reg32.WORKREG[14] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3870 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [18] -> \RV32I.reg32.WORKREG[14] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3871 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [19] -> \RV32I.reg32.WORKREG[14] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3872 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [20] -> \RV32I.reg32.WORKREG[14] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3873 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [21] -> \RV32I.reg32.WORKREG[14] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3874 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [22] -> \RV32I.reg32.WORKREG[14] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3875 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [23] -> \RV32I.reg32.WORKREG[14] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3876 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [24] -> \RV32I.reg32.WORKREG[14] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3877 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [25] -> \RV32I.reg32.WORKREG[14] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3878 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [26] -> \RV32I.reg32.WORKREG[14] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3879 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [27] -> \RV32I.reg32.WORKREG[14] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3880 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [28] -> \RV32I.reg32.WORKREG[14] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3881 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [29] -> \RV32I.reg32.WORKREG[14] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3882 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [30] -> \RV32I.reg32.WORKREG[14] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3883 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[14][0][0]$y$1968 [31] -> \RV32I.reg32.WORKREG[14] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3884 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [0] -> \RV32I.reg32.WORKREG[5] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3885 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [1] -> \RV32I.reg32.WORKREG[5] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3886 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [2] -> \RV32I.reg32.WORKREG[5] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3887 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [3] -> \RV32I.reg32.WORKREG[5] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3888 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [4] -> \RV32I.reg32.WORKREG[5] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3889 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [5] -> \RV32I.reg32.WORKREG[5] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3890 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [6] -> \RV32I.reg32.WORKREG[5] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3891 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [7] -> \RV32I.reg32.WORKREG[5] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3892 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [8] -> \RV32I.reg32.WORKREG[5] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3893 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [9] -> \RV32I.reg32.WORKREG[5] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3894 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [10] -> \RV32I.reg32.WORKREG[5] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3895 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [11] -> \RV32I.reg32.WORKREG[5] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3896 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [12] -> \RV32I.reg32.WORKREG[5] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3897 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [13] -> \RV32I.reg32.WORKREG[5] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3898 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [14] -> \RV32I.reg32.WORKREG[5] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3899 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [15] -> \RV32I.reg32.WORKREG[5] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3900 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [16] -> \RV32I.reg32.WORKREG[5] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3901 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [17] -> \RV32I.reg32.WORKREG[5] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3902 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [18] -> \RV32I.reg32.WORKREG[5] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3903 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [19] -> \RV32I.reg32.WORKREG[5] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3904 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [20] -> \RV32I.reg32.WORKREG[5] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3905 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [21] -> \RV32I.reg32.WORKREG[5] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3906 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [22] -> \RV32I.reg32.WORKREG[5] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3907 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [23] -> \RV32I.reg32.WORKREG[5] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3908 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [24] -> \RV32I.reg32.WORKREG[5] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3909 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [25] -> \RV32I.reg32.WORKREG[5] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3910 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [26] -> \RV32I.reg32.WORKREG[5] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3911 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [27] -> \RV32I.reg32.WORKREG[5] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3912 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [28] -> \RV32I.reg32.WORKREG[5] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3913 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [29] -> \RV32I.reg32.WORKREG[5] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3914 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [30] -> \RV32I.reg32.WORKREG[5] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3915 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[5][0][0]$y$1906 [31] -> \RV32I.reg32.WORKREG[5] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3916 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [0] -> \RV32I.reg32.WORKREG[3] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3917 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [1] -> \RV32I.reg32.WORKREG[3] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3918 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [2] -> \RV32I.reg32.WORKREG[3] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3919 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [3] -> \RV32I.reg32.WORKREG[3] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3920 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [4] -> \RV32I.reg32.WORKREG[3] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3921 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [5] -> \RV32I.reg32.WORKREG[3] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3922 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [6] -> \RV32I.reg32.WORKREG[3] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3923 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [7] -> \RV32I.reg32.WORKREG[3] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3924 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [8] -> \RV32I.reg32.WORKREG[3] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3925 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [9] -> \RV32I.reg32.WORKREG[3] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3926 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [10] -> \RV32I.reg32.WORKREG[3] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3927 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [11] -> \RV32I.reg32.WORKREG[3] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3928 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [12] -> \RV32I.reg32.WORKREG[3] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3929 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [13] -> \RV32I.reg32.WORKREG[3] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3930 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [14] -> \RV32I.reg32.WORKREG[3] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3931 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [15] -> \RV32I.reg32.WORKREG[3] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3932 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [16] -> \RV32I.reg32.WORKREG[3] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3933 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [17] -> \RV32I.reg32.WORKREG[3] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3934 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [18] -> \RV32I.reg32.WORKREG[3] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3935 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [19] -> \RV32I.reg32.WORKREG[3] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3936 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [20] -> \RV32I.reg32.WORKREG[3] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3937 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [21] -> \RV32I.reg32.WORKREG[3] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3938 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [22] -> \RV32I.reg32.WORKREG[3] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3939 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [23] -> \RV32I.reg32.WORKREG[3] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3940 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [24] -> \RV32I.reg32.WORKREG[3] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3941 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [25] -> \RV32I.reg32.WORKREG[3] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3942 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [26] -> \RV32I.reg32.WORKREG[3] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3943 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [27] -> \RV32I.reg32.WORKREG[3] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3944 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [28] -> \RV32I.reg32.WORKREG[3] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3945 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [29] -> \RV32I.reg32.WORKREG[3] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3946 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [30] -> \RV32I.reg32.WORKREG[3] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3947 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[3][0][0]$y$1890 [31] -> \RV32I.reg32.WORKREG[3] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3948 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [0] -> \RV32I.reg32.WORKREG[13] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3949 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [1] -> \RV32I.reg32.WORKREG[13] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3950 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [2] -> \RV32I.reg32.WORKREG[13] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3951 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [3] -> \RV32I.reg32.WORKREG[13] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3952 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [4] -> \RV32I.reg32.WORKREG[13] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3953 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [5] -> \RV32I.reg32.WORKREG[13] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3954 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [6] -> \RV32I.reg32.WORKREG[13] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3955 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [7] -> \RV32I.reg32.WORKREG[13] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3956 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [8] -> \RV32I.reg32.WORKREG[13] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3957 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [9] -> \RV32I.reg32.WORKREG[13] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3958 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [10] -> \RV32I.reg32.WORKREG[13] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3959 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [11] -> \RV32I.reg32.WORKREG[13] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3960 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [12] -> \RV32I.reg32.WORKREG[13] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3961 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [13] -> \RV32I.reg32.WORKREG[13] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3962 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [14] -> \RV32I.reg32.WORKREG[13] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3963 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [15] -> \RV32I.reg32.WORKREG[13] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3964 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [16] -> \RV32I.reg32.WORKREG[13] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3965 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [17] -> \RV32I.reg32.WORKREG[13] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3966 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [18] -> \RV32I.reg32.WORKREG[13] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3967 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [19] -> \RV32I.reg32.WORKREG[13] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3968 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [20] -> \RV32I.reg32.WORKREG[13] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3969 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [21] -> \RV32I.reg32.WORKREG[13] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3970 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [22] -> \RV32I.reg32.WORKREG[13] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3971 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [23] -> \RV32I.reg32.WORKREG[13] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3972 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [24] -> \RV32I.reg32.WORKREG[13] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3973 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [25] -> \RV32I.reg32.WORKREG[13] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3974 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [26] -> \RV32I.reg32.WORKREG[13] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3975 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [27] -> \RV32I.reg32.WORKREG[13] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3976 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [28] -> \RV32I.reg32.WORKREG[13] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3977 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [29] -> \RV32I.reg32.WORKREG[13] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3978 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [30] -> \RV32I.reg32.WORKREG[13] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3979 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[13][0][0]$y$1962 [31] -> \RV32I.reg32.WORKREG[13] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3980 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [0] -> \RV32I.reg32.WORKREG[19] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3981 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [1] -> \RV32I.reg32.WORKREG[19] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3982 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [2] -> \RV32I.reg32.WORKREG[19] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3983 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [3] -> \RV32I.reg32.WORKREG[19] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3984 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [4] -> \RV32I.reg32.WORKREG[19] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3985 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [5] -> \RV32I.reg32.WORKREG[19] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3986 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [6] -> \RV32I.reg32.WORKREG[19] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3987 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [7] -> \RV32I.reg32.WORKREG[19] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3988 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [8] -> \RV32I.reg32.WORKREG[19] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3989 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [9] -> \RV32I.reg32.WORKREG[19] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3990 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [10] -> \RV32I.reg32.WORKREG[19] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3991 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [11] -> \RV32I.reg32.WORKREG[19] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3992 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [12] -> \RV32I.reg32.WORKREG[19] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3993 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [13] -> \RV32I.reg32.WORKREG[19] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3994 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [14] -> \RV32I.reg32.WORKREG[19] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3995 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [15] -> \RV32I.reg32.WORKREG[19] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3996 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [16] -> \RV32I.reg32.WORKREG[19] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3997 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [17] -> \RV32I.reg32.WORKREG[19] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3998 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [18] -> \RV32I.reg32.WORKREG[19] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$3999 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [19] -> \RV32I.reg32.WORKREG[19] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4000 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [20] -> \RV32I.reg32.WORKREG[19] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4001 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [21] -> \RV32I.reg32.WORKREG[19] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4002 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [22] -> \RV32I.reg32.WORKREG[19] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4003 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [23] -> \RV32I.reg32.WORKREG[19] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4004 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [24] -> \RV32I.reg32.WORKREG[19] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4005 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [25] -> \RV32I.reg32.WORKREG[19] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4006 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [26] -> \RV32I.reg32.WORKREG[19] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4007 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [27] -> \RV32I.reg32.WORKREG[19] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4008 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [28] -> \RV32I.reg32.WORKREG[19] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4009 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [29] -> \RV32I.reg32.WORKREG[19] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4010 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [30] -> \RV32I.reg32.WORKREG[19] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4011 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[19][0][0]$y$2004 [31] -> \RV32I.reg32.WORKREG[19] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4012 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [0] -> \RV32I.reg32.WORKREG[10] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4013 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [1] -> \RV32I.reg32.WORKREG[10] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4014 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [2] -> \RV32I.reg32.WORKREG[10] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4015 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [3] -> \RV32I.reg32.WORKREG[10] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4016 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [4] -> \RV32I.reg32.WORKREG[10] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4017 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [5] -> \RV32I.reg32.WORKREG[10] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4018 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [6] -> \RV32I.reg32.WORKREG[10] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4019 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [7] -> \RV32I.reg32.WORKREG[10] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4020 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [8] -> \RV32I.reg32.WORKREG[10] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4021 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [9] -> \RV32I.reg32.WORKREG[10] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4022 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [10] -> \RV32I.reg32.WORKREG[10] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4023 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [11] -> \RV32I.reg32.WORKREG[10] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4024 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [12] -> \RV32I.reg32.WORKREG[10] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4025 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [13] -> \RV32I.reg32.WORKREG[10] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4026 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [14] -> \RV32I.reg32.WORKREG[10] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4027 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [15] -> \RV32I.reg32.WORKREG[10] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4028 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [16] -> \RV32I.reg32.WORKREG[10] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4029 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [17] -> \RV32I.reg32.WORKREG[10] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4030 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [18] -> \RV32I.reg32.WORKREG[10] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4031 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [19] -> \RV32I.reg32.WORKREG[10] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4032 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [20] -> \RV32I.reg32.WORKREG[10] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4033 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [21] -> \RV32I.reg32.WORKREG[10] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4034 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [22] -> \RV32I.reg32.WORKREG[10] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4035 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [23] -> \RV32I.reg32.WORKREG[10] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4036 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [24] -> \RV32I.reg32.WORKREG[10] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4037 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [25] -> \RV32I.reg32.WORKREG[10] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4038 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [26] -> \RV32I.reg32.WORKREG[10] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4039 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [27] -> \RV32I.reg32.WORKREG[10] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4040 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [28] -> \RV32I.reg32.WORKREG[10] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4041 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [29] -> \RV32I.reg32.WORKREG[10] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4042 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [30] -> \RV32I.reg32.WORKREG[10] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4043 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[10][0][0]$y$1942 [31] -> \RV32I.reg32.WORKREG[10] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4044 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [0] -> \RV32I.reg32.WORKREG[7] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4045 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [1] -> \RV32I.reg32.WORKREG[7] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4046 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [2] -> \RV32I.reg32.WORKREG[7] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4047 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [3] -> \RV32I.reg32.WORKREG[7] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4048 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [4] -> \RV32I.reg32.WORKREG[7] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4049 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [5] -> \RV32I.reg32.WORKREG[7] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4050 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [6] -> \RV32I.reg32.WORKREG[7] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4051 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [7] -> \RV32I.reg32.WORKREG[7] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4052 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [8] -> \RV32I.reg32.WORKREG[7] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4053 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [9] -> \RV32I.reg32.WORKREG[7] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4054 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [10] -> \RV32I.reg32.WORKREG[7] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4055 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [11] -> \RV32I.reg32.WORKREG[7] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4056 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [12] -> \RV32I.reg32.WORKREG[7] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4057 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [13] -> \RV32I.reg32.WORKREG[7] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4058 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [14] -> \RV32I.reg32.WORKREG[7] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4059 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [15] -> \RV32I.reg32.WORKREG[7] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4060 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [16] -> \RV32I.reg32.WORKREG[7] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4061 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [17] -> \RV32I.reg32.WORKREG[7] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [18] -> \RV32I.reg32.WORKREG[7] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [19] -> \RV32I.reg32.WORKREG[7] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [20] -> \RV32I.reg32.WORKREG[7] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [21] -> \RV32I.reg32.WORKREG[7] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [22] -> \RV32I.reg32.WORKREG[7] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [23] -> \RV32I.reg32.WORKREG[7] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [24] -> \RV32I.reg32.WORKREG[7] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [25] -> \RV32I.reg32.WORKREG[7] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [26] -> \RV32I.reg32.WORKREG[7] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [27] -> \RV32I.reg32.WORKREG[7] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [28] -> \RV32I.reg32.WORKREG[7] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4073 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [29] -> \RV32I.reg32.WORKREG[7] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4074 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [30] -> \RV32I.reg32.WORKREG[7] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4075 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[7][0][0]$y$1918 [31] -> \RV32I.reg32.WORKREG[7] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4076 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [0] -> \RV32I.reg32.WORKREG[8] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4077 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [1] -> \RV32I.reg32.WORKREG[8] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4078 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [2] -> \RV32I.reg32.WORKREG[8] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4079 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [3] -> \RV32I.reg32.WORKREG[8] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [4] -> \RV32I.reg32.WORKREG[8] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4081 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [5] -> \RV32I.reg32.WORKREG[8] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4082 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [6] -> \RV32I.reg32.WORKREG[8] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4083 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [7] -> \RV32I.reg32.WORKREG[8] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4084 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [8] -> \RV32I.reg32.WORKREG[8] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4085 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [9] -> \RV32I.reg32.WORKREG[8] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4086 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [10] -> \RV32I.reg32.WORKREG[8] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4087 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [11] -> \RV32I.reg32.WORKREG[8] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4088 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [12] -> \RV32I.reg32.WORKREG[8] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4089 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [13] -> \RV32I.reg32.WORKREG[8] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4090 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [14] -> \RV32I.reg32.WORKREG[8] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4091 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [15] -> \RV32I.reg32.WORKREG[8] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4092 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [16] -> \RV32I.reg32.WORKREG[8] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4093 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [17] -> \RV32I.reg32.WORKREG[8] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4094 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [18] -> \RV32I.reg32.WORKREG[8] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4095 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [19] -> \RV32I.reg32.WORKREG[8] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4096 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [20] -> \RV32I.reg32.WORKREG[8] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4097 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [21] -> \RV32I.reg32.WORKREG[8] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4098 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [22] -> \RV32I.reg32.WORKREG[8] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4099 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [23] -> \RV32I.reg32.WORKREG[8] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4100 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [24] -> \RV32I.reg32.WORKREG[8] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4101 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [25] -> \RV32I.reg32.WORKREG[8] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4102 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [26] -> \RV32I.reg32.WORKREG[8] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4103 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [27] -> \RV32I.reg32.WORKREG[8] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4104 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [28] -> \RV32I.reg32.WORKREG[8] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4105 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [29] -> \RV32I.reg32.WORKREG[8] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4106 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [30] -> \RV32I.reg32.WORKREG[8] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4107 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[8][0][0]$y$1930 [31] -> \RV32I.reg32.WORKREG[8] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4108 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [0] -> \RV32I.reg32.WORKREG[18] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4109 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [1] -> \RV32I.reg32.WORKREG[18] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4110 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [2] -> \RV32I.reg32.WORKREG[18] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4111 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [3] -> \RV32I.reg32.WORKREG[18] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4112 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [4] -> \RV32I.reg32.WORKREG[18] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4113 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [5] -> \RV32I.reg32.WORKREG[18] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4114 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [6] -> \RV32I.reg32.WORKREG[18] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4115 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [7] -> \RV32I.reg32.WORKREG[18] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4116 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [8] -> \RV32I.reg32.WORKREG[18] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4117 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [9] -> \RV32I.reg32.WORKREG[18] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4118 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [10] -> \RV32I.reg32.WORKREG[18] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4119 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [11] -> \RV32I.reg32.WORKREG[18] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4120 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [12] -> \RV32I.reg32.WORKREG[18] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4121 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [13] -> \RV32I.reg32.WORKREG[18] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4122 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [14] -> \RV32I.reg32.WORKREG[18] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4123 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [15] -> \RV32I.reg32.WORKREG[18] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4124 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [16] -> \RV32I.reg32.WORKREG[18] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4125 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [17] -> \RV32I.reg32.WORKREG[18] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4126 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [18] -> \RV32I.reg32.WORKREG[18] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4127 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [19] -> \RV32I.reg32.WORKREG[18] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4128 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [20] -> \RV32I.reg32.WORKREG[18] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4129 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [21] -> \RV32I.reg32.WORKREG[18] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4130 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [22] -> \RV32I.reg32.WORKREG[18] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4131 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [23] -> \RV32I.reg32.WORKREG[18] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4132 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [24] -> \RV32I.reg32.WORKREG[18] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4133 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [25] -> \RV32I.reg32.WORKREG[18] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4134 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [26] -> \RV32I.reg32.WORKREG[18] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4135 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [27] -> \RV32I.reg32.WORKREG[18] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4136 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [28] -> \RV32I.reg32.WORKREG[18] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4137 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [29] -> \RV32I.reg32.WORKREG[18] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4138 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [30] -> \RV32I.reg32.WORKREG[18] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4139 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[18][0][0]$y$1998 [31] -> \RV32I.reg32.WORKREG[18] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4140 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [0] -> \RV32I.reg32.WORKREG[20] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4141 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [1] -> \RV32I.reg32.WORKREG[20] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4142 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [2] -> \RV32I.reg32.WORKREG[20] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4143 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [3] -> \RV32I.reg32.WORKREG[20] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4144 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [4] -> \RV32I.reg32.WORKREG[20] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4145 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [5] -> \RV32I.reg32.WORKREG[20] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4146 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [6] -> \RV32I.reg32.WORKREG[20] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4147 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [7] -> \RV32I.reg32.WORKREG[20] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4148 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [8] -> \RV32I.reg32.WORKREG[20] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4149 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [9] -> \RV32I.reg32.WORKREG[20] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4150 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [10] -> \RV32I.reg32.WORKREG[20] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4151 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [11] -> \RV32I.reg32.WORKREG[20] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4152 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [12] -> \RV32I.reg32.WORKREG[20] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4153 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [13] -> \RV32I.reg32.WORKREG[20] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4154 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [14] -> \RV32I.reg32.WORKREG[20] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4155 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [15] -> \RV32I.reg32.WORKREG[20] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4156 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [16] -> \RV32I.reg32.WORKREG[20] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4157 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [17] -> \RV32I.reg32.WORKREG[20] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4158 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [18] -> \RV32I.reg32.WORKREG[20] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4159 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [19] -> \RV32I.reg32.WORKREG[20] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4160 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [20] -> \RV32I.reg32.WORKREG[20] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4161 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [21] -> \RV32I.reg32.WORKREG[20] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4162 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [22] -> \RV32I.reg32.WORKREG[20] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4163 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [23] -> \RV32I.reg32.WORKREG[20] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4164 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [24] -> \RV32I.reg32.WORKREG[20] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4165 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [25] -> \RV32I.reg32.WORKREG[20] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4166 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [26] -> \RV32I.reg32.WORKREG[20] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4167 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [27] -> \RV32I.reg32.WORKREG[20] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4168 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [28] -> \RV32I.reg32.WORKREG[20] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4169 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [29] -> \RV32I.reg32.WORKREG[20] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4170 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [30] -> \RV32I.reg32.WORKREG[20] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4171 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[20][0][0]$y$2012 [31] -> \RV32I.reg32.WORKREG[20] [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4172 to $_DFFE_PP_ for $0\tx_ready[0:0] -> \tx_ready.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4173 to $_DFFE_PP_ for $0\leds_en[0:0] -> \leds_en.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4174 to $_DFFE_PP_ for $0\leds1[7:0] [0] -> \leds1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4175 to $_DFFE_PP_ for $0\leds1[7:0] [1] -> \leds1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4176 to $_DFFE_PP_ for $0\leds1[7:0] [2] -> \leds1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4177 to $_DFFE_PP_ for $0\leds1[7:0] [3] -> \leds1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4178 to $_DFFE_PP_ for $0\leds1[7:0] [4] -> \leds1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4179 to $_DFFE_PP_ for $0\leds1[7:0] [5] -> \leds1 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4180 to $_DFFE_PP_ for $0\leds1[7:0] [6] -> \leds1 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4181 to $_DFFE_PP_ for $0\leds1[7:0] [7] -> \leds1 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4182 to $_DFFE_PP_ for $0\leds2[7:0] [0] -> \leds2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4183 to $_DFFE_PP_ for $0\leds2[7:0] [1] -> \leds2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4184 to $_DFFE_PP_ for $0\leds2[7:0] [2] -> \leds2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4185 to $_DFFE_PP_ for $0\leds2[7:0] [3] -> \leds2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4186 to $_DFFE_PP_ for $0\leds2[7:0] [4] -> \leds2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4187 to $_DFFE_PP_ for $0\leds2[7:0] [5] -> \leds2 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4188 to $_DFFE_PP_ for $0\leds2[7:0] [6] -> \leds2 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4189 to $_DFFE_PP_ for $0\leds2[7:0] [7] -> \leds2 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4190 to $_DFFE_PP_ for $0\leds3[7:0] [0] -> \leds3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4191 to $_DFFE_PP_ for $0\leds3[7:0] [1] -> \leds3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4192 to $_DFFE_PP_ for $0\leds3[7:0] [2] -> \leds3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4193 to $_DFFE_PP_ for $0\leds3[7:0] [3] -> \leds3 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4194 to $_DFFE_PP_ for $0\leds3[7:0] [4] -> \leds3 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4195 to $_DFFE_PP_ for $0\leds3[7:0] [5] -> \leds3 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4196 to $_DFFE_PP_ for $0\leds3[7:0] [6] -> \leds3 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4197 to $_DFFE_PP_ for $0\leds3[7:0] [7] -> \leds3 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4198 to $_DFFE_PP_ for $0\leds4[7:0] [0] -> \leds4 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4199 to $_DFFE_PP_ for $0\leds4[7:0] [1] -> \leds4 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4200 to $_DFFE_PP_ for $0\leds4[7:0] [2] -> \leds4 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4201 to $_DFFE_PP_ for $0\leds4[7:0] [3] -> \leds4 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4202 to $_DFFE_PP_ for $0\leds4[7:0] [4] -> \leds4 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4203 to $_DFFE_PP_ for $0\leds4[7:0] [5] -> \leds4 [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4204 to $_DFFE_PP_ for $0\leds4[7:0] [6] -> \leds4 [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4205 to $_DFFE_PP_ for $0\leds4[7:0] [7] -> \leds4 [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4206 to $_DFFE_PP_ for $0\IO_data[31:0] [0] -> \IO_data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4207 to $_DFFE_PP_ for $0\IO_data[31:0] [1] -> \IO_data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4208 to $_DFFE_PP_ for $0\IO_data[31:0] [2] -> \IO_data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4209 to $_DFFE_PP_ for $0\IO_data[31:0] [3] -> \IO_data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4210 to $_DFFE_PP_ for $0\IO_data[31:0] [4] -> \IO_data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4211 to $_DFFE_PP_ for $0\IO_data[31:0] [5] -> \IO_data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4212 to $_DFFE_PP_ for $0\IO_data[31:0] [6] -> \IO_data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4213 to $_DFFE_PP_ for $0\IO_data[31:0] [7] -> \IO_data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4214 to $_DFFE_PP_ for $0\IO_data[31:0] [8] -> \IO_data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4215 to $_DFFE_PP_ for $0\IO_data[31:0] [9] -> \IO_data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4216 to $_DFFE_PP_ for $0\IO_data[31:0] [10] -> \IO_data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4217 to $_DFFE_PP_ for $0\IO_data[31:0] [11] -> \IO_data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4218 to $_DFFE_PP_ for $0\IO_data[31:0] [12] -> \IO_data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4219 to $_DFFE_PP_ for $0\IO_data[31:0] [13] -> \IO_data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4220 to $_DFFE_PP_ for $0\IO_data[31:0] [14] -> \IO_data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4221 to $_DFFE_PP_ for $0\IO_data[31:0] [15] -> \IO_data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4222 to $_DFFE_PP_ for $0\IO_data[31:0] [16] -> \IO_data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4223 to $_DFFE_PP_ for $0\IO_data[31:0] [17] -> \IO_data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4224 to $_DFFE_PP_ for $0\IO_data[31:0] [18] -> \IO_data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4225 to $_DFFE_PP_ for $0\IO_data[31:0] [19] -> \IO_data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4226 to $_DFFE_PP_ for $0\IO_data[31:0] [20] -> \IO_data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4227 to $_DFFE_PP_ for $0\IO_data[31:0] [21] -> \IO_data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4228 to $_DFFE_PP_ for $0\IO_data[31:0] [22] -> \IO_data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4229 to $_DFFE_PP_ for $0\IO_data[31:0] [23] -> \IO_data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4230 to $_DFFE_PP_ for $0\IO_data[31:0] [24] -> \IO_data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4231 to $_DFFE_PP_ for $0\IO_data[31:0] [25] -> \IO_data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4232 to $_DFFE_PP_ for $0\IO_data[31:0] [26] -> \IO_data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4233 to $_DFFE_PP_ for $0\IO_data[31:0] [27] -> \IO_data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4234 to $_DFFE_PP_ for $0\IO_data[31:0] [28] -> \IO_data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4235 to $_DFFE_PP_ for $0\IO_data[31:0] [29] -> \IO_data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4236 to $_DFFE_PP_ for $0\IO_data[31:0] [30] -> \IO_data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4237 to $_DFFE_PP_ for $0\IO_data[31:0] [31] -> \IO_data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4240 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4249 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [0] -> \RV32I.reg32.WORKREG[9] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4250 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [1] -> \RV32I.reg32.WORKREG[9] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4251 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [2] -> \RV32I.reg32.WORKREG[9] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4252 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [3] -> \RV32I.reg32.WORKREG[9] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4253 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [4] -> \RV32I.reg32.WORKREG[9] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4254 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [5] -> \RV32I.reg32.WORKREG[9] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4255 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [6] -> \RV32I.reg32.WORKREG[9] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4256 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [7] -> \RV32I.reg32.WORKREG[9] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4257 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [8] -> \RV32I.reg32.WORKREG[9] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4258 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [9] -> \RV32I.reg32.WORKREG[9] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4259 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [10] -> \RV32I.reg32.WORKREG[9] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4260 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [11] -> \RV32I.reg32.WORKREG[9] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4261 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [12] -> \RV32I.reg32.WORKREG[9] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4262 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [13] -> \RV32I.reg32.WORKREG[9] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4263 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [14] -> \RV32I.reg32.WORKREG[9] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4264 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [15] -> \RV32I.reg32.WORKREG[9] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4265 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [16] -> \RV32I.reg32.WORKREG[9] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4266 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [17] -> \RV32I.reg32.WORKREG[9] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4267 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [18] -> \RV32I.reg32.WORKREG[9] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4268 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [19] -> \RV32I.reg32.WORKREG[9] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4269 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [20] -> \RV32I.reg32.WORKREG[9] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4270 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [21] -> \RV32I.reg32.WORKREG[9] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4271 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [22] -> \RV32I.reg32.WORKREG[9] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4272 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [23] -> \RV32I.reg32.WORKREG[9] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4273 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [24] -> \RV32I.reg32.WORKREG[9] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4274 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [25] -> \RV32I.reg32.WORKREG[9] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4275 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [26] -> \RV32I.reg32.WORKREG[9] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4276 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [27] -> \RV32I.reg32.WORKREG[9] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4277 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [28] -> \RV32I.reg32.WORKREG[9] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4278 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [29] -> \RV32I.reg32.WORKREG[9] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4279 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [30] -> \RV32I.reg32.WORKREG[9] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4280 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[9][0][0]$y$1936 [31] -> \RV32I.reg32.WORKREG[9] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5113 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [0] -> \RV32I.reg32.WORKREG[0] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5114 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [1] -> \RV32I.reg32.WORKREG[0] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5115 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [2] -> \RV32I.reg32.WORKREG[0] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5116 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [3] -> \RV32I.reg32.WORKREG[0] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5117 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [4] -> \RV32I.reg32.WORKREG[0] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5118 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [5] -> \RV32I.reg32.WORKREG[0] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5119 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [6] -> \RV32I.reg32.WORKREG[0] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5120 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [7] -> \RV32I.reg32.WORKREG[0] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5121 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [8] -> \RV32I.reg32.WORKREG[0] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5122 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [9] -> \RV32I.reg32.WORKREG[0] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5123 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [10] -> \RV32I.reg32.WORKREG[0] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5124 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [11] -> \RV32I.reg32.WORKREG[0] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5125 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [12] -> \RV32I.reg32.WORKREG[0] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5126 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [13] -> \RV32I.reg32.WORKREG[0] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5127 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [14] -> \RV32I.reg32.WORKREG[0] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5128 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [15] -> \RV32I.reg32.WORKREG[0] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5129 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [16] -> \RV32I.reg32.WORKREG[0] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5130 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [17] -> \RV32I.reg32.WORKREG[0] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5131 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [18] -> \RV32I.reg32.WORKREG[0] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5132 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [19] -> \RV32I.reg32.WORKREG[0] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5133 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [20] -> \RV32I.reg32.WORKREG[0] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5134 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [21] -> \RV32I.reg32.WORKREG[0] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5135 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [22] -> \RV32I.reg32.WORKREG[0] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5136 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [23] -> \RV32I.reg32.WORKREG[0] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5137 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [24] -> \RV32I.reg32.WORKREG[0] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5138 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [25] -> \RV32I.reg32.WORKREG[0] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5139 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [26] -> \RV32I.reg32.WORKREG[0] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5140 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [27] -> \RV32I.reg32.WORKREG[0] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5141 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [28] -> \RV32I.reg32.WORKREG[0] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5142 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [29] -> \RV32I.reg32.WORKREG[0] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5143 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [30] -> \RV32I.reg32.WORKREG[0] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$5144 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[0][0][0]$y$1862 [31] -> \RV32I.reg32.WORKREG[0] [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5415 to $_DFFE_PP_ for \RV32I.InstrAddr [0] -> \RV32I.FD_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5416 to $_DFFE_PP_ for \RV32I.InstrAddr [1] -> \RV32I.FD_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5428 to $_DFFE_PP_ for \RV32I.InstrAddr [13] -> \RV32I.FD_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5429 to $_DFFE_PP_ for \RV32I.InstrAddr [14] -> \RV32I.FD_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5430 to $_DFFE_PP_ for \RV32I.InstrAddr [15] -> \RV32I.FD_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5431 to $_DFFE_PP_ for \RV32I.InstrAddr [16] -> \RV32I.FD_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5432 to $_DFFE_PP_ for \RV32I.InstrAddr [17] -> \RV32I.FD_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5433 to $_DFFE_PP_ for \RV32I.InstrAddr [18] -> \RV32I.FD_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5434 to $_DFFE_PP_ for \RV32I.InstrAddr [19] -> \RV32I.FD_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5435 to $_DFFE_PP_ for \RV32I.InstrAddr [20] -> \RV32I.FD_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5436 to $_DFFE_PP_ for \RV32I.InstrAddr [21] -> \RV32I.FD_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5437 to $_DFFE_PP_ for \RV32I.InstrAddr [22] -> \RV32I.FD_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5438 to $_DFFE_PP_ for \RV32I.InstrAddr [23] -> \RV32I.FD_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5439 to $_DFFE_PP_ for \RV32I.InstrAddr [24] -> \RV32I.FD_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5440 to $_DFFE_PP_ for \RV32I.InstrAddr [25] -> \RV32I.FD_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5441 to $_DFFE_PP_ for \RV32I.InstrAddr [26] -> \RV32I.FD_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5442 to $_DFFE_PP_ for \RV32I.InstrAddr [27] -> \RV32I.FD_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5443 to $_DFFE_PP_ for \RV32I.InstrAddr [28] -> \RV32I.FD_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5444 to $_DFFE_PP_ for \RV32I.InstrAddr [29] -> \RV32I.FD_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5445 to $_DFFE_PP_ for \RV32I.InstrAddr [30] -> \RV32I.FD_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5446 to $_DFFE_PP_ for \RV32I.InstrAddr [31] -> \RV32I.FD_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5447 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [0] -> \RV32I.F_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5448 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [1] -> \RV32I.F_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5449 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [2] -> \RV32I.F_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5450 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [3] -> \RV32I.F_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5451 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [4] -> \RV32I.F_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5452 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [5] -> \RV32I.F_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5453 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [6] -> \RV32I.F_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5454 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [7] -> \RV32I.F_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5455 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [8] -> \RV32I.F_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5456 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [9] -> \RV32I.F_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5457 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [10] -> \RV32I.F_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5458 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [11] -> \RV32I.F_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5459 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [12] -> \RV32I.F_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5460 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [13] -> \RV32I.F_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5461 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [14] -> \RV32I.F_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5462 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [15] -> \RV32I.F_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5463 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [16] -> \RV32I.F_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5464 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [17] -> \RV32I.F_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5465 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [18] -> \RV32I.F_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5466 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [19] -> \RV32I.F_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5467 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [20] -> \RV32I.F_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5468 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [21] -> \RV32I.F_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5469 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [22] -> \RV32I.F_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5470 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [23] -> \RV32I.F_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5471 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [24] -> \RV32I.F_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5472 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [25] -> \RV32I.F_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5473 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [26] -> \RV32I.F_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5474 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [27] -> \RV32I.F_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5475 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [28] -> \RV32I.F_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5476 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [29] -> \RV32I.F_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5477 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [30] -> \RV32I.F_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5478 to $_DFFE_PP_ for $techmap\RV32I.$0\F_pc[31:0] [31] -> \RV32I.F_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5479 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_error[0:0] -> \RV32I.DE_error.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5480 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRRead[0:0] -> \RV32I.DE_CSRRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5481 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_CSRWrite[0:0] -> \RV32I.DE_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5482 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isCSR[0:0] -> \RV32I.DE_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5483 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isEBREAK[0:0] -> \RV32I.DE_isEBREAK.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5484 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isBRANCH[0:0] -> \RV32I.DE_isBRANCH.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5485 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_Jump[0:0] -> \RV32I.DE_Jump.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5486 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_isJALR[0:0] -> \RV32I.DE_isJALR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5487 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc2[0:0] -> \RV32I.DE_ALUSrc2.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5488 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUSrc1[0:0] -> \RV32I.DE_ALUSrc1.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5489 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemRead[0:0] -> \RV32I.DE_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5490 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_RegWrite[0:0] -> \RV32I.DE_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5491 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_MemWrite[0:0] -> \RV32I.DE_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5492 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_nop[0:0] -> \RV32I.DE_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5493 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [0] -> \RV32I.DE_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5494 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [1] -> \RV32I.DE_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5495 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_funct3[2:0] [2] -> \RV32I.DE_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5496 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [0] -> \RV32I.DE_ALUCtrl [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5497 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [1] -> \RV32I.DE_ALUCtrl [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5498 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [2] -> \RV32I.DE_ALUCtrl [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5499 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_ALUCtrl[3:0] [3] -> \RV32I.DE_ALUCtrl [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5500 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [0] -> \RV32I.DE_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5501 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [1] -> \RV32I.DE_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5502 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [2] -> \RV32I.DE_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5503 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [3] -> \RV32I.DE_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5504 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rd[4:0] [4] -> \RV32I.DE_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5505 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [0] -> \RV32I.DE_rs2 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5506 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [1] -> \RV32I.DE_rs2 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5507 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [2] -> \RV32I.DE_rs2 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5508 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [3] -> \RV32I.DE_rs2 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5509 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2[4:0] [4] -> \RV32I.DE_rs2 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5510 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [0] -> \RV32I.DE_rs1 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5511 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [1] -> \RV32I.DE_rs1 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5512 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [2] -> \RV32I.DE_rs1 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5513 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [3] -> \RV32I.DE_rs1 [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5514 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1[4:0] [4] -> \RV32I.DE_rs1 [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5515 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [0] -> \RV32I.DE_imm [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5516 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [1] -> \RV32I.DE_imm [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5517 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [2] -> \RV32I.DE_imm [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5518 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [3] -> \RV32I.DE_imm [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5519 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [4] -> \RV32I.DE_imm [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5520 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [5] -> \RV32I.DE_imm [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5521 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [6] -> \RV32I.DE_imm [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5522 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [7] -> \RV32I.DE_imm [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5523 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [8] -> \RV32I.DE_imm [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5524 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [9] -> \RV32I.DE_imm [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5525 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [10] -> \RV32I.DE_imm [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5526 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [11] -> \RV32I.DE_imm [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5527 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [12] -> \RV32I.DE_imm [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5528 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [13] -> \RV32I.DE_imm [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5529 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [14] -> \RV32I.DE_imm [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5530 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [15] -> \RV32I.DE_imm [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5531 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [16] -> \RV32I.DE_imm [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5532 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [17] -> \RV32I.DE_imm [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5533 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [18] -> \RV32I.DE_imm [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5534 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [19] -> \RV32I.DE_imm [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5535 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [20] -> \RV32I.DE_imm [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5536 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [21] -> \RV32I.DE_imm [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5537 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [22] -> \RV32I.DE_imm [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5538 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [23] -> \RV32I.DE_imm [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5539 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [24] -> \RV32I.DE_imm [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5540 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [25] -> \RV32I.DE_imm [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5541 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [26] -> \RV32I.DE_imm [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5542 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [27] -> \RV32I.DE_imm [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5543 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [28] -> \RV32I.DE_imm [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5544 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [29] -> \RV32I.DE_imm [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5545 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [30] -> \RV32I.DE_imm [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5546 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_imm[31:0] [31] -> \RV32I.DE_imm [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5547 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [0] -> \RV32I.DE_rs2Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5548 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [1] -> \RV32I.DE_rs2Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5549 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [2] -> \RV32I.DE_rs2Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5550 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [3] -> \RV32I.DE_rs2Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5551 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [4] -> \RV32I.DE_rs2Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5552 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [5] -> \RV32I.DE_rs2Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5553 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [6] -> \RV32I.DE_rs2Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5554 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [7] -> \RV32I.DE_rs2Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5555 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [8] -> \RV32I.DE_rs2Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5556 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [9] -> \RV32I.DE_rs2Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5557 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [10] -> \RV32I.DE_rs2Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5558 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [11] -> \RV32I.DE_rs2Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5559 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [12] -> \RV32I.DE_rs2Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5560 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [13] -> \RV32I.DE_rs2Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5561 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [14] -> \RV32I.DE_rs2Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5562 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [15] -> \RV32I.DE_rs2Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5563 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [16] -> \RV32I.DE_rs2Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5564 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [17] -> \RV32I.DE_rs2Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5565 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [18] -> \RV32I.DE_rs2Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5566 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [19] -> \RV32I.DE_rs2Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5567 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [20] -> \RV32I.DE_rs2Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5568 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [21] -> \RV32I.DE_rs2Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5569 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [22] -> \RV32I.DE_rs2Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5570 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [23] -> \RV32I.DE_rs2Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5571 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [24] -> \RV32I.DE_rs2Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5572 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [25] -> \RV32I.DE_rs2Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5573 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [26] -> \RV32I.DE_rs2Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5574 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [27] -> \RV32I.DE_rs2Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5575 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [28] -> \RV32I.DE_rs2Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5576 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [29] -> \RV32I.DE_rs2Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5577 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [30] -> \RV32I.DE_rs2Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5578 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs2Data[31:0] [31] -> \RV32I.DE_rs2Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5579 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [0] -> \RV32I.DE_rs1Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5580 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [1] -> \RV32I.DE_rs1Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5581 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [2] -> \RV32I.DE_rs1Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5582 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [3] -> \RV32I.DE_rs1Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5583 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [4] -> \RV32I.DE_rs1Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5584 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [5] -> \RV32I.DE_rs1Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5585 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [6] -> \RV32I.DE_rs1Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5586 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [7] -> \RV32I.DE_rs1Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5587 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [8] -> \RV32I.DE_rs1Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5588 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [9] -> \RV32I.DE_rs1Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5589 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [10] -> \RV32I.DE_rs1Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5590 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [11] -> \RV32I.DE_rs1Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5591 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [12] -> \RV32I.DE_rs1Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5592 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [13] -> \RV32I.DE_rs1Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5593 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [14] -> \RV32I.DE_rs1Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5594 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [15] -> \RV32I.DE_rs1Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5595 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [16] -> \RV32I.DE_rs1Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5596 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [17] -> \RV32I.DE_rs1Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5597 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [18] -> \RV32I.DE_rs1Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5598 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [19] -> \RV32I.DE_rs1Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5599 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [20] -> \RV32I.DE_rs1Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5600 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [21] -> \RV32I.DE_rs1Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5601 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [22] -> \RV32I.DE_rs1Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5602 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [23] -> \RV32I.DE_rs1Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5603 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [24] -> \RV32I.DE_rs1Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5604 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [25] -> \RV32I.DE_rs1Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5605 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [26] -> \RV32I.DE_rs1Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5606 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [27] -> \RV32I.DE_rs1Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5607 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [28] -> \RV32I.DE_rs1Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5608 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [29] -> \RV32I.DE_rs1Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5609 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [30] -> \RV32I.DE_rs1Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5610 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_rs1Data[31:0] [31] -> \RV32I.DE_rs1Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5611 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [0] -> \RV32I.DE_pc [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5612 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [1] -> \RV32I.DE_pc [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5613 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [2] -> \RV32I.DE_pc [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5614 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [3] -> \RV32I.DE_pc [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5615 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [4] -> \RV32I.DE_pc [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5616 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [5] -> \RV32I.DE_pc [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5617 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [6] -> \RV32I.DE_pc [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5618 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [7] -> \RV32I.DE_pc [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5619 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [8] -> \RV32I.DE_pc [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5620 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [9] -> \RV32I.DE_pc [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5621 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [10] -> \RV32I.DE_pc [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5622 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [11] -> \RV32I.DE_pc [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5623 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [12] -> \RV32I.DE_pc [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5624 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [13] -> \RV32I.DE_pc [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5625 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [14] -> \RV32I.DE_pc [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5626 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [15] -> \RV32I.DE_pc [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5627 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [16] -> \RV32I.DE_pc [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5628 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [17] -> \RV32I.DE_pc [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5629 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [18] -> \RV32I.DE_pc [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5630 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [19] -> \RV32I.DE_pc [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5631 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [20] -> \RV32I.DE_pc [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5632 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [21] -> \RV32I.DE_pc [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5633 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [22] -> \RV32I.DE_pc [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5634 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [23] -> \RV32I.DE_pc [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5635 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [24] -> \RV32I.DE_pc [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5636 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [25] -> \RV32I.DE_pc [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5637 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [26] -> \RV32I.DE_pc [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5638 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [27] -> \RV32I.DE_pc [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5639 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [28] -> \RV32I.DE_pc [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5640 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [29] -> \RV32I.DE_pc [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5641 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [30] -> \RV32I.DE_pc [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5642 to $_DFFE_PP_ for $techmap\RV32I.$0\DE_pc[31:0] [31] -> \RV32I.DE_pc [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5643 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_CSRWrite[0:0] -> \RV32I.EM_CSRWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5644 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_isCSR[0:0] -> \RV32I.EM_isCSR.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5645 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_RegWrite[0:0] -> \RV32I.EM_RegWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5646 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemWrite[0:0] -> \RV32I.EM_MemWrite.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5647 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_MemRead[0:0] -> \RV32I.EM_MemRead.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5648 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_nop[0:0] -> \RV32I.EM_nop.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5649 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [0] -> \RV32I.EM_funct3 [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5650 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [1] -> \RV32I.EM_funct3 [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5651 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_funct3[2:0] [2] -> \RV32I.EM_funct3 [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5652 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [0] -> \RV32I.EM_rd [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5653 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [1] -> \RV32I.EM_rd [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5654 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [2] -> \RV32I.EM_rd [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5655 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [3] -> \RV32I.EM_rd [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5656 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rd[4:0] [4] -> \RV32I.EM_rd [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5657 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [0] -> \RV32I.EM_csr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5658 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [1] -> \RV32I.EM_csr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5659 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [2] -> \RV32I.EM_csr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5660 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [3] -> \RV32I.EM_csr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5661 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [4] -> \RV32I.EM_csr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5662 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [5] -> \RV32I.EM_csr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5663 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [6] -> \RV32I.EM_csr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5664 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [7] -> \RV32I.EM_csr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5665 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [8] -> \RV32I.EM_csr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5666 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [9] -> \RV32I.EM_csr [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5667 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [10] -> \RV32I.EM_csr [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5668 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csr[11:0] [11] -> \RV32I.EM_csr [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5669 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [0] -> \RV32I.EM_csrDataIn [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5670 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [1] -> \RV32I.EM_csrDataIn [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5671 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [2] -> \RV32I.EM_csrDataIn [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5672 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [3] -> \RV32I.EM_csrDataIn [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5673 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [4] -> \RV32I.EM_csrDataIn [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5674 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [5] -> \RV32I.EM_csrDataIn [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5675 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [6] -> \RV32I.EM_csrDataIn [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5676 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [7] -> \RV32I.EM_csrDataIn [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5677 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [8] -> \RV32I.EM_csrDataIn [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5678 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [9] -> \RV32I.EM_csrDataIn [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5679 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [10] -> \RV32I.EM_csrDataIn [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5680 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [11] -> \RV32I.EM_csrDataIn [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5681 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [12] -> \RV32I.EM_csrDataIn [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5682 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [13] -> \RV32I.EM_csrDataIn [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5683 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [14] -> \RV32I.EM_csrDataIn [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5684 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [15] -> \RV32I.EM_csrDataIn [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5685 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [16] -> \RV32I.EM_csrDataIn [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5686 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [17] -> \RV32I.EM_csrDataIn [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5687 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [18] -> \RV32I.EM_csrDataIn [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5688 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [19] -> \RV32I.EM_csrDataIn [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5689 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [20] -> \RV32I.EM_csrDataIn [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5690 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [21] -> \RV32I.EM_csrDataIn [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5691 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [22] -> \RV32I.EM_csrDataIn [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5692 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [23] -> \RV32I.EM_csrDataIn [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5693 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [24] -> \RV32I.EM_csrDataIn [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5694 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [25] -> \RV32I.EM_csrDataIn [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5695 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [26] -> \RV32I.EM_csrDataIn [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5696 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [27] -> \RV32I.EM_csrDataIn [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5697 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [28] -> \RV32I.EM_csrDataIn [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5698 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [29] -> \RV32I.EM_csrDataIn [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5699 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [30] -> \RV32I.EM_csrDataIn [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5700 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_csrDataIn[31:0] [31] -> \RV32I.EM_csrDataIn [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5701 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [0] -> \RV32I.EM_rs2Data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5702 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [1] -> \RV32I.EM_rs2Data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5703 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [2] -> \RV32I.EM_rs2Data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5704 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [3] -> \RV32I.EM_rs2Data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5705 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [4] -> \RV32I.EM_rs2Data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5706 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [5] -> \RV32I.EM_rs2Data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5707 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [6] -> \RV32I.EM_rs2Data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5708 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [7] -> \RV32I.EM_rs2Data [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5709 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [8] -> \RV32I.EM_rs2Data [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5710 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [9] -> \RV32I.EM_rs2Data [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5711 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [10] -> \RV32I.EM_rs2Data [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5712 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [11] -> \RV32I.EM_rs2Data [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5713 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [12] -> \RV32I.EM_rs2Data [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5714 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [13] -> \RV32I.EM_rs2Data [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5715 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [14] -> \RV32I.EM_rs2Data [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5716 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [15] -> \RV32I.EM_rs2Data [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5717 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [16] -> \RV32I.EM_rs2Data [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5718 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [17] -> \RV32I.EM_rs2Data [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5719 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [18] -> \RV32I.EM_rs2Data [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5720 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [19] -> \RV32I.EM_rs2Data [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5721 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [20] -> \RV32I.EM_rs2Data [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5722 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [21] -> \RV32I.EM_rs2Data [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5723 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [22] -> \RV32I.EM_rs2Data [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5724 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [23] -> \RV32I.EM_rs2Data [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5725 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [24] -> \RV32I.EM_rs2Data [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5726 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [25] -> \RV32I.EM_rs2Data [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5727 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [26] -> \RV32I.EM_rs2Data [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5728 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [27] -> \RV32I.EM_rs2Data [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5729 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [28] -> \RV32I.EM_rs2Data [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5730 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [29] -> \RV32I.EM_rs2Data [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5731 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [30] -> \RV32I.EM_rs2Data [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5732 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_rs2Data[31:0] [31] -> \RV32I.EM_rs2Data [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5733 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [0] -> \RV32I.EM_resultado [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5734 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [1] -> \RV32I.EM_resultado [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5735 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [2] -> \RV32I.EM_resultado [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5736 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [3] -> \RV32I.EM_resultado [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5737 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [4] -> \RV32I.EM_resultado [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5738 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [5] -> \RV32I.EM_resultado [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5739 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [6] -> \RV32I.EM_resultado [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5740 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [7] -> \RV32I.EM_resultado [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5741 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [8] -> \RV32I.EM_resultado [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5742 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [9] -> \RV32I.EM_resultado [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5743 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [10] -> \RV32I.EM_resultado [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5744 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [11] -> \RV32I.EM_resultado [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5745 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [12] -> \RV32I.EM_resultado [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5746 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [13] -> \RV32I.EM_resultado [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5747 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [14] -> \RV32I.EM_resultado [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5748 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [15] -> \RV32I.EM_resultado [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5749 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [16] -> \RV32I.EM_resultado [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5750 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [17] -> \RV32I.EM_resultado [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5751 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [18] -> \RV32I.EM_resultado [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5752 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [19] -> \RV32I.EM_resultado [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5753 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [20] -> \RV32I.EM_resultado [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5754 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [21] -> \RV32I.EM_resultado [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5755 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [22] -> \RV32I.EM_resultado [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5756 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [23] -> \RV32I.EM_resultado [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5757 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [24] -> \RV32I.EM_resultado [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5758 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [25] -> \RV32I.EM_resultado [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5759 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [26] -> \RV32I.EM_resultado [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5760 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [27] -> \RV32I.EM_resultado [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5761 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [28] -> \RV32I.EM_resultado [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5762 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [29] -> \RV32I.EM_resultado [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5763 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [30] -> \RV32I.EM_resultado [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5764 to $_DFFE_PP_ for $techmap\RV32I.$0\EM_resultado[31:0] [31] -> \RV32I.EM_resultado [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5810 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [0] -> \RV32I.PWM_ [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5811 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [1] -> \RV32I.PWM_ [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5812 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [2] -> \RV32I.PWM_ [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5813 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [3] -> \RV32I.PWM_ [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5814 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [4] -> \RV32I.PWM_ [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5815 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [5] -> \RV32I.PWM_ [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5816 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [6] -> \RV32I.PWM_ [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5817 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [7] -> \RV32I.PWM_ [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5818 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [8] -> \RV32I.PWM_ [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5819 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [9] -> \RV32I.PWM_ [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5820 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [10] -> \RV32I.PWM_ [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5821 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [11] -> \RV32I.PWM_ [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5822 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [12] -> \RV32I.PWM_ [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5823 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [13] -> \RV32I.PWM_ [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5824 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [14] -> \RV32I.PWM_ [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5825 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [15] -> \RV32I.PWM_ [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5826 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [16] -> \RV32I.PWM_ [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5827 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [17] -> \RV32I.PWM_ [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5828 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [18] -> \RV32I.PWM_ [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5829 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [19] -> \RV32I.PWM_ [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5830 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [20] -> \RV32I.PWM_ [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5831 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [21] -> \RV32I.PWM_ [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5832 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [22] -> \RV32I.PWM_ [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5833 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [23] -> \RV32I.PWM_ [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5834 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [24] -> \RV32I.PWM_ [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5835 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [25] -> \RV32I.PWM_ [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5836 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [26] -> \RV32I.PWM_ [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5837 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [27] -> \RV32I.PWM_ [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5838 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [28] -> \RV32I.PWM_ [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5839 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [29] -> \RV32I.PWM_ [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5840 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [30] -> \RV32I.PWM_ [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5841 to $_DFFE_PP_ for $techmap\RV32I.$0\PWM_[31:0] [31] -> \RV32I.PWM_ [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5842 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [0] -> \RV32I.instret [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5843 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [1] -> \RV32I.instret [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5844 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [2] -> \RV32I.instret [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5845 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [3] -> \RV32I.instret [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5846 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [4] -> \RV32I.instret [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5847 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [5] -> \RV32I.instret [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5848 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [6] -> \RV32I.instret [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5849 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [7] -> \RV32I.instret [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5850 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [8] -> \RV32I.instret [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5851 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [9] -> \RV32I.instret [9].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5852 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [10] -> \RV32I.instret [10].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5853 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [11] -> \RV32I.instret [11].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5854 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [12] -> \RV32I.instret [12].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5855 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [13] -> \RV32I.instret [13].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5856 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [14] -> \RV32I.instret [14].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5857 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [15] -> \RV32I.instret [15].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5858 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [16] -> \RV32I.instret [16].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5859 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [17] -> \RV32I.instret [17].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5860 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [18] -> \RV32I.instret [18].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5861 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [19] -> \RV32I.instret [19].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5862 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [20] -> \RV32I.instret [20].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5863 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [21] -> \RV32I.instret [21].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5864 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [22] -> \RV32I.instret [22].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5865 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [23] -> \RV32I.instret [23].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5866 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [24] -> \RV32I.instret [24].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5867 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [25] -> \RV32I.instret [25].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5868 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [26] -> \RV32I.instret [26].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5869 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [27] -> \RV32I.instret [27].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5870 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [28] -> \RV32I.instret [28].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5871 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [29] -> \RV32I.instret [29].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5872 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [30] -> \RV32I.instret [30].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5873 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [31] -> \RV32I.instret [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5874 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [32] -> \RV32I.instret [32].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5875 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [33] -> \RV32I.instret [33].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5876 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [34] -> \RV32I.instret [34].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5877 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [35] -> \RV32I.instret [35].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5878 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [36] -> \RV32I.instret [36].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5879 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [37] -> \RV32I.instret [37].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5880 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [38] -> \RV32I.instret [38].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5881 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [39] -> \RV32I.instret [39].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5882 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [40] -> \RV32I.instret [40].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5883 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [41] -> \RV32I.instret [41].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5884 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [42] -> \RV32I.instret [42].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5885 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [43] -> \RV32I.instret [43].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5886 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [44] -> \RV32I.instret [44].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5887 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [45] -> \RV32I.instret [45].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5888 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [46] -> \RV32I.instret [46].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5889 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [47] -> \RV32I.instret [47].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5890 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [48] -> \RV32I.instret [48].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5891 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [49] -> \RV32I.instret [49].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5892 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [50] -> \RV32I.instret [50].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5893 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [51] -> \RV32I.instret [51].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5894 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [52] -> \RV32I.instret [52].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5895 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [53] -> \RV32I.instret [53].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5896 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [54] -> \RV32I.instret [54].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5897 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [55] -> \RV32I.instret [55].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5898 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [56] -> \RV32I.instret [56].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5899 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [57] -> \RV32I.instret [57].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5900 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [58] -> \RV32I.instret [58].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5901 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [59] -> \RV32I.instret [59].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5902 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [60] -> \RV32I.instret [60].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5903 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [61] -> \RV32I.instret [61].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5904 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [62] -> \RV32I.instret [62].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$5905 to $_DFFE_PP_ for $techmap\RV32I.$0\instret[63:0] [63] -> \RV32I.instret [63].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6160 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [0] -> \RV32I.reg32.WORKREG[27] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6161 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [1] -> \RV32I.reg32.WORKREG[27] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6162 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [2] -> \RV32I.reg32.WORKREG[27] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6163 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [3] -> \RV32I.reg32.WORKREG[27] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6164 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [4] -> \RV32I.reg32.WORKREG[27] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6165 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [5] -> \RV32I.reg32.WORKREG[27] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6166 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [6] -> \RV32I.reg32.WORKREG[27] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6167 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [7] -> \RV32I.reg32.WORKREG[27] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6168 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [8] -> \RV32I.reg32.WORKREG[27] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6169 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [9] -> \RV32I.reg32.WORKREG[27] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6170 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [10] -> \RV32I.reg32.WORKREG[27] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6171 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [11] -> \RV32I.reg32.WORKREG[27] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6172 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [12] -> \RV32I.reg32.WORKREG[27] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6173 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [13] -> \RV32I.reg32.WORKREG[27] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6174 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [14] -> \RV32I.reg32.WORKREG[27] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6175 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [15] -> \RV32I.reg32.WORKREG[27] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6176 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [16] -> \RV32I.reg32.WORKREG[27] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6177 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [17] -> \RV32I.reg32.WORKREG[27] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6178 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [18] -> \RV32I.reg32.WORKREG[27] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6179 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [19] -> \RV32I.reg32.WORKREG[27] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6180 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [20] -> \RV32I.reg32.WORKREG[27] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6181 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [21] -> \RV32I.reg32.WORKREG[27] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6182 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [22] -> \RV32I.reg32.WORKREG[27] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6183 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [23] -> \RV32I.reg32.WORKREG[27] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6184 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [24] -> \RV32I.reg32.WORKREG[27] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6185 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [25] -> \RV32I.reg32.WORKREG[27] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6186 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [26] -> \RV32I.reg32.WORKREG[27] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6187 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [27] -> \RV32I.reg32.WORKREG[27] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6188 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [28] -> \RV32I.reg32.WORKREG[27] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6189 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [29] -> \RV32I.reg32.WORKREG[27] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6190 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [30] -> \RV32I.reg32.WORKREG[27] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6191 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[27][0][0]$y$2058 [31] -> \RV32I.reg32.WORKREG[27] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6234 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [0] -> \RV32I.reg32.WORKREG[30] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6235 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [1] -> \RV32I.reg32.WORKREG[30] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6236 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [2] -> \RV32I.reg32.WORKREG[30] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6237 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [3] -> \RV32I.reg32.WORKREG[30] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6238 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [4] -> \RV32I.reg32.WORKREG[30] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6239 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [5] -> \RV32I.reg32.WORKREG[30] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6240 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [6] -> \RV32I.reg32.WORKREG[30] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6241 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [7] -> \RV32I.reg32.WORKREG[30] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6242 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [8] -> \RV32I.reg32.WORKREG[30] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6243 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [9] -> \RV32I.reg32.WORKREG[30] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6244 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [10] -> \RV32I.reg32.WORKREG[30] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6245 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [11] -> \RV32I.reg32.WORKREG[30] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6246 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [12] -> \RV32I.reg32.WORKREG[30] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6247 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [13] -> \RV32I.reg32.WORKREG[30] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6248 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [14] -> \RV32I.reg32.WORKREG[30] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6249 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [15] -> \RV32I.reg32.WORKREG[30] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6250 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [16] -> \RV32I.reg32.WORKREG[30] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6251 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [17] -> \RV32I.reg32.WORKREG[30] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6252 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [18] -> \RV32I.reg32.WORKREG[30] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6253 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [19] -> \RV32I.reg32.WORKREG[30] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6254 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [20] -> \RV32I.reg32.WORKREG[30] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6255 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [21] -> \RV32I.reg32.WORKREG[30] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6256 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [22] -> \RV32I.reg32.WORKREG[30] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6257 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [23] -> \RV32I.reg32.WORKREG[30] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6258 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [24] -> \RV32I.reg32.WORKREG[30] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6259 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [25] -> \RV32I.reg32.WORKREG[30] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6260 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [26] -> \RV32I.reg32.WORKREG[30] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6261 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [27] -> \RV32I.reg32.WORKREG[30] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6262 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [28] -> \RV32I.reg32.WORKREG[30] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6263 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [29] -> \RV32I.reg32.WORKREG[30] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6264 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [30] -> \RV32I.reg32.WORKREG[30] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6265 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[30][0][0]$y$2078 [31] -> \RV32I.reg32.WORKREG[30] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6271 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [0] -> \RV32I.reg32.WORKREG[29] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6272 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [1] -> \RV32I.reg32.WORKREG[29] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6273 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [2] -> \RV32I.reg32.WORKREG[29] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6274 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [3] -> \RV32I.reg32.WORKREG[29] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6275 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [4] -> \RV32I.reg32.WORKREG[29] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6276 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [5] -> \RV32I.reg32.WORKREG[29] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6277 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [6] -> \RV32I.reg32.WORKREG[29] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6278 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [7] -> \RV32I.reg32.WORKREG[29] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6279 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [8] -> \RV32I.reg32.WORKREG[29] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6280 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [9] -> \RV32I.reg32.WORKREG[29] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6281 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [10] -> \RV32I.reg32.WORKREG[29] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6282 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [11] -> \RV32I.reg32.WORKREG[29] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6283 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [12] -> \RV32I.reg32.WORKREG[29] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6284 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [13] -> \RV32I.reg32.WORKREG[29] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6285 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [14] -> \RV32I.reg32.WORKREG[29] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6286 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [15] -> \RV32I.reg32.WORKREG[29] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6287 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [16] -> \RV32I.reg32.WORKREG[29] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6288 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [17] -> \RV32I.reg32.WORKREG[29] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6289 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [18] -> \RV32I.reg32.WORKREG[29] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6290 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [19] -> \RV32I.reg32.WORKREG[29] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6291 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [20] -> \RV32I.reg32.WORKREG[29] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6292 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [21] -> \RV32I.reg32.WORKREG[29] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6293 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [22] -> \RV32I.reg32.WORKREG[29] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6294 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [23] -> \RV32I.reg32.WORKREG[29] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6295 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [24] -> \RV32I.reg32.WORKREG[29] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6296 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [25] -> \RV32I.reg32.WORKREG[29] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6297 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [26] -> \RV32I.reg32.WORKREG[29] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6298 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [27] -> \RV32I.reg32.WORKREG[29] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6299 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [28] -> \RV32I.reg32.WORKREG[29] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6300 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [29] -> \RV32I.reg32.WORKREG[29] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6301 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [30] -> \RV32I.reg32.WORKREG[29] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6302 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[29][0][0]$y$2072 [31] -> \RV32I.reg32.WORKREG[29] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6304 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [0] -> \RV32I.reg32.WORKREG[31] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6305 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [1] -> \RV32I.reg32.WORKREG[31] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6306 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [2] -> \RV32I.reg32.WORKREG[31] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6307 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [3] -> \RV32I.reg32.WORKREG[31] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6308 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [4] -> \RV32I.reg32.WORKREG[31] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6309 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [5] -> \RV32I.reg32.WORKREG[31] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6310 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [6] -> \RV32I.reg32.WORKREG[31] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6311 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [7] -> \RV32I.reg32.WORKREG[31] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6312 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [8] -> \RV32I.reg32.WORKREG[31] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6313 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [9] -> \RV32I.reg32.WORKREG[31] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6314 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [10] -> \RV32I.reg32.WORKREG[31] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6315 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [11] -> \RV32I.reg32.WORKREG[31] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6316 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [12] -> \RV32I.reg32.WORKREG[31] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6317 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [13] -> \RV32I.reg32.WORKREG[31] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6318 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [14] -> \RV32I.reg32.WORKREG[31] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6319 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [15] -> \RV32I.reg32.WORKREG[31] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6320 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [16] -> \RV32I.reg32.WORKREG[31] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6321 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [17] -> \RV32I.reg32.WORKREG[31] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6322 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [18] -> \RV32I.reg32.WORKREG[31] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6323 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [19] -> \RV32I.reg32.WORKREG[31] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6324 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [20] -> \RV32I.reg32.WORKREG[31] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6325 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [21] -> \RV32I.reg32.WORKREG[31] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6326 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [22] -> \RV32I.reg32.WORKREG[31] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6327 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [23] -> \RV32I.reg32.WORKREG[31] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6328 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [24] -> \RV32I.reg32.WORKREG[31] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6329 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [25] -> \RV32I.reg32.WORKREG[31] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6330 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [26] -> \RV32I.reg32.WORKREG[31] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6331 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [27] -> \RV32I.reg32.WORKREG[31] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6332 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [28] -> \RV32I.reg32.WORKREG[31] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6333 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [29] -> \RV32I.reg32.WORKREG[31] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6334 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [30] -> \RV32I.reg32.WORKREG[31] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6335 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[31][0][0]$y$2084 [31] -> \RV32I.reg32.WORKREG[31] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6941 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [0] -> \RV32I.reg32.WORKREG[25] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6942 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [1] -> \RV32I.reg32.WORKREG[25] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6943 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [2] -> \RV32I.reg32.WORKREG[25] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6944 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [3] -> \RV32I.reg32.WORKREG[25] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6945 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [4] -> \RV32I.reg32.WORKREG[25] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6946 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [5] -> \RV32I.reg32.WORKREG[25] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6947 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [6] -> \RV32I.reg32.WORKREG[25] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6948 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [7] -> \RV32I.reg32.WORKREG[25] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6949 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [8] -> \RV32I.reg32.WORKREG[25] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6950 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [9] -> \RV32I.reg32.WORKREG[25] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6951 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [10] -> \RV32I.reg32.WORKREG[25] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6952 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [11] -> \RV32I.reg32.WORKREG[25] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6953 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [12] -> \RV32I.reg32.WORKREG[25] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6954 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [13] -> \RV32I.reg32.WORKREG[25] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6955 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [14] -> \RV32I.reg32.WORKREG[25] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6956 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [15] -> \RV32I.reg32.WORKREG[25] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6957 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [16] -> \RV32I.reg32.WORKREG[25] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6958 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [17] -> \RV32I.reg32.WORKREG[25] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6959 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [18] -> \RV32I.reg32.WORKREG[25] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6960 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [19] -> \RV32I.reg32.WORKREG[25] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6961 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [20] -> \RV32I.reg32.WORKREG[25] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6962 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [21] -> \RV32I.reg32.WORKREG[25] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6963 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [22] -> \RV32I.reg32.WORKREG[25] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6964 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [23] -> \RV32I.reg32.WORKREG[25] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6965 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [24] -> \RV32I.reg32.WORKREG[25] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6966 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [25] -> \RV32I.reg32.WORKREG[25] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6967 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [26] -> \RV32I.reg32.WORKREG[25] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6968 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [27] -> \RV32I.reg32.WORKREG[25] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6969 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [28] -> \RV32I.reg32.WORKREG[25] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6970 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [29] -> \RV32I.reg32.WORKREG[25] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6971 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [30] -> \RV32I.reg32.WORKREG[25] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6972 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[25][0][0]$y$2046 [31] -> \RV32I.reg32.WORKREG[25] [31].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9543 to $_DFFE_PP_ for $techmap\UART_TX.$0\state[0:0] -> \UART_TX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9544 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [0] -> \UART_TX.q [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9545 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [1] -> \UART_TX.q [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9546 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [2] -> \UART_TX.q [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9547 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [3] -> \UART_TX.q [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9548 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [4] -> \UART_TX.q [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9549 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [5] -> \UART_TX.q [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9550 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [6] -> \UART_TX.q [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9551 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [7] -> \UART_TX.q [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9552 to $_DFFE_PP_ for $techmap\UART_TX.$0\q[8:0] [8] -> \UART_TX.q [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9554 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [0] -> \UART_TX.bits [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9555 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [1] -> \UART_TX.bits [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9556 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [2] -> \UART_TX.bits [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9557 to $_DFFE_PP_ for $techmap\UART_TX.$0\bits[3:0] [3] -> \UART_TX.bits [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9607 to $_DFFE_PP_ for $techmap\UART_RX.$0\state[0:0] -> \UART_RX.state.
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9608 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [0] -> \UART_RX.div2counter [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9609 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [1] -> \UART_RX.div2counter [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9610 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [2] -> \UART_RX.div2counter [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9611 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [3] -> \UART_RX.div2counter [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9612 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [4] -> \UART_RX.div2counter [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9613 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [5] -> \UART_RX.div2counter [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9614 to $_DFFE_PP_ for $techmap\UART_RX.$0\div2counter[6:0] [6] -> \UART_RX.div2counter [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9615 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [0] -> \UART_RX.sr [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9616 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [1] -> \UART_RX.sr [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9617 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [2] -> \UART_RX.sr [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9618 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [3] -> \UART_RX.sr [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9619 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [4] -> \UART_RX.sr [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9620 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [5] -> \UART_RX.sr [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9621 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [6] -> \UART_RX.sr [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9622 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [7] -> \UART_RX.sr [7].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9623 to $_DFFE_PP_ for $techmap\UART_RX.$0\sr[8:0] [8] -> \UART_RX.sr [8].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9624 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [0] -> \UART_RX.cont [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9625 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [1] -> \UART_RX.cont [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9626 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [2] -> \UART_RX.cont [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9627 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [3] -> \UART_RX.cont [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9628 to $_DFFE_PP_ for $techmap\UART_RX.$0\cont[4:0] [4] -> \UART_RX.cont [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9629 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [0] -> \UART_RX.data [0].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9630 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [1] -> \UART_RX.data [1].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9631 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [2] -> \UART_RX.data [2].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9632 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [3] -> \UART_RX.data [3].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9633 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [4] -> \UART_RX.data [4].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9634 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [5] -> \UART_RX.data [5].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9635 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [6] -> \UART_RX.data [6].
converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9636 to $_DFFE_PP_ for $techmap\UART_RX.$0\data[7:0] [7] -> \UART_RX.data [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9709 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [0] -> \RV32I.reg32.WORKREG[28] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9710 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [1] -> \RV32I.reg32.WORKREG[28] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9711 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [2] -> \RV32I.reg32.WORKREG[28] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9712 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [3] -> \RV32I.reg32.WORKREG[28] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9713 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [4] -> \RV32I.reg32.WORKREG[28] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9714 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [5] -> \RV32I.reg32.WORKREG[28] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9715 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [6] -> \RV32I.reg32.WORKREG[28] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9716 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [7] -> \RV32I.reg32.WORKREG[28] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9717 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [8] -> \RV32I.reg32.WORKREG[28] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9718 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [9] -> \RV32I.reg32.WORKREG[28] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9719 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [10] -> \RV32I.reg32.WORKREG[28] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9720 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [11] -> \RV32I.reg32.WORKREG[28] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9721 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [12] -> \RV32I.reg32.WORKREG[28] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9722 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [13] -> \RV32I.reg32.WORKREG[28] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9723 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [14] -> \RV32I.reg32.WORKREG[28] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9724 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [15] -> \RV32I.reg32.WORKREG[28] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9725 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [16] -> \RV32I.reg32.WORKREG[28] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9726 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [17] -> \RV32I.reg32.WORKREG[28] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9727 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [18] -> \RV32I.reg32.WORKREG[28] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9728 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [19] -> \RV32I.reg32.WORKREG[28] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9729 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [20] -> \RV32I.reg32.WORKREG[28] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9730 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [21] -> \RV32I.reg32.WORKREG[28] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9731 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [22] -> \RV32I.reg32.WORKREG[28] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9732 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [23] -> \RV32I.reg32.WORKREG[28] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9733 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [24] -> \RV32I.reg32.WORKREG[28] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9734 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [25] -> \RV32I.reg32.WORKREG[28] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9735 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [26] -> \RV32I.reg32.WORKREG[28] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9736 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [27] -> \RV32I.reg32.WORKREG[28] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9737 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [28] -> \RV32I.reg32.WORKREG[28] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9738 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [29] -> \RV32I.reg32.WORKREG[28] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9739 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [30] -> \RV32I.reg32.WORKREG[28] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9740 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[28][0][0]$y$2066 [31] -> \RV32I.reg32.WORKREG[28] [31].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9902 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [0] -> \RV32I.reg32.WORKREG[21] [0].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9903 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [1] -> \RV32I.reg32.WORKREG[21] [1].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9904 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [2] -> \RV32I.reg32.WORKREG[21] [2].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9905 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [3] -> \RV32I.reg32.WORKREG[21] [3].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9906 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [4] -> \RV32I.reg32.WORKREG[21] [4].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9907 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [5] -> \RV32I.reg32.WORKREG[21] [5].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9908 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [6] -> \RV32I.reg32.WORKREG[21] [6].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9909 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [7] -> \RV32I.reg32.WORKREG[21] [7].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9910 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [8] -> \RV32I.reg32.WORKREG[21] [8].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9911 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [9] -> \RV32I.reg32.WORKREG[21] [9].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9912 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [10] -> \RV32I.reg32.WORKREG[21] [10].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9913 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [11] -> \RV32I.reg32.WORKREG[21] [11].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9914 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [12] -> \RV32I.reg32.WORKREG[21] [12].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9915 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [13] -> \RV32I.reg32.WORKREG[21] [13].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9916 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [14] -> \RV32I.reg32.WORKREG[21] [14].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9917 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [15] -> \RV32I.reg32.WORKREG[21] [15].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9918 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [16] -> \RV32I.reg32.WORKREG[21] [16].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9919 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [17] -> \RV32I.reg32.WORKREG[21] [17].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9920 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [18] -> \RV32I.reg32.WORKREG[21] [18].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9921 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [19] -> \RV32I.reg32.WORKREG[21] [19].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9922 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [20] -> \RV32I.reg32.WORKREG[21] [20].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9923 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [21] -> \RV32I.reg32.WORKREG[21] [21].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9924 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [22] -> \RV32I.reg32.WORKREG[21] [22].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9925 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [23] -> \RV32I.reg32.WORKREG[21] [23].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9926 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [24] -> \RV32I.reg32.WORKREG[21] [24].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9927 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [25] -> \RV32I.reg32.WORKREG[21] [25].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9928 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [26] -> \RV32I.reg32.WORKREG[21] [26].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9929 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [27] -> \RV32I.reg32.WORKREG[21] [27].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9930 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [28] -> \RV32I.reg32.WORKREG[21] [28].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9931 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [29] -> \RV32I.reg32.WORKREG[21] [29].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9932 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [30] -> \RV32I.reg32.WORKREG[21] [30].
converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9933 to $_DFFE_NP_ for $memory\RV32I.reg32.WORKREG$wrmux[21][0][0]$y$2018 [31] -> \RV32I.reg32.WORKREG[21] [31].

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1438.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1429.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1426.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1423.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1420.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1414.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1411.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1432.slice[32].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1447.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1441.slice[0].carry ($lut).
Mapping SOCnexpo.$auto$alumacc.cc:485:replace_alu$1444.slice[0].carry ($lut).

4.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in SOCnexpo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11508 (SB_DFF): \UART_RX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2195 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9933 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10109 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10110 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10111 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10112 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10113 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10114 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10115 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10116 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10117 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10118 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10119 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10120 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10121 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10122 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10123 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10124 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10125 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10126 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10127 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10128 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10129 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10130 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10131 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10132 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10133 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10134 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10135 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10136 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10137 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10138 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10139 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11243 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11244 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2320 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11245 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11247 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11248 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11249 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11250 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11251 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11252 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11253 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11254 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11255 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11256 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11257 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11258 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11259 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11260 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11261 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11262 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11263 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11264 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11265 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11266 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11267 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11268 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11269 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11270 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11271 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11272 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11273 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2227 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11274 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11276 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11277 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11278 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11279 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11280 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11281 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11282 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11283 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11284 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11285 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11286 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11287 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11288 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11289 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11290 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11291 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11292 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11293 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11294 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11295 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11296 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11297 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11298 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11299 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11300 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11301 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11302 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11303 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11304 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11305 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2337 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11306 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11462 (SB_DFF): \UART_TX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11463 (SB_DFF): \UART_TX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11464 (SB_DFF): \UART_TX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11465 (SB_DFF): \UART_TX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11466 (SB_DFF): \UART_TX.bclk.divcounter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2290 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11467 (SB_DFF): \UART_TX.bclk.divcounter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11503 (SB_DFF): \UART_RX.bclk.divcounter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11504 (SB_DFF): \UART_RX.bclk.divcounter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11505 (SB_DFF): \UART_RX.bclk.divcounter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11506 (SB_DFF): \UART_RX.bclk.divcounter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11507 (SB_DFF): \UART_RX.bclk.divcounter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2134 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2160 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2381 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2132 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9551 (SB_DFFE): \UART_TX.q [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2136 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2137 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2138 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2139 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2140 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2174 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2152 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2150 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2351 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2380 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2146 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2147 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2299 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2149 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2144 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2151 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2143 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9709 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2163 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2161 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2328 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2379 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2158 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2159 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2133 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2156 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2162 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4252 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2154 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2208 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2187 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2175 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2327 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2378 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2171 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2172 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2173 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9902 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2169 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2199 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2188 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2321 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2185 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2183 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2326 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2377 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2181 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2184 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2180 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2179 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2168 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2178 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2189 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2236 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2213 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2200 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2207 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2376 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2164 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2306 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11246 (SB_DFFNE): \RV32I.reg32.WORKREG[17] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2198 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2177 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2193 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2223 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2214 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2212 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2211 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2209 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2325 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2375 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2167 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2206 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2210 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2205 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2204 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2192 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2203 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2248 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2226 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2224 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2323 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2374 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2220 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2221 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2222 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2202 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2218 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2225 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2217 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2196 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2261 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2239 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2237 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2244 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2373 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2233 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2234 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2235 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2191 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2231 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2238 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2230 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2273 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2251 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2249 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2333 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2372 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2245 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2364 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2331 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2216 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2243 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2250 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2242 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2283 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2262 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2332 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2371 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2257 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2258 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2228 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2259 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2229 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2255 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2254 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2295 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2276 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2274 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2359 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2370 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2271 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2272 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2241 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2268 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2275 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2287 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2286 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2284 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2369 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2281 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2282 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2253 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2280 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2285 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2279 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2278 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11502 (SB_DFF): \UART_RX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2298 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2296 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2260 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2165 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2368 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2294 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2291 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11461 (SB_DFF): \UART_TX.bclk.divcounter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2301 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2307 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2308 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2310 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3944 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2302 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2303 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2309 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2304 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2311 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2312 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2313 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2314 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2315 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2316 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2355 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4039 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2182 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2219 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10108 (SB_DFFNE): \RV32I.reg32.WORKREG[26] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2186 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2334 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2292 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2319 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2194 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2318 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2170 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2297 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2329 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2247 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2384 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2256 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2232 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2322 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2145 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2338 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2339 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2340 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2341 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2342 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2343 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2344 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2345 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2346 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2347 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2348 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2349 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2367 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2317 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2383 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2353 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2385 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2157 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6941 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2766 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4146 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2382 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2386 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5414 (SB_DFF): \RV32I.FD_nop = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2362 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4249 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2246 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2300 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2357 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2330 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2288 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2277 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2252 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2240 (SB_DFFNE): \RV32I.reg32.WORKREG[15] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$11275 (SB_DFFNE): \RV32I.reg32.WORKREG[6] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2215 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2201 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2190 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2176 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2166 (SB_DFFNE): \RV32I.reg32.WORKREG[12] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2153 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2141 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9402 (SB_DFF): \LEDS8_4.timer [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2336 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2352 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2335 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2354 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2387 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2197 (SB_DFFNE): \RV32I.reg32.WORKREG[2] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2305 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2767 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2768 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2769 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2770 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2771 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2772 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2773 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2774 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2775 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2776 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2777 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2778 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2779 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2780 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2781 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2782 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2783 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2784 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2785 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2786 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2787 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2788 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2789 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2790 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2791 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2792 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2793 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2794 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2795 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2796 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2350 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2366 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3822 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3823 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3824 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3825 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3826 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3827 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3828 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3829 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3830 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3831 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3832 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3833 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3834 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3835 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3836 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3837 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3838 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3839 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3840 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3841 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3842 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3843 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3844 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3845 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3846 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3847 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3848 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3849 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3850 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3851 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3853 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3821 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3854 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3855 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3856 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3857 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3858 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3859 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3860 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3861 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3862 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3863 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3864 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3865 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3866 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3867 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3868 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3869 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3870 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3871 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3872 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3873 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3874 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3875 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3876 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3877 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3878 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3879 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3880 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3881 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3882 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3883 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3885 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3852 (SB_DFFNE): \RV32I.reg32.WORKREG[14] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3886 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3887 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3888 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3889 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3890 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3891 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3892 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3893 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3894 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3895 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3896 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3897 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3898 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3899 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3900 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3901 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3902 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3903 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3904 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3905 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3906 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3907 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3908 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3909 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3910 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3911 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3912 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3913 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3914 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3915 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3917 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3884 (SB_DFFNE): \RV32I.reg32.WORKREG[5] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3919 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3920 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3921 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3922 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3923 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3924 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3925 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3926 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3927 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3928 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3929 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3930 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3931 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3932 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3933 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3934 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3935 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3936 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3937 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3938 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3939 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3940 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3941 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3942 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3943 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3820 (SB_DFFNE): \RV32I.reg32.WORKREG[1] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3945 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3946 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3947 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3949 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3916 (SB_DFFNE): \RV32I.reg32.WORKREG[3] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3950 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3951 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3952 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3953 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3954 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3955 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3956 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3957 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3958 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3959 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3960 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3961 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3962 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3963 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3964 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3965 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3966 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3967 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3968 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3969 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3970 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3971 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3972 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3973 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3974 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3975 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3976 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3977 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3978 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3979 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3981 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3948 (SB_DFFNE): \RV32I.reg32.WORKREG[13] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3982 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3983 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3984 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3985 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3986 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3987 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3988 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3989 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3990 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3991 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3992 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3993 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3994 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3995 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3996 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3997 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3998 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3999 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4000 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4001 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4002 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4003 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4004 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4005 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4006 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4007 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4008 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4009 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4010 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4011 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4013 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3980 (SB_DFFNE): \RV32I.reg32.WORKREG[19] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4014 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4015 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4038 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4017 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4018 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4019 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4020 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4021 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4022 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4023 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4024 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4025 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4026 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4027 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4028 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4029 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4030 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4031 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4032 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4033 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4034 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4035 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4036 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4037 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2356 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4016 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2324 (SB_DFFNE): \RV32I.reg32.WORKREG[22] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4041 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4147 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4043 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4148 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4012 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4046 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4149 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4048 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4150 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4050 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4151 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4052 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4152 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4153 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4154 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4155 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4156 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4157 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4158 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4159 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4160 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4161 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4072 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4162 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4074 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4163 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4077 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4044 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4164 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4079 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4168 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4167 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4265 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2765 (SB_DFFNE): \RV32I.reg32.WORKREG[24] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4092 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4093 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4094 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4095 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4096 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4097 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4098 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4099 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4100 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4101 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4102 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4104 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4169 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4076 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4113 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4114 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4115 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4116 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4117 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4118 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4119 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4120 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4121 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4122 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4123 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2363 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4125 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4127 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4128 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4131 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4130 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4129 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4133 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4134 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4135 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4136 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4137 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4138 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4139 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4141 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4108 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4142 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4143 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4144 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4145 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4040 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4042 (SB_DFFNE): \RV32I.reg32.WORKREG[10] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4045 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4047 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4049 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4051 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4073 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4075 (SB_DFFNE): \RV32I.reg32.WORKREG[7] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4078 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4272 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4279 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4171 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4140 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4132 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4173 (SB_DFFE): \leds_en = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4105 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4106 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4107 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4109 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4110 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4111 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4112 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4274 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2293 (SB_DFFNE): \RV32I.reg32.WORKREG[16] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4275 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4276 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4166 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4256 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4170 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4277 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4278 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4280 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4264 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4124 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4266 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4267 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4268 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4269 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4270 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4240 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4271 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4165 (SB_DFFNE): \RV32I.reg32.WORKREG[20] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4245 (SB_DFF): \Espera [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4246 (SB_DFF): \Espera [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4247 (SB_DFF): \Espera [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4248 (SB_DFF): \Espera [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4250 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4241 (SB_DFF): \Espera [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4251 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4253 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4254 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4255 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4126 (SB_DFFNE): \RV32I.reg32.WORKREG[18] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4257 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4258 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4259 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4260 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4261 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4242 (SB_DFF): \Espera [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4243 (SB_DFF): \Espera [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4244 (SB_DFF): \Espera [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4273 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4262 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4263 (SB_DFFNE): \RV32I.reg32.WORKREG[9] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4103 (SB_DFFNE): \RV32I.reg32.WORKREG[8] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2361 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2289 (SB_DFFNE): \RV32I.reg32.WORKREG[4] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5114 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5115 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5116 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5117 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5118 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5119 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5120 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5121 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5122 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5123 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5124 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5125 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5126 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5127 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5128 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5129 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5130 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5131 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5132 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5133 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5134 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5135 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5136 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5137 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5138 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5139 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5140 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5141 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5142 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5143 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5113 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2360 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5144 (SB_DFFNE): \RV32I.reg32.WORKREG[0] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5416 (SB_DFFE): \RV32I.FD_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5417 (SB_DFF): \RV32I.FD_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5418 (SB_DFF): \RV32I.FD_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5419 (SB_DFF): \RV32I.FD_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5420 (SB_DFF): \RV32I.FD_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5421 (SB_DFF): \RV32I.FD_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5422 (SB_DFF): \RV32I.FD_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5423 (SB_DFF): \RV32I.FD_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5424 (SB_DFF): \RV32I.FD_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5425 (SB_DFF): \RV32I.FD_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5426 (SB_DFF): \RV32I.FD_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5427 (SB_DFF): \RV32I.FD_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5428 (SB_DFFE): \RV32I.FD_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5429 (SB_DFFE): \RV32I.FD_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5430 (SB_DFFE): \RV32I.FD_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5431 (SB_DFFE): \RV32I.FD_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5432 (SB_DFFE): \RV32I.FD_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5433 (SB_DFFE): \RV32I.FD_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5434 (SB_DFFE): \RV32I.FD_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5435 (SB_DFFE): \RV32I.FD_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5436 (SB_DFFE): \RV32I.FD_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5437 (SB_DFFE): \RV32I.FD_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5438 (SB_DFFE): \RV32I.FD_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5439 (SB_DFFE): \RV32I.FD_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5440 (SB_DFFE): \RV32I.FD_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5441 (SB_DFFE): \RV32I.FD_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5442 (SB_DFFE): \RV32I.FD_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5443 (SB_DFFE): \RV32I.FD_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5444 (SB_DFFE): \RV32I.FD_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5445 (SB_DFFE): \RV32I.FD_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5415 (SB_DFFE): \RV32I.FD_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5446 (SB_DFFE): \RV32I.FD_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5448 (SB_DFFE): \RV32I.F_pc [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5449 (SB_DFFE): \RV32I.F_pc [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5450 (SB_DFFE): \RV32I.F_pc [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5451 (SB_DFFE): \RV32I.F_pc [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5452 (SB_DFFE): \RV32I.F_pc [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5453 (SB_DFFE): \RV32I.F_pc [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5454 (SB_DFFE): \RV32I.F_pc [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5455 (SB_DFFE): \RV32I.F_pc [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5456 (SB_DFFE): \RV32I.F_pc [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5457 (SB_DFFE): \RV32I.F_pc [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5458 (SB_DFFE): \RV32I.F_pc [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5459 (SB_DFFE): \RV32I.F_pc [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5460 (SB_DFFE): \RV32I.F_pc [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5461 (SB_DFFE): \RV32I.F_pc [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5462 (SB_DFFE): \RV32I.F_pc [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5463 (SB_DFFE): \RV32I.F_pc [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5464 (SB_DFFE): \RV32I.F_pc [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5465 (SB_DFFE): \RV32I.F_pc [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5466 (SB_DFFE): \RV32I.F_pc [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5467 (SB_DFFE): \RV32I.F_pc [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5468 (SB_DFFE): \RV32I.F_pc [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5469 (SB_DFFE): \RV32I.F_pc [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5470 (SB_DFFE): \RV32I.F_pc [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5471 (SB_DFFE): \RV32I.F_pc [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5472 (SB_DFFE): \RV32I.F_pc [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5473 (SB_DFFE): \RV32I.F_pc [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5474 (SB_DFFE): \RV32I.F_pc [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5475 (SB_DFFE): \RV32I.F_pc [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5476 (SB_DFFE): \RV32I.F_pc [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5477 (SB_DFFE): \RV32I.F_pc [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5447 (SB_DFFE): \RV32I.F_pc [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$5478 (SB_DFFE): \RV32I.F_pc [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6161 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6162 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6163 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6164 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6165 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6166 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6167 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6168 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6169 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6170 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6171 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6172 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6173 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6174 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6175 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6176 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6177 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6178 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6179 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6180 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6181 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6182 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6183 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6184 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6185 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6186 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6187 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6188 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6189 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6190 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6160 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6191 (SB_DFFNE): \RV32I.reg32.WORKREG[27] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6235 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6236 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6237 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6238 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6239 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6240 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6241 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6242 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6243 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6244 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6245 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6246 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6247 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6248 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6249 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6250 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6251 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6252 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6253 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6254 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6255 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6256 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6257 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6258 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6259 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6260 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6261 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6262 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6263 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6264 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6234 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6265 (SB_DFFNE): \RV32I.reg32.WORKREG[30] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6272 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6273 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6274 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6275 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6276 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6277 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6278 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6279 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6280 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6281 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6282 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6283 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6284 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6285 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6286 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6287 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6288 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6289 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6290 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6291 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6292 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6293 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6294 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6295 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6296 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6297 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6298 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6299 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6300 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6301 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6271 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6302 (SB_DFFNE): \RV32I.reg32.WORKREG[29] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6305 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6306 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6307 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6308 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6309 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6310 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6311 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6312 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6313 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6314 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6315 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6316 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6317 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6318 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6319 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6320 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6321 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6322 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6323 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6324 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6325 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6326 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6327 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6328 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6329 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6330 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6331 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6332 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6333 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6334 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6304 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6335 (SB_DFFNE): \RV32I.reg32.WORKREG[31] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6942 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6943 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6944 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6945 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6946 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6947 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6948 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6949 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6950 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6951 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6952 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6953 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6954 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6955 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6956 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6957 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6958 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6959 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6960 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6961 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6962 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6963 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6964 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6965 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6966 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6967 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6968 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6969 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6970 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6971 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2358 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6972 (SB_DFFNE): \RV32I.reg32.WORKREG[25] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9403 (SB_DFF): \LEDS8_4.timer [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9404 (SB_DFF): \LEDS8_4.timer [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9405 (SB_DFF): \LEDS8_4.timer [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9406 (SB_DFF): \LEDS8_4.timer [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9407 (SB_DFF): \LEDS8_4.timer [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9408 (SB_DFF): \LEDS8_4.timer [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9409 (SB_DFF): \LEDS8_4.timer [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9410 (SB_DFF): \LEDS8_4.timer [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9411 (SB_DFF): \LEDS8_4.timer [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9412 (SB_DFF): \LEDS8_4.timer [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2135 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9413 (SB_DFF): \LEDS8_4.timer [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2148 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9543 (SB_DFFE): \UART_TX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9542 (SB_DFF): \UART_TX.q_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9545 (SB_DFFE): \UART_TX.q [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9546 (SB_DFFE): \UART_TX.q [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9547 (SB_DFFE): \UART_TX.q [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9548 (SB_DFFE): \UART_TX.q [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9549 (SB_DFFE): \UART_TX.q [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2365 (SB_DFFNE): \RV32I.reg32.WORKREG[23] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9550 (SB_DFFE): \UART_TX.q [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9544 (SB_DFFE): \UART_TX.q [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9553 (SB_DFF): \UART_TX.TX = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9552 (SB_DFFE): \UART_TX.q [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9555 (SB_DFFE): \UART_TX.bits [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9556 (SB_DFFE): \UART_TX.bits [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9554 (SB_DFFE): \UART_TX.bits [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9558 (SB_DFF): \UART_TX.done = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2155 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9606 (SB_DFF): \UART_RX.q_t0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9607 (SB_DFFE): \UART_RX.state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9557 (SB_DFFE): \UART_TX.bits [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9609 (SB_DFFE): \UART_RX.div2counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9610 (SB_DFFE): \UART_RX.div2counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9611 (SB_DFFE): \UART_RX.div2counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9612 (SB_DFFE): \UART_RX.div2counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9613 (SB_DFFE): \UART_RX.div2counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9608 (SB_DFFE): \UART_RX.div2counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9614 (SB_DFFE): \UART_RX.div2counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9616 (SB_DFFE): \UART_RX.sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9617 (SB_DFFE): \UART_RX.sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9618 (SB_DFFE): \UART_RX.sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9619 (SB_DFFE): \UART_RX.sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9620 (SB_DFFE): \UART_RX.sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9621 (SB_DFFE): \UART_RX.sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9622 (SB_DFFE): \UART_RX.sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9615 (SB_DFFE): \UART_RX.sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9623 (SB_DFFE): \UART_RX.sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9625 (SB_DFFE): \UART_RX.cont [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9626 (SB_DFFE): \UART_RX.cont [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9627 (SB_DFFE): \UART_RX.cont [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9624 (SB_DFFE): \UART_RX.cont [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9628 (SB_DFFE): \UART_RX.cont [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9630 (SB_DFFE): \UART_RX.data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9631 (SB_DFFE): \UART_RX.data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9632 (SB_DFFE): \UART_RX.data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9633 (SB_DFFE): \UART_RX.data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9634 (SB_DFFE): \UART_RX.data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9635 (SB_DFFE): \UART_RX.data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9716 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9636 (SB_DFFE): \UART_RX.data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9710 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9711 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9712 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9713 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9714 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9629 (SB_DFFE): \UART_RX.data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9715 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9717 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9718 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9719 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9720 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9721 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9722 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9723 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9724 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9725 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9726 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9727 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9728 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9729 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9730 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9731 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9732 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9733 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9734 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9735 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9736 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9737 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9738 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9739 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2142 (SB_DFFNE): \RV32I.reg32.WORKREG[11] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9740 (SB_DFFNE): \RV32I.reg32.WORKREG[28] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9903 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9904 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9905 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9906 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9907 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9908 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9909 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9910 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9911 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9912 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9913 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9914 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9915 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9916 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9917 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9918 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9919 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9920 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9921 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9922 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9923 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9924 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9925 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9926 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9927 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9928 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9929 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9930 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9931 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9932 (SB_DFFNE): \RV32I.reg32.WORKREG[21] [30] = 0

4.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in SOCnexpo.
Merging $auto$simplemap.cc:277:simplemap_mux$11515 (A=$auto$wreduce.cc:460:run$1378 [6], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11508 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11469 (A=$auto$wreduce.cc:460:run$1379 [1], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11462 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11470 (A=$auto$wreduce.cc:460:run$1379 [2], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11463 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11471 (A=$auto$wreduce.cc:460:run$1379 [3], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11464 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11472 (A=$auto$wreduce.cc:460:run$1379 [4], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11465 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11473 (A=$auto$wreduce.cc:460:run$1379 [5], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11466 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11474 (A=$auto$wreduce.cc:460:run$1379 [6], B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11467 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11510 (A=$auto$wreduce.cc:460:run$1378 [1], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11503 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11511 (A=$auto$wreduce.cc:460:run$1378 [2], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11504 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11512 (A=$auto$wreduce.cc:460:run$1378 [3], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11505 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11513 (A=$auto$wreduce.cc:460:run$1378 [4], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11506 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11514 (A=$auto$wreduce.cc:460:run$1378 [5], B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11507 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11509 (A=$auto$simplemap.cc:309:simplemap_lut$26586, B=1'0, S=\UART_RX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11502 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$11468 (A=$auto$simplemap.cc:309:simplemap_lut$26415, B=1'0, S=\UART_TX.bclk.reset) into $auto$simplemap.cc:420:simplemap_dff$11461 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9438 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1238.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9443_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9422 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$2887 (A=$ternary$SOCnexpoV8_.v:110$389_Y [18], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4224 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9426 (A=$auto$simplemap.cc:309:simplemap_lut$26491, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9402 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3539 (A=$procmux$789_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2874 (A=$ternary$SOCnexpoV8_.v:110$389_Y [5], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3467 (A=$procmux$776_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4178 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3468 (A=$procmux$776_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4179 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3469 (A=$procmux$776_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4180 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3470 (A=$procmux$776_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4181 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3640 (A=$procmux$802_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3641 (A=$procmux$802_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3642 (A=$procmux$802_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3643 (A=$procmux$802_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3646 (A=$procmux$802_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3645 (A=$procmux$802_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3365 (A=$procmux$763_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4204 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3541 (A=$procmux$789_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3464 (A=$procmux$776_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4175 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3465 (A=$procmux$776_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4176 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3466 (A=$procmux$776_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4177 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3463 (A=$procmux$776_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4174 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3639 (A=$procmux$802_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4182 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3535 (A=$procmux$789_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2873 (A=$ternary$SOCnexpoV8_.v:110$389_Y [4], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3362 (A=$procmux$763_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3363 (A=$procmux$763_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4202 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3364 (A=$procmux$763_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4203 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3644 (A=$procmux$802_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3359 (A=$procmux$763_Y [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3540 (A=$procmux$789_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4195 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3542 (A=$procmux$789_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3360 (A=$procmux$763_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3361 (A=$procmux$763_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2877 (A=$ternary$SOCnexpoV8_.v:110$389_Y [8], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4214 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2879 (A=$ternary$SOCnexpoV8_.v:110$389_Y [10], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4216 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2881 (A=$ternary$SOCnexpoV8_.v:110$389_Y [12], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4218 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2883 (A=$ternary$SOCnexpoV8_.v:110$389_Y [14], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4220 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2885 (A=$ternary$SOCnexpoV8_.v:110$389_Y [16], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4222 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2888 (A=$ternary$SOCnexpoV8_.v:110$389_Y [19], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4225 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2889 (A=$ternary$SOCnexpoV8_.v:110$389_Y [20], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4226 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2890 (A=$ternary$SOCnexpoV8_.v:110$389_Y [21], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4227 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2891 (A=$ternary$SOCnexpoV8_.v:110$389_Y [22], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4228 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2892 (A=$ternary$SOCnexpoV8_.v:110$389_Y [23], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4229 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2893 (A=$ternary$SOCnexpoV8_.v:110$389_Y [24], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4230 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2894 (A=$ternary$SOCnexpoV8_.v:110$389_Y [25], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4231 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2897 (A=$ternary$SOCnexpoV8_.v:110$389_Y [28], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4234 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2898 (A=$ternary$SOCnexpoV8_.v:110$389_Y [29], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4235 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2899 (A=$ternary$SOCnexpoV8_.v:110$389_Y [30], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4236 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2900 (A=$ternary$SOCnexpoV8_.v:110$389_Y [31], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4237 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3712 (A=\io_valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4238 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3711 (A=\RAM.valid, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4239 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$3538 (A=$procmux$789_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3260 (A=$procmux$745_Y, B=1'1, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4172 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3537 (A=$procmux$789_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2876 (A=$ternary$SOCnexpoV8_.v:110$389_Y [7], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4213 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2878 (A=$ternary$SOCnexpoV8_.v:110$389_Y [9], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4215 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2880 (A=$ternary$SOCnexpoV8_.v:110$389_Y [11], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4217 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2882 (A=$ternary$SOCnexpoV8_.v:110$389_Y [13], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4219 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2884 (A=$ternary$SOCnexpoV8_.v:110$389_Y [15], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4221 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2895 (A=$ternary$SOCnexpoV8_.v:110$389_Y [26], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4232 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2896 (A=$ternary$SOCnexpoV8_.v:110$389_Y [27], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4233 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2886 (A=$ternary$SOCnexpoV8_.v:110$389_Y [17], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4223 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3366 (A=$procmux$763_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4205 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$3536 (A=$procmux$789_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$2875 (A=$ternary$SOCnexpoV8_.v:110$389_Y [6], B=1'0, S=\boton_val) into $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5971 (A=1'0, B=\RV32I.E_JumpAddr [1], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$5448 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$5970 (A=1'0, B=\RV32I.E_JumpAddr [0], S=\RV32I.E_JumpOrBranch) into $auto$simplemap.cc:420:simplemap_dff$5447 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7383 (A=\RV32I.D_error, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5479 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7381 (A=\RV32I.D_CSRRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5480 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7379 (A=\RV32I.D_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5481 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7377 (A=\RV32I.D_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5482 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7375 (A=\RV32I.D_isEBREAK, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5483 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7373 (A=\RV32I.D_isBRANCH, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5484 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7371 (A=$techmap\RV32I.$logic_or$Procesador_V2.1b/RV32nexpo.v:245$307_Y, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5485 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7369 (A=\RV32I.D_isJALR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5486 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7367 (A=\RV32I.D_ALUSrc2, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5487 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7365 (A=\RV32I.D_ALUSrc1, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5488 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7363 (A=\RV32I.D_isLOAD, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5489 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7361 (A=\RV32I.D_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5490 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7359 (A=\RV32I.D_isSTORE, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5491 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7357 (A=\RV32I.FD_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5492 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9150 (A=\instr [13], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5494 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9149 (A=\instr [12], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5493 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9151 (A=\instr [14], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5495 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7347 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$306_Y [1], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5497 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7348 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$306_Y [2], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5498 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7346 (A=$techmap\RV32I.$ternary$Procesador_V2.1b/RV32nexpo.v:243$306_Y [0], B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5496 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7349 (A=\RV32I.D_funQual, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:254$308_Y) into $auto$simplemap.cc:420:simplemap_dff$5499 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9145 (A=\instr [8], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5501 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9146 (A=\instr [9], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5502 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9147 (A=\instr [10], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5503 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9144 (A=\instr [7], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5500 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9148 (A=\instr [11], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5504 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9158 (A=\instr [21], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5506 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9159 (A=\instr [22], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5507 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9160 (A=\instr [23], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5508 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9157 (A=\instr [20], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5505 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9161 (A=\instr [24], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5509 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9153 (A=\instr [16], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5511 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9154 (A=\instr [17], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5512 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9155 (A=\instr [18], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5513 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9152 (A=\instr [15], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5510 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9156 (A=\instr [19], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5514 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6099 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5516 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6100 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5517 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6101 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5518 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6102 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5519 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6103 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5520 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6104 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5521 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6105 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5522 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6106 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5523 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6107 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [9], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5524 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6108 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [10], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5525 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6109 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [11], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5526 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$6098 (A=1'0, B=$techmap\RV32I.$procmux$1211_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$9058) into $auto$simplemap.cc:420:simplemap_dff$5515 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9168 (A=\instr [31], B=1'0, S=\RV32I.FD_nop) into $auto$simplemap.cc:420:simplemap_dff$5546 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11384 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [1], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5548 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11385 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [2], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5549 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11386 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [3], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5550 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11387 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [4], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5551 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11388 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [5], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5552 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11389 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [6], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5553 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11390 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [7], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5554 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11391 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [8], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5555 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11392 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [9], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5556 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11393 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [10], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5557 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11394 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [11], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5558 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11395 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [12], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5559 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11396 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [13], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5560 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11397 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [14], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5561 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11398 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [15], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5562 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11399 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [16], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5563 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11400 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [17], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5564 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11401 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [18], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5565 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11402 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [19], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5566 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11403 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [20], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5567 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11404 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [21], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5568 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11405 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [22], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5569 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11406 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [23], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5570 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11407 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [24], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5571 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11408 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [25], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5572 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11409 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [26], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5573 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11410 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [27], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5574 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11411 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [28], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5575 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11412 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [29], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5576 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11413 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [30], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5577 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11383 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [0], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5547 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11414 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:37$82_DATA [31], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:37$81_Y) into $auto$simplemap.cc:420:simplemap_dff$5578 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11423 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [1], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5580 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11424 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [2], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5581 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11425 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [3], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5582 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11426 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [4], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5583 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11427 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [5], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5584 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11428 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [6], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5585 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11429 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [7], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5586 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11430 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [8], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5587 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11431 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [9], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5588 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11432 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [10], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5589 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11433 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [11], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5590 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11434 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [12], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5591 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11435 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [13], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5592 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11436 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [14], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5593 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11437 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [15], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5594 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11438 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [16], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5595 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11439 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [17], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5596 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11440 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [18], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5597 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11441 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [19], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5598 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11442 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [20], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5599 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11443 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [21], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5600 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11444 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [22], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5601 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11445 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [23], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5602 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11446 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [24], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5603 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11447 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [25], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5604 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11448 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [26], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5605 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11449 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [27], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5606 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11450 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [28], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5607 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11451 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [29], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5608 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11452 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [30], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5609 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11422 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [0], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5579 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$11453 (A=1'0, B=$techmap\RV32I.reg32.$memrd$\WORKREG$Procesador_V2.1b/registros_32.v:34$79_DATA [31], S=$techmap\RV32I.reg32.$reduce_or$Procesador_V2.1b/registros_32.v:34$78_Y) into $auto$simplemap.cc:420:simplemap_dff$5610 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7543 (A=\RV32I.DE_CSRWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5643 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7509 (A=\RV32I.DE_isCSR, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5644 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7507 (A=\RV32I.DE_RegWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5645 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7505 (A=\RV32I.DE_MemWrite, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5646 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7503 (A=\RV32I.DE_MemRead, B=1'0, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5647 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7501 (A=\RV32I.DE_nop, B=1'1, S=$techmap\RV32I.$or$Procesador_V2.1b/RV32nexpo.v:358$334_Y) into $auto$simplemap.cc:420:simplemap_dff$5648 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8480 (A=\RV32I.E_rs1Data [5], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5674 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8481 (A=\RV32I.E_rs1Data [6], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5675 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8482 (A=\RV32I.E_rs1Data [7], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5676 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8483 (A=\RV32I.E_rs1Data [8], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5677 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8484 (A=\RV32I.E_rs1Data [9], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5678 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8485 (A=\RV32I.E_rs1Data [10], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5679 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8486 (A=\RV32I.E_rs1Data [11], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5680 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8487 (A=\RV32I.E_rs1Data [12], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5681 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8488 (A=\RV32I.E_rs1Data [13], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5682 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8489 (A=\RV32I.E_rs1Data [14], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5683 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8490 (A=\RV32I.E_rs1Data [15], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5684 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8491 (A=\RV32I.E_rs1Data [16], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5685 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8492 (A=\RV32I.E_rs1Data [17], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5686 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8493 (A=\RV32I.E_rs1Data [18], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5687 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8494 (A=\RV32I.E_rs1Data [19], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5688 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8495 (A=\RV32I.E_rs1Data [20], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5689 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8496 (A=\RV32I.E_rs1Data [21], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5690 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8497 (A=\RV32I.E_rs1Data [22], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5691 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8498 (A=\RV32I.E_rs1Data [23], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5692 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8499 (A=\RV32I.E_rs1Data [24], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5693 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8500 (A=\RV32I.E_rs1Data [25], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5694 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8501 (A=\RV32I.E_rs1Data [26], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5695 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8502 (A=\RV32I.E_rs1Data [27], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5696 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8503 (A=\RV32I.E_rs1Data [28], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5697 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8504 (A=\RV32I.E_rs1Data [29], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5698 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8505 (A=\RV32I.E_rs1Data [30], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5699 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8506 (A=\RV32I.E_rs1Data [31], B=1'0, S=\RV32I.DE_funct3 [2]) into $auto$simplemap.cc:420:simplemap_dff$5700 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7847 (A=\RV32I.EM_RegWrite, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$5765 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$7846 (A=\RV32I.EM_MemRead, B=1'0, S=\RV32I.EM_nop) into $auto$simplemap.cc:420:simplemap_dff$5766 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$7849 (A=\RV32I.M_CSRtoWrite [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5811 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7850 (A=\RV32I.M_CSRtoWrite [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5812 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7851 (A=\RV32I.M_CSRtoWrite [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5813 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7852 (A=\RV32I.M_CSRtoWrite [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5814 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7853 (A=\RV32I.M_CSRtoWrite [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5815 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7854 (A=\RV32I.M_CSRtoWrite [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5816 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7855 (A=\RV32I.M_CSRtoWrite [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5817 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7856 (A=\RV32I.M_CSRtoWrite [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5818 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7857 (A=\RV32I.M_CSRtoWrite [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5819 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7858 (A=\RV32I.M_CSRtoWrite [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5820 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7859 (A=\RV32I.M_CSRtoWrite [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5821 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7860 (A=\RV32I.M_CSRtoWrite [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5822 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7861 (A=\RV32I.M_CSRtoWrite [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5823 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7862 (A=\RV32I.M_CSRtoWrite [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5824 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7863 (A=\RV32I.M_CSRtoWrite [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5825 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7864 (A=\RV32I.M_CSRtoWrite [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5826 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7865 (A=\RV32I.M_CSRtoWrite [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5827 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7866 (A=\RV32I.M_CSRtoWrite [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5828 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7867 (A=\RV32I.M_CSRtoWrite [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5829 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7868 (A=\RV32I.M_CSRtoWrite [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5830 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7869 (A=\RV32I.M_CSRtoWrite [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5831 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7870 (A=\RV32I.M_CSRtoWrite [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5832 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7871 (A=\RV32I.M_CSRtoWrite [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5833 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7872 (A=\RV32I.M_CSRtoWrite [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5834 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7873 (A=\RV32I.M_CSRtoWrite [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5835 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7874 (A=\RV32I.M_CSRtoWrite [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5836 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7875 (A=\RV32I.M_CSRtoWrite [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5837 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7876 (A=\RV32I.M_CSRtoWrite [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5838 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7877 (A=\RV32I.M_CSRtoWrite [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5839 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7878 (A=\RV32I.M_CSRtoWrite [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5840 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7848 (A=\RV32I.M_CSRtoWrite [0], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5810 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7879 (A=\RV32I.M_CSRtoWrite [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5841 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7945 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5843 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7946 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5844 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7947 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5845 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7948 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5846 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7949 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5847 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7950 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5848 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7951 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5849 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7952 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5850 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7953 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5851 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7954 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5852 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7955 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5853 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7956 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5854 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7957 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5855 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7958 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5856 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7959 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5857 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7960 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5858 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7961 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5859 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7962 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5860 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7963 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5861 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7964 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5862 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7965 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5863 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7966 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5864 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7967 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5865 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7968 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5866 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7969 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5867 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7970 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5868 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7971 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5869 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7972 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5870 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7973 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5871 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7974 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5872 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7975 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5873 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7976 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5874 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7977 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5875 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7978 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5876 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7979 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5877 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7980 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5878 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7981 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5879 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7982 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5880 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7983 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5881 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7984 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5882 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7985 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5883 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7986 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5884 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7987 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5885 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7988 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5886 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7989 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5887 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7990 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5888 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7991 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5889 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7992 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5890 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7993 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5891 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7994 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5892 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7995 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5893 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7996 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5894 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7997 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5895 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7998 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5896 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7999 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5897 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8000 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5898 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8001 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5899 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8002 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5900 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8003 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5901 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8004 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5902 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8005 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5903 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8006 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5904 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$7944 (A=$auto$simplemap.cc:309:simplemap_lut$26453, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5842 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8007 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:517$361_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5905 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$8073 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5907 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8074 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5908 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8075 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5909 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8076 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5910 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8077 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5911 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8078 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5912 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8079 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5913 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8080 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5914 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8081 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5915 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8082 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5916 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8083 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5917 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8084 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [12], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5918 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8085 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [13], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5919 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8086 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [14], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5920 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8087 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [15], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5921 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8088 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [16], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5922 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8089 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [17], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5923 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8090 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [18], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5924 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8091 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [19], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5925 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8092 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [20], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5926 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8093 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [21], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5927 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8094 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [22], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5928 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8095 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [23], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5929 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8096 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [24], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5930 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8097 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [25], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5931 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8098 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [26], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5932 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8099 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [27], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5933 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8100 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [28], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5934 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8101 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [29], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5935 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8102 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [30], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5936 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8103 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [31], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5937 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8104 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [32], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5938 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8105 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [33], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5939 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8106 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [34], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5940 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8107 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [35], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5941 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8108 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [36], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5942 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8109 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [37], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5943 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8110 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [38], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5944 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8111 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [39], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5945 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8112 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [40], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5946 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8113 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [41], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5947 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8114 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [42], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5948 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8115 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [43], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5949 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8116 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [44], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5950 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8117 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [45], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5951 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8118 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [46], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5952 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8119 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [47], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5953 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8120 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [48], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5954 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8121 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [49], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5955 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8122 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [50], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5956 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8123 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [51], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5957 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8124 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [52], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5958 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8125 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [53], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5959 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8126 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [54], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5960 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8127 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [55], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5961 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8128 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [56], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5962 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8129 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [57], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5963 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8130 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [58], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5964 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8131 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [59], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5965 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8132 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [60], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5966 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8133 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [61], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5967 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8134 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [62], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5968 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8072 (A=$auto$simplemap.cc:309:simplemap_lut$26472, B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5906 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$8135 (A=$techmap\RV32I.$add$Procesador_V2.1b/RV32nexpo.v:516$359_Y [63], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$5969 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9427 (A=$auto$wreduce.cc:460:run$1349 [1], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9403 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9428 (A=$auto$wreduce.cc:460:run$1349 [2], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9404 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9429 (A=$auto$wreduce.cc:460:run$1349 [3], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9405 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9430 (A=$auto$wreduce.cc:460:run$1349 [4], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9406 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9431 (A=$auto$wreduce.cc:460:run$1349 [5], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9407 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9432 (A=$auto$wreduce.cc:460:run$1349 [6], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9408 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9433 (A=$auto$wreduce.cc:460:run$1349 [7], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9409 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9434 (A=$auto$wreduce.cc:460:run$1349 [8], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9410 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9435 (A=$auto$wreduce.cc:460:run$1349 [9], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9411 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9436 (A=$auto$wreduce.cc:460:run$1349 [10], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9412 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9437 (A=$auto$wreduce.cc:460:run$1349 [11], B=1'0, S=\rst) into $auto$simplemap.cc:420:simplemap_dff$9413 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9452 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9415 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9453 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9416 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9454 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9417 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9455 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [4], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9418 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9456 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [5], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9419 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9457 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [6], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9420 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9451 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [0], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9414 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9458 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1230.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9480_Y [7], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9421 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9439 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1238.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9443_Y [1], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9423 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9440 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1238.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9443_Y [2], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9424 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9441 (A=1'1, B=$techmap$techmap\LEDS8_4.$procmux$1238.$ternary$/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/techmap.v:445$9443_Y [3], S=$techmap\LEDS8_4.$and$ControladorMatrizLed.v:42$6_Y) into $auto$simplemap.cc:420:simplemap_dff$9425 (SB_DFF).
Merging $auto$simplemap.cc:277:simplemap_mux$9580 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$449_Y [1], S=$auto$simplemap.cc:256:simplemap_eqne$9593) into $auto$simplemap.cc:420:simplemap_dff$9555 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9581 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$449_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$9593) into $auto$simplemap.cc:420:simplemap_dff$9556 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9579 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$26548, S=$auto$simplemap.cc:256:simplemap_eqne$9593) into $auto$simplemap.cc:420:simplemap_dff$9554 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9582 (A=1'0, B=$techmap\UART_TX.$add$uart.v:98$449_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$9593) into $auto$simplemap.cc:420:simplemap_dff$9557 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9640 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [1], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9609 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9641 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [2], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9610 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9642 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [3], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9611 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9643 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [4], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9612 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9644 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [5], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9613 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9639 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$26396, S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9608 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9645 (A=1'0, B=$auto$wreduce.cc:460:run$1377 [6], S=\UART_RX.state) into $auto$simplemap.cc:420:simplemap_dff$9614 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9663 (A=$techmap\UART_RX.$add$uart.v:207$473_Y [1], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$472_Y) into $auto$simplemap.cc:420:simplemap_dff$9625 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9664 (A=$techmap\UART_RX.$add$uart.v:207$473_Y [2], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$472_Y) into $auto$simplemap.cc:420:simplemap_dff$9626 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9665 (A=$techmap\UART_RX.$add$uart.v:207$473_Y [3], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$472_Y) into $auto$simplemap.cc:420:simplemap_dff$9627 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9662 (A=$auto$simplemap.cc:309:simplemap_lut$26567, B=1'0, S=$techmap\UART_RX.$or$uart.v:203$472_Y) into $auto$simplemap.cc:420:simplemap_dff$9624 (SB_DFFE).
Merging $auto$simplemap.cc:277:simplemap_mux$9666 (A=$techmap\UART_RX.$add$uart.v:207$473_Y [4], B=1'0, S=$techmap\UART_RX.$or$uart.v:203$472_Y) into $auto$simplemap.cc:420:simplemap_dff$9628 (SB_DFFE).

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 1216 cells.

4.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..
Removed 409 unused cells and 10886 unused wires.

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.12. Rerunning OPT passes. (Removed registers in this run.)

4.40.13. Running ICE40 specific optimizations.

4.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module SOCnexpo.

4.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SOCnexpo'.
Removed a total of 0 cells.

4.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

4.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SOCnexpo..

4.40.18. Finished OPT passes. (There is nothing left to do.)

4.41. Executing TECHMAP pass (map to technology primitives).

4.41.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.41.2. Continuing TECHMAP pass.
No more expansions possible.

4.42. Executing ABC pass (technology mapping using ABC).

4.42.1. Extracting gate netlist of module `\SOCnexpo' to `<abc-temp-dir>/input.blif'..
Extracted 4861 gates and 6751 wires to a netlist network with 1888 inputs and 659 outputs.

4.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC:
ABC: + read_blif <abc-temp-dir>/input.blif
ABC: + read_lut <abc-temp-dir>/lutdefs.txt
ABC: + strash
ABC: + ifraig
ABC: + scorr
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2
ABC: + dretime
ABC: + retime
ABC: + strash
ABC: + dch -f
ABC: + if
ABC: + mfs2
ABC: + lutpack -S 1
ABC: + dress
ABC: Total number of equiv classes                =    1012.
ABC: Participating nodes from both networks       =    2166.
ABC: Participating nodes from the first network   =    1044. (  34.07 % of nodes)
ABC: Participating nodes from the second network  =    1122. (  36.62 % of nodes)
ABC: Node pairs (any polarity)                    =    1044. (  34.07 % of names can be moved)
ABC: Node pairs (same polarity)                   =     771. (  25.16 % of names can be moved)
ABC: Total runtime =     0.57 sec
ABC: + write_blif <abc-temp-dir>/output.blif

4.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3063
ABC RESULTS:        internal signals:     4204
ABC RESULTS:           input signals:     1888
ABC RESULTS:          output signals:      659
Removing temp directory.

4.43. Executing ICE40_WRAPCARRY pass (wrap carries).

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 27 unused cells and 2914 unused wires.

4.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3356
1-LUT               61
2-LUT              202
3-LUT              916
4-LUT             2177
with \SB_CARRY     282

Eliminating LUTs.
Number of LUTs:     3356
1-LUT               61
2-LUT              202
3-LUT              916
4-LUT             2177
with \SB_CARRY     282

Combining LUTs.
Number of LUTs:     3355
1-LUT               60
2-LUT              202
3-LUT              916
4-LUT             2177
with \SB_CARRY     282

Eliminated 0 LUTs.
Combined 1 LUTs.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/jfdava/.apio/packages/toolchain-yosys/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6710 unused wires.

4.47. Executing AUTONAME pass.
Renamed 69990 objects in module SOCnexpo (73 iterations).

4.48. Executing HIERARCHY pass (managing design hierarchy).

4.48.1. Analyzing design hierarchy..
Top module:  \SOCnexpo

4.48.2. Analyzing design hierarchy..
Top module:  \SOCnexpo
Removed 0 unused modules.

4.49. Printing statistics.

=== SOCnexpo ===

Number of wires:               3137
Number of wire bits:           7304
Number of public wires:        3137
Number of public wire bits:    7304
Number of memories:               0
Number of memory bits:            0
Number of processes:              0
Number of cells:               5429
SB_CARRY                      297
SB_DFF                         69
SB_DFFE                       225
SB_DFFESR                     318
SB_DFFESS                       3
SB_DFFNE                     1024
SB_DFFSR                       94
SB_DFFSS                       12
SB_LUT4                      3355
SB_RAM40_4K                    32

4.50. Executing CHECK pass (checking for obvious problems).
checking module SOCnexpo..
found and reported 0 problems.

4.51. Executing JSON backend.

End of script. Logfile hash: 3cc9e2cc93
CPU: user 31.16s system 0.48s, MEM: 414.22 MB total, 411.15 MB resident
Yosys 0.9+932 (git sha1 UNKNOWN, i686-linux-gnu-g++ 7.3.0-16ubuntu3 -O3 -DNDEBUG)
Time spent: 24% 7x techmap (7 sec), 17% 22x opt_expr (5 sec), ...
nextpnr-ice40 --hx8k --package cb132 --json hardware.json --asc hardware.asc --pcf icefun.pcf
Info: Importing module SOCnexpo
Info: Rule checker, verifying imported design
Info: Checksum: 0xa3eb63f5

Info: constrained 'led[0]' to bel 'X22/Y33/io1'
Info: constrained 'led[1]' to bel 'X25/Y33/io0'
Info: constrained 'led[2]' to bel 'X13/Y33/io1'
Info: constrained 'led[3]' to bel 'X11/Y33/io0'
Info: constrained 'led[4]' to bel 'X17/Y33/io0'
Info: constrained 'led[5]' to bel 'X14/Y33/io1'
Info: constrained 'led[6]' to bel 'X5/Y33/io0'
Info: constrained 'led[7]' to bel 'X4/Y33/io0'
Info: constrained 'lcol[3]' to bel 'X30/Y33/io1'
Info: constrained 'lcol[2]' to bel 'X27/Y33/io0'
Info: constrained 'lcol[1]' to bel 'X16/Y33/io1'
Info: constrained 'lcol[0]' to bel 'X8/Y33/io1'
Warning: unmatched constraint 'spkp' (on line 13)
Warning: unmatched constraint 'spkm' (on line 14)
Info: constrained 'key[0]' to bel 'X28/Y33/io1'
Info: constrained 'key[1]' to bel 'X11/Y33/io1'
Info: constrained 'key[2]' to bel 'X26/Y33/io0'
Info: constrained 'key[3]' to bel 'X10/Y33/io1'
Info: constrained 'clk12MHz' to bel 'X16/Y0/io1'
Info: constrained 'RXD' to bel 'X0/Y4/io1'
Info: constrained 'TXD' to bel 'X0/Y4/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2845 LCs used as LUT4 only
Info:      510 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:     1235 LCs used as DFF only
Info: Packing carries..
Info:       26 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting clk12MHz$SB_IO_IN (fanout 1793)
Info: promoting rst [reset] (fanout 207)
Info: promoting RV32I.D_CSRWrite_SB_LUT4_O_I2_SB_LUT4_I2_O [reset] (fanout 32)
Info: promoting RV32I.DE_rs2Data_SB_DFFESR_Q_R [reset] (fanout 32)
Info: promoting boton_val [reset] (fanout 28)
Info: promoting RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_1_O [cen] (fanout 167)
Info: promoting RV32I.DE_error_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 116)
Info: promoting RV32I.MW_nop_SB_LUT4_I2_O [cen] (fanout 64)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0x8e128056

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x30ac36de

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4633/ 7680    60%
Info: 	        ICESTORM_RAM:    32/   32   100%
Info: 	               SB_IO:    19/  256     7%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 4364 cells, random placement wirelen = 130438.
Info:     at initial placer iter 0, wirelen = 921
Info:     at initial placer iter 1, wirelen = 657
Info:     at initial placer iter 2, wirelen = 662
Info:     at initial placer iter 3, wirelen = 657
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 662, spread = 26002, legal = 44127; time = 1.57s
Info:     at iteration #2, type ALL: wirelen solved = 2205, spread = 24766, legal = 42009; time = 1.45s
Info:     at iteration #3, type ALL: wirelen solved = 4251, spread = 21852, legal = 39981; time = 1.39s
Info:     at iteration #4, type ALL: wirelen solved = 6210, spread = 20084, legal = 37440; time = 1.30s
Info:     at iteration #5, type ALL: wirelen solved = 8078, spread = 19660, legal = 38294; time = 1.26s
Info:     at iteration #6, type ALL: wirelen solved = 8932, spread = 19148, legal = 37900; time = 1.27s
Info:     at iteration #7, type ALL: wirelen solved = 9979, spread = 18812, legal = 37598; time = 1.18s
Info:     at iteration #8, type ALL: wirelen solved = 10841, spread = 18169, legal = 38062; time = 1.24s
Info:     at iteration #9, type ALL: wirelen solved = 11142, spread = 17969, legal = 39670; time = 1.26s
Info: HeAP Placer Time: 14.81s
Info:   of which solving equations: 4.58s
Info:   of which spreading cells: 0.49s
Info:   of which strict legalisation: 8.42s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1767, wirelen = 37440
Info:   at iteration #5: temp = 0.000000, timing cost = 1901, wirelen = 30956
Info:   at iteration #10: temp = 0.000000, timing cost = 2076, wirelen = 28600
Info:   at iteration #15: temp = 0.000000, timing cost = 1955, wirelen = 27593
Info:   at iteration #20: temp = 0.000000, timing cost = 1967, wirelen = 26688
Info:   at iteration #25: temp = 0.000000, timing cost = 1919, wirelen = 26275
Info:   at iteration #30: temp = 0.000000, timing cost = 1899, wirelen = 26116
Info:   at iteration #35: temp = 0.000000, timing cost = 1863, wirelen = 26060
Info:   at iteration #35: temp = 0.000000, timing cost = 1863, wirelen = 26061
Info: SA placement time 29.24s

Info: Max frequency for clock 'clk12MHz$SB_IO_IN_$glb_clk': 31.89 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                            -> posedge clk12MHz$SB_IO_IN_$glb_clk: 4.83 ns
Info: Max delay posedge clk12MHz$SB_IO_IN_$glb_clk -> <async>                           : 4.12 ns

Info: Slack histogram:
Info:  legend: * represents 18 endpoint(s)
Info:          + represents [1,18) endpoint(s)
Info: [ 30222,  32805) |**************************************************+
Info: [ 32805,  35388) |***********************************+
Info: [ 35388,  37971) |********************************+
Info: [ 37971,  40554) |
Info: [ 40554,  43137) |
Info: [ 43137,  45720) |
Info: [ 45720,  48303) |
Info: [ 48303,  50886) |
Info: [ 50886,  53469) |*+
Info: [ 53469,  56052) |*****+
Info: [ 56052,  58635) |*+
Info: [ 58635,  61218) |**+
Info: [ 61218,  63801) |**************+
Info: [ 63801,  66384) |****+
Info: [ 66384,  68967) |*****+
Info: [ 68967,  71550) |*****************+
Info: [ 71550,  74133) |**********************+
Info: [ 74133,  76716) |********************+
Info: [ 76716,  79299) |***************+
Info: [ 79299,  81882) |************************************************************
Info: Checksum: 0x869ec5a5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 15761 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       20        979 |   20   979 |     14790
Info:       2000 |       63       1936 |   43   957 |     13843
Info:       3000 |      116       2883 |   53   947 |     12925
Info:       4000 |      227       3772 |  111   889 |     12075
Info:       5000 |      273       4726 |   46   954 |     11156
Info:       6000 |      322       5677 |   49   951 |     10227
Info:       7000 |      370       6629 |   48   952 |      9287
Info:       8000 |      425       7574 |   55   945 |      8391
Info:       9000 |      511       8488 |   86   914 |      7496
Info:      10000 |      650       9349 |  139   861 |      6706
Info:      11000 |      911      10088 |  261   739 |      6223
Info:      12000 |     1183      10816 |  272   728 |      5860
Info:      13000 |     1430      11569 |  247   753 |      5326
Info:      14000 |     1691      12308 |  261   739 |      4705
Info:      15000 |     1975      13024 |  284   716 |      4349
Info:      16000 |     2242      13757 |  267   733 |      3786
Info:      17000 |     2600      14399 |  358   642 |      3408
Info:      18000 |     2986      15013 |  386   614 |      3208
Info:      19000 |     3346      15653 |  360   640 |      2979
Info:      20000 |     3729      16270 |  383   617 |      2717
Info:      21000 |     4176      16823 |  447   553 |      2493
Info:      22000 |     4615      17384 |  439   561 |      2378
Info:      23000 |     5053      17946 |  438   562 |      2325
Info:      24000 |     5554      18445 |  501   499 |      2294
Info:      25000 |     5967      19032 |  413   587 |      2160
Info:      26000 |     6442      19557 |  475   525 |      2081
Info:      27000 |     6837      20162 |  395   605 |      1861
Info:      28000 |     7246      20753 |  409   591 |      1710
Info:      29000 |     7707      21292 |  461   539 |      1571
Info:      30000 |     8093      21906 |  386   614 |      1496
Info:      31000 |     8454      22545 |  361   639 |      1592
Info:      32000 |     8821      23178 |  367   633 |      1398
Info:      33000 |     9252      23747 |  431   569 |      1354
Info:      34000 |     9736      24263 |  484   516 |      1279
Info:      35000 |    10162      24837 |  426   574 |      1236
Info:      36000 |    10324      25675 |  162   838 |       530
Info:      37000 |    10639      26360 |  315   685 |       276
Info:      37690 |    10851      26839 |  212   479 |         0
Info: Routing complete.
Info: Route time 82.69s
Info: Checksum: 0xfbd53e35

Info: Critical path report for clock 'clk12MHz$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  2.1  2.1  Source RAM.memArray.7.0.0_RAM.RDATA_11
Info:  1.6  3.8    Net RAM_data[15] budget 0.000000 ns (8,17) -> (11,23)
Info:                Sink RV32I.Wb_rdData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  0.4  4.2  Source RV32I.Wb_rdData_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  4.8    Net RV32I.Wb_rdData_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.000000 ns (11,23) -> (10,22)
Info:                Sink RV32I.load.sin_signo_SB_LUT4_I1_I2_SB_LUT4_O_LC.I2
Info:  0.4  5.2  Source RV32I.load.sin_signo_SB_LUT4_I1_I2_SB_LUT4_O_LC.O
Info:  0.6  5.8    Net RV32I.load.sin_signo_SB_LUT4_I1_I2 budget 0.000000 ns (10,22) -> (10,23)
Info:                Sink RV32I.load.sin_signo_SB_LUT4_I1_LC.I2
Info:  0.4  6.2  Source RV32I.load.sin_signo_SB_LUT4_I1_LC.O
Info:  1.6  7.8    Net RV32I.load.sin_signo_SB_LUT4_I1_O budget 0.000000 ns (10,23) -> (6,29)
Info:                Sink RV32I.Wb_rdData_SB_LUT4_O_LC.I1
Info:  0.4  8.2  Source RV32I.Wb_rdData_SB_LUT4_O_LC.O
Info:  2.2 10.4    Net RV32I.Wb_rdData[15] budget 0.000000 ns (6,29) -> (20,26)
Info:                Sink RV32I.E_rs2Data_SB_LUT4_O_18_I2_SB_LUT4_O_LC.I2
Info:  0.4 10.8  Source RV32I.E_rs2Data_SB_LUT4_O_18_I2_SB_LUT4_O_LC.O
Info:  1.3 12.1    Net RV32I.E_rs2Data_SB_LUT4_O_18_I2 budget 0.000000 ns (20,26) -> (20,21)
Info:                Sink RV32I.E_rs2Data_SB_LUT4_O_18_LC.I2
Info:  0.4 12.5  Source RV32I.E_rs2Data_SB_LUT4_O_18_LC.O
Info:  2.6 15.1    Net RV32I.E_rs2Data[15] budget 0.000000 ns (20,21) -> (10,14)
Info:                Sink RV32I.alu.in2_SB_LUT4_O_15_I3_SB_LUT4_O_LC.I2
Info:  0.4 15.5  Source RV32I.alu.in2_SB_LUT4_O_15_I3_SB_LUT4_O_LC.O
Info:  1.0 16.4    Net RV32I.alu.in2_SB_LUT4_O_15_I3 budget 0.000000 ns (10,14) -> (10,11)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_25_LC.I2
Info:  0.2 16.7  Source RV32I.alu.minus_SB_LUT4_O_25_LC.COUT
Info:  0.2 16.9    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[16] budget 0.190000 ns (10,11) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_24_LC.CIN
Info:  0.1 17.0  Source RV32I.alu.minus_SB_LUT4_O_24_LC.COUT
Info:  0.0 17.0    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[17] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_23_LC.CIN
Info:  0.1 17.1  Source RV32I.alu.minus_SB_LUT4_O_23_LC.COUT
Info:  0.0 17.1    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[18] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_22_LC.CIN
Info:  0.1 17.3  Source RV32I.alu.minus_SB_LUT4_O_22_LC.COUT
Info:  0.0 17.3    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[19] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_21_LC.CIN
Info:  0.1 17.4  Source RV32I.alu.minus_SB_LUT4_O_21_LC.COUT
Info:  0.0 17.4    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[20] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_19_LC.CIN
Info:  0.1 17.5  Source RV32I.alu.minus_SB_LUT4_O_19_LC.COUT
Info:  0.0 17.5    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[21] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_18_LC.CIN
Info:  0.1 17.6  Source RV32I.alu.minus_SB_LUT4_O_18_LC.COUT
Info:  0.0 17.6    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[22] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_17_LC.CIN
Info:  0.1 17.8  Source RV32I.alu.minus_SB_LUT4_O_17_LC.COUT
Info:  0.0 17.8    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[23] budget 0.000000 ns (10,12) -> (10,12)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_16_LC.CIN
Info:  0.1 17.9  Source RV32I.alu.minus_SB_LUT4_O_16_LC.COUT
Info:  0.2 18.1    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[24] budget 0.190000 ns (10,12) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_15_LC.CIN
Info:  0.1 18.2  Source RV32I.alu.minus_SB_LUT4_O_15_LC.COUT
Info:  0.0 18.2    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[25] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_14_LC.CIN
Info:  0.1 18.3  Source RV32I.alu.minus_SB_LUT4_O_14_LC.COUT
Info:  0.0 18.3    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[26] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_13_LC.CIN
Info:  0.1 18.5  Source RV32I.alu.minus_SB_LUT4_O_13_LC.COUT
Info:  0.0 18.5    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[27] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_12_LC.CIN
Info:  0.1 18.6  Source RV32I.alu.minus_SB_LUT4_O_12_LC.COUT
Info:  0.0 18.6    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[28] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_11_LC.CIN
Info:  0.1 18.7  Source RV32I.alu.minus_SB_LUT4_O_11_LC.COUT
Info:  0.0 18.7    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[29] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_10_LC.CIN
Info:  0.1 18.8  Source RV32I.alu.minus_SB_LUT4_O_10_LC.COUT
Info:  0.0 18.8    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[30] budget 0.000000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_8_LC.CIN
Info:  0.1 19.0  Source RV32I.alu.minus_SB_LUT4_O_8_LC.COUT
Info:  0.3 19.2    Net RV32I.alu.in2_SB_LUT4_O_I3_SB_CARRY_I1_CO[31] budget 0.260000 ns (10,13) -> (10,13)
Info:                Sink RV32I.alu.minus_SB_LUT4_O_7_LC.I3
Info:  0.3 19.5  Source RV32I.alu.minus_SB_LUT4_O_7_LC.O
Info:  0.6 20.1    Net RV32I.alu.minus[31] budget 3.306000 ns (10,13) -> (11,12)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  0.4 20.6  Source RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6 21.2    Net RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 2.900000 ns (11,12) -> (11,12)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.4 21.6  Source RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6 22.1    Net RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 3.131000 ns (11,12) -> (11,11)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.3 22.5  Source RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.6 24.0    Net RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 budget 3.131000 ns (11,11) -> (5,12)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4 24.4  Source RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6 25.0    Net RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_I0 budget 2.900000 ns (5,12) -> (5,13)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_LC.I0
Info:  0.4 25.5  Source RV32I.DE_isBRANCH_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  0.6 26.1    Net RV32I.DE_isBRANCH_SB_LUT4_I3_I2 budget 3.207000 ns (5,13) -> (5,14)
Info:                Sink RV32I.DE_isBRANCH_SB_LUT4_I3_LC.I2
Info:  0.4 26.5  Source RV32I.DE_isBRANCH_SB_LUT4_I3_LC.O
Info:  0.6 27.0    Net RV32I.DE_isBRANCH_SB_LUT4_I3_O budget 3.207000 ns (5,14) -> (6,15)
Info:                Sink RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_LC.I2
Info:  0.4 27.4  Source RV32I.DE_CSRRead_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  0.6 28.0    Net RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2 budget 3.130000 ns (6,15) -> (7,15)
Info:                Sink RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.I3
Info:  0.3 28.3  Source RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_LC.O
Info:  0.6 28.9    Net RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O budget 2.899000 ns (7,15) -> (7,16)
Info:                Sink RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:  0.3 29.2  Source RV32I.F_pc_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  3.1 32.3    Net RV32I.DE_nop_SB_DFFESS_Q_E budget 3.319000 ns (7,16) -> (20,7)
Info:                Sink RV32I.DE_isEBREAK_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 32.4  Setup RV32I.DE_isEBREAK_SB_DFFESR_Q_DFFLC.CEN
Info: 10.8 ns logic, 21.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk12MHz$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source key[2]$sb_io.D_IN_0
Info:  1.7  1.7    Net key[2]$SB_IO_IN budget 40.430000 ns (26,33) -> (26,20)
Info:                Sink key_SB_LUT4_I3_1_LC.I3
Info:  0.3  2.0  Source key_SB_LUT4_I3_1_LC.O
Info:  1.9  3.9    Net key_SB_LUT4_I3_1_O budget 9.947000 ns (26,20) -> (14,16)
Info:                Sink key_SB_LUT4_I3_1_O_SB_LUT4_I0_LC.I0
Info:  0.5  4.4  Setup key_SB_LUT4_I3_1_O_SB_LUT4_I0_LC.I0
Info: 0.8 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk12MHz$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source LEDS8_4.row_SB_DFFSS_Q_4_D_SB_LUT4_O_LC.O
Info:  3.2  3.7    Net led[3]$SB_IO_OUT budget 82.792999 ns (27,18) -> (11,33)
Info:                Sink led[3]$sb_io.D_OUT_0
Info: 0.5 ns logic, 3.2 ns routing

Info: Max frequency for clock 'clk12MHz$SB_IO_IN_$glb_clk': 30.85 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                            -> posedge clk12MHz$SB_IO_IN_$glb_clk: 4.36 ns
Info: Max delay posedge clk12MHz$SB_IO_IN_$glb_clk -> <async>                           : 3.71 ns

Info: Slack histogram:
Info:  legend: * represents 18 endpoint(s)
Info:          + represents [1,18) endpoint(s)
Info: [ 29488,  32109) |*******************************************+
Info: [ 32109,  34730) |********************************************+
Info: [ 34730,  37351) |************************************+
Info: [ 37351,  39972) |
Info: [ 39972,  42593) |
Info: [ 42593,  45214) |
Info: [ 45214,  47835) |
Info: [ 47835,  50456) |
Info: [ 50456,  53077) |**+
Info: [ 53077,  55698) |****+
Info: [ 55698,  58319) |*+
Info: [ 58319,  60940) |**+
Info: [ 60940,  63561) |*******+
Info: [ 63561,  66182) |***********+
Info: [ 66182,  68803) |****+
Info: [ 68803,  71424) |***********+
Info: [ 71424,  74045) |***************************+
Info: [ 74045,  76666) |***************************+
Info: [ 76666,  79287) |*****************+
Info: [ 79287,  81908) |************************************************************
2 warnings, 0 errors
icepack hardware.asc hardware.bin
======================== [SUCCESS] Took 189.43 seconds ========================
