{
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "perf": [
        [
            0.14995002746582031,
            0.025871000000000002,
            0.022886,
            266888,
            267504,
            1583166972.8799219,
            15622068687308,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.16048622131347656,
            0.032716000000000002,
            0.025776,
            268024,
            268672,
            1583166972.8904581,
            15622102312997,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.16054320335388184,
            0.032749,
            0.025801999999999999,
            268024,
            268672,
            1583166972.8905151,
            15622102465036,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.18067622184753418,
            0.040918999999999997,
            0.028943,
            273352,
            273356,
            1583166972.9106481,
            15622166757238,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.23470902442932129,
            0.067781999999999995,
            0.037329000000000001,
            282800,
            282820,
            1583166972.9646809,
            15622339248835,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.23478221893310547,
            0.067830000000000001,
            0.037354999999999999,
            282800,
            282820,
            1583166972.9647541,
            15622339442247,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.2436060905456543,
            0.073334999999999997,
            0.037657999999999997,
            282800,
            282820,
            1583166972.973578,
            15622369560369,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.24425601959228516,
            0.073764999999999997,
            0.037879000000000003,
            282800,
            282820,
            1583166972.9742279,
            15622369697710,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.24429821968078613,
            0.073764999999999997,
            0.037921000000000003,
            282800,
            282820,
            1583166972.9742701,
            15622369808614,
            "doGAToPass2",
            "entry"
        ],
        [
            0.28039407730102539,
            0.075447,
            0.040701000000000001,
            281244,
            282820,
            1583166973.010366,
            15622485079664,
            "DoPass2",
            "entry"
        ],
        [
            0.36164021492004395,
            0.11891400000000001,
            0.055378999999999998,
            283212,
            283236,
            1583166973.0916121,
            15622744402449,
            "DoPass2",
            "exit"
        ]
    ],
    "cycles_program_begin": 15621631538896,
    "MlibObjs": {},
    "SIMBData": {
        "archive": "archive.23/_21586_archive_1.a",
        "out": "amcQwB.o",
        "bytes": 67442,
        "text": 0
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7866,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 32908,
                "mod": "std",
                "mode": 4,
                "checksum": 0,
                "out": "reYIK_d.o",
                "archive": "archive.23/_prev_archive_1.a"
            }
        },
        "_vcs_unit__773399399": {
            "tpLuY_d": {
                "bytes": 22716,
                "mod": "_vcs_unit__773399399",
                "mode": 4,
                "checksum": 0,
                "out": "tpLuY_d.o",
                "archive": "archive.23/_21586_archive_1.a"
            }
        },
        "testbench": {
            "iAVhC_d": {
                "bytes": 18276,
                "mod": "testbench",
                "archive": "archive.23/_prev_archive_1.a",
                "out": "iAVhC_d.o",
                "mode": 4,
                "checksum": 0
            }
        },
        "RS_Line_0000": {
            "Z4jCT_d": {
                "bytes": 27146,
                "mod": "RS_Line_0000",
                "mode": 4,
                "checksum": 0,
                "out": "Z4jCT_d.o",
                "archive": "archive.23/_prev_archive_1.a"
            }
        },
        "RS_0000": {
            "vG3v3_d": {
                "bytes": 129886,
                "mod": "RS_0000",
                "mode": 4,
                "checksum": 0,
                "out": "vG3v3_d.o",
                "archive": "archive.23/_21586_archive_1.a"
            }
        }
    },
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.075495000000000007,
            "ru_minflt": 24566,
            "ru_stime_sec": 0.040728,
            "ru_maxrss_kb": 78396,
            "ru_majflt": 0,
            "ru_nvcsw": 170,
            "ru_nivcsw": 6
        },
        "cpu_cycles_end": 15622807503432,
        "cpu_cycles_total": 1175964536,
        "nMops": 18426,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.012064999999999999,
            "ru_minflt": 6334,
            "ru_stime_sec": 0.0078370000000000002,
            "ru_maxrss_kb": 27948,
            "ru_majflt": 0,
            "ru_nvcsw": 18,
            "ru_nivcsw": 6
        },
        "mop/quad": 3.487130961392884,
        "peak_mem_kb": 283236,
        "ru_childs_end": {
            "ru_utime_sec": 0.012064999999999999,
            "ru_minflt": 6934,
            "ru_stime_sec": 0.010413,
            "ru_maxrss_kb": 28364,
            "ru_majflt": 0,
            "ru_nvcsw": 20,
            "ru_nivcsw": 8
        },
        "cpu_cycles_cgstart": 15622485185485,
        "nQuads": 5284,
        "outputSizePerQuad": 40.925813777441334,
        "realTime": 0.38149619102478027,
        "ru_self_end": {
            "ru_utime_sec": 0.120257,
            "ru_minflt": 27987,
            "ru_stime_sec": 0.062093000000000002,
            "ru_maxrss_kb": 87364,
            "ru_majflt": 0,
            "ru_nvcsw": 398,
            "ru_nivcsw": 7
        },
        "totalObjSize": 216252,
        "mopSpeed": 411643.80501318088,
        "quadSpeed": 118046.55734775033,
        "Frontend(%)": 66.171913967443061,
        "CodeGen(%)": 33.828086032556939
    },
    "NameTable": {
        "testbench": [
            "testbench",
            "iAVhC",
            "module",
            5
        ],
        "_vcs_unit__773399399": [
            "_vcs_unit__773399399",
            "tpLuY",
            "module",
            1
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            6
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "RS_Line_0000": [
            "RS_Line_0000",
            "Z4jCT",
            "module",
            3
        ],
        "RS_0000": [
            "RS_0000",
            "vG3v3",
            "module",
            4
        ]
    },
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "master_pid": 21586,
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "cwd": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog",
        "daidir_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/simv.daidir",
        "csrc_abs": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/csrc",
        "csrc": "csrc",
        "archive_dir": "archive.23",
        "daidir": "/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/simv.daidir",
        "default_output_dir": "csrc"
    },
    "cpu_cycles_pass2_start": 15622485104432,
    "CurCompileUdps": {},
    "incremental": "on",
    "CompileProcesses": [
        "cgproc.21586.json"
    ],
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__773399399",
        "_vcs_unit__773399399",
        "std",
        "RS_Line_0000",
        "RS_0000",
        "RS_0000",
        "testbench"
    ],
    "rlimit": {
        "data": -1,
        "stack": -1
    }
}