

================================================================
== Vitis HLS Report for 'operator_2_s'
================================================================
* Date:           Tue Feb  8 11:02:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 32 
27 --> 28 
28 --> 29 30 
29 --> 30 
30 --> 31 32 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.44>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58"   --->   Operation 33 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47"   --->   Operation 34 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 35 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_1_0_06_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_1_0_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_1_1_012_loc = alloca i64 1"   --->   Operation 37 'alloca' 'agg_result_1_1_012_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_1_2_018_loc = alloca i64 1"   --->   Operation 38 'alloca' 'agg_result_1_2_018_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_1_0_09_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_1_0_09_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_1_1_015_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_1_1_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_2_021_loc = alloca i64 1"   --->   Operation 41 'alloca' 'agg_result_1_2_021_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 42 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%den_norm_17_loc = alloca i64 1"   --->   Operation 43 'alloca' 'den_norm_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%den_norm_28_loc = alloca i64 1"   --->   Operation 44 'alloca' 'den_norm_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc = alloca i64 1"   --->   Operation 45 'alloca' 'den_norm_2_019_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%den_norm_1_020_loc = alloca i64 1"   --->   Operation 46 'alloca' 'den_norm_1_020_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.44ns)   --->   "%call_ln0 = call void @operator/.2_Pipeline_VITIS_LOOP_215_1, i32 %p_read_6, i32 %p_read_5, i32 %p_read_7, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_28_loc, i32 %den_norm_17_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @operator/.2_Pipeline_VITIS_LOOP_215_1, i32 %p_read_6, i32 %p_read_5, i32 %p_read_7, i32 %den_norm_1_020_loc, i32 %den_norm_2_019_loc, i32 %den_norm_28_loc, i32 %den_norm_17_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.47>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 49 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_read48 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 50 'read' 'p_read48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 51 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%den_norm_1_020_loc_load = load i32 %den_norm_1_020_loc"   --->   Operation 52 'load' 'den_norm_1_020_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%den_norm_2_019_loc_load = load i32 %den_norm_2_019_loc"   --->   Operation 53 'load' 'den_norm_2_019_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.47ns)   --->   "%call_ret1 = call i96 @_mul.161, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_9, i32 %p_read48, i32 %p_read_8, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:218]   --->   Operation 54 'call' 'call_ret1' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 55 [1/2] (0.44ns)   --->   "%call_ret1 = call i96 @_mul.161, i32 0, i32 %den_norm_1_020_loc_load, i32 %den_norm_2_019_loc_load, i32 %p_read_9, i32 %p_read48, i32 %p_read_8, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:218]   --->   Operation 55 'call' 'call_ret1' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%eps_0 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 56 'extractvalue' 'eps_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%eps_1 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 57 'extractvalue' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%eps_2 = extractvalue i96 %call_ret1" [../src/ban.cpp:218]   --->   Operation 58 'extractvalue' 'eps_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_9" [../src/ban.cpp:222]   --->   Operation 59 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [4/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %eps_1, i32 %p_read48" [../src/ban.cpp:222]   --->   Operation 60 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [4/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %eps_2, i32 %p_read_8" [../src/ban.cpp:222]   --->   Operation 61 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 62 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_9" [../src/ban.cpp:222]   --->   Operation 62 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [3/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %eps_1, i32 %p_read48" [../src/ban.cpp:222]   --->   Operation 63 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %eps_2, i32 %p_read_8" [../src/ban.cpp:222]   --->   Operation 64 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 65 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_9" [../src/ban.cpp:222]   --->   Operation 65 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %eps_1, i32 %p_read48" [../src/ban.cpp:222]   --->   Operation 66 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [2/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %eps_2, i32 %p_read_8" [../src/ban.cpp:222]   --->   Operation 67 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%den_norm_28_loc_load = load i32 %den_norm_28_loc"   --->   Operation 68 'load' 'den_norm_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%den_norm_17_loc_load = load i32 %den_norm_17_loc"   --->   Operation 69 'load' 'den_norm_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %eps_0, i32 %p_read_9" [../src/ban.cpp:222]   --->   Operation 70 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/4] (6.43ns)   --->   "%tmp_24 = fadd i32 %eps_1, i32 %p_read48" [../src/ban.cpp:222]   --->   Operation 71 'fadd' 'tmp_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %eps_2, i32 %p_read_8" [../src/ban.cpp:222]   --->   Operation 72 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/2] (0.47ns)   --->   "%call_ret2 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 73 'call' 'call_ret2' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.88>
ST_8 : Operation 74 [1/2] (0.44ns)   --->   "%call_ret2 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 <undef>, i32 <undef>, i32 <undef>" [../src/ban.cpp:228]   --->   Operation 74 'call' 'call_ret2' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%eps_tmp_0 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 75 'extractvalue' 'eps_tmp_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%eps_tmp_1 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 76 'extractvalue' 'eps_tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%eps_tmp_2 = extractvalue i96 %call_ret2" [../src/ban.cpp:228]   --->   Operation 77 'extractvalue' 'eps_tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [4/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 78 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [4/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 79 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [4/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 80 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [2/2] (0.47ns)   --->   "%call_ret = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 81 'call' 'call_ret' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 82 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 82 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [3/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 83 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 84 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/2] (0.44ns)   --->   "%call_ret = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_17_loc_load, i32 %den_norm_28_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2" [../src/ban.cpp:235]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%eps_0_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 86 'extractvalue' 'eps_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%eps_1_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 87 'extractvalue' 'eps_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%eps_2_1 = extractvalue i96 %call_ret" [../src/ban.cpp:235]   --->   Operation 88 'extractvalue' 'eps_2_1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 89 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 89 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [2/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 90 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 91 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 92 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %tmp, i32 %eps_tmp_0" [../src/ban.cpp:231]   --->   Operation 92 'fadd' 'tmp_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_1" [../src/ban.cpp:231]   --->   Operation 93 'fadd' 'tmp_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_25, i32 %eps_tmp_2" [../src/ban.cpp:231]   --->   Operation 94 'fadd' 'tmp_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 95 [4/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 95 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [4/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 96 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [4/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 97 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 98 [3/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 98 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 99 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [3/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 100 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 101 [2/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 101 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 102 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [2/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 103 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 104 [1/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_26, i32 %eps_0_1" [../src/ban.cpp:238]   --->   Operation 104 'fadd' 'tmp_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_27, i32 %eps_1_1" [../src/ban.cpp:238]   --->   Operation 105 'fadd' 'tmp_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %tmp_28, i32 %eps_2_1" [../src/ban.cpp:238]   --->   Operation 106 'fadd' 'tmp_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 107 [9/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 107 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [9/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 108 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [9/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 109 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 110 [8/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 110 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [8/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 111 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [8/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 112 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 113 [7/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 113 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [7/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 114 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [7/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 115 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 116 [6/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 116 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [6/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 117 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [6/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 118 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 119 [5/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 119 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [5/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 120 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [5/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 121 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 122 [4/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 122 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [4/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 123 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [4/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 124 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 125 [3/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 125 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [3/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 126 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [3/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 127 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 128 [2/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 128 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [2/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 129 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [2/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 130 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 131 [1/9] (7.05ns)   --->   "%tmp_36 = fdiv i32 %tmp_29, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 131 'fdiv' 'tmp_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [1/9] (7.05ns)   --->   "%tmp_37 = fdiv i32 %tmp_30, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 132 'fdiv' 'tmp_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/9] (7.05ns)   --->   "%tmp_38 = fdiv i32 %tmp_31, i32 %p_read_7" [../src/ban.cpp:255]   --->   Operation 133 'fdiv' 'tmp_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.78>
ST_25 : Operation 134 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_oeq  i32 %tmp_36, i32 0" [../src/ban.cpp:77]   --->   Operation 134 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.54>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %tmp_36" [../src/ban.cpp:77]   --->   Operation 135 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 136 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 137 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 138 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [1/1] (1.05ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 139 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 140 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_oeq  i32 %tmp_36, i32 0" [../src/ban.cpp:77]   --->   Operation 141 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 142 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_22" [../src/ban.cpp:77]   --->   Operation 142 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 143 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_26 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp_36, i32 %tmp_37, i32 %tmp_38, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 144 'call' 'call_ln255' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.44>
ST_27 : Operation 145 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_84_1, i32 %tmp_36, i32 %tmp_37, i32 %tmp_38, i32 %idx_tmp_loc" [../src/ban.cpp:255]   --->   Operation 145 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 1.41>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 146 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 147 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 147 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 148 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 149 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 149 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_28 : Operation 150 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 150 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 151 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_38, i32 %tmp_37, i32 %tmp_36, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_021_loc, i32 %agg_result_1_1_015_loc, i32 %agg_result_1_0_09_loc" [../src/ban.cpp:255]   --->   Operation 151 'call' 'call_ln255' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.44>
ST_29 : Operation 152 [1/2] (0.44ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_92_2, i32 %tmp_38, i32 %tmp_37, i32 %tmp_36, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_2_021_loc, i32 %agg_result_1_1_015_loc, i32 %agg_result_1_0_09_loc" [../src/ban.cpp:255]   --->   Operation 152 'call' 'call_ln255' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 3.20>
ST_30 : Operation 153 [1/1] (0.00ns)   --->   "%agg_result_1_2_021_loc_load = load i32 %agg_result_1_2_021_loc"   --->   Operation 153 'load' 'agg_result_1_2_021_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "%agg_result_1_1_015_loc_load = load i32 %agg_result_1_1_015_loc"   --->   Operation 154 'load' 'agg_result_1_1_015_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "%agg_result_1_0_09_loc_load = load i32 %agg_result_1_0_09_loc"   --->   Operation 155 'load' 'agg_result_1_0_09_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 156 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 157 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 157 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 158 [1/1] (0.54ns)   --->   "%tmp_39 = add i2 %sub_ln92, i2 3" [../src/ban.cpp:100]   --->   Operation 158 'add' 'tmp_39' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 159 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 160 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 160 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%agg_result_1_2_019 = phi i32 %tmp_38, void %.preheader.preheader, i32 %agg_result_1_2_021_loc_load, void %.lr.ph7.i"   --->   Operation 161 'phi' 'agg_result_1_2_019' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.00ns)   --->   "%agg_result_1_1_013 = phi i32 %tmp_37, void %.preheader.preheader, i32 %agg_result_1_1_015_loc_load, void %.lr.ph7.i"   --->   Operation 162 'phi' 'agg_result_1_1_013' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%agg_result_1_0_07 = phi i32 %tmp_36, void %.preheader.preheader, i32 %agg_result_1_0_09_loc_load, void %.lr.ph7.i"   --->   Operation 163 'phi' 'agg_result_1_0_07' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%base_0_lcssa_i2527 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 164 'phi' 'base_0_lcssa_i2527' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i2527" [../src/ban.cpp:104]   --->   Operation 165 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.44ns)   --->   "%icmp_ln104_1 = icmp_ne  i2 %base_0_lcssa_i2527, i2 3" [../src/ban.cpp:104]   --->   Operation 166 'icmp' 'icmp_ln104_1' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 167 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_1, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 168 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 169 [2/2] (0.42ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_019, i32 %agg_result_1_1_013, i32 %agg_result_1_0_07, i2 %base_0_lcssa_i2527, i3 %select_ln104, i32 %agg_result_1_2_018_loc, i32 %agg_result_1_1_012_loc, i32 %agg_result_1_0_06_loc" [../src/ban.cpp:255]   --->   Operation 169 'call' 'call_ln255' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.13>
ST_31 : Operation 170 [1/2] (1.13ns)   --->   "%call_ln255 = call void @operator/.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_2_019, i32 %agg_result_1_1_013, i32 %agg_result_1_0_07, i2 %base_0_lcssa_i2527, i3 %select_ln104, i32 %agg_result_1_2_018_loc, i32 %agg_result_1_1_012_loc, i32 %agg_result_1_0_06_loc" [../src/ban.cpp:255]   --->   Operation 170 'call' 'call_ln255' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.47>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%empty_35 = phi i2 0, void %.preheader.preheader, i2 %tmp_39, void %.lr.ph7.i"   --->   Operation 171 'phi' 'empty_35' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%agg_result_1_2_018_loc_load = load i32 %agg_result_1_2_018_loc"   --->   Operation 172 'load' 'agg_result_1_2_018_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%agg_result_1_1_012_loc_load = load i32 %agg_result_1_1_012_loc"   --->   Operation 173 'load' 'agg_result_1_1_012_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%agg_result_1_0_06_loc_load = load i32 %agg_result_1_0_06_loc"   --->   Operation 174 'load' 'agg_result_1_0_06_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 175 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%agg_result_1_2_0 = phi i32 %agg_result_1_2_018_loc_load, void %.lr.ph.i, i32 %tmp_38, void %.critedge, i32 %agg_result_1_2_021_loc_load, void %.lr.ph7.i"   --->   Operation 176 'phi' 'agg_result_1_2_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%agg_result_1_1_0 = phi i32 %agg_result_1_1_012_loc_load, void %.lr.ph.i, i32 %tmp_37, void %.critedge, i32 %agg_result_1_1_015_loc_load, void %.lr.ph7.i"   --->   Operation 177 'phi' 'agg_result_1_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%agg_result_1_0_0 = phi i32 %agg_result_1_0_06_loc_load, void %.lr.ph.i, i32 %tmp_36, void %.critedge, i32 %agg_result_1_0_09_loc_load, void %.lr.ph7.i"   --->   Operation 178 'phi' 'agg_result_1_0_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%c_p_1 = phi i2 %empty_35, void %.lr.ph.i, i2 1, void %.critedge, i2 %tmp_39, void %.lr.ph7.i"   --->   Operation 179 'phi' 'c_p_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i2 %c_p_1" [../src/ban.cpp:270]   --->   Operation 180 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln270" [../src/ban.cpp:282]   --->   Operation 181 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0_0" [../src/ban.cpp:282]   --->   Operation 182 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_1_1_0" [../src/ban.cpp:282]   --->   Operation 183 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_1_2_0" [../src/ban.cpp:282]   --->   Operation 184 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln282 = ret i128 %mrv_3" [../src/ban.cpp:282]   --->   Operation 185 'ret' 'ret_ln282' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.449ns
The critical path consists of the following:
	wire read operation ('b.num[2]') on port 'p_read58' [7]  (0 ns)
	'call' operation ('call_ln0') to 'operator/.2_Pipeline_VITIS_LOOP_215_1' [24]  (0.449 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.476ns
The critical path consists of the following:
	wire read operation ('this.num[2]') on port 'p_read5' [10]  (0 ns)
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul.161' [29]  (0.476 ns)

 <State 4>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban.cpp:218) to '_mul.161' [29]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:222) [33]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [33]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [33]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:222) [33]  (6.44 ns)

 <State 8>: 6.89ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban.cpp:228) to '_mul.161' [36]  (0.449 ns)
	'fadd' operation ('tmp', ../src/ban.cpp:231) [40]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [40]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [40]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:231) [40]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [47]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [47]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [47]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp', ../src/ban.cpp:238) [47]  (6.44 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('tmp', ../src/ban.cpp:255) [50]  (7.06 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', ../src/ban.cpp:77) [59]  (2.78 ns)

 <State 26>: 3.54ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', ../src/ban.cpp:77) [59]  (2.78 ns)
	'and' operation ('and_ln77', ../src/ban.cpp:77) [60]  (0.287 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('agg_result_1_2_021_loc_load') ('agg_result_1_2_018_loc_load') [95]  (0.476 ns)

 <State 27>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.2_Pipeline_VITIS_LOOP_84_1' [63]  (0.446 ns)

 <State 28>: 1.42ns
The critical path consists of the following:
	'load' operation ('idx_tmp_loc_load') on local variable 'idx_tmp_loc' [64]  (0 ns)
	'icmp' operation ('icmp_ln92', ../src/ban.cpp:92) [66]  (0.991 ns)
	multiplexor before 'phi' operation ('c.num[2]') with incoming values : ('tmp', ../src/ban.cpp:255) ('agg_result_1_2_021_loc_load') [80]  (0.427 ns)

 <State 29>: 0.446ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.2_Pipeline_VITIS_LOOP_92_2' [70]  (0.446 ns)

 <State 30>: 3.2ns
The critical path consists of the following:
	'sub' operation ('sub_ln92', ../src/ban.cpp:92) [74]  (0.548 ns)
	'add' operation ('base', ../src/ban.cpp:97) [75]  (0.548 ns)
	'icmp' operation ('icmp_ln104', ../src/ban.cpp:104) [77]  (0.446 ns)
	multiplexor before 'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [84]  (0.476 ns)
	'phi' operation ('base') with incoming values : ('base', ../src/ban.cpp:97) [84]  (0 ns)
	'add' operation ('add_ln104', ../src/ban.cpp:104) [87]  (0.548 ns)
	'select' operation ('select_ln104', ../src/ban.cpp:104) [88]  (0.208 ns)
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.2_Pipeline_VITIS_LOOP_104_3' [89]  (0.427 ns)

 <State 31>: 1.13ns
The critical path consists of the following:
	'call' operation ('call_ln255', ../src/ban.cpp:255) to 'operator/.2_Pipeline_VITIS_LOOP_104_3' [89]  (1.13 ns)

 <State 32>: 0.476ns
The critical path consists of the following:
	'load' operation ('agg_result_1_2_018_loc_load') on local variable 'agg_result_1_2_018_loc' [90]  (0 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('agg_result_1_2_021_loc_load') ('agg_result_1_2_018_loc_load') [95]  (0.476 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', ../src/ban.cpp:255) ('agg_result_1_2_021_loc_load') ('agg_result_1_2_018_loc_load') [95]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
