
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000072d0  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009400  80009400  00009800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000007fc  80009600  80009600  00009a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  80009dfc  80009dfc  0000a1fc  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000530  00000008  80009e00  0000a408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000220  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         000028a8  00000758  00000758  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000a938  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000d78  00000000  00000000  0000a968  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001a1b  00000000  00000000  0000b6e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00027bc0  00000000  00000000  0000d0fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005807  00000000  00000000  00034cbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ea85  00000000  00000000  0003a4c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001fdc  00000000  00000000  00048f48  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005396  00000000  00000000  0004af24  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a4d6  00000000  00000000  000502ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00797133  00000000  00000000  0005a790  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000e38  00000000  00000000  007f18c3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf f2 24 	sub	pc,pc,-3548

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	05 38       	ld.ub	r8,r2++
800020c0:	00 00       	add	r0,r0
800020c2:	05 4c       	ld.w	r12,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 44       	ld.w	r4,--r2
800020c8:	00 00       	add	r0,r0
800020ca:	05 50       	ld.sh	r0,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 3c       	ld.ub	r12,r2++
800020d0:	00 00       	add	r0,r0
800020d2:	05 40       	ld.w	r0,--r2
800020d4:	00 00       	add	r0,r0
800020d6:	05 58       	ld.sh	r8,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 48       	ld.w	r8,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 54       	ld.sh	r4,--r2

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	05 38       	ld.ub	r8,r2++

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	05 38       	ld.ub	r8,r2++
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	05 48       	ld.w	r8,--r2
80002200:	00 00       	add	r0,r0
80002202:	05 58       	ld.sh	r8,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 50       	ld.sh	r0,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 44       	ld.w	r4,--r2
8000220c:	00 00       	add	r0,r0
8000220e:	05 4c       	ld.w	r12,--r2
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002230:	eb cd 40 c0 	pushm	r6-r7,lr
80002234:	18 96       	mov	r6,r12
80002236:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002238:	30 28       	mov	r8,2
8000223a:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
8000223c:	4b 78       	lddpc	r8,80002318 <twim_read_packet+0xe8>
8000223e:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002240:	f0 1f 00 37 	mcall	8000231c <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002244:	6e 29       	ld.w	r9,r7[0x8]
80002246:	4b 78       	lddpc	r8,80002320 <twim_read_packet+0xf0>
80002248:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224a:	6e 39       	ld.w	r9,r7[0xc]
8000224c:	4b 68       	lddpc	r8,80002324 <twim_read_packet+0xf4>
8000224e:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002250:	30 08       	mov	r8,0
80002252:	4b 6a       	lddpc	r10,80002328 <twim_read_packet+0xf8>
80002254:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002256:	30 0b       	mov	r11,0
80002258:	4b 5a       	lddpc	r10,8000232c <twim_read_packet+0xfc>
8000225a:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
8000225c:	0f fa       	ld.ub	r10,r7[0x7]
8000225e:	f0 0a 18 00 	cp.b	r10,r8
80002262:	c2 50       	breq	800022ac <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002264:	4a d8       	lddpc	r8,80002318 <twim_read_packet+0xe8>
80002266:	70 08       	ld.w	r8,r8[0x0]
80002268:	30 19       	mov	r9,1
8000226a:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
8000226c:	e0 69 00 80 	mov	r9,128
80002270:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002272:	30 29       	mov	r9,2
80002274:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002276:	ee ca ff fc 	sub	r10,r7,-4
8000227a:	4a e9       	lddpc	r9,80002330 <twim_read_packet+0x100>
8000227c:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
8000227e:	0f f9       	ld.ub	r9,r7[0x7]
80002280:	4a da       	lddpc	r10,80002334 <twim_read_packet+0x104>
80002282:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002284:	e0 6b 07 03 	mov	r11,1795
80002288:	4a ca       	lddpc	r10,80002338 <twim_read_packet+0x108>
8000228a:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
8000228c:	6e 0a       	ld.w	r10,r7[0x0]
8000228e:	a1 7a       	lsl	r10,0x1
80002290:	e8 1a a0 00 	orl	r10,0xa000
80002294:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002298:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229a:	6e 0a       	ld.w	r10,r7[0x0]
8000229c:	6e 39       	ld.w	r9,r7[0xc]
8000229e:	b1 69       	lsl	r9,0x10
800022a0:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a4:	e8 19 e0 01 	orl	r9,0xe001
800022a8:	91 49       	st.w	r8[0x10],r9
800022aa:	c1 18       	rjmp	800022cc <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022ac:	30 0a       	mov	r10,0
800022ae:	4a 28       	lddpc	r8,80002334 <twim_read_packet+0x104>
800022b0:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b2:	e0 6a 07 01 	mov	r10,1793
800022b6:	4a 18       	lddpc	r8,80002338 <twim_read_packet+0x108>
800022b8:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022ba:	49 88       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022bc:	70 08       	ld.w	r8,r8[0x0]
800022be:	6e 0a       	ld.w	r10,r7[0x0]
800022c0:	b1 69       	lsl	r9,0x10
800022c2:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022c6:	e8 19 e0 01 	orl	r9,0xe001
800022ca:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022cc:	49 38       	lddpc	r8,80002318 <twim_read_packet+0xe8>
800022ce:	70 08       	ld.w	r8,r8[0x0]
800022d0:	49 a9       	lddpc	r9,80002338 <twim_read_packet+0x108>
800022d2:	72 09       	ld.w	r9,r9[0x0]
800022d4:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022d6:	30 18       	mov	r8,1
800022d8:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022da:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022dc:	49 48       	lddpc	r8,8000232c <twim_read_packet+0xfc>
800022de:	70 08       	ld.w	r8,r8[0x0]
800022e0:	58 08       	cp.w	r8,0
800022e2:	c0 80       	breq	800022f2 <twim_read_packet+0xc2>
800022e4:	c0 b8       	rjmp	800022fa <twim_read_packet+0xca>
		cpu_relax();
800022e6:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ea:	6e 08       	ld.w	r8,r7[0x0]
800022ec:	58 08       	cp.w	r8,0
800022ee:	c0 30       	breq	800022f4 <twim_read_packet+0xc4>
800022f0:	c0 58       	rjmp	800022fa <twim_read_packet+0xca>
800022f2:	48 f7       	lddpc	r7,8000232c <twim_read_packet+0xfc>
800022f4:	f0 1f 00 12 	mcall	8000233c <twim_read_packet+0x10c>
800022f8:	cf 70       	breq	800022e6 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fa:	30 28       	mov	r8,2
800022fc:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022fe:	48 c8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002300:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002302:	5b c8       	cp.w	r8,-4
80002304:	c0 70       	breq	80002312 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002306:	48 a8       	lddpc	r8,8000232c <twim_read_packet+0xfc>
80002308:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230a:	5b e8       	cp.w	r8,-2
8000230c:	c0 30       	breq	80002312 <twim_read_packet+0xe2>
8000230e:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002312:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002316:	00 00       	add	r0,r0
80002318:	00 00       	add	r0,r0
8000231a:	05 38       	ld.ub	r8,r2++
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	21 54       	sub	r4,21
80002320:	00 00       	add	r0,r0
80002322:	05 3c       	ld.ub	r12,r2++
80002324:	00 00       	add	r0,r0
80002326:	05 40       	ld.w	r0,--r2
80002328:	00 00       	add	r0,r0
8000232a:	05 50       	ld.sh	r0,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 44       	ld.w	r4,--r2
80002330:	00 00       	add	r0,r0
80002332:	05 48       	ld.w	r8,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 58       	ld.sh	r8,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 4c       	ld.w	r12,--r2
8000233c:	80 00       	ld.sh	r0,r0[0x0]
8000233e:	21 44       	sub	r4,20

80002340 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002340:	eb cd 40 e0 	pushm	r5-r7,lr
80002344:	18 97       	mov	r7,r12
80002346:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002348:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000234c:	30 0a       	mov	r10,0
8000234e:	4a 69       	lddpc	r9,800023e4 <twim_master_init+0xa4>
80002350:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002352:	e6 18 00 01 	andh	r8,0x1,COH
80002356:	c0 b1       	brne	8000236c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002358:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235a:	3f f8       	mov	r8,-1
8000235c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000235e:	30 18       	mov	r8,1
80002360:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002362:	e0 68 00 80 	mov	r8,128
80002366:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002368:	d5 03       	csrf	0x10
8000236a:	c0 88       	rjmp	8000237a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000236c:	3f f8       	mov	r8,-1
8000236e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002370:	30 18       	mov	r8,1
80002372:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002374:	e0 68 00 80 	mov	r8,128
80002378:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237a:	3f f8       	mov	r8,-1
8000237c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000237e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002382:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002384:	30 1a       	mov	r10,1
80002386:	e0 6b 02 80 	mov	r11,640
8000238a:	49 8c       	lddpc	r12,800023e8 <twim_master_init+0xa8>
8000238c:	f0 1f 00 18 	mcall	800023ec <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002390:	e6 16 00 01 	andh	r6,0x1,COH
80002394:	c0 21       	brne	80002398 <twim_master_init+0x58>
      cpu_irq_enable();
80002396:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002398:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000239c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000239e:	f0 09 18 00 	cp.b	r9,r8
800023a2:	f9 b8 01 10 	movne	r8,16
800023a6:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023aa:	f9 b8 01 ff 	movne	r8,-1
800023ae:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b2:	6a 0a       	ld.w	r10,r5[0x0]
800023b4:	6a 1b       	ld.w	r11,r5[0x4]
800023b6:	0e 9c       	mov	r12,r7
800023b8:	f0 1f 00 0e 	mcall	800023f0 <twim_master_init+0xb0>
800023bc:	5b 8c       	cp.w	r12,-8
800023be:	c1 00       	breq	800023de <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c0:	6a 2b       	ld.w	r11,r5[0x8]
800023c2:	0e 9c       	mov	r12,r7
800023c4:	f0 1f 00 0c 	mcall	800023f4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023c8:	48 78       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023ca:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023cc:	5b c8       	cp.w	r8,-4
800023ce:	c0 70       	breq	800023dc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d0:	48 58       	lddpc	r8,800023e4 <twim_master_init+0xa4>
800023d2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d4:	5b e8       	cp.w	r8,-2
800023d6:	c0 30       	breq	800023dc <twim_master_init+0x9c>
800023d8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023dc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e2:	00 00       	add	r0,r0
800023e4:	00 00       	add	r0,r0
800023e6:	05 44       	ld.w	r4,--r2
800023e8:	80 00       	ld.sh	r0,r0[0x0]
800023ea:	20 04       	sub	r4,0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	27 68       	sub	r8,118
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	20 e0       	sub	r0,14
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	22 14       	sub	r4,33

800023f8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023f8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800023fc:	58 0a       	cp.w	r10,0
800023fe:	c6 30       	breq	800024c4 <eic_init+0xcc>
80002400:	30 08       	mov	r8,0
80002402:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002404:	30 19       	mov	r9,1
80002406:	30 1e       	mov	lr,1
80002408:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000240c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002410:	11 96       	ld.ub	r6,r8[0x1]
80002412:	f2 06 18 00 	cp.b	r6,r9
80002416:	c0 71       	brne	80002424 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002418:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241a:	11 86       	ld.ub	r6,r8[0x0]
8000241c:	fc 06 09 46 	lsl	r6,lr,r6
80002420:	0a 46       	or	r6,r5
80002422:	c0 78       	rjmp	80002430 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002424:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002426:	11 86       	ld.ub	r6,r8[0x0]
80002428:	fc 06 09 46 	lsl	r6,lr,r6
8000242c:	5c d6       	com	r6
8000242e:	0a 66       	and	r6,r5
80002430:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002432:	11 a6       	ld.ub	r6,r8[0x2]
80002434:	f2 06 18 00 	cp.b	r6,r9
80002438:	c0 71       	brne	80002446 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000243c:	11 86       	ld.ub	r6,r8[0x0]
8000243e:	fc 06 09 46 	lsl	r6,lr,r6
80002442:	0a 46       	or	r6,r5
80002444:	c0 78       	rjmp	80002452 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002446:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002448:	11 86       	ld.ub	r6,r8[0x0]
8000244a:	fc 06 09 46 	lsl	r6,lr,r6
8000244e:	5c d6       	com	r6
80002450:	0a 66       	and	r6,r5
80002452:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002454:	11 b6       	ld.ub	r6,r8[0x3]
80002456:	f2 06 18 00 	cp.b	r6,r9
8000245a:	c0 71       	brne	80002468 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000245c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000245e:	11 86       	ld.ub	r6,r8[0x0]
80002460:	fc 06 09 46 	lsl	r6,lr,r6
80002464:	0a 46       	or	r6,r5
80002466:	c0 78       	rjmp	80002474 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002468:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246a:	11 86       	ld.ub	r6,r8[0x0]
8000246c:	fc 06 09 46 	lsl	r6,lr,r6
80002470:	5c d6       	com	r6
80002472:	0a 66       	and	r6,r5
80002474:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002476:	11 c6       	ld.ub	r6,r8[0x4]
80002478:	f2 06 18 00 	cp.b	r6,r9
8000247c:	c0 71       	brne	8000248a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000247e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002480:	11 86       	ld.ub	r6,r8[0x0]
80002482:	fc 06 09 46 	lsl	r6,lr,r6
80002486:	0a 46       	or	r6,r5
80002488:	c0 78       	rjmp	80002496 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000248c:	11 86       	ld.ub	r6,r8[0x0]
8000248e:	fc 06 09 46 	lsl	r6,lr,r6
80002492:	5c d6       	com	r6
80002494:	0a 66       	and	r6,r5
80002496:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002498:	11 d6       	ld.ub	r6,r8[0x5]
8000249a:	f2 06 18 00 	cp.b	r6,r9
8000249e:	c0 71       	brne	800024ac <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a2:	11 88       	ld.ub	r8,r8[0x0]
800024a4:	fc 08 09 48 	lsl	r8,lr,r8
800024a8:	0c 48       	or	r8,r6
800024aa:	c0 78       	rjmp	800024b8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024ac:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024ae:	11 88       	ld.ub	r8,r8[0x0]
800024b0:	fc 08 09 48 	lsl	r8,lr,r8
800024b4:	5c d8       	com	r8
800024b6:	0c 68       	and	r8,r6
800024b8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024ba:	2f f7       	sub	r7,-1
800024bc:	0e 98       	mov	r8,r7
800024be:	0e 3a       	cp.w	r10,r7
800024c0:	fe 9b ff a4 	brhi	80002408 <eic_init+0x10>
800024c4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024c8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024c8:	30 18       	mov	r8,1
800024ca:	f0 0b 09 48 	lsl	r8,r8,r11
800024ce:	99 c8       	st.w	r12[0x30],r8
}
800024d0:	5e fc       	retal	r12

800024d2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d2:	30 18       	mov	r8,1
800024d4:	f0 0b 09 48 	lsl	r8,r8,r11
800024d8:	99 08       	st.w	r12[0x0],r8
}
800024da:	5e fc       	retal	r12

800024dc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024dc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e2:	30 19       	mov	r9,1
800024e4:	f2 0b 09 4b 	lsl	r11,r9,r11
800024e8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ea:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024ec:	e6 18 00 01 	andh	r8,0x1,COH
800024f0:	c0 21       	brne	800024f4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f4:	5e fc       	retal	r12
800024f6:	d7 03       	nop

800024f8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024f8:	f8 08 16 05 	lsr	r8,r12,0x5
800024fc:	a9 78       	lsl	r8,0x9
800024fe:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002502:	58 7b       	cp.w	r11,7
80002504:	e0 8b 00 05 	brhi	8000250e <gpio_enable_module_pin+0x16>
80002508:	4a 09       	lddpc	r9,80002588 <gpio_enable_module_pin+0x90>
8000250a:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000250e:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002510:	30 19       	mov	r9,1
80002512:	f2 0c 09 49 	lsl	r9,r9,r12
80002516:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002518:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000251c:	c3 18       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000251e:	30 19       	mov	r9,1
80002520:	f2 0c 09 49 	lsl	r9,r9,r12
80002524:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002526:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002528:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252a:	c2 a8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000252c:	30 19       	mov	r9,1
8000252e:	f2 0c 09 49 	lsl	r9,r9,r12
80002532:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002534:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002536:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002538:	c2 38       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002542:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002544:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002546:	c1 c8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002548:	30 19       	mov	r9,1
8000254a:	f2 0c 09 49 	lsl	r9,r9,r12
8000254e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002550:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002552:	91 d9       	st.w	r8[0x34],r9
		break;
80002554:	c1 58       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002556:	30 19       	mov	r9,1
80002558:	f2 0c 09 49 	lsl	r9,r9,r12
8000255c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000255e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002560:	91 d9       	st.w	r8[0x34],r9
		break;
80002562:	c0 e8       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002564:	30 19       	mov	r9,1
80002566:	f2 0c 09 49 	lsl	r9,r9,r12
8000256a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000256c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000256e:	91 d9       	st.w	r8[0x34],r9
		break;
80002570:	c0 78       	rjmp	8000257e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002572:	30 19       	mov	r9,1
80002574:	f2 0c 09 49 	lsl	r9,r9,r12
80002578:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000257c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000257e:	30 19       	mov	r9,1
80002580:	f2 0c 09 4c 	lsl	r12,r9,r12
80002584:	91 2c       	st.w	r8[0x8],r12
80002586:	5e fd       	retal	0
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	96 00       	ld.sh	r0,r11[0x0]

8000258c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000258c:	d4 21       	pushm	r4-r7,lr
8000258e:	18 97       	mov	r7,r12
80002590:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002592:	58 0b       	cp.w	r11,0
80002594:	c0 31       	brne	8000259a <gpio_enable_module+0xe>
80002596:	30 05       	mov	r5,0
80002598:	c0 d8       	rjmp	800025b2 <gpio_enable_module+0x26>
8000259a:	30 06       	mov	r6,0
8000259c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000259e:	6e 1b       	ld.w	r11,r7[0x4]
800025a0:	6e 0c       	ld.w	r12,r7[0x0]
800025a2:	f0 1f 00 06 	mcall	800025b8 <gpio_enable_module+0x2c>
800025a6:	18 45       	or	r5,r12
		gpiomap++;
800025a8:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025aa:	2f f6       	sub	r6,-1
800025ac:	0c 34       	cp.w	r4,r6
800025ae:	fe 9b ff f8 	brhi	8000259e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b2:	0a 9c       	mov	r12,r5
800025b4:	d8 22       	popm	r4-r7,pc
800025b6:	00 00       	add	r0,r0
800025b8:	80 00       	ld.sh	r0,r0[0x0]
800025ba:	24 f8       	sub	r8,79

800025bc <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025bc:	f8 08 16 05 	lsr	r8,r12,0x5
800025c0:	a9 78       	lsl	r8,0x9
800025c2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025c6:	16 99       	mov	r9,r11
800025c8:	e2 19 00 04 	andl	r9,0x4,COH
800025cc:	c0 70       	breq	800025da <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025ce:	30 19       	mov	r9,1
800025d0:	f2 0c 09 49 	lsl	r9,r9,r12
800025d4:	f1 49 00 74 	st.w	r8[116],r9
800025d8:	c0 68       	rjmp	800025e4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025da:	30 19       	mov	r9,1
800025dc:	f2 0c 09 49 	lsl	r9,r9,r12
800025e0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e4:	16 99       	mov	r9,r11
800025e6:	e2 19 00 80 	andl	r9,0x80,COH
800025ea:	c2 40       	breq	80002632 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025ec:	16 99       	mov	r9,r11
800025ee:	e2 19 01 80 	andl	r9,0x180,COH
800025f2:	c0 90       	breq	80002604 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f4:	30 19       	mov	r9,1
800025f6:	f2 0c 09 49 	lsl	r9,r9,r12
800025fa:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800025fe:	f1 49 00 b8 	st.w	r8[184],r9
80002602:	c1 88       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002604:	16 99       	mov	r9,r11
80002606:	e2 19 02 80 	andl	r9,0x280,COH
8000260a:	c0 90       	breq	8000261c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
8000260c:	30 19       	mov	r9,1
8000260e:	f2 0c 09 49 	lsl	r9,r9,r12
80002612:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002616:	f1 49 00 b8 	st.w	r8[184],r9
8000261a:	c0 c8       	rjmp	80002632 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000261c:	16 99       	mov	r9,r11
8000261e:	e2 19 03 80 	andl	r9,0x380,COH
80002622:	c0 80       	breq	80002632 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002624:	30 19       	mov	r9,1
80002626:	f2 0c 09 49 	lsl	r9,r9,r12
8000262a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000262e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002632:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002636:	c1 50       	breq	80002660 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002638:	e2 1b 00 02 	andl	r11,0x2,COH
8000263c:	c0 70       	breq	8000264a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000263e:	30 19       	mov	r9,1
80002640:	f2 0c 09 49 	lsl	r9,r9,r12
80002644:	f1 49 00 54 	st.w	r8[84],r9
80002648:	c0 68       	rjmp	80002654 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264a:	30 19       	mov	r9,1
8000264c:	f2 0c 09 49 	lsl	r9,r9,r12
80002650:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002654:	30 19       	mov	r9,1
80002656:	f2 0c 09 49 	lsl	r9,r9,r12
8000265a:	f1 49 00 44 	st.w	r8[68],r9
8000265e:	c0 68       	rjmp	8000266a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002660:	30 19       	mov	r9,1
80002662:	f2 0c 09 49 	lsl	r9,r9,r12
80002666:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266a:	30 19       	mov	r9,1
8000266c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002670:	91 1c       	st.w	r8[0x4],r12
}
80002672:	5e fc       	retal	r12

80002674 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002674:	f8 08 16 05 	lsr	r8,r12,0x5
80002678:	a9 78       	lsl	r8,0x9
8000267a:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000267e:	30 19       	mov	r9,1
80002680:	f2 0c 09 4c 	lsl	r12,r9,r12
80002684:	f1 4c 00 54 	st.w	r8[84],r12
}
80002688:	5e fc       	retal	r12

8000268a <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268a:	f8 08 16 05 	lsr	r8,r12,0x5
8000268e:	a9 78       	lsl	r8,0x9
80002690:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002694:	30 19       	mov	r9,1
80002696:	f2 0c 09 4c 	lsl	r12,r9,r12
8000269a:	f1 4c 00 58 	st.w	r8[88],r12
}
8000269e:	5e fc       	retal	r12

800026a0 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026a0:	f8 08 16 05 	lsr	r8,r12,0x5
800026a4:	a9 78       	lsl	r8,0x9
800026a6:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800026aa:	30 19       	mov	r9,1
800026ac:	f2 0c 09 4c 	lsl	r12,r9,r12
800026b0:	f1 4c 00 5c 	st.w	r8[92],r12
}
800026b4:	5e fc       	retal	r12

800026b6 <gpio_configure_edge_detector>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026b6:	f8 08 16 05 	lsr	r8,r12,0x5
800026ba:	a9 78       	lsl	r8,0x9
800026bc:	e0 28 d4 00 	sub	r8,54272

	/* Configure the edge detector. */
	switch (mode) {
800026c0:	58 1b       	cp.w	r11,1
800026c2:	c0 d0       	breq	800026dc <gpio_configure_edge_detector+0x26>
800026c4:	c0 43       	brcs	800026cc <gpio_configure_edge_detector+0x16>
800026c6:	58 2b       	cp.w	r11,2
800026c8:	c1 20       	breq	800026ec <gpio_configure_edge_detector+0x36>
800026ca:	5e ff       	retal	1
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026cc:	30 19       	mov	r9,1
800026ce:	f2 0c 09 4c 	lsl	r12,r9,r12
800026d2:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026d6:	f1 4c 00 b8 	st.w	r8[184],r12
800026da:	5e fd       	retal	0
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800026dc:	30 19       	mov	r9,1
800026de:	f2 0c 09 4c 	lsl	r12,r9,r12
800026e2:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026e6:	f1 4c 00 b8 	st.w	r8[184],r12
800026ea:	5e fd       	retal	0
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026ec:	30 19       	mov	r9,1
800026ee:	f2 0c 09 4c 	lsl	r12,r9,r12
800026f2:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
800026f6:	f1 4c 00 b4 	st.w	r8[180],r12
800026fa:	5e fd       	retal	0

800026fc <gpio_enable_pin_interrupt>:
 *             \ref GPIO_FALLING_EDGE).
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
800026fc:	eb cd 40 c0 	pushm	r6-r7,lr
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002700:	f8 07 16 05 	lsr	r7,r12,0x5
80002704:	a9 77       	lsl	r7,0x9
80002706:	e0 27 d4 00 	sub	r7,54272

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
8000270a:	30 16       	mov	r6,1
8000270c:	ec 0c 09 46 	lsl	r6,r6,r12
80002710:	ef 46 00 c4 	st.w	r7[196],r6

	/* Configure the edge detector. */
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
80002714:	f0 1f 00 05 	mcall	80002728 <gpio_enable_pin_interrupt+0x2c>
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002718:	58 1c       	cp.w	r12,1
8000271a:	ef f6 1a 25 	st.wne	r7[0x94],r6
8000271e:	f9 bc 01 00 	movne	r12,0

	return GPIO_SUCCESS;
}
80002722:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002726:	00 00       	add	r0,r0
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	26 b6       	sub	r6,107

8000272c <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000272c:	f8 08 16 05 	lsr	r8,r12,0x5
80002730:	a9 78       	lsl	r8,0x9
80002732:	e0 28 d4 00 	sub	r8,54272
	
	gpio_port->ierc = 1 << (pin & 0x1F);
80002736:	30 19       	mov	r9,1
80002738:	f2 0c 09 4c 	lsl	r12,r9,r12
8000273c:	f1 4c 00 98 	st.w	r8[152],r12
}
80002740:	5e fc       	retal	r12

80002742 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002742:	f8 08 16 05 	lsr	r8,r12,0x5
80002746:	a9 78       	lsl	r8,0x9
80002748:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
8000274c:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002750:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002754:	30 1a       	mov	r10,1
80002756:	f4 0c 09 4c 	lsl	r12,r10,r12
8000275a:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
8000275e:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
80002762:	5e fc       	retal	r12

80002764 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002764:	c0 08       	rjmp	80002764 <_unhandled_interrupt>
80002766:	d7 03       	nop

80002768 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002768:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000276c:	49 99       	lddpc	r9,800027d0 <INTC_register_interrupt+0x68>
8000276e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002772:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002776:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002778:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000277c:	58 0a       	cp.w	r10,0
8000277e:	c0 91       	brne	80002790 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002780:	49 59       	lddpc	r9,800027d4 <INTC_register_interrupt+0x6c>
80002782:	49 6a       	lddpc	r10,800027d8 <INTC_register_interrupt+0x70>
80002784:	12 1a       	sub	r10,r9
80002786:	fe 79 10 00 	mov	r9,-61440
8000278a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000278e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002790:	58 1a       	cp.w	r10,1
80002792:	c0 a1       	brne	800027a6 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002794:	49 09       	lddpc	r9,800027d4 <INTC_register_interrupt+0x6c>
80002796:	49 2a       	lddpc	r10,800027dc <INTC_register_interrupt+0x74>
80002798:	12 1a       	sub	r10,r9
8000279a:	bf aa       	sbr	r10,0x1e
8000279c:	fe 79 10 00 	mov	r9,-61440
800027a0:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027a4:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800027a6:	58 2a       	cp.w	r10,2
800027a8:	c0 a1       	brne	800027bc <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800027aa:	48 b9       	lddpc	r9,800027d4 <INTC_register_interrupt+0x6c>
800027ac:	48 da       	lddpc	r10,800027e0 <INTC_register_interrupt+0x78>
800027ae:	12 1a       	sub	r10,r9
800027b0:	bf ba       	sbr	r10,0x1f
800027b2:	fe 79 10 00 	mov	r9,-61440
800027b6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027ba:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800027bc:	48 69       	lddpc	r9,800027d4 <INTC_register_interrupt+0x6c>
800027be:	48 aa       	lddpc	r10,800027e4 <INTC_register_interrupt+0x7c>
800027c0:	12 1a       	sub	r10,r9
800027c2:	ea 1a c0 00 	orh	r10,0xc000
800027c6:	fe 79 10 00 	mov	r9,-61440
800027ca:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027ce:	5e fc       	retal	r12
800027d0:	80 00       	ld.sh	r0,r0[0x0]
800027d2:	96 20       	ld.sh	r0,r11[0x4]
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	94 00       	ld.sh	r0,r10[0x0]
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	95 04       	st.w	r10[0x0],r4
800027dc:	80 00       	ld.sh	r0,r0[0x0]
800027de:	95 12       	st.w	r10[0x4],r2
800027e0:	80 00       	ld.sh	r0,r0[0x0]
800027e2:	95 20       	st.w	r10[0x8],r0
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	95 2e       	st.w	r10[0x8],lr

800027e8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800027e8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800027ea:	49 18       	lddpc	r8,8000282c <INTC_init_interrupts+0x44>
800027ec:	e3 b8 00 01 	mtsr	0x4,r8
800027f0:	49 0e       	lddpc	lr,80002830 <INTC_init_interrupts+0x48>
800027f2:	30 07       	mov	r7,0
800027f4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800027f6:	49 0c       	lddpc	r12,80002834 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800027f8:	49 05       	lddpc	r5,80002838 <INTC_init_interrupts+0x50>
800027fa:	10 15       	sub	r5,r8
800027fc:	fe 76 10 00 	mov	r6,-61440
80002800:	c1 08       	rjmp	80002820 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002802:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002804:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002806:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002808:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000280c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000280e:	10 3a       	cp.w	r10,r8
80002810:	fe 9b ff fc 	brhi	80002808 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002814:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002818:	2f f7       	sub	r7,-1
8000281a:	2f 8e       	sub	lr,-8
8000281c:	59 f7       	cp.w	r7,31
8000281e:	c0 50       	breq	80002828 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002820:	7c 08       	ld.w	r8,lr[0x0]
80002822:	58 08       	cp.w	r8,0
80002824:	ce f1       	brne	80002802 <INTC_init_interrupts+0x1a>
80002826:	cf 7b       	rjmp	80002814 <INTC_init_interrupts+0x2c>
80002828:	d8 22       	popm	r4-r7,pc
8000282a:	00 00       	add	r0,r0
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	94 00       	ld.sh	r0,r10[0x0]
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	96 20       	ld.sh	r0,r11[0x4]
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	27 64       	sub	r4,118
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	95 04       	st.w	r10[0x0],r4

8000283c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000283c:	fe 78 10 00 	mov	r8,-61440
80002840:	e0 69 00 83 	mov	r9,131
80002844:	f2 0c 01 0c 	sub	r12,r9,r12
80002848:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000284c:	f2 ca ff c0 	sub	r10,r9,-64
80002850:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002854:	58 08       	cp.w	r8,0
80002856:	c0 21       	brne	8000285a <_get_interrupt_handler+0x1e>
80002858:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000285a:	f0 08 12 00 	clz	r8,r8
8000285e:	48 5a       	lddpc	r10,80002870 <_get_interrupt_handler+0x34>
80002860:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002864:	f0 08 11 1f 	rsub	r8,r8,31
80002868:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000286a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000286e:	5e fc       	retal	r12
80002870:	80 00       	ld.sh	r0,r0[0x0]
80002872:	96 20       	ld.sh	r0,r11[0x4]

80002874 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002874:	f8 c8 00 01 	sub	r8,r12,1
80002878:	f0 0b 00 0b 	add	r11,r8,r11
8000287c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002880:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002882:	f4 c8 00 01 	sub	r8,r10,1
80002886:	e0 48 00 fe 	cp.w	r8,254
8000288a:	e0 88 00 03 	brls	80002890 <getBaudDiv+0x1c>
8000288e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002890:	5c 8c       	casts.h	r12
}
80002892:	5e fc       	retal	r12

80002894 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002894:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002896:	30 18       	mov	r8,1
80002898:	f0 0b 18 00 	cp.b	r11,r8
8000289c:	5f be       	srhi	lr
8000289e:	f0 0a 18 00 	cp.b	r10,r8
800028a2:	5f b8       	srhi	r8
800028a4:	fd e8 10 08 	or	r8,lr,r8
800028a8:	c0 30       	breq	800028ae <spi_selectionMode+0x1a>
800028aa:	30 2c       	mov	r12,2
800028ac:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800028ae:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800028b0:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800028b4:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800028b8:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800028bc:	99 18       	st.w	r12[0x4],r8
800028be:	d8 0a       	popm	pc,r12=0

800028c0 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800028c0:	78 18       	ld.w	r8,r12[0x4]
800028c2:	ea 18 00 0f 	orh	r8,0xf
800028c6:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800028c8:	78 18       	ld.w	r8,r12[0x4]
800028ca:	e2 18 00 04 	andl	r8,0x4,COH
800028ce:	c0 f0       	breq	800028ec <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800028d0:	30 e8       	mov	r8,14
800028d2:	f0 0b 18 00 	cp.b	r11,r8
800028d6:	e0 8b 00 19 	brhi	80002908 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800028da:	78 18       	ld.w	r8,r12[0x4]
800028dc:	b1 6b       	lsl	r11,0x10
800028de:	ea 1b ff f0 	orh	r11,0xfff0
800028e2:	e8 1b ff ff 	orl	r11,0xffff
800028e6:	10 6b       	and	r11,r8
800028e8:	99 1b       	st.w	r12[0x4],r11
800028ea:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800028ec:	30 38       	mov	r8,3
800028ee:	f0 0b 18 00 	cp.b	r11,r8
800028f2:	e0 8b 00 0b 	brhi	80002908 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800028f6:	78 18       	ld.w	r8,r12[0x4]
800028f8:	2f 0b       	sub	r11,-16
800028fa:	30 19       	mov	r9,1
800028fc:	f2 0b 09 4b 	lsl	r11,r9,r11
80002900:	5c db       	com	r11
80002902:	10 6b       	and	r11,r8
80002904:	99 1b       	st.w	r12[0x4],r11
80002906:	5e fd       	retal	0
80002908:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000290a:	5e fc       	retal	r12

8000290c <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000290c:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002910:	c0 58       	rjmp	8000291a <spi_unselectChip+0xe>
		if (!timeout--) {
80002912:	58 08       	cp.w	r8,0
80002914:	c0 21       	brne	80002918 <spi_unselectChip+0xc>
80002916:	5e ff       	retal	1
80002918:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000291a:	78 49       	ld.w	r9,r12[0x10]
8000291c:	e2 19 02 00 	andl	r9,0x200,COH
80002920:	cf 90       	breq	80002912 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002922:	78 18       	ld.w	r8,r12[0x4]
80002924:	ea 18 00 0f 	orh	r8,0xf
80002928:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000292a:	fc 18 01 00 	movh	r8,0x100
8000292e:	99 08       	st.w	r12[0x0],r8
80002930:	5e fd       	retal	0
80002932:	d7 03       	nop

80002934 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002934:	eb cd 40 f8 	pushm	r3-r7,lr
80002938:	18 95       	mov	r5,r12
8000293a:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000293c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002940:	30 38       	mov	r8,3
80002942:	f0 06 18 00 	cp.b	r6,r8
80002946:	e0 8b 00 4d 	brhi	800029e0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000294a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000294e:	30 18       	mov	r8,1
80002950:	f0 04 18 00 	cp.b	r4,r8
80002954:	e0 8b 00 46 	brhi	800029e0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002958:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000295c:	30 78       	mov	r8,7
8000295e:	f0 03 18 00 	cp.b	r3,r8
80002962:	e0 88 00 3f 	brls	800029e0 <spi_setupChipReg+0xac>
80002966:	31 08       	mov	r8,16
80002968:	f0 03 18 00 	cp.b	r3,r8
8000296c:	e0 8b 00 3a 	brhi	800029e0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002970:	14 9b       	mov	r11,r10
80002972:	6e 1c       	ld.w	r12,r7[0x4]
80002974:	f0 1f 00 1d 	mcall	800029e8 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002978:	c3 45       	brlt	800029e0 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000297a:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
8000297c:	ec 09 16 01 	lsr	r9,r6,0x1
80002980:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002984:	ec 16 00 01 	eorl	r6,0x1
80002988:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
8000298c:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002990:	20 83       	sub	r3,8
80002992:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002996:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000299a:	ef 39 00 09 	ld.ub	r9,r7[9]
8000299e:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800029a2:	ef 39 00 0a 	ld.ub	r9,r7[10]
800029a6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800029aa:	0f 89       	ld.ub	r9,r7[0x0]
800029ac:	30 1a       	mov	r10,1
800029ae:	f4 09 18 00 	cp.b	r9,r10
800029b2:	c0 e0       	breq	800029ce <spi_setupChipReg+0x9a>
800029b4:	c0 a3       	brcs	800029c8 <spi_setupChipReg+0x94>
800029b6:	30 2a       	mov	r10,2
800029b8:	f4 09 18 00 	cp.b	r9,r10
800029bc:	c0 c0       	breq	800029d4 <spi_setupChipReg+0xa0>
800029be:	30 3a       	mov	r10,3
800029c0:	f4 09 18 00 	cp.b	r9,r10
800029c4:	c0 e1       	brne	800029e0 <spi_setupChipReg+0xac>
800029c6:	c0 a8       	rjmp	800029da <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800029c8:	8b c8       	st.w	r5[0x30],r8
800029ca:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800029ce:	8b d8       	st.w	r5[0x34],r8
800029d0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
800029d4:	8b e8       	st.w	r5[0x38],r8
800029d6:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
800029da:	8b f8       	st.w	r5[0x3c],r8
800029dc:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
800029e0:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
800029e2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800029e6:	00 00       	add	r0,r0
800029e8:	80 00       	ld.sh	r0,r0[0x0]
800029ea:	28 74       	sub	r4,-121

800029ec <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800029ec:	30 18       	mov	r8,1
800029ee:	99 08       	st.w	r12[0x0],r8
}
800029f0:	5e fc       	retal	r12

800029f2 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800029f2:	76 09       	ld.w	r9,r11[0x0]
800029f4:	58 29       	cp.w	r9,2
800029f6:	e0 88 00 03 	brls	800029fc <tc_init_waveform+0xa>
800029fa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800029fc:	76 18       	ld.w	r8,r11[0x4]
800029fe:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002a02:	af ba       	sbr	r10,0xf
80002a04:	10 9b       	mov	r11,r8
80002a06:	e6 1b c0 00 	andh	r11,0xc000,COH
80002a0a:	16 4a       	or	r10,r11
80002a0c:	10 9b       	mov	r11,r8
80002a0e:	e6 1b 30 00 	andh	r11,0x3000,COH
80002a12:	16 4a       	or	r10,r11
80002a14:	10 9b       	mov	r11,r8
80002a16:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002a1a:	16 4a       	or	r10,r11
80002a1c:	10 9b       	mov	r11,r8
80002a1e:	e6 1b 03 00 	andh	r11,0x300,COH
80002a22:	16 4a       	or	r10,r11
80002a24:	10 9b       	mov	r11,r8
80002a26:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002a2a:	16 4a       	or	r10,r11
80002a2c:	10 9b       	mov	r11,r8
80002a2e:	e6 1b 00 30 	andh	r11,0x30,COH
80002a32:	16 4a       	or	r10,r11
80002a34:	10 9b       	mov	r11,r8
80002a36:	e6 1b 00 0c 	andh	r11,0xc,COH
80002a3a:	16 4a       	or	r10,r11
80002a3c:	10 9b       	mov	r11,r8
80002a3e:	e6 1b 00 03 	andh	r11,0x3,COH
80002a42:	16 4a       	or	r10,r11
80002a44:	10 9b       	mov	r11,r8
80002a46:	e2 1b 60 00 	andl	r11,0x6000,COH
80002a4a:	16 4a       	or	r10,r11
80002a4c:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002a50:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002a54:	10 9b       	mov	r11,r8
80002a56:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002a5a:	16 4a       	or	r10,r11
80002a5c:	10 9b       	mov	r11,r8
80002a5e:	e2 1b 03 00 	andl	r11,0x300,COH
80002a62:	16 4a       	or	r10,r11
80002a64:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002a68:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002a6c:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002a70:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002a74:	10 9b       	mov	r11,r8
80002a76:	e2 1b 00 30 	andl	r11,0x30,COH
80002a7a:	16 4a       	or	r10,r11
80002a7c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002a80:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002a84:	a5 69       	lsl	r9,0x4
80002a86:	2f f9       	sub	r9,-1
80002a88:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a8c:	5e fd       	retal	0

80002a8e <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a8e:	58 2b       	cp.w	r11,2
80002a90:	e0 88 00 03 	brls	80002a96 <tc_start+0x8>
80002a94:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002a96:	a7 6b       	lsl	r11,0x6
80002a98:	16 0c       	add	r12,r11
80002a9a:	30 58       	mov	r8,5
80002a9c:	99 08       	st.w	r12[0x0],r8
80002a9e:	5e fd       	retal	0

80002aa0 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002aa0:	58 2b       	cp.w	r11,2
80002aa2:	e0 88 00 03 	brls	80002aa8 <tc_stop+0x8>
80002aa6:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002aa8:	a7 6b       	lsl	r11,0x6
80002aaa:	16 0c       	add	r12,r11
80002aac:	30 28       	mov	r8,2
80002aae:	99 08       	st.w	r12[0x0],r8
80002ab0:	5e fd       	retal	0

80002ab2 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ab2:	58 2b       	cp.w	r11,2
80002ab4:	e0 88 00 03 	brls	80002aba <tc_read_sr+0x8>
80002ab8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002aba:	a7 6b       	lsl	r11,0x6
80002abc:	2e 0b       	sub	r11,-32
80002abe:	16 0c       	add	r12,r11
80002ac0:	78 0c       	ld.w	r12,r12[0x0]
}
80002ac2:	5e fc       	retal	r12

80002ac4 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ac4:	58 2b       	cp.w	r11,2
80002ac6:	e0 88 00 03 	brls	80002acc <tc_write_rc+0x8>
80002aca:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002acc:	f6 08 15 04 	lsl	r8,r11,0x4
80002ad0:	2f f8       	sub	r8,-1
80002ad2:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002ad6:	e2 18 80 00 	andl	r8,0x8000,COH
80002ada:	c0 c0       	breq	80002af2 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002adc:	a7 6b       	lsl	r11,0x6
80002ade:	16 0c       	add	r12,r11
80002ae0:	2e 4c       	sub	r12,-28
80002ae2:	78 08       	ld.w	r8,r12[0x0]
80002ae4:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002ae8:	e0 18 00 00 	andl	r8,0x0
80002aec:	f3 e8 10 08 	or	r8,r9,r8
80002af0:	99 08       	st.w	r12[0x0],r8

  return value;
80002af2:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002af6:	5e fc       	retal	r12

80002af8 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002af8:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002afc:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b00:	58 2b       	cp.w	r11,2
80002b02:	e0 88 00 04 	brls	80002b0a <tc_configure_interrupts+0x12>
80002b06:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002b0a:	ee 19 00 01 	eorh	r9,0x1
80002b0e:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002b12:	74 08       	ld.w	r8,r10[0x0]
80002b14:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002b18:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002b1c:	a7 6e       	lsl	lr,0x6
80002b1e:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002b22:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002b26:	0e 4e       	or	lr,r7
80002b28:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002b2c:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002b30:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002b34:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002b38:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002b3c:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002b40:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002b44:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002b48:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b4c:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002b50:	f6 0e 15 06 	lsl	lr,r11,0x6
80002b54:	f8 0e 00 0e 	add	lr,r12,lr
80002b58:	2d ce       	sub	lr,-36
80002b5a:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002b5c:	58 09       	cp.w	r9,0
80002b5e:	c0 20       	breq	80002b62 <tc_configure_interrupts+0x6a>
80002b60:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b62:	74 08       	ld.w	r8,r10[0x0]
80002b64:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002b68:	e0 65 00 80 	mov	r5,128
80002b6c:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002b70:	74 08       	ld.w	r8,r10[0x0]
80002b72:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002b76:	f9 b4 00 40 	moveq	r4,64
80002b7a:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002b7e:	74 08       	ld.w	r8,r10[0x0]
80002b80:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002b84:	f9 b3 00 20 	moveq	r3,32
80002b88:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002b8c:	74 08       	ld.w	r8,r10[0x0]
80002b8e:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002b92:	f9 b2 00 10 	moveq	r2,16
80002b96:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002b9a:	74 08       	ld.w	r8,r10[0x0]
80002b9c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ba0:	f9 b6 00 08 	moveq	r6,8
80002ba4:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002ba8:	74 08       	ld.w	r8,r10[0x0]
80002baa:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002bae:	f9 b7 00 04 	moveq	r7,4
80002bb2:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002bb6:	74 08       	ld.w	r8,r10[0x0]
80002bb8:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002bbc:	f9 be 00 02 	moveq	lr,2
80002bc0:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002bc4:	74 08       	ld.w	r8,r10[0x0]
80002bc6:	ec 18 00 01 	eorl	r8,0x1
80002bca:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bce:	eb e8 10 08 	or	r8,r5,r8
80002bd2:	08 48       	or	r8,r4
80002bd4:	06 48       	or	r8,r3
80002bd6:	04 48       	or	r8,r2
80002bd8:	0c 48       	or	r8,r6
80002bda:	0e 48       	or	r8,r7
80002bdc:	1c 48       	or	r8,lr
80002bde:	f6 0a 15 06 	lsl	r10,r11,0x6
80002be2:	f8 0a 00 0a 	add	r10,r12,r10
80002be6:	2d 8a       	sub	r10,-40
80002be8:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002bea:	a7 6b       	lsl	r11,0x6
80002bec:	2e 0b       	sub	r11,-32
80002bee:	16 0c       	add	r12,r11
80002bf0:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002bf2:	58 09       	cp.w	r9,0
80002bf4:	c0 31       	brne	80002bfa <tc_configure_interrupts+0x102>
80002bf6:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002bfa:	d5 03       	csrf	0x10
80002bfc:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002c00 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002c00:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002c02:	f6 08 15 04 	lsl	r8,r11,0x4
80002c06:	14 38       	cp.w	r8,r10
80002c08:	f9 b8 08 10 	movls	r8,16
80002c0c:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002c10:	f0 0b 02 4b 	mul	r11,r8,r11
80002c14:	f6 09 16 01 	lsr	r9,r11,0x1
80002c18:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002c1c:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002c20:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002c24:	f2 cb 00 01 	sub	r11,r9,1
80002c28:	e0 4b ff fe 	cp.w	r11,65534
80002c2c:	e0 88 00 03 	brls	80002c32 <usart_set_async_baudrate+0x32>
80002c30:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002c32:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002c34:	e8 6e 00 00 	mov	lr,524288
80002c38:	59 08       	cp.w	r8,16
80002c3a:	fc 08 17 10 	movne	r8,lr
80002c3e:	f9 b8 00 00 	moveq	r8,0
80002c42:	e4 1b ff f7 	andh	r11,0xfff7
80002c46:	e0 1b fe cf 	andl	r11,0xfecf
80002c4a:	16 48       	or	r8,r11
80002c4c:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002c4e:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002c52:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002c56:	99 89       	st.w	r12[0x20],r9
80002c58:	d8 0a       	popm	pc,r12=0

80002c5a <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002c5a:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002c5c:	e2 18 00 02 	andl	r8,0x2,COH
80002c60:	c0 31       	brne	80002c66 <usart_write_char+0xc>
80002c62:	30 2c       	mov	r12,2
80002c64:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002c66:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002c6a:	99 7b       	st.w	r12[0x1c],r11
80002c6c:	5e fd       	retal	0
80002c6e:	d7 03       	nop

80002c70 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002c70:	eb cd 40 e0 	pushm	r5-r7,lr
80002c74:	18 96       	mov	r6,r12
80002c76:	16 95       	mov	r5,r11
80002c78:	e0 67 27 0f 	mov	r7,9999
80002c7c:	c0 68       	rjmp	80002c88 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002c7e:	58 07       	cp.w	r7,0
80002c80:	c0 31       	brne	80002c86 <usart_putchar+0x16>
80002c82:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002c86:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002c88:	0a 9b       	mov	r11,r5
80002c8a:	0c 9c       	mov	r12,r6
80002c8c:	f0 1f 00 03 	mcall	80002c98 <usart_putchar+0x28>
80002c90:	cf 71       	brne	80002c7e <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002c92:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002c96:	00 00       	add	r0,r0
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	2c 5a       	sub	r10,-59

80002c9c <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002c9c:	78 58       	ld.w	r8,r12[0x14]
80002c9e:	e2 18 00 e0 	andl	r8,0xe0,COH
80002ca2:	c0 30       	breq	80002ca8 <usart_read_char+0xc>
80002ca4:	30 4c       	mov	r12,4
80002ca6:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002ca8:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002caa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002cae:	c0 31       	brne	80002cb4 <usart_read_char+0x18>
80002cb0:	30 3c       	mov	r12,3
80002cb2:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002cb4:	78 68       	ld.w	r8,r12[0x18]
80002cb6:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002cba:	97 08       	st.w	r11[0x0],r8
80002cbc:	5e fd       	retal	0
80002cbe:	d7 03       	nop

80002cc0 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002cc0:	eb cd 40 c0 	pushm	r6-r7,lr
80002cc4:	18 96       	mov	r6,r12
80002cc6:	16 97       	mov	r7,r11
  while (*string != '\0')
80002cc8:	17 8b       	ld.ub	r11,r11[0x0]
80002cca:	58 0b       	cp.w	r11,0
80002ccc:	c0 80       	breq	80002cdc <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002cce:	2f f7       	sub	r7,-1
80002cd0:	0c 9c       	mov	r12,r6
80002cd2:	f0 1f 00 04 	mcall	80002ce0 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002cd6:	0f 8b       	ld.ub	r11,r7[0x0]
80002cd8:	58 0b       	cp.w	r11,0
80002cda:	cf a1       	brne	80002cce <usart_write_line+0xe>
80002cdc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ce0:	80 00       	ld.sh	r0,r0[0x0]
80002ce2:	2c 70       	sub	r0,-57

80002ce4 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002ce4:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002ce8:	e6 18 00 01 	andh	r8,0x1,COH
80002cec:	c0 71       	brne	80002cfa <usart_reset+0x16>
80002cee:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002cf0:	3f f8       	mov	r8,-1
80002cf2:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002cf4:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002cf6:	d5 03       	csrf	0x10
80002cf8:	c0 48       	rjmp	80002d00 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002cfa:	3f f8       	mov	r8,-1
80002cfc:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002cfe:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002d00:	30 08       	mov	r8,0
80002d02:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002d04:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002d06:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002d08:	e8 68 61 0c 	mov	r8,549132
80002d0c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002d0e:	5e fc       	retal	r12

80002d10 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002d10:	eb cd 40 e0 	pushm	r5-r7,lr
80002d14:	18 96       	mov	r6,r12
80002d16:	16 97       	mov	r7,r11
80002d18:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002d1a:	f0 1f 00 2f 	mcall	80002dd4 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002d1e:	58 07       	cp.w	r7,0
80002d20:	c5 80       	breq	80002dd0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002d22:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d24:	30 49       	mov	r9,4
80002d26:	f2 08 18 00 	cp.b	r8,r9
80002d2a:	e0 88 00 53 	brls	80002dd0 <usart_init_rs232+0xc0>
80002d2e:	30 99       	mov	r9,9
80002d30:	f2 08 18 00 	cp.b	r8,r9
80002d34:	e0 8b 00 4e 	brhi	80002dd0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002d38:	0f d9       	ld.ub	r9,r7[0x5]
80002d3a:	30 78       	mov	r8,7
80002d3c:	f0 09 18 00 	cp.b	r9,r8
80002d40:	e0 8b 00 48 	brhi	80002dd0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002d44:	8e 39       	ld.sh	r9,r7[0x6]
80002d46:	e0 68 01 01 	mov	r8,257
80002d4a:	f0 09 19 00 	cp.h	r9,r8
80002d4e:	e0 8b 00 41 	brhi	80002dd0 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002d52:	ef 39 00 08 	ld.ub	r9,r7[8]
80002d56:	30 38       	mov	r8,3
80002d58:	f0 09 18 00 	cp.b	r9,r8
80002d5c:	e0 8b 00 3a 	brhi	80002dd0 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002d60:	0a 9a       	mov	r10,r5
80002d62:	6e 0b       	ld.w	r11,r7[0x0]
80002d64:	0c 9c       	mov	r12,r6
80002d66:	f0 1f 00 1d 	mcall	80002dd8 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d6a:	58 1c       	cp.w	r12,1
80002d6c:	c3 20       	breq	80002dd0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002d6e:	0f c8       	ld.ub	r8,r7[0x4]
80002d70:	30 99       	mov	r9,9
80002d72:	f2 08 18 00 	cp.b	r8,r9
80002d76:	c0 51       	brne	80002d80 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002d78:	6c 18       	ld.w	r8,r6[0x4]
80002d7a:	b1 b8       	sbr	r8,0x11
80002d7c:	8d 18       	st.w	r6[0x4],r8
80002d7e:	c0 68       	rjmp	80002d8a <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002d80:	6c 19       	ld.w	r9,r6[0x4]
80002d82:	20 58       	sub	r8,5
80002d84:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002d88:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002d8a:	6c 19       	ld.w	r9,r6[0x4]
80002d8c:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002d90:	0f d8       	ld.ub	r8,r7[0x5]
80002d92:	a9 78       	lsl	r8,0x9
80002d94:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002d98:	12 48       	or	r8,r9
80002d9a:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002d9c:	8e 38       	ld.sh	r8,r7[0x6]
80002d9e:	30 29       	mov	r9,2
80002da0:	f2 08 19 00 	cp.h	r8,r9
80002da4:	e0 88 00 09 	brls	80002db6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002da8:	6c 18       	ld.w	r8,r6[0x4]
80002daa:	ad b8       	sbr	r8,0xd
80002dac:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002dae:	8e b8       	ld.uh	r8,r7[0x6]
80002db0:	20 28       	sub	r8,2
80002db2:	8d a8       	st.w	r6[0x28],r8
80002db4:	c0 68       	rjmp	80002dc0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002db6:	6c 19       	ld.w	r9,r6[0x4]
80002db8:	5c 78       	castu.h	r8
80002dba:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002dbe:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002dc0:	6c 18       	ld.w	r8,r6[0x4]
80002dc2:	e0 18 ff f0 	andl	r8,0xfff0
80002dc6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002dc8:	35 08       	mov	r8,80
80002dca:	8d 08       	st.w	r6[0x0],r8
80002dcc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002dd0:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002dd4:	80 00       	ld.sh	r0,r0[0x0]
80002dd6:	2c e4       	sub	r4,-50
80002dd8:	80 00       	ld.sh	r0,r0[0x0]
80002dda:	2c 00       	sub	r0,-64

80002ddc <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002ddc:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002de0:	fe c0 99 e0 	sub	r0,pc,-26144

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002de4:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002de8:	d5 53       	csrf	0x15
  cp      r0, r1
80002dea:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002dec:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002df0:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002df2:	c0 72       	brcc	80002e00 <idata_load_loop_end>
  cp      r0, r1
80002df4:	fe c2 8f f4 	sub	r2,pc,-28684

80002df8 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002df8:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002dfa:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002dfc:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002dfe:	cf d3       	brcs	80002df8 <idata_load_loop>

80002e00 <idata_load_loop_end>:
  mov     r2, 0
80002e00:	e0 60 05 38 	mov	r0,1336
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002e04:	e0 61 07 58 	mov	r1,1880
  cp      r0, r1
  brlo    udata_clear_loop
80002e08:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002e0a:	c0 62       	brcc	80002e16 <udata_clear_loop_end>
80002e0c:	30 02       	mov	r2,0
80002e0e:	30 03       	mov	r3,0

80002e10 <udata_clear_loop>:
80002e10:	a1 22       	st.d	r0++,r2
80002e12:	02 30       	cp.w	r0,r1
80002e14:	cf e3       	brcs	80002e10 <udata_clear_loop>

80002e16 <udata_clear_loop_end>:
80002e16:	fe cf f6 da 	sub	pc,pc,-2342
80002e1a:	d7 03       	nop

80002e1c <rxTrama>:
	
	ENABLE_TRX_IRQ();
}

uint8_t rxTrama()
{
80002e1c:	eb cd 40 40 	pushm	r6,lr
80002e20:	20 1d       	sub	sp,4
	uint8_t trama = 0;
80002e22:	fa cb ff fc 	sub	r11,sp,-4
80002e26:	30 08       	mov	r8,0
80002e28:	16 f8       	st.b	--r11,r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002e2a:	e1 b6 00 00 	mfsr	r6,0x0
80002e2e:	d3 03       	ssrf	0x10
	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &trama, 1);
80002e30:	30 1a       	mov	r10,1
80002e32:	fe 7c 40 00 	mov	r12,-49152
80002e36:	f0 1f 00 09 	mcall	80002e58 <rxTrama+0x3c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002e3a:	48 98       	lddpc	r8,80002e5c <rxTrama+0x40>
80002e3c:	11 8b       	ld.ub	r11,r8[0x0]
80002e3e:	fe 7c 40 00 	mov	r12,-49152
80002e42:	f0 1f 00 08 	mcall	80002e60 <rxTrama+0x44>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002e46:	e6 16 00 01 	andh	r6,0x1,COH
80002e4a:	c0 21       	brne	80002e4e <rxTrama+0x32>
80002e4c:	d5 03       	csrf	0x10

	return trama;

}
80002e4e:	1b bc       	ld.ub	r12,sp[0x3]
80002e50:	2f fd       	sub	sp,-4
80002e52:	e3 cd 80 40 	ldm	sp++,r6,pc
80002e56:	00 00       	add	r0,r0
80002e58:	80 00       	ld.sh	r0,r0[0x0]
80002e5a:	2f f2       	sub	r2,-1
80002e5c:	00 00       	add	r0,r0
80002e5e:	00 08       	add	r8,r0
80002e60:	80 00       	ld.sh	r0,r0[0x0]
80002e62:	29 0c       	sub	r12,-112

80002e64 <pal_trx_frame_write>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

void pal_trx_frame_write(uint8_t * data, uint8_t length)
{
80002e64:	eb cd 40 78 	pushm	r3-r6,lr
80002e68:	20 1d       	sub	sp,4
80002e6a:	18 94       	mov	r4,r12
80002e6c:	16 95       	mov	r5,r11
	uint8_t temp;
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002e6e:	e1 b3 00 00 	mfsr	r3,0x0
80002e72:	d3 03       	ssrf	0x10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002e74:	49 16       	lddpc	r6,80002eb8 <pal_trx_frame_write+0x54>
80002e76:	0d 8b       	ld.ub	r11,r6[0x0]
80002e78:	fe 7c 40 00 	mov	r12,-49152
80002e7c:	f0 1f 00 10 	mcall	80002ebc <pal_trx_frame_write+0x58>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	temp = TRX_CMD_FW;
80002e80:	fa cb ff fc 	sub	r11,sp,-4
80002e84:	36 08       	mov	r8,96
80002e86:	16 f8       	st.b	--r11,r8

	/* Send the command byte */
	spi_write_packet(AT86RFX_SPI, &temp, 1);
80002e88:	30 1a       	mov	r10,1
80002e8a:	fe 7c 40 00 	mov	r12,-49152
80002e8e:	f0 1f 00 0d 	mcall	80002ec0 <pal_trx_frame_write+0x5c>

	spi_write_packet(AT86RFX_SPI, data, length);
80002e92:	0a 9a       	mov	r10,r5
80002e94:	08 9b       	mov	r11,r4
80002e96:	fe 7c 40 00 	mov	r12,-49152
80002e9a:	f0 1f 00 0a 	mcall	80002ec0 <pal_trx_frame_write+0x5c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002e9e:	0d 8b       	ld.ub	r11,r6[0x0]
80002ea0:	fe 7c 40 00 	mov	r12,-49152
80002ea4:	f0 1f 00 08 	mcall	80002ec4 <pal_trx_frame_write+0x60>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002ea8:	e6 13 00 01 	andh	r3,0x1,COH
80002eac:	c0 21       	brne	80002eb0 <pal_trx_frame_write+0x4c>
80002eae:	d5 03       	csrf	0x10
}
80002eb0:	2f fd       	sub	sp,-4
80002eb2:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
80002eb6:	00 00       	add	r0,r0
80002eb8:	00 00       	add	r0,r0
80002eba:	00 08       	add	r8,r0
80002ebc:	80 00       	ld.sh	r0,r0[0x0]
80002ebe:	28 c0       	sub	r0,-116
80002ec0:	80 00       	ld.sh	r0,r0[0x0]
80002ec2:	30 42       	mov	r2,4
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	29 0c       	sub	r12,-112

80002ec8 <pal_trx_reg_write>:

	return register_value;
}

void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
80002ec8:	eb cd 40 c0 	pushm	r6-r7,lr
80002ecc:	20 2d       	sub	sp,8
80002ece:	ba cc       	st.b	sp[0x4],r12
80002ed0:	ba 8b       	st.b	sp[0x0],r11
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002ed2:	e1 b6 00 00 	mfsr	r6,0x0
80002ed6:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
80002ed8:	1b c8       	ld.ub	r8,sp[0x4]
80002eda:	ea 18 ff ff 	orh	r8,0xffff
80002ede:	e8 18 ff c0 	orl	r8,0xffc0
80002ee2:	ba c8       	st.b	sp[0x4],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002ee4:	49 07       	lddpc	r7,80002f24 <pal_trx_reg_write+0x5c>
80002ee6:	0f 8b       	ld.ub	r11,r7[0x0]
80002ee8:	fe 7c 40 00 	mov	r12,-49152
80002eec:	f0 1f 00 0f 	mcall	80002f28 <pal_trx_reg_write+0x60>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002ef0:	30 1a       	mov	r10,1
80002ef2:	fa cb ff fc 	sub	r11,sp,-4
80002ef6:	fe 7c 40 00 	mov	r12,-49152
80002efa:	f0 1f 00 0d 	mcall	80002f2c <pal_trx_reg_write+0x64>

	/* Write the byte in the transceiver data register */
	spi_write_packet(AT86RFX_SPI, &data, 1);
80002efe:	30 1a       	mov	r10,1
80002f00:	1a 9b       	mov	r11,sp
80002f02:	fe 7c 40 00 	mov	r12,-49152
80002f06:	f0 1f 00 0a 	mcall	80002f2c <pal_trx_reg_write+0x64>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002f0a:	0f 8b       	ld.ub	r11,r7[0x0]
80002f0c:	fe 7c 40 00 	mov	r12,-49152
80002f10:	f0 1f 00 08 	mcall	80002f30 <pal_trx_reg_write+0x68>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002f14:	e6 16 00 01 	andh	r6,0x1,COH
80002f18:	c0 21       	brne	80002f1c <pal_trx_reg_write+0x54>
80002f1a:	d5 03       	csrf	0x10
}
80002f1c:	2f ed       	sub	sp,-8
80002f1e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f22:	00 00       	add	r0,r0
80002f24:	00 00       	add	r0,r0
80002f26:	00 08       	add	r8,r0
80002f28:	80 00       	ld.sh	r0,r0[0x0]
80002f2a:	28 c0       	sub	r0,-116
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	30 42       	mov	r2,4
80002f30:	80 00       	ld.sh	r0,r0[0x0]
80002f32:	29 0c       	sub	r12,-112

80002f34 <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80002f34:	eb cd 40 c0 	pushm	r6-r7,lr
80002f38:	20 2d       	sub	sp,8
80002f3a:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80002f3c:	30 08       	mov	r8,0
80002f3e:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002f40:	e1 b6 00 00 	mfsr	r6,0x0
80002f44:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
80002f46:	1b 88       	ld.ub	r8,sp[0x0]
80002f48:	ea 18 ff ff 	orh	r8,0xffff
80002f4c:	e8 18 ff 80 	orl	r8,0xff80
80002f50:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002f52:	49 17       	lddpc	r7,80002f94 <pal_trx_reg_read+0x60>
80002f54:	0f 8b       	ld.ub	r11,r7[0x0]
80002f56:	fe 7c 40 00 	mov	r12,-49152
80002f5a:	f0 1f 00 10 	mcall	80002f98 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002f5e:	30 1a       	mov	r10,1
80002f60:	1a 9b       	mov	r11,sp
80002f62:	fe 7c 40 00 	mov	r12,-49152
80002f66:	f0 1f 00 0e 	mcall	80002f9c <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80002f6a:	30 1a       	mov	r10,1
80002f6c:	fa cb ff f9 	sub	r11,sp,-7
80002f70:	fe 7c 40 00 	mov	r12,-49152
80002f74:	f0 1f 00 0b 	mcall	80002fa0 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002f78:	0f 8b       	ld.ub	r11,r7[0x0]
80002f7a:	fe 7c 40 00 	mov	r12,-49152
80002f7e:	f0 1f 00 0a 	mcall	80002fa4 <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002f82:	e6 16 00 01 	andh	r6,0x1,COH
80002f86:	c0 21       	brne	80002f8a <pal_trx_reg_read+0x56>
80002f88:	d5 03       	csrf	0x10

	return register_value;
}
80002f8a:	1b fc       	ld.ub	r12,sp[0x7]
80002f8c:	2f ed       	sub	sp,-8
80002f8e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f92:	00 00       	add	r0,r0
80002f94:	00 00       	add	r0,r0
80002f96:	00 08       	add	r8,r0
80002f98:	80 00       	ld.sh	r0,r0[0x0]
80002f9a:	28 c0       	sub	r0,-116
80002f9c:	80 00       	ld.sh	r0,r0[0x0]
80002f9e:	30 42       	mov	r2,4
80002fa0:	80 00       	ld.sh	r0,r0[0x0]
80002fa2:	2f f2       	sub	r2,-1
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	29 0c       	sub	r12,-112

80002fa8 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002fa8:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80002fac:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fae:	e6 18 00 01 	andh	r8,0x1,COH
80002fb2:	c0 21       	brne	80002fb6 <sysclk_init+0xe>
      cpu_irq_enable();
80002fb4:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002fb6:	5e fc       	retal	r12

80002fb8 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002fb8:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002fba:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80002fbe:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002fc0:	a3 6c       	lsl	r12,0x2
80002fc2:	fe 7a 14 20 	mov	r10,-60384
80002fc6:	f8 0a 00 08 	add	r8,r12,r10
80002fca:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002fcc:	30 1e       	mov	lr,1
80002fce:	fc 0b 09 4b 	lsl	r11,lr,r11
80002fd2:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80002fd4:	32 0a       	mov	r10,32
80002fd6:	ea 1a aa 00 	orh	r10,0xaa00
80002fda:	14 0c       	add	r12,r10
80002fdc:	fe 7a 14 00 	mov	r10,-60416
80002fe0:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80002fe4:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002fe6:	12 98       	mov	r8,r9
80002fe8:	e6 18 00 01 	andh	r8,0x1,COH
80002fec:	c0 21       	brne	80002ff0 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
80002fee:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002ff0:	d8 02       	popm	pc

80002ff2 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80002ff2:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80002ff6:	58 0a       	cp.w	r10,0
80002ff8:	c0 61       	brne	80003004 <spi_read_packet+0x12>
80002ffa:	c2 28       	rjmp	8000303e <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80002ffc:	58 08       	cp.w	r8,0
80002ffe:	c1 d0       	breq	80003038 <spi_read_packet+0x46>
80003000:	20 18       	sub	r8,1
80003002:	c0 68       	rjmp	8000300e <spi_read_packet+0x1c>
80003004:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003008:	e0 67 00 ff 	mov	r7,255
8000300c:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
8000300e:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
80003010:	e2 19 00 02 	andl	r9,0x2,COH
80003014:	cf 40       	breq	80002ffc <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003016:	99 37       	st.w	r12[0xc],r7
80003018:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
8000301a:	c0 48       	rjmp	80003022 <spi_read_packet+0x30>
			if (!timeout--) {
8000301c:	58 08       	cp.w	r8,0
8000301e:	c0 d0       	breq	80003038 <spi_read_packet+0x46>
80003020:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
80003022:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80003024:	e2 19 02 01 	andl	r9,0x201,COH
80003028:	e0 49 02 01 	cp.w	r9,513
8000302c:	cf 81       	brne	8000301c <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
8000302e:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
80003030:	16 c8       	st.b	r11++,r8
		i++;
		len--;
80003032:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80003034:	ce c1       	brne	8000300c <spi_read_packet+0x1a>
80003036:	c0 48       	rjmp	8000303e <spi_read_packet+0x4c>
80003038:	3f dc       	mov	r12,-3
8000303a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000303e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

80003042 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
80003042:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80003044:	58 0a       	cp.w	r10,0
80003046:	c0 81       	brne	80003056 <spi_write_packet+0x14>
80003048:	c1 28       	rjmp	8000306c <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
8000304a:	58 08       	cp.w	r8,0
8000304c:	c0 31       	brne	80003052 <spi_write_packet+0x10>
8000304e:	3f dc       	mov	r12,-3
80003050:	d8 02       	popm	pc
80003052:	20 18       	sub	r8,1
80003054:	c0 48       	rjmp	8000305c <spi_write_packet+0x1a>
80003056:	e0 6e 3a 98 	mov	lr,15000
8000305a:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
8000305c:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
8000305e:	e2 19 00 02 	andl	r9,0x2,COH
80003062:	cf 40       	breq	8000304a <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003064:	17 38       	ld.ub	r8,r11++
80003066:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80003068:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
8000306a:	cf 81       	brne	8000305a <spi_write_packet+0x18>
8000306c:	d8 0a       	popm	pc,r12=0
8000306e:	d7 03       	nop
	...

8000307c <getStateAT86RF212>:
	
	else
		sprintf(temps,"%s","X");
}
uint8_t getStateAT86RF212(void)
{
8000307c:	d4 01       	pushm	lr
	return pal_trx_reg_read(RG_TRX_STATUS) & 0x1F;
8000307e:	30 1c       	mov	r12,1
80003080:	f0 1f 00 03 	mcall	8000308c <getStateAT86RF212+0x10>
}
80003084:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
80003088:	d8 02       	popm	pc
8000308a:	00 00       	add	r0,r0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2f 34       	sub	r4,-13

80003090 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80003090:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80003092:	30 0b       	mov	r11,0
80003094:	fe 7c 5c 00 	mov	r12,-41984
80003098:	f0 1f 00 17 	mcall	800030f4 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
8000309c:	49 78       	lddpc	r8,800030f8 <tc_irq+0x68>
8000309e:	70 09       	ld.w	r9,r8[0x0]
800030a0:	2f f9       	sub	r9,-1
800030a2:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
800030a4:	70 08       	ld.w	r8,r8[0x0]
800030a6:	59 38       	cp.w	r8,19
800030a8:	e0 8b 00 0c 	brhi	800030c0 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
800030ac:	32 9c       	mov	r12,41
800030ae:	f0 1f 00 14 	mcall	800030fc <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
800030b2:	30 4c       	mov	r12,4
800030b4:	f0 1f 00 12 	mcall	800030fc <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
800030b8:	30 bc       	mov	r12,11
800030ba:	f0 1f 00 11 	mcall	800030fc <tc_irq+0x6c>
		return;
800030be:	c1 98       	rjmp	800030f0 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
800030c0:	48 e8       	lddpc	r8,800030f8 <tc_irq+0x68>
800030c2:	70 08       	ld.w	r8,r8[0x0]
800030c4:	59 58       	cp.w	r8,21
800030c6:	c0 41       	brne	800030ce <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
800030c8:	32 9c       	mov	r12,41
800030ca:	f0 1f 00 0d 	mcall	800030fc <tc_irq+0x6c>
		
	if (tc_tick == 22)
800030ce:	48 b8       	lddpc	r8,800030f8 <tc_irq+0x68>
800030d0:	70 08       	ld.w	r8,r8[0x0]
800030d2:	59 68       	cp.w	r8,22
800030d4:	c0 41       	brne	800030dc <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
800030d6:	30 4c       	mov	r12,4
800030d8:	f0 1f 00 09 	mcall	800030fc <tc_irq+0x6c>
	
	if (tc_tick == 23)
800030dc:	48 78       	lddpc	r8,800030f8 <tc_irq+0x68>
800030de:	70 08       	ld.w	r8,r8[0x0]
800030e0:	59 78       	cp.w	r8,23
800030e2:	c0 71       	brne	800030f0 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
800030e4:	30 bc       	mov	r12,11
800030e6:	f0 1f 00 06 	mcall	800030fc <tc_irq+0x6c>
		tc_tick = 1;
800030ea:	30 19       	mov	r9,1
800030ec:	48 38       	lddpc	r8,800030f8 <tc_irq+0x68>
800030ee:	91 09       	st.w	r8[0x0],r9
		

	
	
	
}
800030f0:	d4 02       	popm	lr
800030f2:	d6 03       	rete
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	2a b2       	sub	r2,-85
800030f8:	00 00       	add	r0,r0
800030fa:	00 1c       	sub	r12,r0
800030fc:	80 00       	ld.sh	r0,r0[0x0]
800030fe:	26 a0       	sub	r0,106

80003100 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80003100:	d4 01       	pushm	lr
80003102:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80003104:	30 0b       	mov	r11,0
80003106:	49 38       	lddpc	r8,80003150 <usart_int_handler_RS232+0x50>
80003108:	70 0c       	ld.w	r12,r8[0x0]
8000310a:	f0 1f 00 13 	mcall	80003154 <usart_int_handler_RS232+0x54>
	
	int c=0;
8000310e:	fa cb ff fc 	sub	r11,sp,-4
80003112:	30 08       	mov	r8,0
80003114:	16 d8       	st.w	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80003116:	1a 9b       	mov	r11,sp
80003118:	fe 7c 38 00 	mov	r12,-51200
8000311c:	f0 1f 00 0f 	mcall	80003158 <usart_int_handler_RS232+0x58>
80003120:	c1 51       	brne	8000314a <usart_int_handler_RS232+0x4a>
		return;

	
		cola_PC[cola_PC_nw] = (char) c;
80003122:	48 f9       	lddpc	r9,8000315c <usart_int_handler_RS232+0x5c>
80003124:	72 08       	ld.w	r8,r9[0x0]
80003126:	40 0b       	lddsp	r11,sp[0x0]
80003128:	48 ea       	lddpc	r10,80003160 <usart_int_handler_RS232+0x60>
8000312a:	f4 08 0b 0b 	st.b	r10[r8],r11
		cola_PC_nw++;	
8000312e:	2f f8       	sub	r8,-1
80003130:	93 08       	st.w	r9[0x0],r8
	
		if (cola_PC_nw >= tamano_cola)
80003132:	e0 48 00 c7 	cp.w	r8,199
80003136:	e0 8a 00 05 	brle	80003140 <usart_int_handler_RS232+0x40>
			cola_PC_nw = 0;
8000313a:	30 09       	mov	r9,0
8000313c:	48 88       	lddpc	r8,8000315c <usart_int_handler_RS232+0x5c>
8000313e:	91 09       	st.w	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80003140:	30 0b       	mov	r11,0
80003142:	48 48       	lddpc	r8,80003150 <usart_int_handler_RS232+0x50>
80003144:	70 0c       	ld.w	r12,r8[0x0]
80003146:	f0 1f 00 08 	mcall	80003164 <usart_int_handler_RS232+0x64>
	return;

	
}
8000314a:	2f fd       	sub	sp,-4
8000314c:	d4 02       	popm	lr
8000314e:	d6 03       	rete
80003150:	00 00       	add	r0,r0
80003152:	00 18       	sub	r8,r0
80003154:	80 00       	ld.sh	r0,r0[0x0]
80003156:	2a a0       	sub	r0,-86
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	2c 9c       	sub	r12,-55
8000315c:	00 00       	add	r0,r0
8000315e:	06 44       	or	r4,r3
80003160:	00 00       	add	r0,r0
80003162:	06 84       	andn	r4,r3
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	2a 8e       	sub	lr,-88

80003168 <RESET>:
	variable1=getStateAT86RF212();
	while (getStateAT86RF212()!=CMD_RX_ON);
}

void RESET()
{
80003168:	d4 01       	pushm	lr
	RST_LOW();
8000316a:	32 8c       	mov	r12,40
8000316c:	f0 1f 00 0d 	mcall	800031a0 <RESET+0x38>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003170:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003174:	f0 ca ff b8 	sub	r10,r8,-72
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003178:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000317c:	14 38       	cp.w	r8,r10
8000317e:	e0 88 00 08 	brls	8000318e <RESET+0x26>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003182:	12 38       	cp.w	r8,r9
80003184:	fe 98 ff fa 	brls	80003178 <RESET+0x10>
80003188:	12 3a       	cp.w	r10,r9
8000318a:	c0 73       	brcs	80003198 <RESET+0x30>
8000318c:	cf 6b       	rjmp	80003178 <RESET+0x10>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000318e:	12 38       	cp.w	r8,r9
80003190:	e0 8b 00 04 	brhi	80003198 <RESET+0x30>
80003194:	12 3a       	cp.w	r10,r9
80003196:	cf 12       	brcc	80003178 <RESET+0x10>
	
	DELAY_US(RST_PULSE_WIDTH_NS);
	RST_HIGH();
80003198:	32 8c       	mov	r12,40
8000319a:	f0 1f 00 03 	mcall	800031a4 <RESET+0x3c>
	
	//delay_ms(1);
}
8000319e:	d8 02       	popm	pc
800031a0:	80 00       	ld.sh	r0,r0[0x0]
800031a2:	26 8a       	sub	r10,104
800031a4:	80 00       	ld.sh	r0,r0[0x0]
800031a6:	26 74       	sub	r4,103

800031a8 <init_AT86RF212>:
}



uint8_t init_AT86RF212(void)
{
800031a8:	eb cd 40 80 	pushm	r7,lr
	variable1=getStateAT86RF212();
800031ac:	f0 1f 00 2a 	mcall	80003254 <init_AT86RF212+0xac>
800031b0:	4a a7       	lddpc	r7,80003258 <init_AT86RF212+0xb0>
800031b2:	ae 8c       	st.b	r7[0x0],r12
	SLP_TR_LOW();
800031b4:	32 7c       	mov	r12,39
800031b6:	f0 1f 00 2a 	mcall	8000325c <init_AT86RF212+0xb4>
	variable1=getStateAT86RF212();
800031ba:	f0 1f 00 27 	mcall	80003254 <init_AT86RF212+0xac>
800031be:	ae 8c       	st.b	r7[0x0],r12
	RESET();
800031c0:	f0 1f 00 28 	mcall	80003260 <init_AT86RF212+0xb8>
	variable1=getStateAT86RF212();
800031c4:	f0 1f 00 24 	mcall	80003254 <init_AT86RF212+0xac>
800031c8:	ae 8c       	st.b	r7[0x0],r12
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF); // Forzar el estado off
800031ca:	30 3b       	mov	r11,3
800031cc:	30 2c       	mov	r12,2
800031ce:	f0 1f 00 26 	mcall	80003264 <init_AT86RF212+0xbc>
	variable1=getStateAT86RF212();
800031d2:	f0 1f 00 21 	mcall	80003254 <init_AT86RF212+0xac>
800031d6:	ae 8c       	st.b	r7[0x0],r12
	while(getStateAT86RF212()!= CMD_TRX_OFF); // espero el estado off
800031d8:	30 87       	mov	r7,8
800031da:	f0 1f 00 1f 	mcall	80003254 <init_AT86RF212+0xac>
800031de:	ee 0c 18 00 	cp.b	r12,r7
800031e2:	cf c1       	brne	800031da <init_AT86RF212+0x32>
	pal_trx_reg_write(RG_TRX_CTRL_0, CMD_NOP); 
800031e4:	30 0b       	mov	r11,0
800031e6:	30 3c       	mov	r12,3
800031e8:	f0 1f 00 1f 	mcall	80003264 <init_AT86RF212+0xbc>
//	pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz set channel ->
	pal_trx_reg_write(RG_IRQ_MASK, 0x0C);  // IRQ_RX_START && IRQ_TRX_END
800031ec:	30 cb       	mov	r11,12
800031ee:	30 ec       	mov	r12,14
800031f0:	f0 1f 00 1d 	mcall	80003264 <init_AT86RF212+0xbc>
	pal_trx_reg_write(0x17, 0x02); // AACK_PROM_MODE Promiscuous mode is enabled 
800031f4:	30 2b       	mov	r11,2
800031f6:	31 7c       	mov	r12,23
800031f8:	f0 1f 00 1b 	mcall	80003264 <init_AT86RF212+0xbc>
	variable2=pal_trx_reg_read(0x17);
800031fc:	31 7c       	mov	r12,23
800031fe:	f0 1f 00 1b 	mcall	80003268 <init_AT86RF212+0xc0>
80003202:	49 b8       	lddpc	r8,8000326c <init_AT86RF212+0xc4>
80003204:	b0 8c       	st.b	r8[0x0],r12
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003206:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000320a:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000320e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003212:	14 38       	cp.w	r8,r10
80003214:	e0 88 00 08 	brls	80003224 <init_AT86RF212+0x7c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003218:	12 38       	cp.w	r8,r9
8000321a:	fe 98 ff fa 	brls	8000320e <init_AT86RF212+0x66>
8000321e:	12 3a       	cp.w	r10,r9
80003220:	c0 f3       	brcs	8000323e <init_AT86RF212+0x96>
80003222:	cf 6b       	rjmp	8000320e <init_AT86RF212+0x66>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003224:	12 38       	cp.w	r8,r9
80003226:	e0 8b 00 0c 	brhi	8000323e <init_AT86RF212+0x96>
8000322a:	12 3a       	cp.w	r10,r9
8000322c:	c0 93       	brcs	8000323e <init_AT86RF212+0x96>
8000322e:	cf 0b       	rjmp	8000320e <init_AT86RF212+0x66>
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);// seteo el tran en RX
	variable1=getStateAT86RF212();
	while (getStateAT86RF212()!=CMD_RX_ON);
80003230:	f0 1f 00 09 	mcall	80003254 <init_AT86RF212+0xac>
80003234:	ee 0c 18 00 	cp.b	r12,r7
80003238:	cf c1       	brne	80003230 <init_AT86RF212+0x88>
}
8000323a:	e3 cd 80 80 	ldm	sp++,r7,pc
//	pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz set channel ->
	pal_trx_reg_write(RG_IRQ_MASK, 0x0C);  // IRQ_RX_START && IRQ_TRX_END
	pal_trx_reg_write(0x17, 0x02); // AACK_PROM_MODE Promiscuous mode is enabled 
	variable2=pal_trx_reg_read(0x17);
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);// seteo el tran en RX
8000323e:	30 6b       	mov	r11,6
80003240:	30 2c       	mov	r12,2
80003242:	f0 1f 00 09 	mcall	80003264 <init_AT86RF212+0xbc>
	variable1=getStateAT86RF212();
80003246:	f0 1f 00 04 	mcall	80003254 <init_AT86RF212+0xac>
8000324a:	48 48       	lddpc	r8,80003258 <init_AT86RF212+0xb0>
8000324c:	b0 8c       	st.b	r8[0x0],r12
	while (getStateAT86RF212()!=CMD_RX_ON);
8000324e:	30 67       	mov	r7,6
80003250:	cf 0b       	rjmp	80003230 <init_AT86RF212+0x88>
80003252:	00 00       	add	r0,r0
80003254:	80 00       	ld.sh	r0,r0[0x0]
80003256:	30 7c       	mov	r12,7
80003258:	00 00       	add	r0,r0
8000325a:	06 81       	andn	r1,r3
8000325c:	80 00       	ld.sh	r0,r0[0x0]
8000325e:	26 8a       	sub	r10,104
80003260:	80 00       	ld.sh	r0,r0[0x0]
80003262:	31 68       	mov	r8,22
80003264:	80 00       	ld.sh	r0,r0[0x0]
80003266:	2e c8       	sub	r8,-20
80003268:	80 00       	ld.sh	r0,r0[0x0]
8000326a:	2f 34       	sub	r4,-13
8000326c:	00 00       	add	r0,r0
8000326e:	06 82       	andn	r2,r3

80003270 <txTramaManual>:
	variable1=getStateAT86RF212();
	return variable1;
}

uint8_t txTramaManual(uint8_t *data)
{
80003270:	eb cd 40 c0 	pushm	r6-r7,lr
80003274:	18 96       	mov	r6,r12
	uint8_t state = getStateAT86RF212();
80003276:	f0 1f 00 14 	mcall	800032c4 <txTramaManual+0x54>
	if (state==CMD_RX_ON) {
8000327a:	30 68       	mov	r8,6
8000327c:	f0 0c 18 00 	cp.b	r12,r8
80003280:	c1 f1       	brne	800032be <txTramaManual+0x4e>
		DISABLE_TRX_IRQ();
80003282:	30 dc       	mov	r12,13
80003284:	f0 1f 00 11 	mcall	800032c8 <txTramaManual+0x58>
		
		SLP_TR_LOW();
80003288:	32 7c       	mov	r12,39
8000328a:	f0 1f 00 11 	mcall	800032cc <txTramaManual+0x5c>
		pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF); //
8000328e:	30 3b       	mov	r11,3
80003290:	30 2c       	mov	r12,2
80003292:	f0 1f 00 10 	mcall	800032d0 <txTramaManual+0x60>
		
		while (getStateAT86RF212()!=CMD_TRX_OFF);
80003296:	30 87       	mov	r7,8
80003298:	f0 1f 00 0b 	mcall	800032c4 <txTramaManual+0x54>
8000329c:	ee 0c 18 00 	cp.b	r12,r7
800032a0:	cf c1       	brne	80003298 <txTramaManual+0x28>
		
		pal_trx_reg_write(RG_TRX_STATE,CMD_TX_START); //
800032a2:	30 2b       	mov	r11,2
800032a4:	16 9c       	mov	r12,r11
800032a6:	f0 1f 00 0b 	mcall	800032d0 <txTramaManual+0x60>
		
		pal_trx_frame_write(data,data[0] - LENGTH_FIELD_LEN);
800032aa:	0d 8b       	ld.ub	r11,r6[0x0]
800032ac:	20 1b       	sub	r11,1
800032ae:	5c 5b       	castu.b	r11
800032b0:	0c 9c       	mov	r12,r6
800032b2:	f0 1f 00 09 	mcall	800032d4 <txTramaManual+0x64>
		
		pal_trx_reg_write(RG_TRX_STATE,CMD_TX_START);
800032b6:	30 2b       	mov	r11,2
800032b8:	16 9c       	mov	r12,r11
800032ba:	f0 1f 00 06 	mcall	800032d0 <txTramaManual+0x60>
	}
}
800032be:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800032c2:	00 00       	add	r0,r0
800032c4:	80 00       	ld.sh	r0,r0[0x0]
800032c6:	30 7c       	mov	r12,7
800032c8:	80 00       	ld.sh	r0,r0[0x0]
800032ca:	27 2c       	sub	r12,114
800032cc:	80 00       	ld.sh	r0,r0[0x0]
800032ce:	26 8a       	sub	r10,104
800032d0:	80 00       	ld.sh	r0,r0[0x0]
800032d2:	2e c8       	sub	r8,-20
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	2e 64       	sub	r4,-26

800032d8 <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
800032d8:	eb cd 40 80 	pushm	r7,lr
800032dc:	20 6d       	sub	sp,24
800032de:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
800032e0:	30 08       	mov	r8,0
800032e2:	ba 98       	st.b	sp[0x1],r8
800032e4:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
800032e6:	34 89       	mov	r9,72
800032e8:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
800032ea:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
800032ec:	30 29       	mov	r9,2
800032ee:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
800032f0:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
800032f4:	30 18       	mov	r8,1
800032f6:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
800032fa:	fa cb ff fc 	sub	r11,sp,-4
800032fe:	fe 7c 44 00 	mov	r12,-48128
80003302:	f0 1f 00 39 	mcall	800033e4 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
80003306:	c6 61       	brne	800033d2 <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
80003308:	1b 89       	ld.ub	r9,sp[0x0]
8000330a:	1b 98       	ld.ub	r8,sp[0x1]
8000330c:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003310:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
80003312:	30 09       	mov	r9,0
80003314:	f2 08 19 00 	cp.h	r8,r9
80003318:	c0 35       	brlt	8000331e <leer_temp+0x46>
8000331a:	30 1b       	mov	r11,1
8000331c:	c0 58       	rjmp	80003326 <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
8000331e:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
80003322:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
80003326:	4b 19       	lddpc	r9,800033e8 <leer_temp+0x110>
80003328:	13 89       	ld.ub	r9,r9[0x0]
8000332a:	30 1a       	mov	r10,1
8000332c:	f4 09 18 00 	cp.b	r9,r10
80003330:	c1 c0       	breq	80003368 <leer_temp+0x90>
80003332:	58 09       	cp.w	r9,0
80003334:	c0 b0       	breq	8000334a <leer_temp+0x72>
80003336:	30 2a       	mov	r10,2
80003338:	f4 09 18 00 	cp.b	r9,r10
8000333c:	c2 50       	breq	80003386 <leer_temp+0xae>
8000333e:	30 3a       	mov	r10,3
80003340:	f4 09 18 00 	cp.b	r9,r10
80003344:	c3 00       	breq	800033a4 <leer_temp+0xcc>
80003346:	30 0c       	mov	r12,0
80003348:	c3 c8       	rjmp	800033c0 <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
8000334a:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
8000334e:	5c 6b       	casts.b	r11
80003350:	f0 0b 02 4c 	mul	r12,r8,r11
80003354:	f0 1f 00 26 	mcall	800033ec <leer_temp+0x114>
80003358:	30 08       	mov	r8,0
8000335a:	fc 19 3f e0 	movh	r9,0x3fe0
8000335e:	f0 1f 00 25 	mcall	800033f0 <leer_temp+0x118>
80003362:	f0 1f 00 25 	mcall	800033f4 <leer_temp+0x11c>
			break;
80003366:	c2 d8       	rjmp	800033c0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
80003368:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
8000336c:	5c 6b       	casts.b	r11
8000336e:	f0 0b 02 4c 	mul	r12,r8,r11
80003372:	f0 1f 00 1f 	mcall	800033ec <leer_temp+0x114>
80003376:	30 08       	mov	r8,0
80003378:	fc 19 3f d0 	movh	r9,0x3fd0
8000337c:	f0 1f 00 1d 	mcall	800033f0 <leer_temp+0x118>
80003380:	f0 1f 00 1d 	mcall	800033f4 <leer_temp+0x11c>
			break;
80003384:	c1 e8       	rjmp	800033c0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
80003386:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
8000338a:	5c 6b       	casts.b	r11
8000338c:	f0 0b 02 4c 	mul	r12,r8,r11
80003390:	f0 1f 00 17 	mcall	800033ec <leer_temp+0x114>
80003394:	30 08       	mov	r8,0
80003396:	fc 19 3f c0 	movh	r9,0x3fc0
8000339a:	f0 1f 00 16 	mcall	800033f0 <leer_temp+0x118>
8000339e:	f0 1f 00 16 	mcall	800033f4 <leer_temp+0x11c>
			break;
800033a2:	c0 f8       	rjmp	800033c0 <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
800033a4:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
800033a8:	5c 6b       	casts.b	r11
800033aa:	f0 0b 02 4c 	mul	r12,r8,r11
800033ae:	f0 1f 00 10 	mcall	800033ec <leer_temp+0x114>
800033b2:	30 08       	mov	r8,0
800033b4:	fc 19 3f b0 	movh	r9,0x3fb0
800033b8:	f0 1f 00 0e 	mcall	800033f0 <leer_temp+0x118>
800033bc:	f0 1f 00 0e 	mcall	800033f4 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
800033c0:	f0 1f 00 0e 	mcall	800033f8 <leer_temp+0x120>
800033c4:	bb 2b       	st.d	--sp,r10
800033c6:	48 eb       	lddpc	r11,800033fc <leer_temp+0x124>
800033c8:	0e 9c       	mov	r12,r7
800033ca:	f0 1f 00 0e 	mcall	80003400 <leer_temp+0x128>
800033ce:	2f ed       	sub	sp,-8
800033d0:	c0 68       	rjmp	800033dc <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
800033d2:	30 2a       	mov	r10,2
800033d4:	48 cb       	lddpc	r11,80003404 <leer_temp+0x12c>
800033d6:	0e 9c       	mov	r12,r7
800033d8:	f0 1f 00 0c 	mcall	80003408 <leer_temp+0x130>
}
800033dc:	2f ad       	sub	sp,-24
800033de:	e3 cd 80 80 	ldm	sp++,r7,pc
800033e2:	00 00       	add	r0,r0
800033e4:	80 00       	ld.sh	r0,r0[0x0]
800033e6:	22 30       	sub	r0,35
800033e8:	00 00       	add	r0,r0
800033ea:	00 30       	cp.w	r0,r0
800033ec:	80 00       	ld.sh	r0,r0[0x0]
800033ee:	3a f8       	mov	r8,-81
800033f0:	80 00       	ld.sh	r0,r0[0x0]
800033f2:	39 1c       	mov	r12,-111
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	3c 38       	mov	r8,-61
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	3b d8       	mov	r8,-67
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	97 3c       	st.w	r11[0xc],r12
80003400:	80 00       	ld.sh	r0,r0[0x0]
80003402:	3e 18       	mov	r8,-31
80003404:	80 00       	ld.sh	r0,r0[0x0]
80003406:	97 44       	st.w	r11[0x10],r4
80003408:	80 00       	ld.sh	r0,r0[0x0]
8000340a:	3c c2       	mov	r2,-52

8000340c <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
8000340c:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000340e:	18 9b       	mov	r11,r12
80003410:	30 2c       	mov	r12,2
80003412:	f0 1f 00 02 	mcall	80003418 <sysclk_enable_pba_module+0xc>
}
80003416:	d8 02       	popm	pc
80003418:	80 00       	ld.sh	r0,r0[0x0]
8000341a:	2f b8       	sub	r8,-5

8000341c <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
8000341c:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
8000341e:	30 bc       	mov	r12,11
80003420:	f0 1f 00 05 	mcall	80003434 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003424:	e0 7a c1 38 	mov	r10,115000
80003428:	48 4b       	lddpc	r11,80003438 <rs_232_init_usart+0x1c>
8000342a:	fe 7c 38 00 	mov	r12,-51200
8000342e:	f0 1f 00 04 	mcall	8000343c <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003432:	d8 02       	popm	pc
80003434:	80 00       	ld.sh	r0,r0[0x0]
80003436:	34 0c       	mov	r12,64
80003438:	00 00       	add	r0,r0
8000343a:	00 0c       	add	r12,r0
8000343c:	80 00       	ld.sh	r0,r0[0x0]
8000343e:	2d 10       	sub	r0,-47

80003440 <rs_232_init_pins>:
	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
}

void rs_232_init_pins(void)
{
80003440:	d4 01       	pushm	lr
80003442:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003444:	48 88       	lddpc	r8,80003464 <rs_232_init_pins+0x24>
80003446:	1a 9c       	mov	r12,sp
80003448:	70 09       	ld.w	r9,r8[0x0]
8000344a:	50 09       	stdsp	sp[0x0],r9
8000344c:	70 19       	ld.w	r9,r8[0x4]
8000344e:	50 19       	stdsp	sp[0x4],r9
80003450:	70 29       	ld.w	r9,r8[0x8]
80003452:	50 29       	stdsp	sp[0x8],r9
80003454:	70 38       	ld.w	r8,r8[0xc]
80003456:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
80003458:	30 2b       	mov	r11,2
8000345a:	f0 1f 00 04 	mcall	80003468 <rs_232_init_pins+0x28>
}
8000345e:	2f cd       	sub	sp,-16
80003460:	d8 02       	popm	pc
80003462:	00 00       	add	r0,r0
80003464:	80 00       	ld.sh	r0,r0[0x0]
80003466:	97 18       	st.w	r11[0x4],r8
80003468:	80 00       	ld.sh	r0,r0[0x0]
8000346a:	25 8c       	sub	r12,88

8000346c <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
8000346c:	d4 01       	pushm	lr
8000346e:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
80003470:	48 88       	lddpc	r8,80003490 <init_i2c_pins+0x24>
80003472:	1a 9c       	mov	r12,sp
80003474:	70 09       	ld.w	r9,r8[0x0]
80003476:	50 09       	stdsp	sp[0x0],r9
80003478:	70 19       	ld.w	r9,r8[0x4]
8000347a:	50 19       	stdsp	sp[0x4],r9
8000347c:	70 29       	ld.w	r9,r8[0x8]
8000347e:	50 29       	stdsp	sp[0x8],r9
80003480:	70 38       	ld.w	r8,r8[0xc]
80003482:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
80003484:	30 2b       	mov	r11,2
80003486:	f0 1f 00 04 	mcall	80003494 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
8000348a:	2f cd       	sub	sp,-16
8000348c:	d8 02       	popm	pc
8000348e:	00 00       	add	r0,r0
80003490:	80 00       	ld.sh	r0,r0[0x0]
80003492:	98 44       	ld.sh	r4,r12[0x8]
80003494:	80 00       	ld.sh	r0,r0[0x0]
80003496:	25 8c       	sub	r12,88

80003498 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
80003498:	d4 01       	pushm	lr
8000349a:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
8000349c:	48 d8       	lddpc	r8,800034d0 <spi_init_pins+0x38>
8000349e:	1a 9c       	mov	r12,sp
800034a0:	70 09       	ld.w	r9,r8[0x0]
800034a2:	50 09       	stdsp	sp[0x0],r9
800034a4:	70 19       	ld.w	r9,r8[0x4]
800034a6:	50 19       	stdsp	sp[0x4],r9
800034a8:	70 29       	ld.w	r9,r8[0x8]
800034aa:	50 29       	stdsp	sp[0x8],r9
800034ac:	70 39       	ld.w	r9,r8[0xc]
800034ae:	50 39       	stdsp	sp[0xc],r9
800034b0:	fa c9 ff f0 	sub	r9,sp,-16
800034b4:	2f 08       	sub	r8,-16
800034b6:	70 0a       	ld.w	r10,r8[0x0]
800034b8:	93 0a       	st.w	r9[0x0],r10
800034ba:	70 1a       	ld.w	r10,r8[0x4]
800034bc:	93 1a       	st.w	r9[0x4],r10
800034be:	70 2a       	ld.w	r10,r8[0x8]
800034c0:	93 2a       	st.w	r9[0x8],r10
800034c2:	70 38       	ld.w	r8,r8[0xc]
800034c4:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
800034c6:	30 4b       	mov	r11,4
800034c8:	f0 1f 00 03 	mcall	800034d4 <spi_init_pins+0x3c>
}
800034cc:	2f 8d       	sub	sp,-32
800034ce:	d8 02       	popm	pc
800034d0:	80 00       	ld.sh	r0,r0[0x0]
800034d2:	98 54       	ld.sh	r4,r12[0xa]
800034d4:	80 00       	ld.sh	r0,r0[0x0]
800034d6:	25 8c       	sub	r12,88

800034d8 <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
800034d8:	d4 01       	pushm	lr
//Configuracion de los pines para SPI
	spi_init_pins();
800034da:	f0 1f 00 0a 	mcall	80003500 <init_rf_pins+0x28>

	//PIN para interrupcion externa RF
	
	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
800034de:	30 1b       	mov	r11,1
800034e0:	30 dc       	mov	r12,13
800034e2:	f0 1f 00 09 	mcall	80003504 <init_rf_pins+0x2c>
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
800034e6:	30 dc       	mov	r12,13
800034e8:	f0 1f 00 08 	mcall	80003508 <init_rf_pins+0x30>

	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800034ec:	30 3b       	mov	r11,3
800034ee:	32 8c       	mov	r12,40
800034f0:	f0 1f 00 07 	mcall	8000350c <init_rf_pins+0x34>
	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800034f4:	30 3b       	mov	r11,3
800034f6:	32 7c       	mov	r12,39
800034f8:	f0 1f 00 05 	mcall	8000350c <init_rf_pins+0x34>
}
800034fc:	d8 02       	popm	pc
800034fe:	00 00       	add	r0,r0
80003500:	80 00       	ld.sh	r0,r0[0x0]
80003502:	34 98       	mov	r8,73
80003504:	80 00       	ld.sh	r0,r0[0x0]
80003506:	26 fc       	sub	r12,111
80003508:	80 00       	ld.sh	r0,r0[0x0]
8000350a:	27 42       	sub	r2,116
8000350c:	80 00       	ld.sh	r0,r0[0x0]
8000350e:	25 bc       	sub	r12,91

80003510 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003510:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
80003512:	30 5b       	mov	r11,5
80003514:	30 4c       	mov	r12,4
80003516:	f0 1f 00 06 	mcall	8000352c <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000351a:	30 5b       	mov	r11,5
8000351c:	30 bc       	mov	r12,11
8000351e:	f0 1f 00 04 	mcall	8000352c <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003522:	30 5b       	mov	r11,5
80003524:	32 9c       	mov	r12,41
80003526:	f0 1f 00 02 	mcall	8000352c <led_init_pins+0x1c>
}
8000352a:	d8 02       	popm	pc
8000352c:	80 00       	ld.sh	r0,r0[0x0]
8000352e:	25 bc       	sub	r12,91

80003530 <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
80003530:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
80003532:	18 9b       	mov	r11,r12
80003534:	fe 7c 38 00 	mov	r12,-51200
80003538:	f0 1f 00 02 	mcall	80003540 <escribir_linea_pc+0x10>
}
8000353c:	d8 02       	popm	pc
8000353e:	00 00       	add	r0,r0
80003540:	80 00       	ld.sh	r0,r0[0x0]
80003542:	2c c0       	sub	r0,-52

80003544 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003544:	d4 01       	pushm	lr
		uint8_t IRQ_STATUS;
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003546:	30 2b       	mov	r11,2
80003548:	fe 7c 24 00 	mov	r12,-56320
8000354c:	f0 1f 00 0c 	mcall	8000357c <eic_int_handler2+0x38>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		IRQ_STATUS = pal_trx_reg_read(RG_IRQ_STATUS);
80003550:	30 fc       	mov	r12,15
80003552:	f0 1f 00 0c 	mcall	80003580 <eic_int_handler2+0x3c>
		switch (IRQ_STATUS)
80003556:	30 48       	mov	r8,4
80003558:	f0 0c 18 00 	cp.b	r12,r8
8000355c:	c0 90       	breq	8000356e <eic_int_handler2+0x2a>
8000355e:	30 88       	mov	r8,8
80003560:	f0 0c 18 00 	cp.b	r12,r8
80003564:	c0 91       	brne	80003576 <eic_int_handler2+0x32>
		{
			case TRX_IRQ_TRX_END:
				escribir_linea_pc("Trama enviada\r\n");
80003566:	48 8c       	lddpc	r12,80003584 <eic_int_handler2+0x40>
80003568:	f0 1f 00 08 	mcall	80003588 <eic_int_handler2+0x44>
			break;
8000356c:	c0 58       	rjmp	80003576 <eic_int_handler2+0x32>
			case TRX_IRQ_RX_START:
				escribir_linea_pc(rxTrama()); // creo q se tendria que leer la interrupcion de la SPI
8000356e:	f0 1f 00 08 	mcall	8000358c <eic_int_handler2+0x48>
80003572:	f0 1f 00 06 	mcall	80003588 <eic_int_handler2+0x44>
			break;
		}
}
80003576:	d4 02       	popm	lr
80003578:	d6 03       	rete
8000357a:	00 00       	add	r0,r0
8000357c:	80 00       	ld.sh	r0,r0[0x0]
8000357e:	24 dc       	sub	r12,77
80003580:	80 00       	ld.sh	r0,r0[0x0]
80003582:	2f 34       	sub	r4,-13
80003584:	80 00       	ld.sh	r0,r0[0x0]
80003586:	97 48       	st.w	r11[0x10],r8
80003588:	80 00       	ld.sh	r0,r0[0x0]
8000358a:	35 30       	mov	r0,83
8000358c:	80 00       	ld.sh	r0,r0[0x0]
8000358e:	2e 1c       	sub	r12,-31

80003590 <estadoPorPc>:
	DELAY_US(RST_PULSE_WIDTH_NS);
	RST_HIGH();
	
	//delay_ms(1);
}
void estadoPorPc(uint8_t state){
80003590:	d4 01       	pushm	lr
	switch (state){
80003592:	30 68       	mov	r8,6
80003594:	f0 0c 18 00 	cp.b	r12,r8
80003598:	c1 30       	breq	800035be <estadoPorPc+0x2e>
8000359a:	e0 8b 00 05 	brhi	800035a4 <estadoPorPc+0x14>
8000359e:	58 0c       	cp.w	r12,0
800035a0:	c1 b1       	brne	800035d6 <estadoPorPc+0x46>
800035a2:	c0 a8       	rjmp	800035b6 <estadoPorPc+0x26>
800035a4:	30 88       	mov	r8,8
800035a6:	f0 0c 18 00 	cp.b	r12,r8
800035aa:	c0 e0       	breq	800035c6 <estadoPorPc+0x36>
800035ac:	31 f8       	mov	r8,31
800035ae:	f0 0c 18 00 	cp.b	r12,r8
800035b2:	c1 21       	brne	800035d6 <estadoPorPc+0x46>
800035b4:	c0 d8       	rjmp	800035ce <estadoPorPc+0x3e>
		case P_ON:
		escribir_linea_pc("AT86RF212 en estado ON");
800035b6:	48 bc       	lddpc	r12,800035e0 <estadoPorPc+0x50>
800035b8:	f0 1f 00 0b 	mcall	800035e4 <estadoPorPc+0x54>
		break;
800035bc:	d8 02       	popm	pc
		case RX_ON:
		escribir_linea_pc("AT86RF212 en estado RX");
800035be:	48 bc       	lddpc	r12,800035e8 <estadoPorPc+0x58>
800035c0:	f0 1f 00 09 	mcall	800035e4 <estadoPorPc+0x54>
		break;
800035c4:	d8 02       	popm	pc
		case TRX_OFF:
		escribir_linea_pc("AT86RF212 en estado OFF");
800035c6:	48 ac       	lddpc	r12,800035ec <estadoPorPc+0x5c>
800035c8:	f0 1f 00 07 	mcall	800035e4 <estadoPorPc+0x54>
		break;
800035cc:	d8 02       	popm	pc
		case STATE_TRANSITION_IN_PROGRESS:
		escribir_linea_pc(" : ( ");
800035ce:	48 9c       	lddpc	r12,800035f0 <estadoPorPc+0x60>
800035d0:	f0 1f 00 05 	mcall	800035e4 <estadoPorPc+0x54>
		break;
800035d4:	d8 02       	popm	pc
		default:
		escribir_linea_pc("estado no contemplado");
800035d6:	48 8c       	lddpc	r12,800035f4 <estadoPorPc+0x64>
800035d8:	f0 1f 00 03 	mcall	800035e4 <estadoPorPc+0x54>
800035dc:	d8 02       	popm	pc
800035de:	00 00       	add	r0,r0
800035e0:	80 00       	ld.sh	r0,r0[0x0]
800035e2:	97 58       	st.w	r11[0x14],r8
800035e4:	80 00       	ld.sh	r0,r0[0x0]
800035e6:	35 30       	mov	r0,83
800035e8:	80 00       	ld.sh	r0,r0[0x0]
800035ea:	97 70       	st.w	r11[0x1c],r0
800035ec:	80 00       	ld.sh	r0,r0[0x0]
800035ee:	97 88       	st.w	r11[0x20],r8
800035f0:	80 00       	ld.sh	r0,r0[0x0]
800035f2:	97 a0       	st.w	r11[0x28],r0
800035f4:	80 00       	ld.sh	r0,r0[0x0]
800035f6:	97 a8       	st.w	r11[0x28],r8

800035f8 <probandoAT86RF212>:
		break;
	}
}
void probandoAT86RF212()
{
800035f8:	d4 01       	pushm	lr
	estadoPorPc(getStateAT86RF212());
800035fa:	f0 1f 00 0e 	mcall	80003630 <probandoAT86RF212+0x38>
800035fe:	f0 1f 00 0e 	mcall	80003634 <probandoAT86RF212+0x3c>
	RESET(); // lo mandamos a OFF
80003602:	f0 1f 00 0e 	mcall	80003638 <probandoAT86RF212+0x40>
	estadoPorPc(getStateAT86RF212()); // deberia ser off
80003606:	f0 1f 00 0b 	mcall	80003630 <probandoAT86RF212+0x38>
8000360a:	f0 1f 00 0b 	mcall	80003634 <probandoAT86RF212+0x3c>
	pal_trx_reg_write(RG_TRX_STATE,CMD_RX_ON); // 
8000360e:	30 6b       	mov	r11,6
80003610:	30 2c       	mov	r12,2
80003612:	f0 1f 00 0b 	mcall	8000363c <probandoAT86RF212+0x44>
	estadoPorPc(getStateAT86RF212()); // deberia dar on
80003616:	f0 1f 00 07 	mcall	80003630 <probandoAT86RF212+0x38>
8000361a:	f0 1f 00 07 	mcall	80003634 <probandoAT86RF212+0x3c>
	pal_trx_reg_write(RG_TRX_STATE,CMD_PLL_ON); // 
8000361e:	30 9b       	mov	r11,9
80003620:	30 2c       	mov	r12,2
80003622:	f0 1f 00 07 	mcall	8000363c <probandoAT86RF212+0x44>
	estadoPorPc(getStateAT86RF212()); // deberia dar PLL
80003626:	f0 1f 00 03 	mcall	80003630 <probandoAT86RF212+0x38>
8000362a:	f0 1f 00 03 	mcall	80003634 <probandoAT86RF212+0x3c>
}
8000362e:	d8 02       	popm	pc
80003630:	80 00       	ld.sh	r0,r0[0x0]
80003632:	30 7c       	mov	r12,7
80003634:	80 00       	ld.sh	r0,r0[0x0]
80003636:	35 90       	mov	r0,89
80003638:	80 00       	ld.sh	r0,r0[0x0]
8000363a:	31 68       	mov	r8,22
8000363c:	80 00       	ld.sh	r0,r0[0x0]
8000363e:	2e c8       	sub	r8,-20

80003640 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003640:	d4 01       	pushm	lr
80003642:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003644:	30 eb       	mov	r11,14
80003646:	30 2c       	mov	r12,2
80003648:	f0 1f 00 0e 	mcall	80003680 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000364c:	e0 78 c1 38 	mov	r8,115000
80003650:	50 08       	stdsp	sp[0x0],r8
80003652:	e0 68 27 10 	mov	r8,10000
80003656:	50 18       	stdsp	sp[0x4],r8
80003658:	34 88       	mov	r8,72
8000365a:	50 28       	stdsp	sp[0x8],r8
8000365c:	30 08       	mov	r8,0
8000365e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003662:	1a 9b       	mov	r11,sp
80003664:	fe 7c 44 00 	mov	r12,-48128
80003668:	f0 1f 00 07 	mcall	80003684 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
8000366c:	c0 51       	brne	80003676 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
8000366e:	48 7c       	lddpc	r12,80003688 <init_i2c_module+0x48>
80003670:	f0 1f 00 07 	mcall	8000368c <init_i2c_module+0x4c>
80003674:	c0 48       	rjmp	8000367c <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
80003676:	48 7c       	lddpc	r12,80003690 <init_i2c_module+0x50>
80003678:	f0 1f 00 05 	mcall	8000368c <init_i2c_module+0x4c>
	}
} 
8000367c:	2f cd       	sub	sp,-16
8000367e:	d8 02       	popm	pc
80003680:	80 00       	ld.sh	r0,r0[0x0]
80003682:	2f b8       	sub	r8,-5
80003684:	80 00       	ld.sh	r0,r0[0x0]
80003686:	23 40       	sub	r0,52
80003688:	80 00       	ld.sh	r0,r0[0x0]
8000368a:	97 c0       	st.w	r11[0x30],r0
8000368c:	80 00       	ld.sh	r0,r0[0x0]
8000368e:	35 30       	mov	r0,83
80003690:	80 00       	ld.sh	r0,r0[0x0]
80003692:	97 d4       	st.w	r11[0x34],r4

80003694 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
80003694:	eb cd 40 e0 	pushm	r5-r7,lr
80003698:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
8000369a:	4a 48       	lddpc	r8,80003728 <spi_init_module+0x94>
8000369c:	1a 95       	mov	r5,sp
8000369e:	70 09       	ld.w	r9,r8[0x0]
800036a0:	50 09       	stdsp	sp[0x0],r9
800036a2:	70 19       	ld.w	r9,r8[0x4]
800036a4:	50 19       	stdsp	sp[0x4],r9
800036a6:	70 29       	ld.w	r9,r8[0x8]
800036a8:	50 29       	stdsp	sp[0x8],r9
800036aa:	70 38       	ld.w	r8,r8[0xc]
800036ac:	50 38       	stdsp	sp[0xc],r8
800036ae:	30 db       	mov	r11,13
800036b0:	30 2c       	mov	r12,2
800036b2:	f0 1f 00 1f 	mcall	8000372c <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800036b6:	fe 77 40 00 	mov	r7,-49152
800036ba:	e0 68 00 80 	mov	r8,128
800036be:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800036c0:	6e 18       	ld.w	r8,r7[0x4]
800036c2:	30 19       	mov	r9,1
800036c4:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
800036c8:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800036ca:	6e 18       	ld.w	r8,r7[0x4]
800036cc:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800036d0:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
800036d2:	6e 18       	ld.w	r8,r7[0x4]
800036d4:	30 06       	mov	r6,0
800036d6:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
800036da:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
800036dc:	6e 18       	ld.w	r8,r7[0x4]
800036de:	30 f9       	mov	r9,15
800036e0:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
800036e4:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
800036e6:	6e 18       	ld.w	r8,r7[0x4]
800036e8:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
800036ec:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
800036ee:	6e 18       	ld.w	r8,r7[0x4]
800036f0:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
800036f4:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
800036f6:	6e 18       	ld.w	r8,r7[0x4]
800036f8:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
800036fc:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
800036fe:	30 38       	mov	r8,3
80003700:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
80003702:	e0 7a c1 38 	mov	r10,115000
80003706:	1a 9b       	mov	r11,sp
80003708:	0e 9c       	mov	r12,r7
8000370a:	f0 1f 00 0a 	mcall	80003730 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
8000370e:	0c 99       	mov	r9,r6
80003710:	0c 9a       	mov	r10,r6
80003712:	0c 9b       	mov	r11,r6
80003714:	0e 9c       	mov	r12,r7
80003716:	f0 1f 00 08 	mcall	80003734 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
8000371a:	0e 9c       	mov	r12,r7
8000371c:	f0 1f 00 07 	mcall	80003738 <spi_init_module+0xa4>
}
80003720:	2f cd       	sub	sp,-16
80003722:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003726:	00 00       	add	r0,r0
80003728:	80 00       	ld.sh	r0,r0[0x0]
8000372a:	97 2c       	st.w	r11[0x8],r12
8000372c:	80 00       	ld.sh	r0,r0[0x0]
8000372e:	2f b8       	sub	r8,-5
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	29 34       	sub	r4,-109
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	28 94       	sub	r4,-119
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	29 ec       	sub	r12,-98

8000373c <main>:
	estadoPorPc(getStateAT86RF212()); // deberia dar on
	pal_trx_reg_write(RG_TRX_STATE,CMD_PLL_ON); // 
	estadoPorPc(getStateAT86RF212()); // deberia dar PLL
}
int main (void)
{
8000373c:	d4 31       	pushm	r0-r7,lr
8000373e:	20 3d       	sub	sp,12
	char temps[10] = "\0";
80003740:	4c d8       	lddpc	r8,80003874 <main+0x138>
80003742:	90 08       	ld.sh	r8,r8[0x0]
80003744:	ba 08       	st.h	sp[0x0],r8
80003746:	30 8a       	mov	r10,8
80003748:	30 0b       	mov	r11,0
8000374a:	fa cc ff fe 	sub	r12,sp,-2
8000374e:	f0 1f 00 4b 	mcall	80003878 <main+0x13c>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
80003752:	f0 1f 00 4b 	mcall	8000387c <main+0x140>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003756:	f0 1f 00 4b 	mcall	80003880 <main+0x144>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
8000375a:	f0 1f 00 4b 	mcall	80003884 <main+0x148>
	
	//Configuracion pins para RF
	init_rf_pins();
8000375e:	f0 1f 00 4b 	mcall	80003888 <main+0x14c>
	
	//Inicializacion del SPI
	spi_init_module();
80003762:	f0 1f 00 4b 	mcall	8000388c <main+0x150>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003766:	f0 1f 00 4b 	mcall	80003890 <main+0x154>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
8000376a:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
8000376c:	f0 1f 00 4a 	mcall	80003894 <main+0x158>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
80003770:	30 0a       	mov	r10,0
80003772:	e0 6b 02 20 	mov	r11,544
80003776:	4c 9c       	lddpc	r12,80003898 <main+0x15c>
80003778:	f0 1f 00 49 	mcall	8000389c <main+0x160>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
8000377c:	30 2a       	mov	r10,2
8000377e:	e0 6b 01 61 	mov	r11,353
80003782:	4c 8c       	lddpc	r12,800038a0 <main+0x164>
80003784:	f0 1f 00 46 	mcall	8000389c <main+0x160>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80003788:	30 3a       	mov	r10,3
8000378a:	e0 6b 03 40 	mov	r11,832
8000378e:	4c 6c       	lddpc	r12,800038a4 <main+0x168>
80003790:	f0 1f 00 43 	mcall	8000389c <main+0x160>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
80003794:	30 1a       	mov	r10,1
80003796:	4c 5b       	lddpc	r11,800038a8 <main+0x16c>
80003798:	fe 7c 24 00 	mov	r12,-56320
8000379c:	f0 1f 00 44 	mcall	800038ac <main+0x170>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800037a0:	30 2b       	mov	r11,2
800037a2:	fe 7c 24 00 	mov	r12,-56320
800037a6:	f0 1f 00 43 	mcall	800038b0 <main+0x174>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800037aa:	30 2b       	mov	r11,2
800037ac:	fe 7c 24 00 	mov	r12,-56320
800037b0:	f0 1f 00 41 	mcall	800038b4 <main+0x178>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
800037b4:	30 19       	mov	r9,1
800037b6:	fe 78 38 00 	mov	r8,-51200
800037ba:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
800037bc:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
800037be:	4b f8       	lddpc	r8,800038b8 <main+0x17c>
800037c0:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
800037c2:	4b fb       	lddpc	r11,800038bc <main+0x180>
800037c4:	0e 9c       	mov	r12,r7
800037c6:	f0 1f 00 3f 	mcall	800038c0 <main+0x184>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
800037ca:	e0 6a 00 b3 	mov	r10,179
800037ce:	30 0b       	mov	r11,0
800037d0:	0e 9c       	mov	r12,r7
800037d2:	f0 1f 00 3d 	mcall	800038c4 <main+0x188>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
800037d6:	4b da       	lddpc	r10,800038c8 <main+0x18c>
800037d8:	30 0b       	mov	r11,0
800037da:	0e 9c       	mov	r12,r7
800037dc:	f0 1f 00 3c 	mcall	800038cc <main+0x190>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
800037e0:	30 0b       	mov	r11,0
800037e2:	0e 9c       	mov	r12,r7
800037e4:	f0 1f 00 3b 	mcall	800038d0 <main+0x194>
// 	while (at86rfx_init() != AT86RFX_SUCCESS) {
//  	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
//  	 	}
//  		escribir_linea_pc("Modulo RF:\tPASS\r\n");
 
   	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
800037e8:	31 cc       	mov	r12,28
800037ea:	f0 1f 00 3b 	mcall	800038d4 <main+0x198>
800037ee:	4b b8       	lddpc	r8,800038d8 <main+0x19c>
800037f0:	b0 8c       	st.b	r8[0x0],r12

	if (register_value == PART_NUM_AT86RF212) 
800037f2:	30 78       	mov	r8,7
800037f4:	f0 0c 18 00 	cp.b	r12,r8
800037f8:	c0 51       	brne	80003802 <main+0xc6>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
800037fa:	4b 9c       	lddpc	r12,800038dc <main+0x1a0>
800037fc:	f0 1f 00 39 	mcall	800038e0 <main+0x1a4>
80003800:	c0 48       	rjmp	80003808 <main+0xcc>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
80003802:	4b 9c       	lddpc	r12,800038e4 <main+0x1a8>
80003804:	f0 1f 00 37 	mcall	800038e0 <main+0x1a4>
	escribir_linea_pc(register_value);
80003808:	4b 48       	lddpc	r8,800038d8 <main+0x19c>
8000380a:	11 8c       	ld.ub	r12,r8[0x0]
8000380c:	f0 1f 00 35 	mcall	800038e0 <main+0x1a4>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
80003810:	f0 1f 00 36 	mcall	800038e8 <main+0x1ac>
	init_i2c_module();
80003814:	f0 1f 00 36 	mcall	800038ec <main+0x1b0>
	// inicializacion del tran
	init_AT86RF212();
80003818:	f0 1f 00 36 	mcall	800038f0 <main+0x1b4>
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r");
8000381c:	4b 6c       	lddpc	r12,800038f4 <main+0x1b8>
8000381e:	f0 1f 00 31 	mcall	800038e0 <main+0x1a4>
		
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003822:	4b 67       	lddpc	r7,800038f8 <main+0x1bc>
80003824:	4b 66       	lddpc	r6,800038fc <main+0x1c0>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003826:	4b 73       	lddpc	r3,80003900 <main+0x1c4>
80003828:	37 44       	mov	r4,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
8000382a:	30 02       	mov	r2,0
		if (cola_PC_nr != cola_PC_nw )
		{
			if (cola_PC[cola_PC_nr] == 't')
			{
				leer_temp(temps);
				escribir_linea_pc("Temp: ");
8000382c:	4b 60       	lddpc	r0,80003904 <main+0x1c8>
			}
			cola_PC_nr++;
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
		}
		txTramaManual(tx_buffer); // funcion creada segun el manual
8000382e:	4b 75       	lddpc	r5,80003908 <main+0x1cc>
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r");
		
	while(true)
	{
		if (cola_PC_nr != cola_PC_nw )
80003830:	6e 08       	ld.w	r8,r7[0x0]
80003832:	6c 09       	ld.w	r9,r6[0x0]
80003834:	12 38       	cp.w	r8,r9
80003836:	c1 90       	breq	80003868 <main+0x12c>
		{
			if (cola_PC[cola_PC_nr] == 't')
80003838:	e6 08 07 08 	ld.ub	r8,r3[r8]
8000383c:	e8 08 18 00 	cp.b	r8,r4
80003840:	c0 d1       	brne	8000385a <main+0x11e>
			{
				leer_temp(temps);
80003842:	1a 9c       	mov	r12,sp
80003844:	f0 1f 00 32 	mcall	8000390c <main+0x1d0>
				escribir_linea_pc("Temp: ");
80003848:	00 9c       	mov	r12,r0
8000384a:	f0 1f 00 26 	mcall	800038e0 <main+0x1a4>
				escribir_linea_pc(temps);
8000384e:	1a 9c       	mov	r12,sp
80003850:	f0 1f 00 24 	mcall	800038e0 <main+0x1a4>
				escribir_linea_pc("*C\r\n");
80003854:	4a fc       	lddpc	r12,80003910 <main+0x1d4>
80003856:	f0 1f 00 23 	mcall	800038e0 <main+0x1a4>
			}
			cola_PC_nr++;
8000385a:	6e 08       	ld.w	r8,r7[0x0]
8000385c:	2f f8       	sub	r8,-1
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
8000385e:	e0 48 00 c8 	cp.w	r8,200
80003862:	e4 08 17 40 	movge	r8,r2
80003866:	8f 08       	st.w	r7[0x0],r8
		}
		txTramaManual(tx_buffer); // funcion creada segun el manual
80003868:	0a 9c       	mov	r12,r5
8000386a:	f0 1f 00 2b 	mcall	80003914 <main+0x1d8>
	//	txTrama(tx_buffer); // funcion creada segun un ejemplo LwMesh
		// para Rx lo hace cuando hay interrupcion y muestra por pantalla
		probandoAT86RF212(); // muestra por uart
8000386e:	f0 1f 00 2b 	mcall	80003918 <main+0x1dc>
 	}
80003872:	cd fb       	rjmp	80003830 <main+0xf4>
80003874:	80 00       	ld.sh	r0,r0[0x0]
80003876:	30 70       	mov	r0,7
80003878:	80 00       	ld.sh	r0,r0[0x0]
8000387a:	3e 0a       	mov	r10,-32
8000387c:	80 00       	ld.sh	r0,r0[0x0]
8000387e:	2f a8       	sub	r8,-6
80003880:	80 00       	ld.sh	r0,r0[0x0]
80003882:	35 10       	mov	r0,81
80003884:	80 00       	ld.sh	r0,r0[0x0]
80003886:	34 40       	mov	r0,68
80003888:	80 00       	ld.sh	r0,r0[0x0]
8000388a:	34 d8       	mov	r8,77
8000388c:	80 00       	ld.sh	r0,r0[0x0]
8000388e:	36 94       	mov	r4,105
80003890:	80 00       	ld.sh	r0,r0[0x0]
80003892:	34 1c       	mov	r12,65
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	27 e8       	sub	r8,126
80003898:	80 00       	ld.sh	r0,r0[0x0]
8000389a:	31 00       	mov	r0,16
8000389c:	80 00       	ld.sh	r0,r0[0x0]
8000389e:	27 68       	sub	r8,118
800038a0:	80 00       	ld.sh	r0,r0[0x0]
800038a2:	35 44       	mov	r4,84
800038a4:	80 00       	ld.sh	r0,r0[0x0]
800038a6:	30 90       	mov	r0,9
800038a8:	00 00       	add	r0,r0
800038aa:	00 20       	rsub	r0,r0
800038ac:	80 00       	ld.sh	r0,r0[0x0]
800038ae:	23 f8       	sub	r8,63
800038b0:	80 00       	ld.sh	r0,r0[0x0]
800038b2:	24 c8       	sub	r8,76
800038b4:	80 00       	ld.sh	r0,r0[0x0]
800038b6:	24 d2       	sub	r2,77
800038b8:	00 00       	add	r0,r0
800038ba:	00 18       	sub	r8,r0
800038bc:	80 00       	ld.sh	r0,r0[0x0]
800038be:	98 3c       	ld.sh	r12,r12[0x6]
800038c0:	80 00       	ld.sh	r0,r0[0x0]
800038c2:	29 f2       	sub	r2,-97
800038c4:	80 00       	ld.sh	r0,r0[0x0]
800038c6:	2a c4       	sub	r4,-84
800038c8:	80 00       	ld.sh	r0,r0[0x0]
800038ca:	97 28       	st.w	r11[0x8],r8
800038cc:	80 00       	ld.sh	r0,r0[0x0]
800038ce:	2a f8       	sub	r8,-81
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	2a 8e       	sub	lr,-88
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	2f 34       	sub	r4,-13
800038d8:	00 00       	add	r0,r0
800038da:	06 3c       	cp.w	r12,r3
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	97 ec       	st.w	r11[0x38],r12
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	35 30       	mov	r0,83
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	98 00       	ld.sh	r0,r12[0x0]
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	34 6c       	mov	r12,70
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	36 40       	mov	r0,100
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	31 a8       	mov	r8,26
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	98 14       	ld.sh	r4,r12[0x2]
800038f8:	00 00       	add	r0,r0
800038fa:	06 40       	or	r0,r3
800038fc:	00 00       	add	r0,r0
800038fe:	06 44       	or	r4,r3
80003900:	00 00       	add	r0,r0
80003902:	06 84       	andn	r4,r3
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	98 2c       	ld.sh	r12,r12[0x4]
80003908:	00 00       	add	r0,r0
8000390a:	00 28       	rsub	r8,r0
8000390c:	80 00       	ld.sh	r0,r0[0x0]
8000390e:	32 d8       	mov	r8,45
80003910:	80 00       	ld.sh	r0,r0[0x0]
80003912:	98 34       	ld.sh	r4,r12[0x6]
80003914:	80 00       	ld.sh	r0,r0[0x0]
80003916:	32 70       	mov	r0,39
80003918:	80 00       	ld.sh	r0,r0[0x0]
8000391a:	35 f8       	mov	r8,95

8000391c <__avr32_f64_mul>:
8000391c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80003920:	e0 80 00 dc 	breq	80003ad8 <__avr32_f64_mul_op1_zero>
80003924:	d4 21       	pushm	r4-r7,lr
80003926:	f7 e9 20 0e 	eor	lr,r11,r9
8000392a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000392e:	30 15       	mov	r5,1
80003930:	c4 30       	breq	800039b6 <__avr32_f64_mul_op1_subnormal>
80003932:	ab 6b       	lsl	r11,0xa
80003934:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80003938:	ab 6a       	lsl	r10,0xa
8000393a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000393e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80003942:	c5 c0       	breq	800039fa <__avr32_f64_mul_op2_subnormal>
80003944:	a1 78       	lsl	r8,0x1
80003946:	5c f9       	rol	r9
80003948:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000394c:	e0 47 07 ff 	cp.w	r7,2047
80003950:	c7 70       	breq	80003a3e <__avr32_f64_mul_op_nan_or_inf>
80003952:	e0 46 07 ff 	cp.w	r6,2047
80003956:	c7 40       	breq	80003a3e <__avr32_f64_mul_op_nan_or_inf>
80003958:	ee 06 00 0c 	add	r12,r7,r6
8000395c:	e0 2c 03 fe 	sub	r12,1022
80003960:	f6 08 06 44 	mulu.d	r4,r11,r8
80003964:	f4 09 07 44 	macu.d	r4,r10,r9
80003968:	f4 08 06 46 	mulu.d	r6,r10,r8
8000396c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80003970:	08 07       	add	r7,r4
80003972:	f4 05 00 4a 	adc	r10,r10,r5
80003976:	5c 0b       	acr	r11
80003978:	ed bb 00 14 	bld	r11,0x14
8000397c:	c0 50       	breq	80003986 <__avr32_f64_mul+0x6a>
8000397e:	a1 77       	lsl	r7,0x1
80003980:	5c fa       	rol	r10
80003982:	5c fb       	rol	r11
80003984:	20 1c       	sub	r12,1
80003986:	58 0c       	cp.w	r12,0
80003988:	e0 8a 00 6f 	brle	80003a66 <__avr32_f64_mul_res_subnormal>
8000398c:	e0 4c 07 ff 	cp.w	r12,2047
80003990:	e0 84 00 9c 	brge	80003ac8 <__avr32_f64_mul_res_inf>
80003994:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80003998:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000399c:	ef e6 12 17 	or	r7,r7,r6>>0x1
800039a0:	ee 17 80 00 	eorh	r7,0x8000
800039a4:	f1 b7 04 20 	satu	r7,0x1
800039a8:	0e 0a       	add	r10,r7
800039aa:	5c 0b       	acr	r11
800039ac:	ed be 00 1f 	bld	lr,0x1f
800039b0:	ef bb 00 1f 	bst	r11,0x1f
800039b4:	d8 22       	popm	r4-r7,pc

800039b6 <__avr32_f64_mul_op1_subnormal>:
800039b6:	e4 1b 00 0f 	andh	r11,0xf
800039ba:	f4 0c 12 00 	clz	r12,r10
800039be:	f6 06 12 00 	clz	r6,r11
800039c2:	f7 bc 03 e1 	sublo	r12,-31
800039c6:	f8 06 17 30 	movlo	r6,r12
800039ca:	f7 b6 02 01 	subhs	r6,1
800039ce:	e0 46 00 20 	cp.w	r6,32
800039d2:	c0 d4       	brge	800039ec <__avr32_f64_mul_op1_subnormal+0x36>
800039d4:	ec 0c 11 20 	rsub	r12,r6,32
800039d8:	f6 06 09 4b 	lsl	r11,r11,r6
800039dc:	f4 0c 0a 4c 	lsr	r12,r10,r12
800039e0:	18 4b       	or	r11,r12
800039e2:	f4 06 09 4a 	lsl	r10,r10,r6
800039e6:	20 b6       	sub	r6,11
800039e8:	0c 17       	sub	r7,r6
800039ea:	ca ab       	rjmp	8000393e <__avr32_f64_mul+0x22>
800039ec:	f4 06 09 4b 	lsl	r11,r10,r6
800039f0:	c6 40       	breq	80003ab8 <__avr32_f64_mul_res_zero>
800039f2:	30 0a       	mov	r10,0
800039f4:	20 b6       	sub	r6,11
800039f6:	0c 17       	sub	r7,r6
800039f8:	ca 3b       	rjmp	8000393e <__avr32_f64_mul+0x22>

800039fa <__avr32_f64_mul_op2_subnormal>:
800039fa:	e4 19 00 0f 	andh	r9,0xf
800039fe:	f0 0c 12 00 	clz	r12,r8
80003a02:	f2 05 12 00 	clz	r5,r9
80003a06:	f7 bc 03 ea 	sublo	r12,-22
80003a0a:	f8 05 17 30 	movlo	r5,r12
80003a0e:	f7 b5 02 0a 	subhs	r5,10
80003a12:	e0 45 00 20 	cp.w	r5,32
80003a16:	c0 d4       	brge	80003a30 <__avr32_f64_mul_op2_subnormal+0x36>
80003a18:	ea 0c 11 20 	rsub	r12,r5,32
80003a1c:	f2 05 09 49 	lsl	r9,r9,r5
80003a20:	f0 0c 0a 4c 	lsr	r12,r8,r12
80003a24:	18 49       	or	r9,r12
80003a26:	f0 05 09 48 	lsl	r8,r8,r5
80003a2a:	20 25       	sub	r5,2
80003a2c:	0a 16       	sub	r6,r5
80003a2e:	c8 fb       	rjmp	8000394c <__avr32_f64_mul+0x30>
80003a30:	f0 05 09 49 	lsl	r9,r8,r5
80003a34:	c4 20       	breq	80003ab8 <__avr32_f64_mul_res_zero>
80003a36:	30 08       	mov	r8,0
80003a38:	20 25       	sub	r5,2
80003a3a:	0a 16       	sub	r6,r5
80003a3c:	c8 8b       	rjmp	8000394c <__avr32_f64_mul+0x30>

80003a3e <__avr32_f64_mul_op_nan_or_inf>:
80003a3e:	e4 19 00 0f 	andh	r9,0xf
80003a42:	e4 1b 00 0f 	andh	r11,0xf
80003a46:	14 4b       	or	r11,r10
80003a48:	10 49       	or	r9,r8
80003a4a:	e0 47 07 ff 	cp.w	r7,2047
80003a4e:	c0 91       	brne	80003a60 <__avr32_f64_mul_op1_not_naninf>
80003a50:	58 0b       	cp.w	r11,0
80003a52:	c3 81       	brne	80003ac2 <__avr32_f64_mul_res_nan>
80003a54:	e0 46 07 ff 	cp.w	r6,2047
80003a58:	c3 81       	brne	80003ac8 <__avr32_f64_mul_res_inf>
80003a5a:	58 09       	cp.w	r9,0
80003a5c:	c3 60       	breq	80003ac8 <__avr32_f64_mul_res_inf>
80003a5e:	c3 28       	rjmp	80003ac2 <__avr32_f64_mul_res_nan>

80003a60 <__avr32_f64_mul_op1_not_naninf>:
80003a60:	58 09       	cp.w	r9,0
80003a62:	c3 30       	breq	80003ac8 <__avr32_f64_mul_res_inf>
80003a64:	c2 f8       	rjmp	80003ac2 <__avr32_f64_mul_res_nan>

80003a66 <__avr32_f64_mul_res_subnormal>:
80003a66:	5c 3c       	neg	r12
80003a68:	2f fc       	sub	r12,-1
80003a6a:	f1 bc 04 c0 	satu	r12,0x6
80003a6e:	e0 4c 00 20 	cp.w	r12,32
80003a72:	c1 14       	brge	80003a94 <__avr32_f64_mul_res_subnormal+0x2e>
80003a74:	f8 08 11 20 	rsub	r8,r12,32
80003a78:	0e 46       	or	r6,r7
80003a7a:	ee 0c 0a 47 	lsr	r7,r7,r12
80003a7e:	f4 08 09 49 	lsl	r9,r10,r8
80003a82:	12 47       	or	r7,r9
80003a84:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003a88:	f6 08 09 49 	lsl	r9,r11,r8
80003a8c:	12 4a       	or	r10,r9
80003a8e:	f6 0c 0a 4b 	lsr	r11,r11,r12
80003a92:	c8 3b       	rjmp	80003998 <__avr32_f64_mul+0x7c>
80003a94:	f8 08 11 20 	rsub	r8,r12,32
80003a98:	f9 b9 00 00 	moveq	r9,0
80003a9c:	c0 30       	breq	80003aa2 <__avr32_f64_mul_res_subnormal+0x3c>
80003a9e:	f6 08 09 49 	lsl	r9,r11,r8
80003aa2:	0e 46       	or	r6,r7
80003aa4:	ed ea 10 16 	or	r6,r6,r10<<0x1
80003aa8:	f4 0c 0a 4a 	lsr	r10,r10,r12
80003aac:	f3 ea 10 07 	or	r7,r9,r10
80003ab0:	f6 0c 0a 4a 	lsr	r10,r11,r12
80003ab4:	30 0b       	mov	r11,0
80003ab6:	c7 1b       	rjmp	80003998 <__avr32_f64_mul+0x7c>

80003ab8 <__avr32_f64_mul_res_zero>:
80003ab8:	1c 9b       	mov	r11,lr
80003aba:	e6 1b 80 00 	andh	r11,0x8000,COH
80003abe:	30 0a       	mov	r10,0
80003ac0:	d8 22       	popm	r4-r7,pc

80003ac2 <__avr32_f64_mul_res_nan>:
80003ac2:	3f fb       	mov	r11,-1
80003ac4:	3f fa       	mov	r10,-1
80003ac6:	d8 22       	popm	r4-r7,pc

80003ac8 <__avr32_f64_mul_res_inf>:
80003ac8:	f0 6b 00 00 	mov	r11,-1048576
80003acc:	ed be 00 1f 	bld	lr,0x1f
80003ad0:	ef bb 00 1f 	bst	r11,0x1f
80003ad4:	30 0a       	mov	r10,0
80003ad6:	d8 22       	popm	r4-r7,pc

80003ad8 <__avr32_f64_mul_op1_zero>:
80003ad8:	f7 e9 20 0b 	eor	r11,r11,r9
80003adc:	e6 1b 80 00 	andh	r11,0x8000,COH
80003ae0:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80003ae4:	e0 4c 07 ff 	cp.w	r12,2047
80003ae8:	5e 1c       	retne	r12
80003aea:	3f fa       	mov	r10,-1
80003aec:	3f fb       	mov	r11,-1
80003aee:	5e fc       	retal	r12

80003af0 <__avr32_u32_to_f64>:
80003af0:	f8 cb 00 00 	sub	r11,r12,0
80003af4:	30 0c       	mov	r12,0
80003af6:	c0 38       	rjmp	80003afc <__avr32_s32_to_f64+0x4>

80003af8 <__avr32_s32_to_f64>:
80003af8:	18 9b       	mov	r11,r12
80003afa:	5c 4b       	abs	r11
80003afc:	30 0a       	mov	r10,0
80003afe:	5e 0b       	reteq	r11
80003b00:	d4 01       	pushm	lr
80003b02:	e0 69 04 1e 	mov	r9,1054
80003b06:	f6 08 12 00 	clz	r8,r11
80003b0a:	c1 70       	breq	80003b38 <__avr32_s32_to_f64+0x40>
80003b0c:	c0 c3       	brcs	80003b24 <__avr32_s32_to_f64+0x2c>
80003b0e:	f0 0e 11 20 	rsub	lr,r8,32
80003b12:	f6 08 09 4b 	lsl	r11,r11,r8
80003b16:	f4 0e 0a 4e 	lsr	lr,r10,lr
80003b1a:	1c 4b       	or	r11,lr
80003b1c:	f4 08 09 4a 	lsl	r10,r10,r8
80003b20:	10 19       	sub	r9,r8
80003b22:	c0 b8       	rjmp	80003b38 <__avr32_s32_to_f64+0x40>
80003b24:	f4 08 12 00 	clz	r8,r10
80003b28:	f9 b8 03 00 	movlo	r8,0
80003b2c:	f7 b8 02 e0 	subhs	r8,-32
80003b30:	f4 08 09 4b 	lsl	r11,r10,r8
80003b34:	30 0a       	mov	r10,0
80003b36:	10 19       	sub	r9,r8
80003b38:	58 09       	cp.w	r9,0
80003b3a:	e0 89 00 30 	brgt	80003b9a <__avr32_s32_to_f64+0xa2>
80003b3e:	5c 39       	neg	r9
80003b40:	2f f9       	sub	r9,-1
80003b42:	e0 49 00 36 	cp.w	r9,54
80003b46:	c0 43       	brcs	80003b4e <__avr32_s32_to_f64+0x56>
80003b48:	30 0b       	mov	r11,0
80003b4a:	30 0a       	mov	r10,0
80003b4c:	c2 68       	rjmp	80003b98 <__avr32_s32_to_f64+0xa0>
80003b4e:	2f 69       	sub	r9,-10
80003b50:	f2 08 11 20 	rsub	r8,r9,32
80003b54:	e0 49 00 20 	cp.w	r9,32
80003b58:	c0 b2       	brcc	80003b6e <__avr32_s32_to_f64+0x76>
80003b5a:	f4 08 09 4e 	lsl	lr,r10,r8
80003b5e:	f6 08 09 48 	lsl	r8,r11,r8
80003b62:	f4 09 0a 4a 	lsr	r10,r10,r9
80003b66:	f6 09 0a 4b 	lsr	r11,r11,r9
80003b6a:	10 4b       	or	r11,r8
80003b6c:	c0 88       	rjmp	80003b7c <__avr32_s32_to_f64+0x84>
80003b6e:	f6 08 09 4e 	lsl	lr,r11,r8
80003b72:	14 4e       	or	lr,r10
80003b74:	16 9a       	mov	r10,r11
80003b76:	30 0b       	mov	r11,0
80003b78:	f4 09 0a 4a 	lsr	r10,r10,r9
80003b7c:	ed ba 00 00 	bld	r10,0x0
80003b80:	c0 92       	brcc	80003b92 <__avr32_s32_to_f64+0x9a>
80003b82:	1c 7e       	tst	lr,lr
80003b84:	c0 41       	brne	80003b8c <__avr32_s32_to_f64+0x94>
80003b86:	ed ba 00 01 	bld	r10,0x1
80003b8a:	c0 42       	brcc	80003b92 <__avr32_s32_to_f64+0x9a>
80003b8c:	2f fa       	sub	r10,-1
80003b8e:	f7 bb 02 ff 	subhs	r11,-1
80003b92:	5c fc       	rol	r12
80003b94:	5d 0b       	ror	r11
80003b96:	5d 0a       	ror	r10
80003b98:	d8 02       	popm	pc
80003b9a:	e0 68 03 ff 	mov	r8,1023
80003b9e:	ed ba 00 0b 	bld	r10,0xb
80003ba2:	f7 b8 00 ff 	subeq	r8,-1
80003ba6:	10 0a       	add	r10,r8
80003ba8:	5c 0b       	acr	r11
80003baa:	f7 b9 03 fe 	sublo	r9,-2
80003bae:	e0 49 07 ff 	cp.w	r9,2047
80003bb2:	c0 55       	brlt	80003bbc <__avr32_s32_to_f64+0xc4>
80003bb4:	30 0a       	mov	r10,0
80003bb6:	fc 1b ff e0 	movh	r11,0xffe0
80003bba:	c0 c8       	rjmp	80003bd2 <__floatsidf_return_op1>
80003bbc:	ed bb 00 1f 	bld	r11,0x1f
80003bc0:	f7 b9 01 01 	subne	r9,1
80003bc4:	ab 9a       	lsr	r10,0xb
80003bc6:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003bca:	a1 7b       	lsl	r11,0x1
80003bcc:	ab 9b       	lsr	r11,0xb
80003bce:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003bd2 <__floatsidf_return_op1>:
80003bd2:	a1 7c       	lsl	r12,0x1
80003bd4:	5d 0b       	ror	r11
80003bd6:	d8 02       	popm	pc

80003bd8 <__avr32_f32_to_f64>:
80003bd8:	f8 0b 15 01 	lsl	r11,r12,0x1
80003bdc:	f9 ba 00 00 	moveq	r10,0
80003be0:	5e 0b       	reteq	r11
80003be2:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
80003be6:	e0 49 00 ff 	cp.w	r9,255
80003bea:	c1 e0       	breq	80003c26 <__extendsfdf_return_op1+0x6>
80003bec:	a7 7b       	lsl	r11,0x7
80003bee:	30 0a       	mov	r10,0
80003bf0:	58 09       	cp.w	r9,0
80003bf2:	f7 b9 00 ff 	subeq	r9,-1
80003bf6:	5f 18       	srne	r8
80003bf8:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
80003bfc:	fe 39 fc 80 	sub	r9,-896
80003c00:	f6 08 12 00 	clz	r8,r11
80003c04:	10 19       	sub	r9,r8
80003c06:	f6 08 09 4b 	lsl	r11,r11,r8
80003c0a:	ed bb 00 1f 	bld	r11,0x1f
80003c0e:	f7 b9 01 01 	subne	r9,1
80003c12:	ab 9a       	lsr	r10,0xb
80003c14:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80003c18:	a1 7b       	lsl	r11,0x1
80003c1a:	ab 9b       	lsr	r11,0xb
80003c1c:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80003c20 <__extendsfdf_return_op1>:
80003c20:	a1 7c       	lsl	r12,0x1
80003c22:	5d 0b       	ror	r11
80003c24:	5e fb       	retal	r11
80003c26:	fc 1a ff e0 	movh	r10,0xffe0
80003c2a:	a9 6b       	lsl	r11,0x8
80003c2c:	f9 bb 01 ff 	movne	r11,-1
80003c30:	f4 0b 17 00 	moveq	r11,r10
80003c34:	30 0a       	mov	r10,0
80003c36:	cf 5b       	rjmp	80003c20 <__extendsfdf_return_op1>

80003c38 <__avr32_f64_to_f32>:
80003c38:	f6 09 15 01 	lsl	r9,r11,0x1
80003c3c:	b5 99       	lsr	r9,0x15
80003c3e:	5e 0d       	reteq	0
80003c40:	f6 08 15 0a 	lsl	r8,r11,0xa
80003c44:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80003c48:	ab 6a       	lsl	r10,0xa
80003c4a:	5c 3a       	neg	r10
80003c4c:	5c fc       	rol	r12
80003c4e:	e0 49 07 ff 	cp.w	r9,2047
80003c52:	c1 a0       	breq	80003c86 <__truncdfsf_return_op1+0x6>
80003c54:	e0 29 03 80 	sub	r9,896
80003c58:	bf bc       	sbr	r12,0x1f
80003c5a:	58 09       	cp.w	r9,0
80003c5c:	e0 8a 00 1a 	brle	80003c90 <__truncdfsf_return_op1+0x10>
80003c60:	37 fa       	mov	r10,127
80003c62:	ed bc 00 08 	bld	r12,0x8
80003c66:	f7 ba 00 ff 	subeq	r10,-1
80003c6a:	14 0c       	add	r12,r10
80003c6c:	f7 b9 03 fe 	sublo	r9,-2
80003c70:	ed bc 00 1f 	bld	r12,0x1f
80003c74:	f7 b9 01 01 	subne	r9,1
80003c78:	f8 0c 16 07 	lsr	r12,r12,0x7
80003c7c:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

80003c80 <__truncdfsf_return_op1>:
80003c80:	a1 7b       	lsl	r11,0x1
80003c82:	5d 0c       	ror	r12
80003c84:	5e fc       	retal	r12
80003c86:	bf dc       	cbr	r12,0x1f
80003c88:	5e 1e       	retne	-1
80003c8a:	fc 1c 7f 80 	movh	r12,0x7f80
80003c8e:	5e fc       	retal	r12
80003c90:	f2 09 11 01 	rsub	r9,r9,1
80003c94:	59 99       	cp.w	r9,25
80003c96:	f9 bc 02 00 	movhs	r12,0
80003c9a:	c1 32       	brcc	80003cc0 <__truncdfsf_return_op1+0x40>
80003c9c:	f2 0a 11 20 	rsub	r10,r9,32
80003ca0:	f8 0a 09 4a 	lsl	r10,r12,r10
80003ca4:	5f 1a       	srne	r10
80003ca6:	f8 09 0a 4c 	lsr	r12,r12,r9
80003caa:	14 4c       	or	r12,r10
80003cac:	37 fa       	mov	r10,127
80003cae:	ed bc 00 08 	bld	r12,0x8
80003cb2:	f7 ba 00 ff 	subeq	r10,-1
80003cb6:	14 0c       	add	r12,r10
80003cb8:	f8 0c 16 07 	lsr	r12,r12,0x7
80003cbc:	a1 7b       	lsl	r11,0x1
80003cbe:	5d 0c       	ror	r12
80003cc0:	5e fc       	retal	r12

80003cc2 <memcpy>:
80003cc2:	58 8a       	cp.w	r10,8
80003cc4:	c2 f5       	brlt	80003d22 <memcpy+0x60>
80003cc6:	f9 eb 10 09 	or	r9,r12,r11
80003cca:	e2 19 00 03 	andl	r9,0x3,COH
80003cce:	e0 81 00 97 	brne	80003dfc <memcpy+0x13a>
80003cd2:	e0 4a 00 20 	cp.w	r10,32
80003cd6:	c3 b4       	brge	80003d4c <memcpy+0x8a>
80003cd8:	f4 08 14 02 	asr	r8,r10,0x2
80003cdc:	f0 09 11 08 	rsub	r9,r8,8
80003ce0:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80003ce4:	76 69       	ld.w	r9,r11[0x18]
80003ce6:	99 69       	st.w	r12[0x18],r9
80003ce8:	76 59       	ld.w	r9,r11[0x14]
80003cea:	99 59       	st.w	r12[0x14],r9
80003cec:	76 49       	ld.w	r9,r11[0x10]
80003cee:	99 49       	st.w	r12[0x10],r9
80003cf0:	76 39       	ld.w	r9,r11[0xc]
80003cf2:	99 39       	st.w	r12[0xc],r9
80003cf4:	76 29       	ld.w	r9,r11[0x8]
80003cf6:	99 29       	st.w	r12[0x8],r9
80003cf8:	76 19       	ld.w	r9,r11[0x4]
80003cfa:	99 19       	st.w	r12[0x4],r9
80003cfc:	76 09       	ld.w	r9,r11[0x0]
80003cfe:	99 09       	st.w	r12[0x0],r9
80003d00:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80003d04:	f8 08 00 28 	add	r8,r12,r8<<0x2
80003d08:	e0 1a 00 03 	andl	r10,0x3
80003d0c:	f4 0a 11 04 	rsub	r10,r10,4
80003d10:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d14:	17 a9       	ld.ub	r9,r11[0x2]
80003d16:	b0 a9       	st.b	r8[0x2],r9
80003d18:	17 99       	ld.ub	r9,r11[0x1]
80003d1a:	b0 99       	st.b	r8[0x1],r9
80003d1c:	17 89       	ld.ub	r9,r11[0x0]
80003d1e:	b0 89       	st.b	r8[0x0],r9
80003d20:	5e fc       	retal	r12
80003d22:	f4 0a 11 09 	rsub	r10,r10,9
80003d26:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80003d2a:	17 f9       	ld.ub	r9,r11[0x7]
80003d2c:	b8 f9       	st.b	r12[0x7],r9
80003d2e:	17 e9       	ld.ub	r9,r11[0x6]
80003d30:	b8 e9       	st.b	r12[0x6],r9
80003d32:	17 d9       	ld.ub	r9,r11[0x5]
80003d34:	b8 d9       	st.b	r12[0x5],r9
80003d36:	17 c9       	ld.ub	r9,r11[0x4]
80003d38:	b8 c9       	st.b	r12[0x4],r9
80003d3a:	17 b9       	ld.ub	r9,r11[0x3]
80003d3c:	b8 b9       	st.b	r12[0x3],r9
80003d3e:	17 a9       	ld.ub	r9,r11[0x2]
80003d40:	b8 a9       	st.b	r12[0x2],r9
80003d42:	17 99       	ld.ub	r9,r11[0x1]
80003d44:	b8 99       	st.b	r12[0x1],r9
80003d46:	17 89       	ld.ub	r9,r11[0x0]
80003d48:	b8 89       	st.b	r12[0x0],r9
80003d4a:	5e fc       	retal	r12
80003d4c:	eb cd 40 c0 	pushm	r6-r7,lr
80003d50:	18 99       	mov	r9,r12
80003d52:	22 0a       	sub	r10,32
80003d54:	b7 07       	ld.d	r6,r11++
80003d56:	b3 26       	st.d	r9++,r6
80003d58:	b7 07       	ld.d	r6,r11++
80003d5a:	b3 26       	st.d	r9++,r6
80003d5c:	b7 07       	ld.d	r6,r11++
80003d5e:	b3 26       	st.d	r9++,r6
80003d60:	b7 07       	ld.d	r6,r11++
80003d62:	b3 26       	st.d	r9++,r6
80003d64:	22 0a       	sub	r10,32
80003d66:	cf 74       	brge	80003d54 <memcpy+0x92>
80003d68:	2f 0a       	sub	r10,-16
80003d6a:	c0 65       	brlt	80003d76 <memcpy+0xb4>
80003d6c:	b7 07       	ld.d	r6,r11++
80003d6e:	b3 26       	st.d	r9++,r6
80003d70:	b7 07       	ld.d	r6,r11++
80003d72:	b3 26       	st.d	r9++,r6
80003d74:	21 0a       	sub	r10,16
80003d76:	5c 3a       	neg	r10
80003d78:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80003d7c:	d7 03       	nop
80003d7e:	d7 03       	nop
80003d80:	f7 36 00 0e 	ld.ub	r6,r11[14]
80003d84:	f3 66 00 0e 	st.b	r9[14],r6
80003d88:	f7 36 00 0d 	ld.ub	r6,r11[13]
80003d8c:	f3 66 00 0d 	st.b	r9[13],r6
80003d90:	f7 36 00 0c 	ld.ub	r6,r11[12]
80003d94:	f3 66 00 0c 	st.b	r9[12],r6
80003d98:	f7 36 00 0b 	ld.ub	r6,r11[11]
80003d9c:	f3 66 00 0b 	st.b	r9[11],r6
80003da0:	f7 36 00 0a 	ld.ub	r6,r11[10]
80003da4:	f3 66 00 0a 	st.b	r9[10],r6
80003da8:	f7 36 00 09 	ld.ub	r6,r11[9]
80003dac:	f3 66 00 09 	st.b	r9[9],r6
80003db0:	f7 36 00 08 	ld.ub	r6,r11[8]
80003db4:	f3 66 00 08 	st.b	r9[8],r6
80003db8:	f7 36 00 07 	ld.ub	r6,r11[7]
80003dbc:	f3 66 00 07 	st.b	r9[7],r6
80003dc0:	f7 36 00 06 	ld.ub	r6,r11[6]
80003dc4:	f3 66 00 06 	st.b	r9[6],r6
80003dc8:	f7 36 00 05 	ld.ub	r6,r11[5]
80003dcc:	f3 66 00 05 	st.b	r9[5],r6
80003dd0:	f7 36 00 04 	ld.ub	r6,r11[4]
80003dd4:	f3 66 00 04 	st.b	r9[4],r6
80003dd8:	f7 36 00 03 	ld.ub	r6,r11[3]
80003ddc:	f3 66 00 03 	st.b	r9[3],r6
80003de0:	f7 36 00 02 	ld.ub	r6,r11[2]
80003de4:	f3 66 00 02 	st.b	r9[2],r6
80003de8:	f7 36 00 01 	ld.ub	r6,r11[1]
80003dec:	f3 66 00 01 	st.b	r9[1],r6
80003df0:	f7 36 00 00 	ld.ub	r6,r11[0]
80003df4:	f3 66 00 00 	st.b	r9[0],r6
80003df8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003dfc:	20 1a       	sub	r10,1
80003dfe:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80003e02:	f8 0a 0b 09 	st.b	r12[r10],r9
80003e06:	cf b1       	brne	80003dfc <memcpy+0x13a>
80003e08:	5e fc       	retal	r12

80003e0a <memset>:
80003e0a:	18 98       	mov	r8,r12
80003e0c:	c0 38       	rjmp	80003e12 <memset+0x8>
80003e0e:	10 cb       	st.b	r8++,r11
80003e10:	20 1a       	sub	r10,1
80003e12:	58 0a       	cp.w	r10,0
80003e14:	cf d1       	brne	80003e0e <memset+0x4>
80003e16:	5e fc       	retal	r12

80003e18 <sprintf>:
80003e18:	d4 01       	pushm	lr
80003e1a:	21 7d       	sub	sp,92
80003e1c:	e0 68 ff ff 	mov	r8,65535
80003e20:	ea 18 7f ff 	orh	r8,0x7fff
80003e24:	50 58       	stdsp	sp[0x14],r8
80003e26:	50 28       	stdsp	sp[0x8],r8
80003e28:	e0 68 02 08 	mov	r8,520
80003e2c:	ba 68       	st.h	sp[0xc],r8
80003e2e:	3f f8       	mov	r8,-1
80003e30:	ba 78       	st.h	sp[0xe],r8
80003e32:	e0 68 01 24 	mov	r8,292
80003e36:	50 4c       	stdsp	sp[0x10],r12
80003e38:	16 9a       	mov	r10,r11
80003e3a:	50 0c       	stdsp	sp[0x0],r12
80003e3c:	fa c9 ff a0 	sub	r9,sp,-96
80003e40:	70 0c       	ld.w	r12,r8[0x0]
80003e42:	1a 9b       	mov	r11,sp
80003e44:	c9 cd       	rcall	8000417c <_vfprintf_r>
80003e46:	30 09       	mov	r9,0
80003e48:	40 08       	lddsp	r8,sp[0x0]
80003e4a:	b0 89       	st.b	r8[0x0],r9
80003e4c:	2e 9d       	sub	sp,-92
80003e4e:	d8 02       	popm	pc

80003e50 <get_arg>:
80003e50:	d4 31       	pushm	r0-r7,lr
80003e52:	20 8d       	sub	sp,32
80003e54:	fa c4 ff bc 	sub	r4,sp,-68
80003e58:	50 4b       	stdsp	sp[0x10],r11
80003e5a:	68 2e       	ld.w	lr,r4[0x8]
80003e5c:	50 58       	stdsp	sp[0x14],r8
80003e5e:	12 96       	mov	r6,r9
80003e60:	7c 0b       	ld.w	r11,lr[0x0]
80003e62:	70 05       	ld.w	r5,r8[0x0]
80003e64:	50 6e       	stdsp	sp[0x18],lr
80003e66:	58 0b       	cp.w	r11,0
80003e68:	f4 0b 17 00 	moveq	r11,r10
80003e6c:	68 03       	ld.w	r3,r4[0x0]
80003e6e:	68 11       	ld.w	r1,r4[0x4]
80003e70:	40 49       	lddsp	r9,sp[0x10]
80003e72:	30 08       	mov	r8,0
80003e74:	c2 69       	rjmp	800040c0 <get_arg+0x270>
80003e76:	2f fb       	sub	r11,-1
80003e78:	32 5c       	mov	r12,37
80003e7a:	17 8a       	ld.ub	r10,r11[0x0]
80003e7c:	f8 0a 18 00 	cp.b	r10,r12
80003e80:	5f 1e       	srne	lr
80003e82:	f0 0a 18 00 	cp.b	r10,r8
80003e86:	5f 1c       	srne	r12
80003e88:	fd ec 00 0c 	and	r12,lr,r12
80003e8c:	f0 0c 18 00 	cp.b	r12,r8
80003e90:	cf 31       	brne	80003e76 <get_arg+0x26>
80003e92:	58 0a       	cp.w	r10,0
80003e94:	e0 80 01 23 	breq	800040da <get_arg+0x28a>
80003e98:	30 0c       	mov	r12,0
80003e9a:	3f fa       	mov	r10,-1
80003e9c:	18 90       	mov	r0,r12
80003e9e:	50 3a       	stdsp	sp[0xc],r10
80003ea0:	18 94       	mov	r4,r12
80003ea2:	18 92       	mov	r2,r12
80003ea4:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80003ea8:	16 97       	mov	r7,r11
80003eaa:	50 7c       	stdsp	sp[0x1c],r12
80003eac:	fe cc a3 64 	sub	r12,pc,-23708
80003eb0:	0f 3a       	ld.ub	r10,r7++
80003eb2:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80003eb6:	40 7c       	lddsp	r12,sp[0x1c]
80003eb8:	1c 0c       	add	r12,lr
80003eba:	fe ce a4 3a 	sub	lr,pc,-23494
80003ebe:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80003ec2:	20 1e       	sub	lr,1
80003ec4:	50 0e       	stdsp	sp[0x0],lr
80003ec6:	fe ce a4 b2 	sub	lr,pc,-23374
80003eca:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80003ece:	50 7c       	stdsp	sp[0x1c],r12
80003ed0:	40 0c       	lddsp	r12,sp[0x0]
80003ed2:	58 7c       	cp.w	r12,7
80003ed4:	e0 8b 00 ef 	brhi	800040b2 <get_arg+0x262>
80003ed8:	fe ce a6 64 	sub	lr,pc,-22940
80003edc:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80003ee0:	36 8b       	mov	r11,104
80003ee2:	f6 0a 18 00 	cp.b	r10,r11
80003ee6:	e0 80 00 e6 	breq	800040b2 <get_arg+0x262>
80003eea:	37 1b       	mov	r11,113
80003eec:	f6 0a 18 00 	cp.b	r10,r11
80003ef0:	c0 70       	breq	80003efe <get_arg+0xae>
80003ef2:	34 cb       	mov	r11,76
80003ef4:	f6 0a 18 00 	cp.b	r10,r11
80003ef8:	c0 51       	brne	80003f02 <get_arg+0xb2>
80003efa:	a3 b4       	sbr	r4,0x3
80003efc:	cd b8       	rjmp	800040b2 <get_arg+0x262>
80003efe:	a5 b4       	sbr	r4,0x5
80003f00:	cd 98       	rjmp	800040b2 <get_arg+0x262>
80003f02:	08 9a       	mov	r10,r4
80003f04:	0e 9b       	mov	r11,r7
80003f06:	a5 aa       	sbr	r10,0x4
80003f08:	17 3c       	ld.ub	r12,r11++
80003f0a:	a5 b4       	sbr	r4,0x5
80003f0c:	36 ce       	mov	lr,108
80003f0e:	fc 0c 18 00 	cp.b	r12,lr
80003f12:	e0 80 00 d1 	breq	800040b4 <get_arg+0x264>
80003f16:	14 94       	mov	r4,r10
80003f18:	cc d8       	rjmp	800040b2 <get_arg+0x262>
80003f1a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80003f1e:	36 7c       	mov	r12,103
80003f20:	f8 0a 18 00 	cp.b	r10,r12
80003f24:	e0 8b 00 27 	brhi	80003f72 <get_arg+0x122>
80003f28:	36 5b       	mov	r11,101
80003f2a:	f6 0a 18 00 	cp.b	r10,r11
80003f2e:	c4 82       	brcc	80003fbe <get_arg+0x16e>
80003f30:	34 fb       	mov	r11,79
80003f32:	f6 0a 18 00 	cp.b	r10,r11
80003f36:	c4 80       	breq	80003fc6 <get_arg+0x176>
80003f38:	e0 8b 00 0c 	brhi	80003f50 <get_arg+0x100>
80003f3c:	34 5b       	mov	r11,69
80003f3e:	f6 0a 18 00 	cp.b	r10,r11
80003f42:	c3 e0       	breq	80003fbe <get_arg+0x16e>
80003f44:	34 7b       	mov	r11,71
80003f46:	f6 0a 18 00 	cp.b	r10,r11
80003f4a:	c3 a0       	breq	80003fbe <get_arg+0x16e>
80003f4c:	34 4b       	mov	r11,68
80003f4e:	c0 88       	rjmp	80003f5e <get_arg+0x10e>
80003f50:	35 8b       	mov	r11,88
80003f52:	f6 0a 18 00 	cp.b	r10,r11
80003f56:	c2 c0       	breq	80003fae <get_arg+0x15e>
80003f58:	e0 8b 00 07 	brhi	80003f66 <get_arg+0x116>
80003f5c:	35 5b       	mov	r11,85
80003f5e:	f6 0a 18 00 	cp.b	r10,r11
80003f62:	c3 51       	brne	80003fcc <get_arg+0x17c>
80003f64:	c3 18       	rjmp	80003fc6 <get_arg+0x176>
80003f66:	36 3b       	mov	r11,99
80003f68:	f6 0a 18 00 	cp.b	r10,r11
80003f6c:	c2 f0       	breq	80003fca <get_arg+0x17a>
80003f6e:	36 4b       	mov	r11,100
80003f70:	c0 e8       	rjmp	80003f8c <get_arg+0x13c>
80003f72:	37 0b       	mov	r11,112
80003f74:	f6 0a 18 00 	cp.b	r10,r11
80003f78:	c2 50       	breq	80003fc2 <get_arg+0x172>
80003f7a:	e0 8b 00 0d 	brhi	80003f94 <get_arg+0x144>
80003f7e:	36 eb       	mov	r11,110
80003f80:	f6 0a 18 00 	cp.b	r10,r11
80003f84:	c1 f0       	breq	80003fc2 <get_arg+0x172>
80003f86:	e0 8b 00 14 	brhi	80003fae <get_arg+0x15e>
80003f8a:	36 9b       	mov	r11,105
80003f8c:	f6 0a 18 00 	cp.b	r10,r11
80003f90:	c1 e1       	brne	80003fcc <get_arg+0x17c>
80003f92:	c0 e8       	rjmp	80003fae <get_arg+0x15e>
80003f94:	37 5b       	mov	r11,117
80003f96:	f6 0a 18 00 	cp.b	r10,r11
80003f9a:	c0 a0       	breq	80003fae <get_arg+0x15e>
80003f9c:	37 8b       	mov	r11,120
80003f9e:	f6 0a 18 00 	cp.b	r10,r11
80003fa2:	c0 60       	breq	80003fae <get_arg+0x15e>
80003fa4:	37 3b       	mov	r11,115
80003fa6:	f6 0a 18 00 	cp.b	r10,r11
80003faa:	c1 11       	brne	80003fcc <get_arg+0x17c>
80003fac:	c0 b8       	rjmp	80003fc2 <get_arg+0x172>
80003fae:	ed b4 00 04 	bld	r4,0x4
80003fb2:	c0 a0       	breq	80003fc6 <get_arg+0x176>
80003fb4:	ed b4 00 05 	bld	r4,0x5
80003fb8:	c0 91       	brne	80003fca <get_arg+0x17a>
80003fba:	30 20       	mov	r0,2
80003fbc:	c0 88       	rjmp	80003fcc <get_arg+0x17c>
80003fbe:	30 40       	mov	r0,4
80003fc0:	c0 68       	rjmp	80003fcc <get_arg+0x17c>
80003fc2:	30 30       	mov	r0,3
80003fc4:	c0 48       	rjmp	80003fcc <get_arg+0x17c>
80003fc6:	30 10       	mov	r0,1
80003fc8:	c0 28       	rjmp	80003fcc <get_arg+0x17c>
80003fca:	30 00       	mov	r0,0
80003fcc:	40 3b       	lddsp	r11,sp[0xc]
80003fce:	5b fb       	cp.w	r11,-1
80003fd0:	c0 40       	breq	80003fd8 <get_arg+0x188>
80003fd2:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80003fd6:	c6 e8       	rjmp	800040b2 <get_arg+0x262>
80003fd8:	58 60       	cp.w	r0,6
80003fda:	e0 8b 00 6c 	brhi	800040b2 <get_arg+0x262>
80003fde:	6c 0a       	ld.w	r10,r6[0x0]
80003fe0:	ea cc ff ff 	sub	r12,r5,-1
80003fe4:	fe ce a7 50 	sub	lr,pc,-22704
80003fe8:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80003fec:	f4 cb ff f8 	sub	r11,r10,-8
80003ff0:	8d 0b       	st.w	r6[0x0],r11
80003ff2:	f4 ea 00 00 	ld.d	r10,r10[0]
80003ff6:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80003ffa:	c0 f8       	rjmp	80004018 <get_arg+0x1c8>
80003ffc:	f4 cb ff fc 	sub	r11,r10,-4
80004000:	8d 0b       	st.w	r6[0x0],r11
80004002:	74 0a       	ld.w	r10,r10[0x0]
80004004:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004008:	c0 88       	rjmp	80004018 <get_arg+0x1c8>
8000400a:	f4 cb ff f8 	sub	r11,r10,-8
8000400e:	8d 0b       	st.w	r6[0x0],r11
80004010:	f4 ea 00 00 	ld.d	r10,r10[0]
80004014:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004018:	0e 9b       	mov	r11,r7
8000401a:	18 95       	mov	r5,r12
8000401c:	c4 c8       	rjmp	800040b4 <get_arg+0x264>
8000401e:	62 0a       	ld.w	r10,r1[0x0]
80004020:	5b fa       	cp.w	r10,-1
80004022:	c0 a1       	brne	80004036 <get_arg+0x1e6>
80004024:	50 19       	stdsp	sp[0x4],r9
80004026:	50 28       	stdsp	sp[0x8],r8
80004028:	e0 6a 00 80 	mov	r10,128
8000402c:	30 0b       	mov	r11,0
8000402e:	02 9c       	mov	r12,r1
80004030:	ce de       	rcall	80003e0a <memset>
80004032:	40 28       	lddsp	r8,sp[0x8]
80004034:	40 19       	lddsp	r9,sp[0x4]
80004036:	e4 cc 00 01 	sub	r12,r2,1
8000403a:	0e 9b       	mov	r11,r7
8000403c:	50 3c       	stdsp	sp[0xc],r12
8000403e:	f2 0c 0c 49 	max	r9,r9,r12
80004042:	c3 98       	rjmp	800040b4 <get_arg+0x264>
80004044:	62 0a       	ld.w	r10,r1[0x0]
80004046:	5b fa       	cp.w	r10,-1
80004048:	c0 a1       	brne	8000405c <get_arg+0x20c>
8000404a:	50 19       	stdsp	sp[0x4],r9
8000404c:	50 28       	stdsp	sp[0x8],r8
8000404e:	e0 6a 00 80 	mov	r10,128
80004052:	30 0b       	mov	r11,0
80004054:	02 9c       	mov	r12,r1
80004056:	cd ae       	rcall	80003e0a <memset>
80004058:	40 28       	lddsp	r8,sp[0x8]
8000405a:	40 19       	lddsp	r9,sp[0x4]
8000405c:	20 12       	sub	r2,1
8000405e:	30 0a       	mov	r10,0
80004060:	0e 9b       	mov	r11,r7
80004062:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004066:	f2 02 0c 49 	max	r9,r9,r2
8000406a:	c2 58       	rjmp	800040b4 <get_arg+0x264>
8000406c:	16 97       	mov	r7,r11
8000406e:	6c 0a       	ld.w	r10,r6[0x0]
80004070:	f4 cb ff fc 	sub	r11,r10,-4
80004074:	8d 0b       	st.w	r6[0x0],r11
80004076:	74 0a       	ld.w	r10,r10[0x0]
80004078:	0e 9b       	mov	r11,r7
8000407a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000407e:	2f f5       	sub	r5,-1
80004080:	c1 a8       	rjmp	800040b4 <get_arg+0x264>
80004082:	f4 c2 00 30 	sub	r2,r10,48
80004086:	c0 68       	rjmp	80004092 <get_arg+0x242>
80004088:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000408c:	2f f7       	sub	r7,-1
8000408e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80004092:	0f 8a       	ld.ub	r10,r7[0x0]
80004094:	58 0a       	cp.w	r10,0
80004096:	c0 e0       	breq	800040b2 <get_arg+0x262>
80004098:	23 0a       	sub	r10,48
8000409a:	58 9a       	cp.w	r10,9
8000409c:	fe 98 ff f6 	brls	80004088 <get_arg+0x238>
800040a0:	c0 98       	rjmp	800040b2 <get_arg+0x262>
800040a2:	2f f7       	sub	r7,-1
800040a4:	0f 8a       	ld.ub	r10,r7[0x0]
800040a6:	58 0a       	cp.w	r10,0
800040a8:	c0 50       	breq	800040b2 <get_arg+0x262>
800040aa:	23 0a       	sub	r10,48
800040ac:	58 9a       	cp.w	r10,9
800040ae:	fe 98 ff fa 	brls	800040a2 <get_arg+0x252>
800040b2:	0e 9b       	mov	r11,r7
800040b4:	40 7c       	lddsp	r12,sp[0x1c]
800040b6:	30 ba       	mov	r10,11
800040b8:	f4 0c 18 00 	cp.b	r12,r10
800040bc:	fe 91 fe f4 	brne	80003ea4 <get_arg+0x54>
800040c0:	40 42       	lddsp	r2,sp[0x10]
800040c2:	17 8c       	ld.ub	r12,r11[0x0]
800040c4:	0a 32       	cp.w	r2,r5
800040c6:	5f 4a       	srge	r10
800040c8:	f0 0c 18 00 	cp.b	r12,r8
800040cc:	5f 1c       	srne	r12
800040ce:	f9 ea 00 0a 	and	r10,r12,r10
800040d2:	f0 0a 18 00 	cp.b	r10,r8
800040d6:	fe 91 fe d1 	brne	80003e78 <get_arg+0x28>
800040da:	30 08       	mov	r8,0
800040dc:	40 4e       	lddsp	lr,sp[0x10]
800040de:	17 8a       	ld.ub	r10,r11[0x0]
800040e0:	e2 05 00 21 	add	r1,r1,r5<<0x2
800040e4:	f0 0a 18 00 	cp.b	r10,r8
800040e8:	fc 09 17 10 	movne	r9,lr
800040ec:	e6 05 00 38 	add	r8,r3,r5<<0x3
800040f0:	06 9e       	mov	lr,r3
800040f2:	c2 a8       	rjmp	80004146 <get_arg+0x2f6>
800040f4:	62 0a       	ld.w	r10,r1[0x0]
800040f6:	58 3a       	cp.w	r10,3
800040f8:	c1 e0       	breq	80004134 <get_arg+0x2e4>
800040fa:	e0 89 00 07 	brgt	80004108 <get_arg+0x2b8>
800040fe:	58 1a       	cp.w	r10,1
80004100:	c1 a0       	breq	80004134 <get_arg+0x2e4>
80004102:	58 2a       	cp.w	r10,2
80004104:	c1 81       	brne	80004134 <get_arg+0x2e4>
80004106:	c0 58       	rjmp	80004110 <get_arg+0x2c0>
80004108:	58 5a       	cp.w	r10,5
8000410a:	c0 c0       	breq	80004122 <get_arg+0x2d2>
8000410c:	c0 b5       	brlt	80004122 <get_arg+0x2d2>
8000410e:	c1 38       	rjmp	80004134 <get_arg+0x2e4>
80004110:	6c 0a       	ld.w	r10,r6[0x0]
80004112:	f4 cc ff f8 	sub	r12,r10,-8
80004116:	8d 0c       	st.w	r6[0x0],r12
80004118:	f4 e2 00 00 	ld.d	r2,r10[0]
8000411c:	f0 e3 00 00 	st.d	r8[0],r2
80004120:	c1 08       	rjmp	80004140 <get_arg+0x2f0>
80004122:	6c 0a       	ld.w	r10,r6[0x0]
80004124:	f4 cc ff f8 	sub	r12,r10,-8
80004128:	8d 0c       	st.w	r6[0x0],r12
8000412a:	f4 e2 00 00 	ld.d	r2,r10[0]
8000412e:	f0 e3 00 00 	st.d	r8[0],r2
80004132:	c0 78       	rjmp	80004140 <get_arg+0x2f0>
80004134:	6c 0a       	ld.w	r10,r6[0x0]
80004136:	f4 cc ff fc 	sub	r12,r10,-4
8000413a:	8d 0c       	st.w	r6[0x0],r12
8000413c:	74 0a       	ld.w	r10,r10[0x0]
8000413e:	91 0a       	st.w	r8[0x0],r10
80004140:	2f f5       	sub	r5,-1
80004142:	2f 88       	sub	r8,-8
80004144:	2f c1       	sub	r1,-4
80004146:	12 35       	cp.w	r5,r9
80004148:	fe 9a ff d6 	brle	800040f4 <get_arg+0x2a4>
8000414c:	1c 93       	mov	r3,lr
8000414e:	40 52       	lddsp	r2,sp[0x14]
80004150:	40 6e       	lddsp	lr,sp[0x18]
80004152:	85 05       	st.w	r2[0x0],r5
80004154:	9d 0b       	st.w	lr[0x0],r11
80004156:	40 4b       	lddsp	r11,sp[0x10]
80004158:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000415c:	2f 8d       	sub	sp,-32
8000415e:	d8 32       	popm	r0-r7,pc

80004160 <__sprint_r>:
80004160:	d4 21       	pushm	r4-r7,lr
80004162:	14 97       	mov	r7,r10
80004164:	74 28       	ld.w	r8,r10[0x8]
80004166:	58 08       	cp.w	r8,0
80004168:	c0 41       	brne	80004170 <__sprint_r+0x10>
8000416a:	95 18       	st.w	r10[0x4],r8
8000416c:	10 9c       	mov	r12,r8
8000416e:	d8 22       	popm	r4-r7,pc
80004170:	e0 a0 18 b4 	rcall	800072d8 <__sfvwrite_r>
80004174:	30 08       	mov	r8,0
80004176:	8f 18       	st.w	r7[0x4],r8
80004178:	8f 28       	st.w	r7[0x8],r8
8000417a:	d8 22       	popm	r4-r7,pc

8000417c <_vfprintf_r>:
8000417c:	d4 31       	pushm	r0-r7,lr
8000417e:	fa cd 06 bc 	sub	sp,sp,1724
80004182:	51 09       	stdsp	sp[0x40],r9
80004184:	16 91       	mov	r1,r11
80004186:	14 97       	mov	r7,r10
80004188:	18 95       	mov	r5,r12
8000418a:	e0 a0 1a 1d 	rcall	800075c4 <_localeconv_r>
8000418e:	78 0c       	ld.w	r12,r12[0x0]
80004190:	50 cc       	stdsp	sp[0x30],r12
80004192:	58 05       	cp.w	r5,0
80004194:	c0 70       	breq	800041a2 <_vfprintf_r+0x26>
80004196:	6a 68       	ld.w	r8,r5[0x18]
80004198:	58 08       	cp.w	r8,0
8000419a:	c0 41       	brne	800041a2 <_vfprintf_r+0x26>
8000419c:	0a 9c       	mov	r12,r5
8000419e:	e0 a0 17 3d 	rcall	80007018 <__sinit>
800041a2:	fe c8 a5 4a 	sub	r8,pc,-23222
800041a6:	10 31       	cp.w	r1,r8
800041a8:	c0 31       	brne	800041ae <_vfprintf_r+0x32>
800041aa:	6a 01       	ld.w	r1,r5[0x0]
800041ac:	c0 c8       	rjmp	800041c4 <_vfprintf_r+0x48>
800041ae:	fe c8 a5 36 	sub	r8,pc,-23242
800041b2:	10 31       	cp.w	r1,r8
800041b4:	c0 31       	brne	800041ba <_vfprintf_r+0x3e>
800041b6:	6a 11       	ld.w	r1,r5[0x4]
800041b8:	c0 68       	rjmp	800041c4 <_vfprintf_r+0x48>
800041ba:	fe c8 a5 22 	sub	r8,pc,-23262
800041be:	10 31       	cp.w	r1,r8
800041c0:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800041c4:	82 68       	ld.sh	r8,r1[0xc]
800041c6:	ed b8 00 03 	bld	r8,0x3
800041ca:	c0 41       	brne	800041d2 <_vfprintf_r+0x56>
800041cc:	62 48       	ld.w	r8,r1[0x10]
800041ce:	58 08       	cp.w	r8,0
800041d0:	c0 71       	brne	800041de <_vfprintf_r+0x62>
800041d2:	02 9b       	mov	r11,r1
800041d4:	0a 9c       	mov	r12,r5
800041d6:	e0 a0 0f 5d 	rcall	80006090 <__swsetup_r>
800041da:	e0 81 0f 54 	brne	80006082 <_vfprintf_r+0x1f06>
800041de:	82 68       	ld.sh	r8,r1[0xc]
800041e0:	10 99       	mov	r9,r8
800041e2:	e2 19 00 1a 	andl	r9,0x1a,COH
800041e6:	58 a9       	cp.w	r9,10
800041e8:	c3 c1       	brne	80004260 <_vfprintf_r+0xe4>
800041ea:	82 79       	ld.sh	r9,r1[0xe]
800041ec:	30 0a       	mov	r10,0
800041ee:	f4 09 19 00 	cp.h	r9,r10
800041f2:	c3 75       	brlt	80004260 <_vfprintf_r+0xe4>
800041f4:	a1 d8       	cbr	r8,0x1
800041f6:	fb 58 05 d0 	st.h	sp[1488],r8
800041fa:	62 88       	ld.w	r8,r1[0x20]
800041fc:	fb 48 05 e4 	st.w	sp[1508],r8
80004200:	62 a8       	ld.w	r8,r1[0x28]
80004202:	fb 48 05 ec 	st.w	sp[1516],r8
80004206:	fa c8 ff bc 	sub	r8,sp,-68
8000420a:	fb 48 05 d4 	st.w	sp[1492],r8
8000420e:	fb 48 05 c4 	st.w	sp[1476],r8
80004212:	e0 68 04 00 	mov	r8,1024
80004216:	fb 48 05 d8 	st.w	sp[1496],r8
8000421a:	fb 48 05 cc 	st.w	sp[1484],r8
8000421e:	30 08       	mov	r8,0
80004220:	fb 59 05 d2 	st.h	sp[1490],r9
80004224:	0e 9a       	mov	r10,r7
80004226:	41 09       	lddsp	r9,sp[0x40]
80004228:	fa c7 fa 3c 	sub	r7,sp,-1476
8000422c:	fb 48 05 dc 	st.w	sp[1500],r8
80004230:	0a 9c       	mov	r12,r5
80004232:	0e 9b       	mov	r11,r7
80004234:	ca 4f       	rcall	8000417c <_vfprintf_r>
80004236:	50 bc       	stdsp	sp[0x2c],r12
80004238:	c0 95       	brlt	8000424a <_vfprintf_r+0xce>
8000423a:	0e 9b       	mov	r11,r7
8000423c:	0a 9c       	mov	r12,r5
8000423e:	e0 a0 16 15 	rcall	80006e68 <_fflush_r>
80004242:	40 be       	lddsp	lr,sp[0x2c]
80004244:	f9 be 01 ff 	movne	lr,-1
80004248:	50 be       	stdsp	sp[0x2c],lr
8000424a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000424e:	ed b8 00 06 	bld	r8,0x6
80004252:	e0 81 0f 1a 	brne	80006086 <_vfprintf_r+0x1f0a>
80004256:	82 68       	ld.sh	r8,r1[0xc]
80004258:	a7 a8       	sbr	r8,0x6
8000425a:	a2 68       	st.h	r1[0xc],r8
8000425c:	e0 8f 0f 15 	bral	80006086 <_vfprintf_r+0x1f0a>
80004260:	30 08       	mov	r8,0
80004262:	fb 48 06 b4 	st.w	sp[1716],r8
80004266:	fb 48 06 90 	st.w	sp[1680],r8
8000426a:	fb 48 06 8c 	st.w	sp[1676],r8
8000426e:	fb 48 06 b0 	st.w	sp[1712],r8
80004272:	30 08       	mov	r8,0
80004274:	30 09       	mov	r9,0
80004276:	50 a7       	stdsp	sp[0x28],r7
80004278:	50 78       	stdsp	sp[0x1c],r8
8000427a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000427e:	3f f8       	mov	r8,-1
80004280:	50 59       	stdsp	sp[0x14],r9
80004282:	fb 43 06 88 	st.w	sp[1672],r3
80004286:	fb 48 05 44 	st.w	sp[1348],r8
8000428a:	12 9c       	mov	r12,r9
8000428c:	50 69       	stdsp	sp[0x18],r9
8000428e:	50 d9       	stdsp	sp[0x34],r9
80004290:	50 e9       	stdsp	sp[0x38],r9
80004292:	50 b9       	stdsp	sp[0x2c],r9
80004294:	12 97       	mov	r7,r9
80004296:	0a 94       	mov	r4,r5
80004298:	40 a2       	lddsp	r2,sp[0x28]
8000429a:	32 5a       	mov	r10,37
8000429c:	30 08       	mov	r8,0
8000429e:	c0 28       	rjmp	800042a2 <_vfprintf_r+0x126>
800042a0:	2f f2       	sub	r2,-1
800042a2:	05 89       	ld.ub	r9,r2[0x0]
800042a4:	f0 09 18 00 	cp.b	r9,r8
800042a8:	5f 1b       	srne	r11
800042aa:	f4 09 18 00 	cp.b	r9,r10
800042ae:	5f 19       	srne	r9
800042b0:	f3 eb 00 0b 	and	r11,r9,r11
800042b4:	f0 0b 18 00 	cp.b	r11,r8
800042b8:	cf 41       	brne	800042a0 <_vfprintf_r+0x124>
800042ba:	40 ab       	lddsp	r11,sp[0x28]
800042bc:	e4 0b 01 06 	sub	r6,r2,r11
800042c0:	c1 e0       	breq	800042fc <_vfprintf_r+0x180>
800042c2:	fa f8 06 90 	ld.w	r8,sp[1680]
800042c6:	0c 08       	add	r8,r6
800042c8:	87 0b       	st.w	r3[0x0],r11
800042ca:	fb 48 06 90 	st.w	sp[1680],r8
800042ce:	87 16       	st.w	r3[0x4],r6
800042d0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800042d4:	2f f8       	sub	r8,-1
800042d6:	fb 48 06 8c 	st.w	sp[1676],r8
800042da:	58 78       	cp.w	r8,7
800042dc:	e0 89 00 04 	brgt	800042e4 <_vfprintf_r+0x168>
800042e0:	2f 83       	sub	r3,-8
800042e2:	c0 a8       	rjmp	800042f6 <_vfprintf_r+0x17a>
800042e4:	fa ca f9 78 	sub	r10,sp,-1672
800042e8:	02 9b       	mov	r11,r1
800042ea:	08 9c       	mov	r12,r4
800042ec:	c3 af       	rcall	80004160 <__sprint_r>
800042ee:	e0 81 0e c6 	brne	8000607a <_vfprintf_r+0x1efe>
800042f2:	fa c3 f9 e0 	sub	r3,sp,-1568
800042f6:	40 ba       	lddsp	r10,sp[0x2c]
800042f8:	0c 0a       	add	r10,r6
800042fa:	50 ba       	stdsp	sp[0x2c],r10
800042fc:	05 89       	ld.ub	r9,r2[0x0]
800042fe:	30 08       	mov	r8,0
80004300:	f0 09 18 00 	cp.b	r9,r8
80004304:	e0 80 0e aa 	breq	80006058 <_vfprintf_r+0x1edc>
80004308:	30 09       	mov	r9,0
8000430a:	fb 68 06 bb 	st.b	sp[1723],r8
8000430e:	0e 96       	mov	r6,r7
80004310:	e4 c8 ff ff 	sub	r8,r2,-1
80004314:	3f fe       	mov	lr,-1
80004316:	50 93       	stdsp	sp[0x24],r3
80004318:	50 41       	stdsp	sp[0x10],r1
8000431a:	0e 93       	mov	r3,r7
8000431c:	04 91       	mov	r1,r2
8000431e:	50 89       	stdsp	sp[0x20],r9
80004320:	50 a8       	stdsp	sp[0x28],r8
80004322:	50 2e       	stdsp	sp[0x8],lr
80004324:	50 39       	stdsp	sp[0xc],r9
80004326:	12 95       	mov	r5,r9
80004328:	12 90       	mov	r0,r9
8000432a:	10 97       	mov	r7,r8
8000432c:	08 92       	mov	r2,r4
8000432e:	c0 78       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004330:	3f fc       	mov	r12,-1
80004332:	08 97       	mov	r7,r4
80004334:	50 2c       	stdsp	sp[0x8],r12
80004336:	c0 38       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004338:	30 0b       	mov	r11,0
8000433a:	50 3b       	stdsp	sp[0xc],r11
8000433c:	0f 38       	ld.ub	r8,r7++
8000433e:	c0 28       	rjmp	80004342 <_vfprintf_r+0x1c6>
80004340:	12 90       	mov	r0,r9
80004342:	f0 c9 00 20 	sub	r9,r8,32
80004346:	e0 49 00 58 	cp.w	r9,88
8000434a:	e0 8b 0a 30 	brhi	800057aa <_vfprintf_r+0x162e>
8000434e:	fe ca aa 9e 	sub	r10,pc,-21858
80004352:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004356:	50 a7       	stdsp	sp[0x28],r7
80004358:	50 80       	stdsp	sp[0x20],r0
8000435a:	0c 97       	mov	r7,r6
8000435c:	04 94       	mov	r4,r2
8000435e:	06 96       	mov	r6,r3
80004360:	02 92       	mov	r2,r1
80004362:	fe c9 a8 76 	sub	r9,pc,-22410
80004366:	40 93       	lddsp	r3,sp[0x24]
80004368:	10 90       	mov	r0,r8
8000436a:	40 41       	lddsp	r1,sp[0x10]
8000436c:	50 d9       	stdsp	sp[0x34],r9
8000436e:	e0 8f 08 8e 	bral	8000548a <_vfprintf_r+0x130e>
80004372:	30 08       	mov	r8,0
80004374:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004378:	f0 09 18 00 	cp.b	r9,r8
8000437c:	ce 01       	brne	8000433c <_vfprintf_r+0x1c0>
8000437e:	32 08       	mov	r8,32
80004380:	c6 e8       	rjmp	8000445c <_vfprintf_r+0x2e0>
80004382:	a1 a5       	sbr	r5,0x0
80004384:	cd cb       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004386:	0f 89       	ld.ub	r9,r7[0x0]
80004388:	f2 c8 00 30 	sub	r8,r9,48
8000438c:	58 98       	cp.w	r8,9
8000438e:	e0 8b 00 1d 	brhi	800043c8 <_vfprintf_r+0x24c>
80004392:	ee c8 ff ff 	sub	r8,r7,-1
80004396:	30 0b       	mov	r11,0
80004398:	23 09       	sub	r9,48
8000439a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
8000439e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800043a2:	11 39       	ld.ub	r9,r8++
800043a4:	f2 ca 00 30 	sub	r10,r9,48
800043a8:	58 9a       	cp.w	r10,9
800043aa:	fe 98 ff f7 	brls	80004398 <_vfprintf_r+0x21c>
800043ae:	e0 49 00 24 	cp.w	r9,36
800043b2:	cc 31       	brne	80004338 <_vfprintf_r+0x1bc>
800043b4:	e0 4b 00 20 	cp.w	r11,32
800043b8:	e0 89 0e 60 	brgt	80006078 <_vfprintf_r+0x1efc>
800043bc:	20 1b       	sub	r11,1
800043be:	fa f9 06 b4 	ld.w	r9,sp[1716]
800043c2:	12 3b       	cp.w	r11,r9
800043c4:	c0 95       	brlt	800043d6 <_vfprintf_r+0x25a>
800043c6:	c1 08       	rjmp	800043e6 <_vfprintf_r+0x26a>
800043c8:	fa f9 06 b4 	ld.w	r9,sp[1716]
800043cc:	ec ca ff ff 	sub	r10,r6,-1
800043d0:	12 36       	cp.w	r6,r9
800043d2:	c1 f5       	brlt	80004410 <_vfprintf_r+0x294>
800043d4:	c2 68       	rjmp	80004420 <_vfprintf_r+0x2a4>
800043d6:	fa ce f9 44 	sub	lr,sp,-1724
800043da:	10 97       	mov	r7,r8
800043dc:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
800043e0:	f6 f0 fd 88 	ld.w	r0,r11[-632]
800043e4:	c3 58       	rjmp	8000444e <_vfprintf_r+0x2d2>
800043e6:	10 97       	mov	r7,r8
800043e8:	fa c8 f9 50 	sub	r8,sp,-1712
800043ec:	1a d8       	st.w	--sp,r8
800043ee:	fa c8 fa b8 	sub	r8,sp,-1352
800043f2:	1a d8       	st.w	--sp,r8
800043f4:	fa c8 fb b4 	sub	r8,sp,-1100
800043f8:	02 9a       	mov	r10,r1
800043fa:	1a d8       	st.w	--sp,r8
800043fc:	04 9c       	mov	r12,r2
800043fe:	fa c8 f9 40 	sub	r8,sp,-1728
80004402:	fa c9 ff b4 	sub	r9,sp,-76
80004406:	fe b0 fd 25 	rcall	80003e50 <get_arg>
8000440a:	2f dd       	sub	sp,-12
8000440c:	78 00       	ld.w	r0,r12[0x0]
8000440e:	c2 08       	rjmp	8000444e <_vfprintf_r+0x2d2>
80004410:	fa cc f9 44 	sub	r12,sp,-1724
80004414:	14 96       	mov	r6,r10
80004416:	f8 03 00 38 	add	r8,r12,r3<<0x3
8000441a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000441e:	c1 88       	rjmp	8000444e <_vfprintf_r+0x2d2>
80004420:	41 08       	lddsp	r8,sp[0x40]
80004422:	59 f9       	cp.w	r9,31
80004424:	e0 89 00 11 	brgt	80004446 <_vfprintf_r+0x2ca>
80004428:	f0 cb ff fc 	sub	r11,r8,-4
8000442c:	51 0b       	stdsp	sp[0x40],r11
8000442e:	70 00       	ld.w	r0,r8[0x0]
80004430:	fa cb f9 44 	sub	r11,sp,-1724
80004434:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004438:	f1 40 fd 88 	st.w	r8[-632],r0
8000443c:	2f f9       	sub	r9,-1
8000443e:	14 96       	mov	r6,r10
80004440:	fb 49 06 b4 	st.w	sp[1716],r9
80004444:	c0 58       	rjmp	8000444e <_vfprintf_r+0x2d2>
80004446:	70 00       	ld.w	r0,r8[0x0]
80004448:	14 96       	mov	r6,r10
8000444a:	2f c8       	sub	r8,-4
8000444c:	51 08       	stdsp	sp[0x40],r8
8000444e:	58 00       	cp.w	r0,0
80004450:	fe 94 ff 76 	brge	8000433c <_vfprintf_r+0x1c0>
80004454:	5c 30       	neg	r0
80004456:	a3 a5       	sbr	r5,0x2
80004458:	c7 2b       	rjmp	8000433c <_vfprintf_r+0x1c0>
8000445a:	32 b8       	mov	r8,43
8000445c:	fb 68 06 bb 	st.b	sp[1723],r8
80004460:	c6 eb       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004462:	0f 38       	ld.ub	r8,r7++
80004464:	e0 48 00 2a 	cp.w	r8,42
80004468:	c0 30       	breq	8000446e <_vfprintf_r+0x2f2>
8000446a:	30 09       	mov	r9,0
8000446c:	c7 98       	rjmp	8000455e <_vfprintf_r+0x3e2>
8000446e:	0f 88       	ld.ub	r8,r7[0x0]
80004470:	f0 c9 00 30 	sub	r9,r8,48
80004474:	58 99       	cp.w	r9,9
80004476:	e0 8b 00 1f 	brhi	800044b4 <_vfprintf_r+0x338>
8000447a:	ee c4 ff ff 	sub	r4,r7,-1
8000447e:	30 0b       	mov	r11,0
80004480:	23 08       	sub	r8,48
80004482:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004486:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
8000448a:	09 38       	ld.ub	r8,r4++
8000448c:	f0 c9 00 30 	sub	r9,r8,48
80004490:	58 99       	cp.w	r9,9
80004492:	fe 98 ff f7 	brls	80004480 <_vfprintf_r+0x304>
80004496:	e0 48 00 24 	cp.w	r8,36
8000449a:	fe 91 ff 4f 	brne	80004338 <_vfprintf_r+0x1bc>
8000449e:	e0 4b 00 20 	cp.w	r11,32
800044a2:	e0 89 0d eb 	brgt	80006078 <_vfprintf_r+0x1efc>
800044a6:	20 1b       	sub	r11,1
800044a8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800044ac:	10 3b       	cp.w	r11,r8
800044ae:	c0 a5       	brlt	800044c2 <_vfprintf_r+0x346>
800044b0:	c1 18       	rjmp	800044d2 <_vfprintf_r+0x356>
800044b2:	d7 03       	nop
800044b4:	fa fa 06 b4 	ld.w	r10,sp[1716]
800044b8:	ec c9 ff ff 	sub	r9,r6,-1
800044bc:	14 36       	cp.w	r6,r10
800044be:	c1 f5       	brlt	800044fc <_vfprintf_r+0x380>
800044c0:	c2 88       	rjmp	80004510 <_vfprintf_r+0x394>
800044c2:	fa ca f9 44 	sub	r10,sp,-1724
800044c6:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
800044ca:	f6 fb fd 88 	ld.w	r11,r11[-632]
800044ce:	50 2b       	stdsp	sp[0x8],r11
800044d0:	c3 c8       	rjmp	80004548 <_vfprintf_r+0x3cc>
800044d2:	fa c8 f9 50 	sub	r8,sp,-1712
800044d6:	1a d8       	st.w	--sp,r8
800044d8:	fa c8 fa b8 	sub	r8,sp,-1352
800044dc:	1a d8       	st.w	--sp,r8
800044de:	fa c8 fb b4 	sub	r8,sp,-1100
800044e2:	02 9a       	mov	r10,r1
800044e4:	1a d8       	st.w	--sp,r8
800044e6:	04 9c       	mov	r12,r2
800044e8:	fa c8 f9 40 	sub	r8,sp,-1728
800044ec:	fa c9 ff b4 	sub	r9,sp,-76
800044f0:	fe b0 fc b0 	rcall	80003e50 <get_arg>
800044f4:	2f dd       	sub	sp,-12
800044f6:	78 0c       	ld.w	r12,r12[0x0]
800044f8:	50 2c       	stdsp	sp[0x8],r12
800044fa:	c2 78       	rjmp	80004548 <_vfprintf_r+0x3cc>
800044fc:	12 96       	mov	r6,r9
800044fe:	0e 94       	mov	r4,r7
80004500:	fa c9 f9 44 	sub	r9,sp,-1724
80004504:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004508:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000450c:	50 28       	stdsp	sp[0x8],r8
8000450e:	c1 d8       	rjmp	80004548 <_vfprintf_r+0x3cc>
80004510:	41 08       	lddsp	r8,sp[0x40]
80004512:	59 fa       	cp.w	r10,31
80004514:	e0 89 00 14 	brgt	8000453c <_vfprintf_r+0x3c0>
80004518:	f0 cb ff fc 	sub	r11,r8,-4
8000451c:	70 08       	ld.w	r8,r8[0x0]
8000451e:	51 0b       	stdsp	sp[0x40],r11
80004520:	50 28       	stdsp	sp[0x8],r8
80004522:	fa c6 f9 44 	sub	r6,sp,-1724
80004526:	40 2e       	lddsp	lr,sp[0x8]
80004528:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000452c:	f1 4e fd 88 	st.w	r8[-632],lr
80004530:	2f fa       	sub	r10,-1
80004532:	0e 94       	mov	r4,r7
80004534:	fb 4a 06 b4 	st.w	sp[1716],r10
80004538:	12 96       	mov	r6,r9
8000453a:	c0 78       	rjmp	80004548 <_vfprintf_r+0x3cc>
8000453c:	70 0c       	ld.w	r12,r8[0x0]
8000453e:	0e 94       	mov	r4,r7
80004540:	2f c8       	sub	r8,-4
80004542:	50 2c       	stdsp	sp[0x8],r12
80004544:	12 96       	mov	r6,r9
80004546:	51 08       	stdsp	sp[0x40],r8
80004548:	40 2b       	lddsp	r11,sp[0x8]
8000454a:	58 0b       	cp.w	r11,0
8000454c:	fe 95 fe f2 	brlt	80004330 <_vfprintf_r+0x1b4>
80004550:	08 97       	mov	r7,r4
80004552:	cf 5a       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004554:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004558:	0f 38       	ld.ub	r8,r7++
8000455a:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000455e:	f0 ca 00 30 	sub	r10,r8,48
80004562:	58 9a       	cp.w	r10,9
80004564:	fe 98 ff f8 	brls	80004554 <_vfprintf_r+0x3d8>
80004568:	3f fa       	mov	r10,-1
8000456a:	f2 0a 0c 49 	max	r9,r9,r10
8000456e:	50 29       	stdsp	sp[0x8],r9
80004570:	ce 9a       	rjmp	80004342 <_vfprintf_r+0x1c6>
80004572:	a7 b5       	sbr	r5,0x7
80004574:	ce 4a       	rjmp	8000433c <_vfprintf_r+0x1c0>
80004576:	30 09       	mov	r9,0
80004578:	23 08       	sub	r8,48
8000457a:	f2 09 00 29 	add	r9,r9,r9<<0x2
8000457e:	f0 09 00 19 	add	r9,r8,r9<<0x1
80004582:	0f 38       	ld.ub	r8,r7++
80004584:	f0 ca 00 30 	sub	r10,r8,48
80004588:	58 9a       	cp.w	r10,9
8000458a:	fe 98 ff f7 	brls	80004578 <_vfprintf_r+0x3fc>
8000458e:	e0 48 00 24 	cp.w	r8,36
80004592:	fe 91 fe d7 	brne	80004340 <_vfprintf_r+0x1c4>
80004596:	e0 49 00 20 	cp.w	r9,32
8000459a:	e0 89 0d 6f 	brgt	80006078 <_vfprintf_r+0x1efc>
8000459e:	f2 c3 00 01 	sub	r3,r9,1
800045a2:	30 19       	mov	r9,1
800045a4:	50 39       	stdsp	sp[0xc],r9
800045a6:	cc ba       	rjmp	8000433c <_vfprintf_r+0x1c0>
800045a8:	a3 b5       	sbr	r5,0x3
800045aa:	cc 9a       	rjmp	8000433c <_vfprintf_r+0x1c0>
800045ac:	a7 a5       	sbr	r5,0x6
800045ae:	cc 7a       	rjmp	8000433c <_vfprintf_r+0x1c0>
800045b0:	0a 98       	mov	r8,r5
800045b2:	a5 b5       	sbr	r5,0x5
800045b4:	a5 a8       	sbr	r8,0x4
800045b6:	0f 89       	ld.ub	r9,r7[0x0]
800045b8:	36 ce       	mov	lr,108
800045ba:	fc 09 18 00 	cp.b	r9,lr
800045be:	f7 b7 00 ff 	subeq	r7,-1
800045c2:	f0 05 17 10 	movne	r5,r8
800045c6:	cb ba       	rjmp	8000433c <_vfprintf_r+0x1c0>
800045c8:	a5 b5       	sbr	r5,0x5
800045ca:	cb 9a       	rjmp	8000433c <_vfprintf_r+0x1c0>
800045cc:	50 a7       	stdsp	sp[0x28],r7
800045ce:	50 80       	stdsp	sp[0x20],r0
800045d0:	0c 97       	mov	r7,r6
800045d2:	10 90       	mov	r0,r8
800045d4:	06 96       	mov	r6,r3
800045d6:	04 94       	mov	r4,r2
800045d8:	40 93       	lddsp	r3,sp[0x24]
800045da:	02 92       	mov	r2,r1
800045dc:	0e 99       	mov	r9,r7
800045de:	40 41       	lddsp	r1,sp[0x10]
800045e0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800045e4:	40 3c       	lddsp	r12,sp[0xc]
800045e6:	58 0c       	cp.w	r12,0
800045e8:	c1 d0       	breq	80004622 <_vfprintf_r+0x4a6>
800045ea:	10 36       	cp.w	r6,r8
800045ec:	c0 64       	brge	800045f8 <_vfprintf_r+0x47c>
800045ee:	fa cb f9 44 	sub	r11,sp,-1724
800045f2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800045f6:	c1 d8       	rjmp	80004630 <_vfprintf_r+0x4b4>
800045f8:	fa c8 f9 50 	sub	r8,sp,-1712
800045fc:	1a d8       	st.w	--sp,r8
800045fe:	fa c8 fa b8 	sub	r8,sp,-1352
80004602:	1a d8       	st.w	--sp,r8
80004604:	fa c8 fb b4 	sub	r8,sp,-1100
80004608:	1a d8       	st.w	--sp,r8
8000460a:	fa c8 f9 40 	sub	r8,sp,-1728
8000460e:	fa c9 ff b4 	sub	r9,sp,-76
80004612:	04 9a       	mov	r10,r2
80004614:	0c 9b       	mov	r11,r6
80004616:	08 9c       	mov	r12,r4
80004618:	fe b0 fc 1c 	rcall	80003e50 <get_arg>
8000461c:	2f dd       	sub	sp,-12
8000461e:	19 b8       	ld.ub	r8,r12[0x3]
80004620:	c2 28       	rjmp	80004664 <_vfprintf_r+0x4e8>
80004622:	2f f7       	sub	r7,-1
80004624:	10 39       	cp.w	r9,r8
80004626:	c0 84       	brge	80004636 <_vfprintf_r+0x4ba>
80004628:	fa ca f9 44 	sub	r10,sp,-1724
8000462c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004630:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80004634:	c1 88       	rjmp	80004664 <_vfprintf_r+0x4e8>
80004636:	41 09       	lddsp	r9,sp[0x40]
80004638:	59 f8       	cp.w	r8,31
8000463a:	e0 89 00 12 	brgt	8000465e <_vfprintf_r+0x4e2>
8000463e:	f2 ca ff fc 	sub	r10,r9,-4
80004642:	51 0a       	stdsp	sp[0x40],r10
80004644:	72 09       	ld.w	r9,r9[0x0]
80004646:	fa c6 f9 44 	sub	r6,sp,-1724
8000464a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000464e:	2f f8       	sub	r8,-1
80004650:	f5 49 fd 88 	st.w	r10[-632],r9
80004654:	fb 48 06 b4 	st.w	sp[1716],r8
80004658:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000465c:	c0 48       	rjmp	80004664 <_vfprintf_r+0x4e8>
8000465e:	13 b8       	ld.ub	r8,r9[0x3]
80004660:	2f c9       	sub	r9,-4
80004662:	51 09       	stdsp	sp[0x40],r9
80004664:	fb 68 06 60 	st.b	sp[1632],r8
80004668:	30 0e       	mov	lr,0
8000466a:	30 08       	mov	r8,0
8000466c:	30 12       	mov	r2,1
8000466e:	fb 68 06 bb 	st.b	sp[1723],r8
80004672:	50 2e       	stdsp	sp[0x8],lr
80004674:	e0 8f 08 ad 	bral	800057ce <_vfprintf_r+0x1652>
80004678:	50 a7       	stdsp	sp[0x28],r7
8000467a:	50 80       	stdsp	sp[0x20],r0
8000467c:	0c 97       	mov	r7,r6
8000467e:	04 94       	mov	r4,r2
80004680:	06 96       	mov	r6,r3
80004682:	02 92       	mov	r2,r1
80004684:	40 93       	lddsp	r3,sp[0x24]
80004686:	10 90       	mov	r0,r8
80004688:	40 41       	lddsp	r1,sp[0x10]
8000468a:	a5 a5       	sbr	r5,0x4
8000468c:	c0 a8       	rjmp	800046a0 <_vfprintf_r+0x524>
8000468e:	50 a7       	stdsp	sp[0x28],r7
80004690:	50 80       	stdsp	sp[0x20],r0
80004692:	0c 97       	mov	r7,r6
80004694:	04 94       	mov	r4,r2
80004696:	06 96       	mov	r6,r3
80004698:	02 92       	mov	r2,r1
8000469a:	40 93       	lddsp	r3,sp[0x24]
8000469c:	10 90       	mov	r0,r8
8000469e:	40 41       	lddsp	r1,sp[0x10]
800046a0:	ed b5 00 05 	bld	r5,0x5
800046a4:	c5 11       	brne	80004746 <_vfprintf_r+0x5ca>
800046a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800046aa:	40 3c       	lddsp	r12,sp[0xc]
800046ac:	58 0c       	cp.w	r12,0
800046ae:	c1 e0       	breq	800046ea <_vfprintf_r+0x56e>
800046b0:	10 36       	cp.w	r6,r8
800046b2:	c0 64       	brge	800046be <_vfprintf_r+0x542>
800046b4:	fa cb f9 44 	sub	r11,sp,-1724
800046b8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800046bc:	c2 08       	rjmp	800046fc <_vfprintf_r+0x580>
800046be:	fa c8 f9 50 	sub	r8,sp,-1712
800046c2:	1a d8       	st.w	--sp,r8
800046c4:	fa c8 fa b8 	sub	r8,sp,-1352
800046c8:	0c 9b       	mov	r11,r6
800046ca:	1a d8       	st.w	--sp,r8
800046cc:	fa c8 fb b4 	sub	r8,sp,-1100
800046d0:	1a d8       	st.w	--sp,r8
800046d2:	fa c9 ff b4 	sub	r9,sp,-76
800046d6:	fa c8 f9 40 	sub	r8,sp,-1728
800046da:	04 9a       	mov	r10,r2
800046dc:	08 9c       	mov	r12,r4
800046de:	fe b0 fb b9 	rcall	80003e50 <get_arg>
800046e2:	2f dd       	sub	sp,-12
800046e4:	78 1b       	ld.w	r11,r12[0x4]
800046e6:	78 09       	ld.w	r9,r12[0x0]
800046e8:	c2 b8       	rjmp	8000473e <_vfprintf_r+0x5c2>
800046ea:	ee ca ff ff 	sub	r10,r7,-1
800046ee:	10 37       	cp.w	r7,r8
800046f0:	c0 b4       	brge	80004706 <_vfprintf_r+0x58a>
800046f2:	fa c9 f9 44 	sub	r9,sp,-1724
800046f6:	14 97       	mov	r7,r10
800046f8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800046fc:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004700:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004704:	c1 d8       	rjmp	8000473e <_vfprintf_r+0x5c2>
80004706:	41 09       	lddsp	r9,sp[0x40]
80004708:	59 f8       	cp.w	r8,31
8000470a:	e0 89 00 14 	brgt	80004732 <_vfprintf_r+0x5b6>
8000470e:	f2 cb ff f8 	sub	r11,r9,-8
80004712:	51 0b       	stdsp	sp[0x40],r11
80004714:	fa c6 f9 44 	sub	r6,sp,-1724
80004718:	72 1b       	ld.w	r11,r9[0x4]
8000471a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000471e:	72 09       	ld.w	r9,r9[0x0]
80004720:	f9 4b fd 8c 	st.w	r12[-628],r11
80004724:	f9 49 fd 88 	st.w	r12[-632],r9
80004728:	2f f8       	sub	r8,-1
8000472a:	14 97       	mov	r7,r10
8000472c:	fb 48 06 b4 	st.w	sp[1716],r8
80004730:	c0 78       	rjmp	8000473e <_vfprintf_r+0x5c2>
80004732:	f2 c8 ff f8 	sub	r8,r9,-8
80004736:	72 1b       	ld.w	r11,r9[0x4]
80004738:	14 97       	mov	r7,r10
8000473a:	51 08       	stdsp	sp[0x40],r8
8000473c:	72 09       	ld.w	r9,r9[0x0]
8000473e:	16 98       	mov	r8,r11
80004740:	fa e9 00 00 	st.d	sp[0],r8
80004744:	ca e8       	rjmp	800048a0 <_vfprintf_r+0x724>
80004746:	ed b5 00 04 	bld	r5,0x4
8000474a:	c1 71       	brne	80004778 <_vfprintf_r+0x5fc>
8000474c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004750:	40 3e       	lddsp	lr,sp[0xc]
80004752:	58 0e       	cp.w	lr,0
80004754:	c0 80       	breq	80004764 <_vfprintf_r+0x5e8>
80004756:	10 36       	cp.w	r6,r8
80004758:	c6 94       	brge	8000482a <_vfprintf_r+0x6ae>
8000475a:	fa cc f9 44 	sub	r12,sp,-1724
8000475e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004762:	c8 28       	rjmp	80004866 <_vfprintf_r+0x6ea>
80004764:	ee ca ff ff 	sub	r10,r7,-1
80004768:	10 37       	cp.w	r7,r8
8000476a:	e0 84 00 81 	brge	8000486c <_vfprintf_r+0x6f0>
8000476e:	fa cb f9 44 	sub	r11,sp,-1724
80004772:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004776:	c7 78       	rjmp	80004864 <_vfprintf_r+0x6e8>
80004778:	ed b5 00 06 	bld	r5,0x6
8000477c:	c4 b1       	brne	80004812 <_vfprintf_r+0x696>
8000477e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004782:	40 3c       	lddsp	r12,sp[0xc]
80004784:	58 0c       	cp.w	r12,0
80004786:	c1 d0       	breq	800047c0 <_vfprintf_r+0x644>
80004788:	10 36       	cp.w	r6,r8
8000478a:	c0 64       	brge	80004796 <_vfprintf_r+0x61a>
8000478c:	fa cb f9 44 	sub	r11,sp,-1724
80004790:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004794:	c1 f8       	rjmp	800047d2 <_vfprintf_r+0x656>
80004796:	fa c8 f9 50 	sub	r8,sp,-1712
8000479a:	1a d8       	st.w	--sp,r8
8000479c:	fa c8 fa b8 	sub	r8,sp,-1352
800047a0:	1a d8       	st.w	--sp,r8
800047a2:	fa c8 fb b4 	sub	r8,sp,-1100
800047a6:	1a d8       	st.w	--sp,r8
800047a8:	fa c8 f9 40 	sub	r8,sp,-1728
800047ac:	fa c9 ff b4 	sub	r9,sp,-76
800047b0:	04 9a       	mov	r10,r2
800047b2:	0c 9b       	mov	r11,r6
800047b4:	08 9c       	mov	r12,r4
800047b6:	fe b0 fb 4d 	rcall	80003e50 <get_arg>
800047ba:	2f dd       	sub	sp,-12
800047bc:	98 18       	ld.sh	r8,r12[0x2]
800047be:	c2 68       	rjmp	8000480a <_vfprintf_r+0x68e>
800047c0:	ee ca ff ff 	sub	r10,r7,-1
800047c4:	10 37       	cp.w	r7,r8
800047c6:	c0 94       	brge	800047d8 <_vfprintf_r+0x65c>
800047c8:	fa c9 f9 44 	sub	r9,sp,-1724
800047cc:	14 97       	mov	r7,r10
800047ce:	f2 06 00 36 	add	r6,r9,r6<<0x3
800047d2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800047d6:	c1 a8       	rjmp	8000480a <_vfprintf_r+0x68e>
800047d8:	41 09       	lddsp	r9,sp[0x40]
800047da:	59 f8       	cp.w	r8,31
800047dc:	e0 89 00 13 	brgt	80004802 <_vfprintf_r+0x686>
800047e0:	f2 cb ff fc 	sub	r11,r9,-4
800047e4:	51 0b       	stdsp	sp[0x40],r11
800047e6:	72 09       	ld.w	r9,r9[0x0]
800047e8:	fa c6 f9 44 	sub	r6,sp,-1724
800047ec:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800047f0:	2f f8       	sub	r8,-1
800047f2:	f7 49 fd 88 	st.w	r11[-632],r9
800047f6:	fb 48 06 b4 	st.w	sp[1716],r8
800047fa:	14 97       	mov	r7,r10
800047fc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004800:	c0 58       	rjmp	8000480a <_vfprintf_r+0x68e>
80004802:	92 18       	ld.sh	r8,r9[0x2]
80004804:	14 97       	mov	r7,r10
80004806:	2f c9       	sub	r9,-4
80004808:	51 09       	stdsp	sp[0x40],r9
8000480a:	50 18       	stdsp	sp[0x4],r8
8000480c:	bf 58       	asr	r8,0x1f
8000480e:	50 08       	stdsp	sp[0x0],r8
80004810:	c4 88       	rjmp	800048a0 <_vfprintf_r+0x724>
80004812:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004816:	40 3c       	lddsp	r12,sp[0xc]
80004818:	58 0c       	cp.w	r12,0
8000481a:	c1 d0       	breq	80004854 <_vfprintf_r+0x6d8>
8000481c:	10 36       	cp.w	r6,r8
8000481e:	c0 64       	brge	8000482a <_vfprintf_r+0x6ae>
80004820:	fa cb f9 44 	sub	r11,sp,-1724
80004824:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004828:	c1 f8       	rjmp	80004866 <_vfprintf_r+0x6ea>
8000482a:	fa c8 f9 50 	sub	r8,sp,-1712
8000482e:	1a d8       	st.w	--sp,r8
80004830:	fa c8 fa b8 	sub	r8,sp,-1352
80004834:	0c 9b       	mov	r11,r6
80004836:	1a d8       	st.w	--sp,r8
80004838:	fa c8 fb b4 	sub	r8,sp,-1100
8000483c:	04 9a       	mov	r10,r2
8000483e:	1a d8       	st.w	--sp,r8
80004840:	08 9c       	mov	r12,r4
80004842:	fa c8 f9 40 	sub	r8,sp,-1728
80004846:	fa c9 ff b4 	sub	r9,sp,-76
8000484a:	fe b0 fb 03 	rcall	80003e50 <get_arg>
8000484e:	2f dd       	sub	sp,-12
80004850:	78 0b       	ld.w	r11,r12[0x0]
80004852:	c2 48       	rjmp	8000489a <_vfprintf_r+0x71e>
80004854:	ee ca ff ff 	sub	r10,r7,-1
80004858:	10 37       	cp.w	r7,r8
8000485a:	c0 94       	brge	8000486c <_vfprintf_r+0x6f0>
8000485c:	fa c9 f9 44 	sub	r9,sp,-1724
80004860:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004864:	14 97       	mov	r7,r10
80004866:	ec fb fd 88 	ld.w	r11,r6[-632]
8000486a:	c1 88       	rjmp	8000489a <_vfprintf_r+0x71e>
8000486c:	41 09       	lddsp	r9,sp[0x40]
8000486e:	59 f8       	cp.w	r8,31
80004870:	e0 89 00 11 	brgt	80004892 <_vfprintf_r+0x716>
80004874:	f2 cb ff fc 	sub	r11,r9,-4
80004878:	51 0b       	stdsp	sp[0x40],r11
8000487a:	fa c6 f9 44 	sub	r6,sp,-1724
8000487e:	72 0b       	ld.w	r11,r9[0x0]
80004880:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004884:	f3 4b fd 88 	st.w	r9[-632],r11
80004888:	2f f8       	sub	r8,-1
8000488a:	14 97       	mov	r7,r10
8000488c:	fb 48 06 b4 	st.w	sp[1716],r8
80004890:	c0 58       	rjmp	8000489a <_vfprintf_r+0x71e>
80004892:	72 0b       	ld.w	r11,r9[0x0]
80004894:	14 97       	mov	r7,r10
80004896:	2f c9       	sub	r9,-4
80004898:	51 09       	stdsp	sp[0x40],r9
8000489a:	50 1b       	stdsp	sp[0x4],r11
8000489c:	bf 5b       	asr	r11,0x1f
8000489e:	50 0b       	stdsp	sp[0x0],r11
800048a0:	fa ea 00 00 	ld.d	r10,sp[0]
800048a4:	58 0a       	cp.w	r10,0
800048a6:	5c 2b       	cpc	r11
800048a8:	c0 e4       	brge	800048c4 <_vfprintf_r+0x748>
800048aa:	30 08       	mov	r8,0
800048ac:	fa ea 00 00 	ld.d	r10,sp[0]
800048b0:	30 09       	mov	r9,0
800048b2:	f0 0a 01 0a 	sub	r10,r8,r10
800048b6:	f2 0b 01 4b 	sbc	r11,r9,r11
800048ba:	32 d8       	mov	r8,45
800048bc:	fa eb 00 00 	st.d	sp[0],r10
800048c0:	fb 68 06 bb 	st.b	sp[1723],r8
800048c4:	30 18       	mov	r8,1
800048c6:	e0 8f 06 fa 	bral	800056ba <_vfprintf_r+0x153e>
800048ca:	50 a7       	stdsp	sp[0x28],r7
800048cc:	50 80       	stdsp	sp[0x20],r0
800048ce:	0c 97       	mov	r7,r6
800048d0:	04 94       	mov	r4,r2
800048d2:	06 96       	mov	r6,r3
800048d4:	02 92       	mov	r2,r1
800048d6:	40 93       	lddsp	r3,sp[0x24]
800048d8:	10 90       	mov	r0,r8
800048da:	40 41       	lddsp	r1,sp[0x10]
800048dc:	0e 99       	mov	r9,r7
800048de:	ed b5 00 03 	bld	r5,0x3
800048e2:	c4 11       	brne	80004964 <_vfprintf_r+0x7e8>
800048e4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800048e8:	40 3a       	lddsp	r10,sp[0xc]
800048ea:	58 0a       	cp.w	r10,0
800048ec:	c1 90       	breq	8000491e <_vfprintf_r+0x7a2>
800048ee:	10 36       	cp.w	r6,r8
800048f0:	c6 45       	brlt	800049b8 <_vfprintf_r+0x83c>
800048f2:	fa c8 f9 50 	sub	r8,sp,-1712
800048f6:	1a d8       	st.w	--sp,r8
800048f8:	fa c8 fa b8 	sub	r8,sp,-1352
800048fc:	1a d8       	st.w	--sp,r8
800048fe:	fa c8 fb b4 	sub	r8,sp,-1100
80004902:	0c 9b       	mov	r11,r6
80004904:	1a d8       	st.w	--sp,r8
80004906:	04 9a       	mov	r10,r2
80004908:	fa c8 f9 40 	sub	r8,sp,-1728
8000490c:	fa c9 ff b4 	sub	r9,sp,-76
80004910:	08 9c       	mov	r12,r4
80004912:	fe b0 fa 9f 	rcall	80003e50 <get_arg>
80004916:	2f dd       	sub	sp,-12
80004918:	78 16       	ld.w	r6,r12[0x4]
8000491a:	50 76       	stdsp	sp[0x1c],r6
8000491c:	c4 88       	rjmp	800049ac <_vfprintf_r+0x830>
8000491e:	2f f7       	sub	r7,-1
80004920:	10 39       	cp.w	r9,r8
80004922:	c0 c4       	brge	8000493a <_vfprintf_r+0x7be>
80004924:	fa ce f9 44 	sub	lr,sp,-1724
80004928:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000492c:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004930:	50 7c       	stdsp	sp[0x1c],r12
80004932:	ec f6 fd 88 	ld.w	r6,r6[-632]
80004936:	50 56       	stdsp	sp[0x14],r6
80004938:	c6 68       	rjmp	80004a04 <_vfprintf_r+0x888>
8000493a:	41 09       	lddsp	r9,sp[0x40]
8000493c:	59 f8       	cp.w	r8,31
8000493e:	e0 89 00 10 	brgt	8000495e <_vfprintf_r+0x7e2>
80004942:	f2 ca ff f8 	sub	r10,r9,-8
80004946:	72 1b       	ld.w	r11,r9[0x4]
80004948:	51 0a       	stdsp	sp[0x40],r10
8000494a:	72 09       	ld.w	r9,r9[0x0]
8000494c:	fa ca f9 44 	sub	r10,sp,-1724
80004950:	50 7b       	stdsp	sp[0x1c],r11
80004952:	50 59       	stdsp	sp[0x14],r9
80004954:	f4 08 00 39 	add	r9,r10,r8<<0x3
80004958:	40 5b       	lddsp	r11,sp[0x14]
8000495a:	40 7a       	lddsp	r10,sp[0x1c]
8000495c:	c4 78       	rjmp	800049ea <_vfprintf_r+0x86e>
8000495e:	72 18       	ld.w	r8,r9[0x4]
80004960:	50 78       	stdsp	sp[0x1c],r8
80004962:	c4 c8       	rjmp	800049fa <_vfprintf_r+0x87e>
80004964:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004968:	40 3e       	lddsp	lr,sp[0xc]
8000496a:	58 0e       	cp.w	lr,0
8000496c:	c2 30       	breq	800049b2 <_vfprintf_r+0x836>
8000496e:	10 36       	cp.w	r6,r8
80004970:	c0 94       	brge	80004982 <_vfprintf_r+0x806>
80004972:	fa cc f9 44 	sub	r12,sp,-1724
80004976:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000497a:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000497e:	50 7b       	stdsp	sp[0x1c],r11
80004980:	cd 9b       	rjmp	80004932 <_vfprintf_r+0x7b6>
80004982:	fa c8 f9 50 	sub	r8,sp,-1712
80004986:	1a d8       	st.w	--sp,r8
80004988:	fa c8 fa b8 	sub	r8,sp,-1352
8000498c:	04 9a       	mov	r10,r2
8000498e:	1a d8       	st.w	--sp,r8
80004990:	fa c8 fb b4 	sub	r8,sp,-1100
80004994:	0c 9b       	mov	r11,r6
80004996:	1a d8       	st.w	--sp,r8
80004998:	08 9c       	mov	r12,r4
8000499a:	fa c8 f9 40 	sub	r8,sp,-1728
8000499e:	fa c9 ff b4 	sub	r9,sp,-76
800049a2:	fe b0 fa 57 	rcall	80003e50 <get_arg>
800049a6:	2f dd       	sub	sp,-12
800049a8:	78 1a       	ld.w	r10,r12[0x4]
800049aa:	50 7a       	stdsp	sp[0x1c],r10
800049ac:	78 0c       	ld.w	r12,r12[0x0]
800049ae:	50 5c       	stdsp	sp[0x14],r12
800049b0:	c2 a8       	rjmp	80004a04 <_vfprintf_r+0x888>
800049b2:	2f f7       	sub	r7,-1
800049b4:	10 39       	cp.w	r9,r8
800049b6:	c0 94       	brge	800049c8 <_vfprintf_r+0x84c>
800049b8:	fa c9 f9 44 	sub	r9,sp,-1724
800049bc:	f2 06 00 36 	add	r6,r9,r6<<0x3
800049c0:	ec f8 fd 8c 	ld.w	r8,r6[-628]
800049c4:	50 78       	stdsp	sp[0x1c],r8
800049c6:	cb 6b       	rjmp	80004932 <_vfprintf_r+0x7b6>
800049c8:	41 09       	lddsp	r9,sp[0x40]
800049ca:	59 f8       	cp.w	r8,31
800049cc:	e0 89 00 15 	brgt	800049f6 <_vfprintf_r+0x87a>
800049d0:	f2 ca ff f8 	sub	r10,r9,-8
800049d4:	72 16       	ld.w	r6,r9[0x4]
800049d6:	72 09       	ld.w	r9,r9[0x0]
800049d8:	51 0a       	stdsp	sp[0x40],r10
800049da:	50 59       	stdsp	sp[0x14],r9
800049dc:	fa ce f9 44 	sub	lr,sp,-1724
800049e0:	50 76       	stdsp	sp[0x1c],r6
800049e2:	fc 08 00 39 	add	r9,lr,r8<<0x3
800049e6:	40 5b       	lddsp	r11,sp[0x14]
800049e8:	0c 9a       	mov	r10,r6
800049ea:	f2 eb fd 88 	st.d	r9[-632],r10
800049ee:	2f f8       	sub	r8,-1
800049f0:	fb 48 06 b4 	st.w	sp[1716],r8
800049f4:	c0 88       	rjmp	80004a04 <_vfprintf_r+0x888>
800049f6:	72 1c       	ld.w	r12,r9[0x4]
800049f8:	50 7c       	stdsp	sp[0x1c],r12
800049fa:	f2 c8 ff f8 	sub	r8,r9,-8
800049fe:	51 08       	stdsp	sp[0x40],r8
80004a00:	72 09       	ld.w	r9,r9[0x0]
80004a02:	50 59       	stdsp	sp[0x14],r9
80004a04:	40 5b       	lddsp	r11,sp[0x14]
80004a06:	40 7a       	lddsp	r10,sp[0x1c]
80004a08:	e0 a0 1c d6 	rcall	800083b4 <__isinfd>
80004a0c:	18 96       	mov	r6,r12
80004a0e:	c1 70       	breq	80004a3c <_vfprintf_r+0x8c0>
80004a10:	30 08       	mov	r8,0
80004a12:	30 09       	mov	r9,0
80004a14:	40 5b       	lddsp	r11,sp[0x14]
80004a16:	40 7a       	lddsp	r10,sp[0x1c]
80004a18:	e0 a0 20 66 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80004a1c:	c0 40       	breq	80004a24 <_vfprintf_r+0x8a8>
80004a1e:	32 d8       	mov	r8,45
80004a20:	fb 68 06 bb 	st.b	sp[1723],r8
80004a24:	fe c8 af 24 	sub	r8,pc,-20700
80004a28:	fe c6 af 24 	sub	r6,pc,-20700
80004a2c:	a7 d5       	cbr	r5,0x7
80004a2e:	e0 40 00 47 	cp.w	r0,71
80004a32:	f0 06 17 a0 	movle	r6,r8
80004a36:	30 32       	mov	r2,3
80004a38:	e0 8f 06 ce 	bral	800057d4 <_vfprintf_r+0x1658>
80004a3c:	40 5b       	lddsp	r11,sp[0x14]
80004a3e:	40 7a       	lddsp	r10,sp[0x1c]
80004a40:	e0 a0 1c cf 	rcall	800083de <__isnand>
80004a44:	c0 e0       	breq	80004a60 <_vfprintf_r+0x8e4>
80004a46:	50 26       	stdsp	sp[0x8],r6
80004a48:	fe c8 af 40 	sub	r8,pc,-20672
80004a4c:	fe c6 af 40 	sub	r6,pc,-20672
80004a50:	a7 d5       	cbr	r5,0x7
80004a52:	e0 40 00 47 	cp.w	r0,71
80004a56:	f0 06 17 a0 	movle	r6,r8
80004a5a:	30 32       	mov	r2,3
80004a5c:	e0 8f 06 c2 	bral	800057e0 <_vfprintf_r+0x1664>
80004a60:	40 2a       	lddsp	r10,sp[0x8]
80004a62:	5b fa       	cp.w	r10,-1
80004a64:	c0 41       	brne	80004a6c <_vfprintf_r+0x8f0>
80004a66:	30 69       	mov	r9,6
80004a68:	50 29       	stdsp	sp[0x8],r9
80004a6a:	c1 18       	rjmp	80004a8c <_vfprintf_r+0x910>
80004a6c:	e0 40 00 47 	cp.w	r0,71
80004a70:	5f 09       	sreq	r9
80004a72:	e0 40 00 67 	cp.w	r0,103
80004a76:	5f 08       	sreq	r8
80004a78:	f3 e8 10 08 	or	r8,r9,r8
80004a7c:	f8 08 18 00 	cp.b	r8,r12
80004a80:	c0 60       	breq	80004a8c <_vfprintf_r+0x910>
80004a82:	40 28       	lddsp	r8,sp[0x8]
80004a84:	58 08       	cp.w	r8,0
80004a86:	f9 b8 00 01 	moveq	r8,1
80004a8a:	50 28       	stdsp	sp[0x8],r8
80004a8c:	40 78       	lddsp	r8,sp[0x1c]
80004a8e:	40 59       	lddsp	r9,sp[0x14]
80004a90:	fa e9 06 94 	st.d	sp[1684],r8
80004a94:	a9 a5       	sbr	r5,0x8
80004a96:	fa f8 06 94 	ld.w	r8,sp[1684]
80004a9a:	58 08       	cp.w	r8,0
80004a9c:	c0 65       	brlt	80004aa8 <_vfprintf_r+0x92c>
80004a9e:	40 5e       	lddsp	lr,sp[0x14]
80004aa0:	30 0c       	mov	r12,0
80004aa2:	50 6e       	stdsp	sp[0x18],lr
80004aa4:	50 9c       	stdsp	sp[0x24],r12
80004aa6:	c0 78       	rjmp	80004ab4 <_vfprintf_r+0x938>
80004aa8:	40 5b       	lddsp	r11,sp[0x14]
80004aaa:	32 da       	mov	r10,45
80004aac:	ee 1b 80 00 	eorh	r11,0x8000
80004ab0:	50 9a       	stdsp	sp[0x24],r10
80004ab2:	50 6b       	stdsp	sp[0x18],r11
80004ab4:	e0 40 00 46 	cp.w	r0,70
80004ab8:	5f 09       	sreq	r9
80004aba:	e0 40 00 66 	cp.w	r0,102
80004abe:	5f 08       	sreq	r8
80004ac0:	f3 e8 10 08 	or	r8,r9,r8
80004ac4:	50 48       	stdsp	sp[0x10],r8
80004ac6:	c0 40       	breq	80004ace <_vfprintf_r+0x952>
80004ac8:	40 22       	lddsp	r2,sp[0x8]
80004aca:	30 39       	mov	r9,3
80004acc:	c1 08       	rjmp	80004aec <_vfprintf_r+0x970>
80004ace:	e0 40 00 45 	cp.w	r0,69
80004ad2:	5f 09       	sreq	r9
80004ad4:	e0 40 00 65 	cp.w	r0,101
80004ad8:	5f 08       	sreq	r8
80004ada:	40 22       	lddsp	r2,sp[0x8]
80004adc:	10 49       	or	r9,r8
80004ade:	2f f2       	sub	r2,-1
80004ae0:	40 46       	lddsp	r6,sp[0x10]
80004ae2:	ec 09 18 00 	cp.b	r9,r6
80004ae6:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80004aea:	30 29       	mov	r9,2
80004aec:	fa c8 f9 5c 	sub	r8,sp,-1700
80004af0:	1a d8       	st.w	--sp,r8
80004af2:	fa c8 f9 54 	sub	r8,sp,-1708
80004af6:	1a d8       	st.w	--sp,r8
80004af8:	fa c8 f9 4c 	sub	r8,sp,-1716
80004afc:	08 9c       	mov	r12,r4
80004afe:	1a d8       	st.w	--sp,r8
80004b00:	04 98       	mov	r8,r2
80004b02:	40 9b       	lddsp	r11,sp[0x24]
80004b04:	40 aa       	lddsp	r10,sp[0x28]
80004b06:	e0 a0 0b c3 	rcall	8000628c <_dtoa_r>
80004b0a:	e0 40 00 47 	cp.w	r0,71
80004b0e:	5f 19       	srne	r9
80004b10:	e0 40 00 67 	cp.w	r0,103
80004b14:	5f 18       	srne	r8
80004b16:	18 96       	mov	r6,r12
80004b18:	2f dd       	sub	sp,-12
80004b1a:	f3 e8 00 08 	and	r8,r9,r8
80004b1e:	c0 41       	brne	80004b26 <_vfprintf_r+0x9aa>
80004b20:	ed b5 00 00 	bld	r5,0x0
80004b24:	c3 01       	brne	80004b84 <_vfprintf_r+0xa08>
80004b26:	ec 02 00 0e 	add	lr,r6,r2
80004b2a:	50 3e       	stdsp	sp[0xc],lr
80004b2c:	40 4c       	lddsp	r12,sp[0x10]
80004b2e:	58 0c       	cp.w	r12,0
80004b30:	c1 50       	breq	80004b5a <_vfprintf_r+0x9de>
80004b32:	0d 89       	ld.ub	r9,r6[0x0]
80004b34:	33 08       	mov	r8,48
80004b36:	f0 09 18 00 	cp.b	r9,r8
80004b3a:	c0 b1       	brne	80004b50 <_vfprintf_r+0x9d4>
80004b3c:	30 08       	mov	r8,0
80004b3e:	30 09       	mov	r9,0
80004b40:	40 6b       	lddsp	r11,sp[0x18]
80004b42:	40 7a       	lddsp	r10,sp[0x1c]
80004b44:	e0 a0 1f 89 	rcall	80008a56 <__avr32_f64_cmp_eq>
80004b48:	fb b2 00 01 	rsubeq	r2,1
80004b4c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80004b50:	40 3b       	lddsp	r11,sp[0xc]
80004b52:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004b56:	10 0b       	add	r11,r8
80004b58:	50 3b       	stdsp	sp[0xc],r11
80004b5a:	40 6b       	lddsp	r11,sp[0x18]
80004b5c:	30 08       	mov	r8,0
80004b5e:	30 09       	mov	r9,0
80004b60:	40 7a       	lddsp	r10,sp[0x1c]
80004b62:	e0 a0 1f 7a 	rcall	80008a56 <__avr32_f64_cmp_eq>
80004b66:	c0 90       	breq	80004b78 <_vfprintf_r+0x9fc>
80004b68:	40 3a       	lddsp	r10,sp[0xc]
80004b6a:	fb 4a 06 a4 	st.w	sp[1700],r10
80004b6e:	c0 58       	rjmp	80004b78 <_vfprintf_r+0x9fc>
80004b70:	10 c9       	st.b	r8++,r9
80004b72:	fb 48 06 a4 	st.w	sp[1700],r8
80004b76:	c0 28       	rjmp	80004b7a <_vfprintf_r+0x9fe>
80004b78:	33 09       	mov	r9,48
80004b7a:	fa f8 06 a4 	ld.w	r8,sp[1700]
80004b7e:	40 3e       	lddsp	lr,sp[0xc]
80004b80:	1c 38       	cp.w	r8,lr
80004b82:	cf 73       	brcs	80004b70 <_vfprintf_r+0x9f4>
80004b84:	e0 40 00 47 	cp.w	r0,71
80004b88:	5f 09       	sreq	r9
80004b8a:	e0 40 00 67 	cp.w	r0,103
80004b8e:	5f 08       	sreq	r8
80004b90:	f3 e8 10 08 	or	r8,r9,r8
80004b94:	fa f9 06 a4 	ld.w	r9,sp[1700]
80004b98:	0c 19       	sub	r9,r6
80004b9a:	50 69       	stdsp	sp[0x18],r9
80004b9c:	58 08       	cp.w	r8,0
80004b9e:	c0 b0       	breq	80004bb4 <_vfprintf_r+0xa38>
80004ba0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80004ba4:	5b d8       	cp.w	r8,-3
80004ba6:	c0 55       	brlt	80004bb0 <_vfprintf_r+0xa34>
80004ba8:	40 2c       	lddsp	r12,sp[0x8]
80004baa:	18 38       	cp.w	r8,r12
80004bac:	e0 8a 00 6a 	brle	80004c80 <_vfprintf_r+0xb04>
80004bb0:	20 20       	sub	r0,2
80004bb2:	c0 58       	rjmp	80004bbc <_vfprintf_r+0xa40>
80004bb4:	e0 40 00 65 	cp.w	r0,101
80004bb8:	e0 89 00 46 	brgt	80004c44 <_vfprintf_r+0xac8>
80004bbc:	fa fb 06 ac 	ld.w	r11,sp[1708]
80004bc0:	fb 60 06 9c 	st.b	sp[1692],r0
80004bc4:	20 1b       	sub	r11,1
80004bc6:	fb 4b 06 ac 	st.w	sp[1708],r11
80004bca:	c0 47       	brpl	80004bd2 <_vfprintf_r+0xa56>
80004bcc:	5c 3b       	neg	r11
80004bce:	32 d8       	mov	r8,45
80004bd0:	c0 28       	rjmp	80004bd4 <_vfprintf_r+0xa58>
80004bd2:	32 b8       	mov	r8,43
80004bd4:	fb 68 06 9d 	st.b	sp[1693],r8
80004bd8:	58 9b       	cp.w	r11,9
80004bda:	e0 8a 00 1d 	brle	80004c14 <_vfprintf_r+0xa98>
80004bde:	fa c9 fa 35 	sub	r9,sp,-1483
80004be2:	30 aa       	mov	r10,10
80004be4:	12 98       	mov	r8,r9
80004be6:	0e 9c       	mov	r12,r7
80004be8:	0c 92       	mov	r2,r6
80004bea:	f6 0a 0c 06 	divs	r6,r11,r10
80004bee:	0e 9b       	mov	r11,r7
80004bf0:	2d 0b       	sub	r11,-48
80004bf2:	10 fb       	st.b	--r8,r11
80004bf4:	0c 9b       	mov	r11,r6
80004bf6:	58 96       	cp.w	r6,9
80004bf8:	fe 99 ff f9 	brgt	80004bea <_vfprintf_r+0xa6e>
80004bfc:	2d 0b       	sub	r11,-48
80004bfe:	18 97       	mov	r7,r12
80004c00:	04 96       	mov	r6,r2
80004c02:	10 fb       	st.b	--r8,r11
80004c04:	fa ca f9 62 	sub	r10,sp,-1694
80004c08:	c0 38       	rjmp	80004c0e <_vfprintf_r+0xa92>
80004c0a:	11 3b       	ld.ub	r11,r8++
80004c0c:	14 cb       	st.b	r10++,r11
80004c0e:	12 38       	cp.w	r8,r9
80004c10:	cf d3       	brcs	80004c0a <_vfprintf_r+0xa8e>
80004c12:	c0 98       	rjmp	80004c24 <_vfprintf_r+0xaa8>
80004c14:	2d 0b       	sub	r11,-48
80004c16:	33 08       	mov	r8,48
80004c18:	fb 6b 06 9f 	st.b	sp[1695],r11
80004c1c:	fb 68 06 9e 	st.b	sp[1694],r8
80004c20:	fa ca f9 60 	sub	r10,sp,-1696
80004c24:	fa c8 f9 64 	sub	r8,sp,-1692
80004c28:	f4 08 01 08 	sub	r8,r10,r8
80004c2c:	50 e8       	stdsp	sp[0x38],r8
80004c2e:	10 92       	mov	r2,r8
80004c30:	40 6b       	lddsp	r11,sp[0x18]
80004c32:	16 02       	add	r2,r11
80004c34:	58 1b       	cp.w	r11,1
80004c36:	e0 89 00 05 	brgt	80004c40 <_vfprintf_r+0xac4>
80004c3a:	ed b5 00 00 	bld	r5,0x0
80004c3e:	c3 51       	brne	80004ca8 <_vfprintf_r+0xb2c>
80004c40:	2f f2       	sub	r2,-1
80004c42:	c3 38       	rjmp	80004ca8 <_vfprintf_r+0xb2c>
80004c44:	e0 40 00 66 	cp.w	r0,102
80004c48:	c1 c1       	brne	80004c80 <_vfprintf_r+0xb04>
80004c4a:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004c4e:	58 02       	cp.w	r2,0
80004c50:	e0 8a 00 0c 	brle	80004c68 <_vfprintf_r+0xaec>
80004c54:	40 2a       	lddsp	r10,sp[0x8]
80004c56:	58 0a       	cp.w	r10,0
80004c58:	c0 41       	brne	80004c60 <_vfprintf_r+0xae4>
80004c5a:	ed b5 00 00 	bld	r5,0x0
80004c5e:	c2 51       	brne	80004ca8 <_vfprintf_r+0xb2c>
80004c60:	2f f2       	sub	r2,-1
80004c62:	40 29       	lddsp	r9,sp[0x8]
80004c64:	12 02       	add	r2,r9
80004c66:	c0 b8       	rjmp	80004c7c <_vfprintf_r+0xb00>
80004c68:	40 28       	lddsp	r8,sp[0x8]
80004c6a:	58 08       	cp.w	r8,0
80004c6c:	c0 61       	brne	80004c78 <_vfprintf_r+0xafc>
80004c6e:	ed b5 00 00 	bld	r5,0x0
80004c72:	c0 30       	breq	80004c78 <_vfprintf_r+0xafc>
80004c74:	30 12       	mov	r2,1
80004c76:	c1 98       	rjmp	80004ca8 <_vfprintf_r+0xb2c>
80004c78:	40 22       	lddsp	r2,sp[0x8]
80004c7a:	2f e2       	sub	r2,-2
80004c7c:	36 60       	mov	r0,102
80004c7e:	c1 58       	rjmp	80004ca8 <_vfprintf_r+0xb2c>
80004c80:	fa f2 06 ac 	ld.w	r2,sp[1708]
80004c84:	40 6e       	lddsp	lr,sp[0x18]
80004c86:	1c 32       	cp.w	r2,lr
80004c88:	c0 65       	brlt	80004c94 <_vfprintf_r+0xb18>
80004c8a:	ed b5 00 00 	bld	r5,0x0
80004c8e:	f7 b2 00 ff 	subeq	r2,-1
80004c92:	c0 a8       	rjmp	80004ca6 <_vfprintf_r+0xb2a>
80004c94:	e4 08 11 02 	rsub	r8,r2,2
80004c98:	40 6c       	lddsp	r12,sp[0x18]
80004c9a:	58 02       	cp.w	r2,0
80004c9c:	f0 02 17 a0 	movle	r2,r8
80004ca0:	f9 b2 09 01 	movgt	r2,1
80004ca4:	18 02       	add	r2,r12
80004ca6:	36 70       	mov	r0,103
80004ca8:	40 9b       	lddsp	r11,sp[0x24]
80004caa:	58 0b       	cp.w	r11,0
80004cac:	e0 80 05 94 	breq	800057d4 <_vfprintf_r+0x1658>
80004cb0:	32 d8       	mov	r8,45
80004cb2:	fb 68 06 bb 	st.b	sp[1723],r8
80004cb6:	e0 8f 05 93 	bral	800057dc <_vfprintf_r+0x1660>
80004cba:	50 a7       	stdsp	sp[0x28],r7
80004cbc:	04 94       	mov	r4,r2
80004cbe:	0c 97       	mov	r7,r6
80004cc0:	02 92       	mov	r2,r1
80004cc2:	06 96       	mov	r6,r3
80004cc4:	40 41       	lddsp	r1,sp[0x10]
80004cc6:	40 93       	lddsp	r3,sp[0x24]
80004cc8:	0e 99       	mov	r9,r7
80004cca:	ed b5 00 05 	bld	r5,0x5
80004cce:	c4 81       	brne	80004d5e <_vfprintf_r+0xbe2>
80004cd0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004cd4:	40 3e       	lddsp	lr,sp[0xc]
80004cd6:	58 0e       	cp.w	lr,0
80004cd8:	c1 d0       	breq	80004d12 <_vfprintf_r+0xb96>
80004cda:	10 36       	cp.w	r6,r8
80004cdc:	c0 64       	brge	80004ce8 <_vfprintf_r+0xb6c>
80004cde:	fa cc f9 44 	sub	r12,sp,-1724
80004ce2:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004ce6:	c1 d8       	rjmp	80004d20 <_vfprintf_r+0xba4>
80004ce8:	fa c8 f9 50 	sub	r8,sp,-1712
80004cec:	1a d8       	st.w	--sp,r8
80004cee:	fa c8 fa b8 	sub	r8,sp,-1352
80004cf2:	04 9a       	mov	r10,r2
80004cf4:	1a d8       	st.w	--sp,r8
80004cf6:	fa c8 fb b4 	sub	r8,sp,-1100
80004cfa:	0c 9b       	mov	r11,r6
80004cfc:	1a d8       	st.w	--sp,r8
80004cfe:	08 9c       	mov	r12,r4
80004d00:	fa c8 f9 40 	sub	r8,sp,-1728
80004d04:	fa c9 ff b4 	sub	r9,sp,-76
80004d08:	fe b0 f8 a4 	rcall	80003e50 <get_arg>
80004d0c:	2f dd       	sub	sp,-12
80004d0e:	78 0a       	ld.w	r10,r12[0x0]
80004d10:	c2 08       	rjmp	80004d50 <_vfprintf_r+0xbd4>
80004d12:	2f f7       	sub	r7,-1
80004d14:	10 39       	cp.w	r9,r8
80004d16:	c0 84       	brge	80004d26 <_vfprintf_r+0xbaa>
80004d18:	fa cb f9 44 	sub	r11,sp,-1724
80004d1c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d20:	ec fa fd 88 	ld.w	r10,r6[-632]
80004d24:	c1 68       	rjmp	80004d50 <_vfprintf_r+0xbd4>
80004d26:	41 09       	lddsp	r9,sp[0x40]
80004d28:	59 f8       	cp.w	r8,31
80004d2a:	e0 89 00 10 	brgt	80004d4a <_vfprintf_r+0xbce>
80004d2e:	f2 ca ff fc 	sub	r10,r9,-4
80004d32:	51 0a       	stdsp	sp[0x40],r10
80004d34:	fa c6 f9 44 	sub	r6,sp,-1724
80004d38:	72 0a       	ld.w	r10,r9[0x0]
80004d3a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004d3e:	f3 4a fd 88 	st.w	r9[-632],r10
80004d42:	2f f8       	sub	r8,-1
80004d44:	fb 48 06 b4 	st.w	sp[1716],r8
80004d48:	c0 48       	rjmp	80004d50 <_vfprintf_r+0xbd4>
80004d4a:	72 0a       	ld.w	r10,r9[0x0]
80004d4c:	2f c9       	sub	r9,-4
80004d4e:	51 09       	stdsp	sp[0x40],r9
80004d50:	40 be       	lddsp	lr,sp[0x2c]
80004d52:	1c 98       	mov	r8,lr
80004d54:	95 1e       	st.w	r10[0x4],lr
80004d56:	bf 58       	asr	r8,0x1f
80004d58:	95 08       	st.w	r10[0x0],r8
80004d5a:	fe 9f fa 9f 	bral	80004298 <_vfprintf_r+0x11c>
80004d5e:	ed b5 00 04 	bld	r5,0x4
80004d62:	c4 80       	breq	80004df2 <_vfprintf_r+0xc76>
80004d64:	e2 15 00 40 	andl	r5,0x40,COH
80004d68:	c4 50       	breq	80004df2 <_vfprintf_r+0xc76>
80004d6a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d6e:	40 3c       	lddsp	r12,sp[0xc]
80004d70:	58 0c       	cp.w	r12,0
80004d72:	c1 d0       	breq	80004dac <_vfprintf_r+0xc30>
80004d74:	10 36       	cp.w	r6,r8
80004d76:	c0 64       	brge	80004d82 <_vfprintf_r+0xc06>
80004d78:	fa cb f9 44 	sub	r11,sp,-1724
80004d7c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d80:	c1 d8       	rjmp	80004dba <_vfprintf_r+0xc3e>
80004d82:	fa c8 f9 50 	sub	r8,sp,-1712
80004d86:	1a d8       	st.w	--sp,r8
80004d88:	fa c8 fa b8 	sub	r8,sp,-1352
80004d8c:	04 9a       	mov	r10,r2
80004d8e:	1a d8       	st.w	--sp,r8
80004d90:	fa c8 fb b4 	sub	r8,sp,-1100
80004d94:	0c 9b       	mov	r11,r6
80004d96:	1a d8       	st.w	--sp,r8
80004d98:	08 9c       	mov	r12,r4
80004d9a:	fa c8 f9 40 	sub	r8,sp,-1728
80004d9e:	fa c9 ff b4 	sub	r9,sp,-76
80004da2:	fe b0 f8 57 	rcall	80003e50 <get_arg>
80004da6:	2f dd       	sub	sp,-12
80004da8:	78 0a       	ld.w	r10,r12[0x0]
80004daa:	c2 08       	rjmp	80004dea <_vfprintf_r+0xc6e>
80004dac:	2f f7       	sub	r7,-1
80004dae:	10 39       	cp.w	r9,r8
80004db0:	c0 84       	brge	80004dc0 <_vfprintf_r+0xc44>
80004db2:	fa ca f9 44 	sub	r10,sp,-1724
80004db6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004dba:	ec fa fd 88 	ld.w	r10,r6[-632]
80004dbe:	c1 68       	rjmp	80004dea <_vfprintf_r+0xc6e>
80004dc0:	41 09       	lddsp	r9,sp[0x40]
80004dc2:	59 f8       	cp.w	r8,31
80004dc4:	e0 89 00 10 	brgt	80004de4 <_vfprintf_r+0xc68>
80004dc8:	f2 ca ff fc 	sub	r10,r9,-4
80004dcc:	51 0a       	stdsp	sp[0x40],r10
80004dce:	fa c6 f9 44 	sub	r6,sp,-1724
80004dd2:	72 0a       	ld.w	r10,r9[0x0]
80004dd4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004dd8:	f3 4a fd 88 	st.w	r9[-632],r10
80004ddc:	2f f8       	sub	r8,-1
80004dde:	fb 48 06 b4 	st.w	sp[1716],r8
80004de2:	c0 48       	rjmp	80004dea <_vfprintf_r+0xc6e>
80004de4:	72 0a       	ld.w	r10,r9[0x0]
80004de6:	2f c9       	sub	r9,-4
80004de8:	51 09       	stdsp	sp[0x40],r9
80004dea:	40 be       	lddsp	lr,sp[0x2c]
80004dec:	b4 0e       	st.h	r10[0x0],lr
80004dee:	fe 9f fa 55 	bral	80004298 <_vfprintf_r+0x11c>
80004df2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004df6:	40 3c       	lddsp	r12,sp[0xc]
80004df8:	58 0c       	cp.w	r12,0
80004dfa:	c1 d0       	breq	80004e34 <_vfprintf_r+0xcb8>
80004dfc:	10 36       	cp.w	r6,r8
80004dfe:	c0 64       	brge	80004e0a <_vfprintf_r+0xc8e>
80004e00:	fa cb f9 44 	sub	r11,sp,-1724
80004e04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e08:	c1 d8       	rjmp	80004e42 <_vfprintf_r+0xcc6>
80004e0a:	fa c8 f9 50 	sub	r8,sp,-1712
80004e0e:	1a d8       	st.w	--sp,r8
80004e10:	fa c8 fa b8 	sub	r8,sp,-1352
80004e14:	04 9a       	mov	r10,r2
80004e16:	1a d8       	st.w	--sp,r8
80004e18:	fa c8 fb b4 	sub	r8,sp,-1100
80004e1c:	0c 9b       	mov	r11,r6
80004e1e:	1a d8       	st.w	--sp,r8
80004e20:	08 9c       	mov	r12,r4
80004e22:	fa c8 f9 40 	sub	r8,sp,-1728
80004e26:	fa c9 ff b4 	sub	r9,sp,-76
80004e2a:	fe b0 f8 13 	rcall	80003e50 <get_arg>
80004e2e:	2f dd       	sub	sp,-12
80004e30:	78 0a       	ld.w	r10,r12[0x0]
80004e32:	c2 08       	rjmp	80004e72 <_vfprintf_r+0xcf6>
80004e34:	2f f7       	sub	r7,-1
80004e36:	10 39       	cp.w	r9,r8
80004e38:	c0 84       	brge	80004e48 <_vfprintf_r+0xccc>
80004e3a:	fa ca f9 44 	sub	r10,sp,-1724
80004e3e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004e42:	ec fa fd 88 	ld.w	r10,r6[-632]
80004e46:	c1 68       	rjmp	80004e72 <_vfprintf_r+0xcf6>
80004e48:	41 09       	lddsp	r9,sp[0x40]
80004e4a:	59 f8       	cp.w	r8,31
80004e4c:	e0 89 00 10 	brgt	80004e6c <_vfprintf_r+0xcf0>
80004e50:	f2 ca ff fc 	sub	r10,r9,-4
80004e54:	51 0a       	stdsp	sp[0x40],r10
80004e56:	fa c6 f9 44 	sub	r6,sp,-1724
80004e5a:	72 0a       	ld.w	r10,r9[0x0]
80004e5c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004e60:	f3 4a fd 88 	st.w	r9[-632],r10
80004e64:	2f f8       	sub	r8,-1
80004e66:	fb 48 06 b4 	st.w	sp[1716],r8
80004e6a:	c0 48       	rjmp	80004e72 <_vfprintf_r+0xcf6>
80004e6c:	72 0a       	ld.w	r10,r9[0x0]
80004e6e:	2f c9       	sub	r9,-4
80004e70:	51 09       	stdsp	sp[0x40],r9
80004e72:	40 be       	lddsp	lr,sp[0x2c]
80004e74:	95 0e       	st.w	r10[0x0],lr
80004e76:	fe 9f fa 11 	bral	80004298 <_vfprintf_r+0x11c>
80004e7a:	50 a7       	stdsp	sp[0x28],r7
80004e7c:	50 80       	stdsp	sp[0x20],r0
80004e7e:	0c 97       	mov	r7,r6
80004e80:	04 94       	mov	r4,r2
80004e82:	06 96       	mov	r6,r3
80004e84:	02 92       	mov	r2,r1
80004e86:	40 93       	lddsp	r3,sp[0x24]
80004e88:	10 90       	mov	r0,r8
80004e8a:	40 41       	lddsp	r1,sp[0x10]
80004e8c:	a5 a5       	sbr	r5,0x4
80004e8e:	c0 a8       	rjmp	80004ea2 <_vfprintf_r+0xd26>
80004e90:	50 a7       	stdsp	sp[0x28],r7
80004e92:	50 80       	stdsp	sp[0x20],r0
80004e94:	0c 97       	mov	r7,r6
80004e96:	04 94       	mov	r4,r2
80004e98:	06 96       	mov	r6,r3
80004e9a:	02 92       	mov	r2,r1
80004e9c:	40 93       	lddsp	r3,sp[0x24]
80004e9e:	10 90       	mov	r0,r8
80004ea0:	40 41       	lddsp	r1,sp[0x10]
80004ea2:	ed b5 00 05 	bld	r5,0x5
80004ea6:	c5 d1       	brne	80004f60 <_vfprintf_r+0xde4>
80004ea8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004eac:	40 3c       	lddsp	r12,sp[0xc]
80004eae:	58 0c       	cp.w	r12,0
80004eb0:	c2 60       	breq	80004efc <_vfprintf_r+0xd80>
80004eb2:	10 36       	cp.w	r6,r8
80004eb4:	c0 a4       	brge	80004ec8 <_vfprintf_r+0xd4c>
80004eb6:	fa cb f9 44 	sub	r11,sp,-1724
80004eba:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ebe:	ec e8 fd 88 	ld.d	r8,r6[-632]
80004ec2:	fa e9 00 00 	st.d	sp[0],r8
80004ec6:	c1 88       	rjmp	80004ef6 <_vfprintf_r+0xd7a>
80004ec8:	fa c8 f9 50 	sub	r8,sp,-1712
80004ecc:	1a d8       	st.w	--sp,r8
80004ece:	fa c8 fa b8 	sub	r8,sp,-1352
80004ed2:	04 9a       	mov	r10,r2
80004ed4:	1a d8       	st.w	--sp,r8
80004ed6:	0c 9b       	mov	r11,r6
80004ed8:	fa c8 fb b4 	sub	r8,sp,-1100
80004edc:	08 9c       	mov	r12,r4
80004ede:	1a d8       	st.w	--sp,r8
80004ee0:	fa c8 f9 40 	sub	r8,sp,-1728
80004ee4:	fa c9 ff b4 	sub	r9,sp,-76
80004ee8:	fe b0 f7 b4 	rcall	80003e50 <get_arg>
80004eec:	2f dd       	sub	sp,-12
80004eee:	f8 ea 00 00 	ld.d	r10,r12[0]
80004ef2:	fa eb 00 00 	st.d	sp[0],r10
80004ef6:	30 08       	mov	r8,0
80004ef8:	e0 8f 03 de 	bral	800056b4 <_vfprintf_r+0x1538>
80004efc:	ee ca ff ff 	sub	r10,r7,-1
80004f00:	10 37       	cp.w	r7,r8
80004f02:	c0 b4       	brge	80004f18 <_vfprintf_r+0xd9c>
80004f04:	fa c9 f9 44 	sub	r9,sp,-1724
80004f08:	14 97       	mov	r7,r10
80004f0a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004f0e:	ec ea fd 88 	ld.d	r10,r6[-632]
80004f12:	fa eb 00 00 	st.d	sp[0],r10
80004f16:	c1 88       	rjmp	80004f46 <_vfprintf_r+0xdca>
80004f18:	41 09       	lddsp	r9,sp[0x40]
80004f1a:	59 f8       	cp.w	r8,31
80004f1c:	e0 89 00 18 	brgt	80004f4c <_vfprintf_r+0xdd0>
80004f20:	f2 e6 00 00 	ld.d	r6,r9[0]
80004f24:	f2 cb ff f8 	sub	r11,r9,-8
80004f28:	fa e7 00 00 	st.d	sp[0],r6
80004f2c:	51 0b       	stdsp	sp[0x40],r11
80004f2e:	fa c6 f9 44 	sub	r6,sp,-1724
80004f32:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f36:	fa e6 00 00 	ld.d	r6,sp[0]
80004f3a:	f2 e7 fd 88 	st.d	r9[-632],r6
80004f3e:	2f f8       	sub	r8,-1
80004f40:	14 97       	mov	r7,r10
80004f42:	fb 48 06 b4 	st.w	sp[1716],r8
80004f46:	40 38       	lddsp	r8,sp[0xc]
80004f48:	e0 8f 03 b6 	bral	800056b4 <_vfprintf_r+0x1538>
80004f4c:	f2 e6 00 00 	ld.d	r6,r9[0]
80004f50:	40 38       	lddsp	r8,sp[0xc]
80004f52:	fa e7 00 00 	st.d	sp[0],r6
80004f56:	2f 89       	sub	r9,-8
80004f58:	14 97       	mov	r7,r10
80004f5a:	51 09       	stdsp	sp[0x40],r9
80004f5c:	e0 8f 03 ac 	bral	800056b4 <_vfprintf_r+0x1538>
80004f60:	ed b5 00 04 	bld	r5,0x4
80004f64:	c1 61       	brne	80004f90 <_vfprintf_r+0xe14>
80004f66:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f6a:	40 3e       	lddsp	lr,sp[0xc]
80004f6c:	58 0e       	cp.w	lr,0
80004f6e:	c0 80       	breq	80004f7e <_vfprintf_r+0xe02>
80004f70:	10 36       	cp.w	r6,r8
80004f72:	c6 74       	brge	80005040 <_vfprintf_r+0xec4>
80004f74:	fa cc f9 44 	sub	r12,sp,-1724
80004f78:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004f7c:	c8 08       	rjmp	8000507c <_vfprintf_r+0xf00>
80004f7e:	ee ca ff ff 	sub	r10,r7,-1
80004f82:	10 37       	cp.w	r7,r8
80004f84:	c7 f4       	brge	80005082 <_vfprintf_r+0xf06>
80004f86:	fa cb f9 44 	sub	r11,sp,-1724
80004f8a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f8e:	c7 68       	rjmp	8000507a <_vfprintf_r+0xefe>
80004f90:	ed b5 00 06 	bld	r5,0x6
80004f94:	c4 a1       	brne	80005028 <_vfprintf_r+0xeac>
80004f96:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f9a:	40 3c       	lddsp	r12,sp[0xc]
80004f9c:	58 0c       	cp.w	r12,0
80004f9e:	c1 d0       	breq	80004fd8 <_vfprintf_r+0xe5c>
80004fa0:	10 36       	cp.w	r6,r8
80004fa2:	c0 64       	brge	80004fae <_vfprintf_r+0xe32>
80004fa4:	fa cb f9 44 	sub	r11,sp,-1724
80004fa8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004fac:	c1 f8       	rjmp	80004fea <_vfprintf_r+0xe6e>
80004fae:	fa c8 f9 50 	sub	r8,sp,-1712
80004fb2:	1a d8       	st.w	--sp,r8
80004fb4:	fa c8 fa b8 	sub	r8,sp,-1352
80004fb8:	1a d8       	st.w	--sp,r8
80004fba:	fa c8 fb b4 	sub	r8,sp,-1100
80004fbe:	1a d8       	st.w	--sp,r8
80004fc0:	fa c8 f9 40 	sub	r8,sp,-1728
80004fc4:	fa c9 ff b4 	sub	r9,sp,-76
80004fc8:	04 9a       	mov	r10,r2
80004fca:	0c 9b       	mov	r11,r6
80004fcc:	08 9c       	mov	r12,r4
80004fce:	fe b0 f7 41 	rcall	80003e50 <get_arg>
80004fd2:	2f dd       	sub	sp,-12
80004fd4:	98 18       	ld.sh	r8,r12[0x2]
80004fd6:	c2 68       	rjmp	80005022 <_vfprintf_r+0xea6>
80004fd8:	ee ca ff ff 	sub	r10,r7,-1
80004fdc:	10 37       	cp.w	r7,r8
80004fde:	c0 94       	brge	80004ff0 <_vfprintf_r+0xe74>
80004fe0:	fa c9 f9 44 	sub	r9,sp,-1724
80004fe4:	14 97       	mov	r7,r10
80004fe6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004fea:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004fee:	c1 a8       	rjmp	80005022 <_vfprintf_r+0xea6>
80004ff0:	41 09       	lddsp	r9,sp[0x40]
80004ff2:	59 f8       	cp.w	r8,31
80004ff4:	e0 89 00 13 	brgt	8000501a <_vfprintf_r+0xe9e>
80004ff8:	f2 cb ff fc 	sub	r11,r9,-4
80004ffc:	51 0b       	stdsp	sp[0x40],r11
80004ffe:	72 09       	ld.w	r9,r9[0x0]
80005000:	fa c6 f9 44 	sub	r6,sp,-1724
80005004:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005008:	2f f8       	sub	r8,-1
8000500a:	f7 49 fd 88 	st.w	r11[-632],r9
8000500e:	fb 48 06 b4 	st.w	sp[1716],r8
80005012:	14 97       	mov	r7,r10
80005014:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005018:	c0 58       	rjmp	80005022 <_vfprintf_r+0xea6>
8000501a:	92 18       	ld.sh	r8,r9[0x2]
8000501c:	14 97       	mov	r7,r10
8000501e:	2f c9       	sub	r9,-4
80005020:	51 09       	stdsp	sp[0x40],r9
80005022:	5c 78       	castu.h	r8
80005024:	50 18       	stdsp	sp[0x4],r8
80005026:	c4 68       	rjmp	800050b2 <_vfprintf_r+0xf36>
80005028:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000502c:	40 3c       	lddsp	r12,sp[0xc]
8000502e:	58 0c       	cp.w	r12,0
80005030:	c1 d0       	breq	8000506a <_vfprintf_r+0xeee>
80005032:	10 36       	cp.w	r6,r8
80005034:	c0 64       	brge	80005040 <_vfprintf_r+0xec4>
80005036:	fa cb f9 44 	sub	r11,sp,-1724
8000503a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000503e:	c1 f8       	rjmp	8000507c <_vfprintf_r+0xf00>
80005040:	fa c8 f9 50 	sub	r8,sp,-1712
80005044:	1a d8       	st.w	--sp,r8
80005046:	fa c8 fa b8 	sub	r8,sp,-1352
8000504a:	0c 9b       	mov	r11,r6
8000504c:	1a d8       	st.w	--sp,r8
8000504e:	fa c8 fb b4 	sub	r8,sp,-1100
80005052:	04 9a       	mov	r10,r2
80005054:	1a d8       	st.w	--sp,r8
80005056:	08 9c       	mov	r12,r4
80005058:	fa c8 f9 40 	sub	r8,sp,-1728
8000505c:	fa c9 ff b4 	sub	r9,sp,-76
80005060:	fe b0 f6 f8 	rcall	80003e50 <get_arg>
80005064:	2f dd       	sub	sp,-12
80005066:	78 0b       	ld.w	r11,r12[0x0]
80005068:	c2 48       	rjmp	800050b0 <_vfprintf_r+0xf34>
8000506a:	ee ca ff ff 	sub	r10,r7,-1
8000506e:	10 37       	cp.w	r7,r8
80005070:	c0 94       	brge	80005082 <_vfprintf_r+0xf06>
80005072:	fa c9 f9 44 	sub	r9,sp,-1724
80005076:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000507a:	14 97       	mov	r7,r10
8000507c:	ec fb fd 88 	ld.w	r11,r6[-632]
80005080:	c1 88       	rjmp	800050b0 <_vfprintf_r+0xf34>
80005082:	41 09       	lddsp	r9,sp[0x40]
80005084:	59 f8       	cp.w	r8,31
80005086:	e0 89 00 11 	brgt	800050a8 <_vfprintf_r+0xf2c>
8000508a:	f2 cb ff fc 	sub	r11,r9,-4
8000508e:	51 0b       	stdsp	sp[0x40],r11
80005090:	fa c6 f9 44 	sub	r6,sp,-1724
80005094:	72 0b       	ld.w	r11,r9[0x0]
80005096:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000509a:	f3 4b fd 88 	st.w	r9[-632],r11
8000509e:	2f f8       	sub	r8,-1
800050a0:	14 97       	mov	r7,r10
800050a2:	fb 48 06 b4 	st.w	sp[1716],r8
800050a6:	c0 58       	rjmp	800050b0 <_vfprintf_r+0xf34>
800050a8:	72 0b       	ld.w	r11,r9[0x0]
800050aa:	14 97       	mov	r7,r10
800050ac:	2f c9       	sub	r9,-4
800050ae:	51 09       	stdsp	sp[0x40],r9
800050b0:	50 1b       	stdsp	sp[0x4],r11
800050b2:	30 0e       	mov	lr,0
800050b4:	50 0e       	stdsp	sp[0x0],lr
800050b6:	1c 98       	mov	r8,lr
800050b8:	e0 8f 02 fe 	bral	800056b4 <_vfprintf_r+0x1538>
800050bc:	50 a7       	stdsp	sp[0x28],r7
800050be:	50 80       	stdsp	sp[0x20],r0
800050c0:	0c 97       	mov	r7,r6
800050c2:	04 94       	mov	r4,r2
800050c4:	06 96       	mov	r6,r3
800050c6:	02 92       	mov	r2,r1
800050c8:	40 93       	lddsp	r3,sp[0x24]
800050ca:	40 41       	lddsp	r1,sp[0x10]
800050cc:	0e 99       	mov	r9,r7
800050ce:	fa f8 06 b4 	ld.w	r8,sp[1716]
800050d2:	40 3c       	lddsp	r12,sp[0xc]
800050d4:	58 0c       	cp.w	r12,0
800050d6:	c1 d0       	breq	80005110 <_vfprintf_r+0xf94>
800050d8:	10 36       	cp.w	r6,r8
800050da:	c0 64       	brge	800050e6 <_vfprintf_r+0xf6a>
800050dc:	fa cb f9 44 	sub	r11,sp,-1724
800050e0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050e4:	c1 d8       	rjmp	8000511e <_vfprintf_r+0xfa2>
800050e6:	fa c8 f9 50 	sub	r8,sp,-1712
800050ea:	1a d8       	st.w	--sp,r8
800050ec:	fa c8 fa b8 	sub	r8,sp,-1352
800050f0:	1a d8       	st.w	--sp,r8
800050f2:	fa c8 fb b4 	sub	r8,sp,-1100
800050f6:	1a d8       	st.w	--sp,r8
800050f8:	fa c9 ff b4 	sub	r9,sp,-76
800050fc:	fa c8 f9 40 	sub	r8,sp,-1728
80005100:	04 9a       	mov	r10,r2
80005102:	0c 9b       	mov	r11,r6
80005104:	08 9c       	mov	r12,r4
80005106:	fe b0 f6 a5 	rcall	80003e50 <get_arg>
8000510a:	2f dd       	sub	sp,-12
8000510c:	78 09       	ld.w	r9,r12[0x0]
8000510e:	c2 18       	rjmp	80005150 <_vfprintf_r+0xfd4>
80005110:	2f f7       	sub	r7,-1
80005112:	10 39       	cp.w	r9,r8
80005114:	c0 84       	brge	80005124 <_vfprintf_r+0xfa8>
80005116:	fa ca f9 44 	sub	r10,sp,-1724
8000511a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000511e:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005122:	c1 78       	rjmp	80005150 <_vfprintf_r+0xfd4>
80005124:	41 09       	lddsp	r9,sp[0x40]
80005126:	59 f8       	cp.w	r8,31
80005128:	e0 89 00 10 	brgt	80005148 <_vfprintf_r+0xfcc>
8000512c:	f2 ca ff fc 	sub	r10,r9,-4
80005130:	51 0a       	stdsp	sp[0x40],r10
80005132:	fa c6 f9 44 	sub	r6,sp,-1724
80005136:	72 09       	ld.w	r9,r9[0x0]
80005138:	ec 08 00 3a 	add	r10,r6,r8<<0x3
8000513c:	f5 49 fd 88 	st.w	r10[-632],r9
80005140:	2f f8       	sub	r8,-1
80005142:	fb 48 06 b4 	st.w	sp[1716],r8
80005146:	c0 58       	rjmp	80005150 <_vfprintf_r+0xfd4>
80005148:	f2 c8 ff fc 	sub	r8,r9,-4
8000514c:	51 08       	stdsp	sp[0x40],r8
8000514e:	72 09       	ld.w	r9,r9[0x0]
80005150:	33 08       	mov	r8,48
80005152:	fb 68 06 b8 	st.b	sp[1720],r8
80005156:	37 88       	mov	r8,120
80005158:	30 0e       	mov	lr,0
8000515a:	fb 68 06 b9 	st.b	sp[1721],r8
8000515e:	fe cc b6 4e 	sub	r12,pc,-18866
80005162:	50 19       	stdsp	sp[0x4],r9
80005164:	a1 b5       	sbr	r5,0x1
80005166:	50 0e       	stdsp	sp[0x0],lr
80005168:	50 dc       	stdsp	sp[0x34],r12
8000516a:	30 28       	mov	r8,2
8000516c:	37 80       	mov	r0,120
8000516e:	e0 8f 02 a3 	bral	800056b4 <_vfprintf_r+0x1538>
80005172:	50 a7       	stdsp	sp[0x28],r7
80005174:	50 80       	stdsp	sp[0x20],r0
80005176:	10 90       	mov	r0,r8
80005178:	30 08       	mov	r8,0
8000517a:	fb 68 06 bb 	st.b	sp[1723],r8
8000517e:	0c 97       	mov	r7,r6
80005180:	04 94       	mov	r4,r2
80005182:	06 96       	mov	r6,r3
80005184:	02 92       	mov	r2,r1
80005186:	40 93       	lddsp	r3,sp[0x24]
80005188:	40 41       	lddsp	r1,sp[0x10]
8000518a:	0e 99       	mov	r9,r7
8000518c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005190:	40 3b       	lddsp	r11,sp[0xc]
80005192:	58 0b       	cp.w	r11,0
80005194:	c1 d0       	breq	800051ce <_vfprintf_r+0x1052>
80005196:	10 36       	cp.w	r6,r8
80005198:	c0 64       	brge	800051a4 <_vfprintf_r+0x1028>
8000519a:	fa ca f9 44 	sub	r10,sp,-1724
8000519e:	f4 06 00 36 	add	r6,r10,r6<<0x3
800051a2:	c1 d8       	rjmp	800051dc <_vfprintf_r+0x1060>
800051a4:	fa c8 f9 50 	sub	r8,sp,-1712
800051a8:	1a d8       	st.w	--sp,r8
800051aa:	fa c8 fa b8 	sub	r8,sp,-1352
800051ae:	1a d8       	st.w	--sp,r8
800051b0:	fa c8 fb b4 	sub	r8,sp,-1100
800051b4:	0c 9b       	mov	r11,r6
800051b6:	1a d8       	st.w	--sp,r8
800051b8:	04 9a       	mov	r10,r2
800051ba:	fa c8 f9 40 	sub	r8,sp,-1728
800051be:	fa c9 ff b4 	sub	r9,sp,-76
800051c2:	08 9c       	mov	r12,r4
800051c4:	fe b0 f6 46 	rcall	80003e50 <get_arg>
800051c8:	2f dd       	sub	sp,-12
800051ca:	78 06       	ld.w	r6,r12[0x0]
800051cc:	c2 08       	rjmp	8000520c <_vfprintf_r+0x1090>
800051ce:	2f f7       	sub	r7,-1
800051d0:	10 39       	cp.w	r9,r8
800051d2:	c0 84       	brge	800051e2 <_vfprintf_r+0x1066>
800051d4:	fa c9 f9 44 	sub	r9,sp,-1724
800051d8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800051dc:	ec f6 fd 88 	ld.w	r6,r6[-632]
800051e0:	c1 68       	rjmp	8000520c <_vfprintf_r+0x1090>
800051e2:	41 09       	lddsp	r9,sp[0x40]
800051e4:	59 f8       	cp.w	r8,31
800051e6:	e0 89 00 10 	brgt	80005206 <_vfprintf_r+0x108a>
800051ea:	f2 ca ff fc 	sub	r10,r9,-4
800051ee:	51 0a       	stdsp	sp[0x40],r10
800051f0:	72 06       	ld.w	r6,r9[0x0]
800051f2:	fa ce f9 44 	sub	lr,sp,-1724
800051f6:	fc 08 00 39 	add	r9,lr,r8<<0x3
800051fa:	f3 46 fd 88 	st.w	r9[-632],r6
800051fe:	2f f8       	sub	r8,-1
80005200:	fb 48 06 b4 	st.w	sp[1716],r8
80005204:	c0 48       	rjmp	8000520c <_vfprintf_r+0x1090>
80005206:	72 06       	ld.w	r6,r9[0x0]
80005208:	2f c9       	sub	r9,-4
8000520a:	51 09       	stdsp	sp[0x40],r9
8000520c:	40 2c       	lddsp	r12,sp[0x8]
8000520e:	58 0c       	cp.w	r12,0
80005210:	c1 05       	brlt	80005230 <_vfprintf_r+0x10b4>
80005212:	18 9a       	mov	r10,r12
80005214:	30 0b       	mov	r11,0
80005216:	0c 9c       	mov	r12,r6
80005218:	e0 a0 14 58 	rcall	80007ac8 <memchr>
8000521c:	e0 80 02 df 	breq	800057da <_vfprintf_r+0x165e>
80005220:	f8 06 01 02 	sub	r2,r12,r6
80005224:	40 2b       	lddsp	r11,sp[0x8]
80005226:	16 32       	cp.w	r2,r11
80005228:	e0 89 02 d9 	brgt	800057da <_vfprintf_r+0x165e>
8000522c:	e0 8f 02 d4 	bral	800057d4 <_vfprintf_r+0x1658>
80005230:	30 0a       	mov	r10,0
80005232:	0c 9c       	mov	r12,r6
80005234:	50 2a       	stdsp	sp[0x8],r10
80005236:	e0 a0 19 2b 	rcall	8000848c <strlen>
8000523a:	18 92       	mov	r2,r12
8000523c:	e0 8f 02 d2 	bral	800057e0 <_vfprintf_r+0x1664>
80005240:	50 a7       	stdsp	sp[0x28],r7
80005242:	50 80       	stdsp	sp[0x20],r0
80005244:	0c 97       	mov	r7,r6
80005246:	04 94       	mov	r4,r2
80005248:	06 96       	mov	r6,r3
8000524a:	02 92       	mov	r2,r1
8000524c:	40 93       	lddsp	r3,sp[0x24]
8000524e:	10 90       	mov	r0,r8
80005250:	40 41       	lddsp	r1,sp[0x10]
80005252:	a5 a5       	sbr	r5,0x4
80005254:	c0 a8       	rjmp	80005268 <_vfprintf_r+0x10ec>
80005256:	50 a7       	stdsp	sp[0x28],r7
80005258:	50 80       	stdsp	sp[0x20],r0
8000525a:	0c 97       	mov	r7,r6
8000525c:	04 94       	mov	r4,r2
8000525e:	06 96       	mov	r6,r3
80005260:	02 92       	mov	r2,r1
80005262:	40 93       	lddsp	r3,sp[0x24]
80005264:	10 90       	mov	r0,r8
80005266:	40 41       	lddsp	r1,sp[0x10]
80005268:	ed b5 00 05 	bld	r5,0x5
8000526c:	c5 61       	brne	80005318 <_vfprintf_r+0x119c>
8000526e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005272:	40 39       	lddsp	r9,sp[0xc]
80005274:	58 09       	cp.w	r9,0
80005276:	c2 10       	breq	800052b8 <_vfprintf_r+0x113c>
80005278:	10 36       	cp.w	r6,r8
8000527a:	c0 74       	brge	80005288 <_vfprintf_r+0x110c>
8000527c:	fa c8 f9 44 	sub	r8,sp,-1724
80005280:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005284:	c2 38       	rjmp	800052ca <_vfprintf_r+0x114e>
80005286:	d7 03       	nop
80005288:	fa c8 f9 50 	sub	r8,sp,-1712
8000528c:	1a d8       	st.w	--sp,r8
8000528e:	fa c8 fa b8 	sub	r8,sp,-1352
80005292:	1a d8       	st.w	--sp,r8
80005294:	fa c8 fb b4 	sub	r8,sp,-1100
80005298:	1a d8       	st.w	--sp,r8
8000529a:	fa c8 f9 40 	sub	r8,sp,-1728
8000529e:	fa c9 ff b4 	sub	r9,sp,-76
800052a2:	04 9a       	mov	r10,r2
800052a4:	0c 9b       	mov	r11,r6
800052a6:	08 9c       	mov	r12,r4
800052a8:	fe b0 f5 d4 	rcall	80003e50 <get_arg>
800052ac:	2f dd       	sub	sp,-12
800052ae:	f8 e8 00 00 	ld.d	r8,r12[0]
800052b2:	fa e9 00 00 	st.d	sp[0],r8
800052b6:	c2 e8       	rjmp	80005312 <_vfprintf_r+0x1196>
800052b8:	ee ca ff ff 	sub	r10,r7,-1
800052bc:	10 37       	cp.w	r7,r8
800052be:	c0 b4       	brge	800052d4 <_vfprintf_r+0x1158>
800052c0:	fa c8 f9 44 	sub	r8,sp,-1724
800052c4:	14 97       	mov	r7,r10
800052c6:	f0 06 00 36 	add	r6,r8,r6<<0x3
800052ca:	ec ea fd 88 	ld.d	r10,r6[-632]
800052ce:	fa eb 00 00 	st.d	sp[0],r10
800052d2:	c2 08       	rjmp	80005312 <_vfprintf_r+0x1196>
800052d4:	41 09       	lddsp	r9,sp[0x40]
800052d6:	59 f8       	cp.w	r8,31
800052d8:	e0 89 00 16 	brgt	80005304 <_vfprintf_r+0x1188>
800052dc:	f2 e6 00 00 	ld.d	r6,r9[0]
800052e0:	f2 cb ff f8 	sub	r11,r9,-8
800052e4:	fa e7 00 00 	st.d	sp[0],r6
800052e8:	51 0b       	stdsp	sp[0x40],r11
800052ea:	fa c6 f9 44 	sub	r6,sp,-1724
800052ee:	ec 08 00 39 	add	r9,r6,r8<<0x3
800052f2:	fa e6 00 00 	ld.d	r6,sp[0]
800052f6:	f2 e7 fd 88 	st.d	r9[-632],r6
800052fa:	2f f8       	sub	r8,-1
800052fc:	14 97       	mov	r7,r10
800052fe:	fb 48 06 b4 	st.w	sp[1716],r8
80005302:	c0 88       	rjmp	80005312 <_vfprintf_r+0x1196>
80005304:	f2 e6 00 00 	ld.d	r6,r9[0]
80005308:	2f 89       	sub	r9,-8
8000530a:	fa e7 00 00 	st.d	sp[0],r6
8000530e:	51 09       	stdsp	sp[0x40],r9
80005310:	14 97       	mov	r7,r10
80005312:	30 18       	mov	r8,1
80005314:	e0 8f 01 d0 	bral	800056b4 <_vfprintf_r+0x1538>
80005318:	ed b5 00 04 	bld	r5,0x4
8000531c:	c1 61       	brne	80005348 <_vfprintf_r+0x11cc>
8000531e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005322:	40 3e       	lddsp	lr,sp[0xc]
80005324:	58 0e       	cp.w	lr,0
80005326:	c0 80       	breq	80005336 <_vfprintf_r+0x11ba>
80005328:	10 36       	cp.w	r6,r8
8000532a:	c6 74       	brge	800053f8 <_vfprintf_r+0x127c>
8000532c:	fa cc f9 44 	sub	r12,sp,-1724
80005330:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005334:	c8 08       	rjmp	80005434 <_vfprintf_r+0x12b8>
80005336:	ee ca ff ff 	sub	r10,r7,-1
8000533a:	10 37       	cp.w	r7,r8
8000533c:	c7 f4       	brge	8000543a <_vfprintf_r+0x12be>
8000533e:	fa cb f9 44 	sub	r11,sp,-1724
80005342:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005346:	c7 68       	rjmp	80005432 <_vfprintf_r+0x12b6>
80005348:	ed b5 00 06 	bld	r5,0x6
8000534c:	c4 a1       	brne	800053e0 <_vfprintf_r+0x1264>
8000534e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005352:	40 3c       	lddsp	r12,sp[0xc]
80005354:	58 0c       	cp.w	r12,0
80005356:	c1 d0       	breq	80005390 <_vfprintf_r+0x1214>
80005358:	10 36       	cp.w	r6,r8
8000535a:	c0 64       	brge	80005366 <_vfprintf_r+0x11ea>
8000535c:	fa cb f9 44 	sub	r11,sp,-1724
80005360:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005364:	c1 f8       	rjmp	800053a2 <_vfprintf_r+0x1226>
80005366:	fa c8 f9 50 	sub	r8,sp,-1712
8000536a:	1a d8       	st.w	--sp,r8
8000536c:	fa c8 fa b8 	sub	r8,sp,-1352
80005370:	1a d8       	st.w	--sp,r8
80005372:	fa c8 fb b4 	sub	r8,sp,-1100
80005376:	1a d8       	st.w	--sp,r8
80005378:	fa c8 f9 40 	sub	r8,sp,-1728
8000537c:	fa c9 ff b4 	sub	r9,sp,-76
80005380:	04 9a       	mov	r10,r2
80005382:	0c 9b       	mov	r11,r6
80005384:	08 9c       	mov	r12,r4
80005386:	fe b0 f5 65 	rcall	80003e50 <get_arg>
8000538a:	2f dd       	sub	sp,-12
8000538c:	98 18       	ld.sh	r8,r12[0x2]
8000538e:	c2 68       	rjmp	800053da <_vfprintf_r+0x125e>
80005390:	ee ca ff ff 	sub	r10,r7,-1
80005394:	10 37       	cp.w	r7,r8
80005396:	c0 94       	brge	800053a8 <_vfprintf_r+0x122c>
80005398:	fa c9 f9 44 	sub	r9,sp,-1724
8000539c:	14 97       	mov	r7,r10
8000539e:	f2 06 00 36 	add	r6,r9,r6<<0x3
800053a2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800053a6:	c1 a8       	rjmp	800053da <_vfprintf_r+0x125e>
800053a8:	41 09       	lddsp	r9,sp[0x40]
800053aa:	59 f8       	cp.w	r8,31
800053ac:	e0 89 00 13 	brgt	800053d2 <_vfprintf_r+0x1256>
800053b0:	f2 cb ff fc 	sub	r11,r9,-4
800053b4:	51 0b       	stdsp	sp[0x40],r11
800053b6:	72 09       	ld.w	r9,r9[0x0]
800053b8:	fa c6 f9 44 	sub	r6,sp,-1724
800053bc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800053c0:	2f f8       	sub	r8,-1
800053c2:	f7 49 fd 88 	st.w	r11[-632],r9
800053c6:	fb 48 06 b4 	st.w	sp[1716],r8
800053ca:	14 97       	mov	r7,r10
800053cc:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800053d0:	c0 58       	rjmp	800053da <_vfprintf_r+0x125e>
800053d2:	92 18       	ld.sh	r8,r9[0x2]
800053d4:	14 97       	mov	r7,r10
800053d6:	2f c9       	sub	r9,-4
800053d8:	51 09       	stdsp	sp[0x40],r9
800053da:	5c 78       	castu.h	r8
800053dc:	50 18       	stdsp	sp[0x4],r8
800053de:	c4 68       	rjmp	8000546a <_vfprintf_r+0x12ee>
800053e0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053e4:	40 3c       	lddsp	r12,sp[0xc]
800053e6:	58 0c       	cp.w	r12,0
800053e8:	c1 d0       	breq	80005422 <_vfprintf_r+0x12a6>
800053ea:	10 36       	cp.w	r6,r8
800053ec:	c0 64       	brge	800053f8 <_vfprintf_r+0x127c>
800053ee:	fa cb f9 44 	sub	r11,sp,-1724
800053f2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800053f6:	c1 f8       	rjmp	80005434 <_vfprintf_r+0x12b8>
800053f8:	fa c8 f9 50 	sub	r8,sp,-1712
800053fc:	1a d8       	st.w	--sp,r8
800053fe:	fa c8 fa b8 	sub	r8,sp,-1352
80005402:	0c 9b       	mov	r11,r6
80005404:	1a d8       	st.w	--sp,r8
80005406:	fa c8 fb b4 	sub	r8,sp,-1100
8000540a:	04 9a       	mov	r10,r2
8000540c:	1a d8       	st.w	--sp,r8
8000540e:	08 9c       	mov	r12,r4
80005410:	fa c8 f9 40 	sub	r8,sp,-1728
80005414:	fa c9 ff b4 	sub	r9,sp,-76
80005418:	fe b0 f5 1c 	rcall	80003e50 <get_arg>
8000541c:	2f dd       	sub	sp,-12
8000541e:	78 0b       	ld.w	r11,r12[0x0]
80005420:	c2 48       	rjmp	80005468 <_vfprintf_r+0x12ec>
80005422:	ee ca ff ff 	sub	r10,r7,-1
80005426:	10 37       	cp.w	r7,r8
80005428:	c0 94       	brge	8000543a <_vfprintf_r+0x12be>
8000542a:	fa c9 f9 44 	sub	r9,sp,-1724
8000542e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005432:	14 97       	mov	r7,r10
80005434:	ec fb fd 88 	ld.w	r11,r6[-632]
80005438:	c1 88       	rjmp	80005468 <_vfprintf_r+0x12ec>
8000543a:	41 09       	lddsp	r9,sp[0x40]
8000543c:	59 f8       	cp.w	r8,31
8000543e:	e0 89 00 11 	brgt	80005460 <_vfprintf_r+0x12e4>
80005442:	f2 cb ff fc 	sub	r11,r9,-4
80005446:	51 0b       	stdsp	sp[0x40],r11
80005448:	fa c6 f9 44 	sub	r6,sp,-1724
8000544c:	72 0b       	ld.w	r11,r9[0x0]
8000544e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005452:	f3 4b fd 88 	st.w	r9[-632],r11
80005456:	2f f8       	sub	r8,-1
80005458:	14 97       	mov	r7,r10
8000545a:	fb 48 06 b4 	st.w	sp[1716],r8
8000545e:	c0 58       	rjmp	80005468 <_vfprintf_r+0x12ec>
80005460:	72 0b       	ld.w	r11,r9[0x0]
80005462:	14 97       	mov	r7,r10
80005464:	2f c9       	sub	r9,-4
80005466:	51 09       	stdsp	sp[0x40],r9
80005468:	50 1b       	stdsp	sp[0x4],r11
8000546a:	30 0e       	mov	lr,0
8000546c:	30 18       	mov	r8,1
8000546e:	50 0e       	stdsp	sp[0x0],lr
80005470:	c2 29       	rjmp	800056b4 <_vfprintf_r+0x1538>
80005472:	50 a7       	stdsp	sp[0x28],r7
80005474:	50 80       	stdsp	sp[0x20],r0
80005476:	0c 97       	mov	r7,r6
80005478:	04 94       	mov	r4,r2
8000547a:	06 96       	mov	r6,r3
8000547c:	02 92       	mov	r2,r1
8000547e:	fe cc b9 6e 	sub	r12,pc,-18066
80005482:	40 93       	lddsp	r3,sp[0x24]
80005484:	10 90       	mov	r0,r8
80005486:	40 41       	lddsp	r1,sp[0x10]
80005488:	50 dc       	stdsp	sp[0x34],r12
8000548a:	ed b5 00 05 	bld	r5,0x5
8000548e:	c5 51       	brne	80005538 <_vfprintf_r+0x13bc>
80005490:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005494:	40 3b       	lddsp	r11,sp[0xc]
80005496:	58 0b       	cp.w	r11,0
80005498:	c2 20       	breq	800054dc <_vfprintf_r+0x1360>
8000549a:	10 36       	cp.w	r6,r8
8000549c:	c0 a4       	brge	800054b0 <_vfprintf_r+0x1334>
8000549e:	fa ca f9 44 	sub	r10,sp,-1724
800054a2:	f4 06 00 36 	add	r6,r10,r6<<0x3
800054a6:	ec e8 fd 88 	ld.d	r8,r6[-632]
800054aa:	fa e9 00 00 	st.d	sp[0],r8
800054ae:	cf 28       	rjmp	80005692 <_vfprintf_r+0x1516>
800054b0:	fa c8 f9 50 	sub	r8,sp,-1712
800054b4:	1a d8       	st.w	--sp,r8
800054b6:	fa c8 fa b8 	sub	r8,sp,-1352
800054ba:	04 9a       	mov	r10,r2
800054bc:	1a d8       	st.w	--sp,r8
800054be:	0c 9b       	mov	r11,r6
800054c0:	fa c8 fb b4 	sub	r8,sp,-1100
800054c4:	08 9c       	mov	r12,r4
800054c6:	1a d8       	st.w	--sp,r8
800054c8:	fa c8 f9 40 	sub	r8,sp,-1728
800054cc:	fa c9 ff b4 	sub	r9,sp,-76
800054d0:	fe b0 f4 c0 	rcall	80003e50 <get_arg>
800054d4:	2f dd       	sub	sp,-12
800054d6:	f8 ea 00 00 	ld.d	r10,r12[0]
800054da:	c0 c8       	rjmp	800054f2 <_vfprintf_r+0x1376>
800054dc:	ee ca ff ff 	sub	r10,r7,-1
800054e0:	10 37       	cp.w	r7,r8
800054e2:	c0 b4       	brge	800054f8 <_vfprintf_r+0x137c>
800054e4:	fa c9 f9 44 	sub	r9,sp,-1724
800054e8:	14 97       	mov	r7,r10
800054ea:	f2 06 00 36 	add	r6,r9,r6<<0x3
800054ee:	ec ea fd 88 	ld.d	r10,r6[-632]
800054f2:	fa eb 00 00 	st.d	sp[0],r10
800054f6:	cc e8       	rjmp	80005692 <_vfprintf_r+0x1516>
800054f8:	41 09       	lddsp	r9,sp[0x40]
800054fa:	59 f8       	cp.w	r8,31
800054fc:	e0 89 00 16 	brgt	80005528 <_vfprintf_r+0x13ac>
80005500:	f2 e6 00 00 	ld.d	r6,r9[0]
80005504:	f2 cb ff f8 	sub	r11,r9,-8
80005508:	fa e7 00 00 	st.d	sp[0],r6
8000550c:	51 0b       	stdsp	sp[0x40],r11
8000550e:	fa c6 f9 44 	sub	r6,sp,-1724
80005512:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005516:	fa e6 00 00 	ld.d	r6,sp[0]
8000551a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000551e:	2f f8       	sub	r8,-1
80005520:	14 97       	mov	r7,r10
80005522:	fb 48 06 b4 	st.w	sp[1716],r8
80005526:	cb 68       	rjmp	80005692 <_vfprintf_r+0x1516>
80005528:	f2 e6 00 00 	ld.d	r6,r9[0]
8000552c:	2f 89       	sub	r9,-8
8000552e:	fa e7 00 00 	st.d	sp[0],r6
80005532:	51 09       	stdsp	sp[0x40],r9
80005534:	14 97       	mov	r7,r10
80005536:	ca e8       	rjmp	80005692 <_vfprintf_r+0x1516>
80005538:	ed b5 00 04 	bld	r5,0x4
8000553c:	c1 71       	brne	8000556a <_vfprintf_r+0x13ee>
8000553e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005542:	40 3e       	lddsp	lr,sp[0xc]
80005544:	58 0e       	cp.w	lr,0
80005546:	c0 80       	breq	80005556 <_vfprintf_r+0x13da>
80005548:	10 36       	cp.w	r6,r8
8000554a:	c6 94       	brge	8000561c <_vfprintf_r+0x14a0>
8000554c:	fa cc f9 44 	sub	r12,sp,-1724
80005550:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005554:	c8 28       	rjmp	80005658 <_vfprintf_r+0x14dc>
80005556:	ee ca ff ff 	sub	r10,r7,-1
8000555a:	10 37       	cp.w	r7,r8
8000555c:	e0 84 00 81 	brge	8000565e <_vfprintf_r+0x14e2>
80005560:	fa cb f9 44 	sub	r11,sp,-1724
80005564:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005568:	c7 78       	rjmp	80005656 <_vfprintf_r+0x14da>
8000556a:	ed b5 00 06 	bld	r5,0x6
8000556e:	c4 b1       	brne	80005604 <_vfprintf_r+0x1488>
80005570:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005574:	40 3c       	lddsp	r12,sp[0xc]
80005576:	58 0c       	cp.w	r12,0
80005578:	c1 d0       	breq	800055b2 <_vfprintf_r+0x1436>
8000557a:	10 36       	cp.w	r6,r8
8000557c:	c0 64       	brge	80005588 <_vfprintf_r+0x140c>
8000557e:	fa cb f9 44 	sub	r11,sp,-1724
80005582:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005586:	c1 f8       	rjmp	800055c4 <_vfprintf_r+0x1448>
80005588:	fa c8 f9 50 	sub	r8,sp,-1712
8000558c:	1a d8       	st.w	--sp,r8
8000558e:	fa c8 fa b8 	sub	r8,sp,-1352
80005592:	1a d8       	st.w	--sp,r8
80005594:	fa c8 fb b4 	sub	r8,sp,-1100
80005598:	1a d8       	st.w	--sp,r8
8000559a:	fa c8 f9 40 	sub	r8,sp,-1728
8000559e:	fa c9 ff b4 	sub	r9,sp,-76
800055a2:	04 9a       	mov	r10,r2
800055a4:	0c 9b       	mov	r11,r6
800055a6:	08 9c       	mov	r12,r4
800055a8:	fe b0 f4 54 	rcall	80003e50 <get_arg>
800055ac:	2f dd       	sub	sp,-12
800055ae:	98 18       	ld.sh	r8,r12[0x2]
800055b0:	c2 78       	rjmp	800055fe <_vfprintf_r+0x1482>
800055b2:	ee ca ff ff 	sub	r10,r7,-1
800055b6:	10 37       	cp.w	r7,r8
800055b8:	c0 a4       	brge	800055cc <_vfprintf_r+0x1450>
800055ba:	fa c9 f9 44 	sub	r9,sp,-1724
800055be:	14 97       	mov	r7,r10
800055c0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800055c4:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800055c8:	c1 b8       	rjmp	800055fe <_vfprintf_r+0x1482>
800055ca:	d7 03       	nop
800055cc:	41 09       	lddsp	r9,sp[0x40]
800055ce:	59 f8       	cp.w	r8,31
800055d0:	e0 89 00 13 	brgt	800055f6 <_vfprintf_r+0x147a>
800055d4:	f2 cb ff fc 	sub	r11,r9,-4
800055d8:	51 0b       	stdsp	sp[0x40],r11
800055da:	72 09       	ld.w	r9,r9[0x0]
800055dc:	fa c6 f9 44 	sub	r6,sp,-1724
800055e0:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800055e4:	2f f8       	sub	r8,-1
800055e6:	f7 49 fd 88 	st.w	r11[-632],r9
800055ea:	fb 48 06 b4 	st.w	sp[1716],r8
800055ee:	14 97       	mov	r7,r10
800055f0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800055f4:	c0 58       	rjmp	800055fe <_vfprintf_r+0x1482>
800055f6:	92 18       	ld.sh	r8,r9[0x2]
800055f8:	14 97       	mov	r7,r10
800055fa:	2f c9       	sub	r9,-4
800055fc:	51 09       	stdsp	sp[0x40],r9
800055fe:	5c 78       	castu.h	r8
80005600:	50 18       	stdsp	sp[0x4],r8
80005602:	c4 68       	rjmp	8000568e <_vfprintf_r+0x1512>
80005604:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005608:	40 3c       	lddsp	r12,sp[0xc]
8000560a:	58 0c       	cp.w	r12,0
8000560c:	c1 d0       	breq	80005646 <_vfprintf_r+0x14ca>
8000560e:	10 36       	cp.w	r6,r8
80005610:	c0 64       	brge	8000561c <_vfprintf_r+0x14a0>
80005612:	fa cb f9 44 	sub	r11,sp,-1724
80005616:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000561a:	c1 f8       	rjmp	80005658 <_vfprintf_r+0x14dc>
8000561c:	fa c8 f9 50 	sub	r8,sp,-1712
80005620:	1a d8       	st.w	--sp,r8
80005622:	fa c8 fa b8 	sub	r8,sp,-1352
80005626:	0c 9b       	mov	r11,r6
80005628:	1a d8       	st.w	--sp,r8
8000562a:	fa c8 fb b4 	sub	r8,sp,-1100
8000562e:	04 9a       	mov	r10,r2
80005630:	1a d8       	st.w	--sp,r8
80005632:	08 9c       	mov	r12,r4
80005634:	fa c8 f9 40 	sub	r8,sp,-1728
80005638:	fa c9 ff b4 	sub	r9,sp,-76
8000563c:	fe b0 f4 0a 	rcall	80003e50 <get_arg>
80005640:	2f dd       	sub	sp,-12
80005642:	78 0b       	ld.w	r11,r12[0x0]
80005644:	c2 48       	rjmp	8000568c <_vfprintf_r+0x1510>
80005646:	ee ca ff ff 	sub	r10,r7,-1
8000564a:	10 37       	cp.w	r7,r8
8000564c:	c0 94       	brge	8000565e <_vfprintf_r+0x14e2>
8000564e:	fa c9 f9 44 	sub	r9,sp,-1724
80005652:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005656:	14 97       	mov	r7,r10
80005658:	ec fb fd 88 	ld.w	r11,r6[-632]
8000565c:	c1 88       	rjmp	8000568c <_vfprintf_r+0x1510>
8000565e:	41 09       	lddsp	r9,sp[0x40]
80005660:	59 f8       	cp.w	r8,31
80005662:	e0 89 00 11 	brgt	80005684 <_vfprintf_r+0x1508>
80005666:	f2 cb ff fc 	sub	r11,r9,-4
8000566a:	51 0b       	stdsp	sp[0x40],r11
8000566c:	fa c6 f9 44 	sub	r6,sp,-1724
80005670:	72 0b       	ld.w	r11,r9[0x0]
80005672:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005676:	f3 4b fd 88 	st.w	r9[-632],r11
8000567a:	2f f8       	sub	r8,-1
8000567c:	14 97       	mov	r7,r10
8000567e:	fb 48 06 b4 	st.w	sp[1716],r8
80005682:	c0 58       	rjmp	8000568c <_vfprintf_r+0x1510>
80005684:	72 0b       	ld.w	r11,r9[0x0]
80005686:	14 97       	mov	r7,r10
80005688:	2f c9       	sub	r9,-4
8000568a:	51 09       	stdsp	sp[0x40],r9
8000568c:	50 1b       	stdsp	sp[0x4],r11
8000568e:	30 0e       	mov	lr,0
80005690:	50 0e       	stdsp	sp[0x0],lr
80005692:	40 08       	lddsp	r8,sp[0x0]
80005694:	40 1c       	lddsp	r12,sp[0x4]
80005696:	18 48       	or	r8,r12
80005698:	5f 19       	srne	r9
8000569a:	0a 98       	mov	r8,r5
8000569c:	eb e9 00 09 	and	r9,r5,r9
800056a0:	a1 b8       	sbr	r8,0x1
800056a2:	58 09       	cp.w	r9,0
800056a4:	c0 70       	breq	800056b2 <_vfprintf_r+0x1536>
800056a6:	10 95       	mov	r5,r8
800056a8:	fb 60 06 b9 	st.b	sp[1721],r0
800056ac:	33 08       	mov	r8,48
800056ae:	fb 68 06 b8 	st.b	sp[1720],r8
800056b2:	30 28       	mov	r8,2
800056b4:	30 09       	mov	r9,0
800056b6:	fb 69 06 bb 	st.b	sp[1723],r9
800056ba:	0a 99       	mov	r9,r5
800056bc:	a7 d9       	cbr	r9,0x7
800056be:	40 2b       	lddsp	r11,sp[0x8]
800056c0:	40 16       	lddsp	r6,sp[0x4]
800056c2:	58 0b       	cp.w	r11,0
800056c4:	5f 1a       	srne	r10
800056c6:	f2 05 17 40 	movge	r5,r9
800056ca:	fa c2 f9 78 	sub	r2,sp,-1672
800056ce:	40 09       	lddsp	r9,sp[0x0]
800056d0:	0c 49       	or	r9,r6
800056d2:	5f 19       	srne	r9
800056d4:	f5 e9 10 09 	or	r9,r10,r9
800056d8:	c5 c0       	breq	80005790 <_vfprintf_r+0x1614>
800056da:	30 19       	mov	r9,1
800056dc:	f2 08 18 00 	cp.b	r8,r9
800056e0:	c0 60       	breq	800056ec <_vfprintf_r+0x1570>
800056e2:	30 29       	mov	r9,2
800056e4:	f2 08 18 00 	cp.b	r8,r9
800056e8:	c0 41       	brne	800056f0 <_vfprintf_r+0x1574>
800056ea:	c3 c8       	rjmp	80005762 <_vfprintf_r+0x15e6>
800056ec:	04 96       	mov	r6,r2
800056ee:	c3 08       	rjmp	8000574e <_vfprintf_r+0x15d2>
800056f0:	04 96       	mov	r6,r2
800056f2:	fa e8 00 00 	ld.d	r8,sp[0]
800056f6:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800056fa:	2d 0a       	sub	r10,-48
800056fc:	0c fa       	st.b	--r6,r10
800056fe:	f0 0b 16 03 	lsr	r11,r8,0x3
80005702:	f2 0c 16 03 	lsr	r12,r9,0x3
80005706:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000570a:	18 99       	mov	r9,r12
8000570c:	16 98       	mov	r8,r11
8000570e:	58 08       	cp.w	r8,0
80005710:	5c 29       	cpc	r9
80005712:	cf 21       	brne	800056f6 <_vfprintf_r+0x157a>
80005714:	fa e9 00 00 	st.d	sp[0],r8
80005718:	ed b5 00 00 	bld	r5,0x0
8000571c:	c4 51       	brne	800057a6 <_vfprintf_r+0x162a>
8000571e:	33 09       	mov	r9,48
80005720:	f2 0a 18 00 	cp.b	r10,r9
80005724:	c4 10       	breq	800057a6 <_vfprintf_r+0x162a>
80005726:	0c f9       	st.b	--r6,r9
80005728:	c3 f8       	rjmp	800057a6 <_vfprintf_r+0x162a>
8000572a:	fa ea 00 00 	ld.d	r10,sp[0]
8000572e:	30 a8       	mov	r8,10
80005730:	30 09       	mov	r9,0
80005732:	e0 a0 1c cb 	rcall	800090c8 <__avr32_umod64>
80005736:	30 a8       	mov	r8,10
80005738:	2d 0a       	sub	r10,-48
8000573a:	30 09       	mov	r9,0
8000573c:	ac 8a       	st.b	r6[0x0],r10
8000573e:	fa ea 00 00 	ld.d	r10,sp[0]
80005742:	e0 a0 1b 91 	rcall	80008e64 <__avr32_udiv64>
80005746:	16 99       	mov	r9,r11
80005748:	14 98       	mov	r8,r10
8000574a:	fa e9 00 00 	st.d	sp[0],r8
8000574e:	20 16       	sub	r6,1
80005750:	fa ea 00 00 	ld.d	r10,sp[0]
80005754:	58 9a       	cp.w	r10,9
80005756:	5c 2b       	cpc	r11
80005758:	fe 9b ff e9 	brhi	8000572a <_vfprintf_r+0x15ae>
8000575c:	1b f8       	ld.ub	r8,sp[0x7]
8000575e:	2d 08       	sub	r8,-48
80005760:	c2 08       	rjmp	800057a0 <_vfprintf_r+0x1624>
80005762:	04 96       	mov	r6,r2
80005764:	fa e8 00 00 	ld.d	r8,sp[0]
80005768:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
8000576c:	40 de       	lddsp	lr,sp[0x34]
8000576e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80005772:	0c fa       	st.b	--r6,r10
80005774:	f2 0b 16 04 	lsr	r11,r9,0x4
80005778:	f0 0a 16 04 	lsr	r10,r8,0x4
8000577c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005780:	16 99       	mov	r9,r11
80005782:	14 98       	mov	r8,r10
80005784:	58 08       	cp.w	r8,0
80005786:	5c 29       	cpc	r9
80005788:	cf 01       	brne	80005768 <_vfprintf_r+0x15ec>
8000578a:	fa e9 00 00 	st.d	sp[0],r8
8000578e:	c0 c8       	rjmp	800057a6 <_vfprintf_r+0x162a>
80005790:	58 08       	cp.w	r8,0
80005792:	c0 91       	brne	800057a4 <_vfprintf_r+0x1628>
80005794:	ed b5 00 00 	bld	r5,0x0
80005798:	c0 61       	brne	800057a4 <_vfprintf_r+0x1628>
8000579a:	fa c6 f9 79 	sub	r6,sp,-1671
8000579e:	33 08       	mov	r8,48
800057a0:	ac 88       	st.b	r6[0x0],r8
800057a2:	c0 28       	rjmp	800057a6 <_vfprintf_r+0x162a>
800057a4:	04 96       	mov	r6,r2
800057a6:	0c 12       	sub	r2,r6
800057a8:	c1 c8       	rjmp	800057e0 <_vfprintf_r+0x1664>
800057aa:	50 a7       	stdsp	sp[0x28],r7
800057ac:	50 80       	stdsp	sp[0x20],r0
800057ae:	40 93       	lddsp	r3,sp[0x24]
800057b0:	0c 97       	mov	r7,r6
800057b2:	10 90       	mov	r0,r8
800057b4:	04 94       	mov	r4,r2
800057b6:	40 41       	lddsp	r1,sp[0x10]
800057b8:	58 08       	cp.w	r8,0
800057ba:	e0 80 04 4f 	breq	80006058 <_vfprintf_r+0x1edc>
800057be:	fb 68 06 60 	st.b	sp[1632],r8
800057c2:	30 0c       	mov	r12,0
800057c4:	30 08       	mov	r8,0
800057c6:	30 12       	mov	r2,1
800057c8:	fb 68 06 bb 	st.b	sp[1723],r8
800057cc:	50 2c       	stdsp	sp[0x8],r12
800057ce:	fa c6 f9 a0 	sub	r6,sp,-1632
800057d2:	c0 78       	rjmp	800057e0 <_vfprintf_r+0x1664>
800057d4:	30 0b       	mov	r11,0
800057d6:	50 2b       	stdsp	sp[0x8],r11
800057d8:	c0 48       	rjmp	800057e0 <_vfprintf_r+0x1664>
800057da:	40 22       	lddsp	r2,sp[0x8]
800057dc:	30 0a       	mov	r10,0
800057de:	50 2a       	stdsp	sp[0x8],r10
800057e0:	40 29       	lddsp	r9,sp[0x8]
800057e2:	e4 09 0c 49 	max	r9,r2,r9
800057e6:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800057ea:	50 39       	stdsp	sp[0xc],r9
800057ec:	0a 9e       	mov	lr,r5
800057ee:	30 09       	mov	r9,0
800057f0:	e2 1e 00 02 	andl	lr,0x2,COH
800057f4:	f2 08 18 00 	cp.b	r8,r9
800057f8:	fb f8 10 03 	ld.wne	r8,sp[0xc]
800057fc:	f7 b8 01 ff 	subne	r8,-1
80005800:	fb f8 1a 03 	st.wne	sp[0xc],r8
80005804:	0a 9b       	mov	r11,r5
80005806:	58 0e       	cp.w	lr,0
80005808:	fb fc 10 03 	ld.wne	r12,sp[0xc]
8000580c:	f7 bc 01 fe 	subne	r12,-2
80005810:	fb fc 1a 03 	st.wne	sp[0xc],r12
80005814:	e2 1b 00 84 	andl	r11,0x84,COH
80005818:	50 fe       	stdsp	sp[0x3c],lr
8000581a:	50 9b       	stdsp	sp[0x24],r11
8000581c:	c4 71       	brne	800058aa <_vfprintf_r+0x172e>
8000581e:	40 8a       	lddsp	r10,sp[0x20]
80005820:	40 39       	lddsp	r9,sp[0xc]
80005822:	12 1a       	sub	r10,r9
80005824:	50 4a       	stdsp	sp[0x10],r10
80005826:	58 0a       	cp.w	r10,0
80005828:	e0 89 00 20 	brgt	80005868 <_vfprintf_r+0x16ec>
8000582c:	c3 f8       	rjmp	800058aa <_vfprintf_r+0x172e>
8000582e:	2f 09       	sub	r9,-16
80005830:	2f f8       	sub	r8,-1
80005832:	fe ce bd 0a 	sub	lr,pc,-17142
80005836:	31 0c       	mov	r12,16
80005838:	fb 49 06 90 	st.w	sp[1680],r9
8000583c:	87 0e       	st.w	r3[0x0],lr
8000583e:	87 1c       	st.w	r3[0x4],r12
80005840:	fb 48 06 8c 	st.w	sp[1676],r8
80005844:	58 78       	cp.w	r8,7
80005846:	e0 89 00 04 	brgt	8000584e <_vfprintf_r+0x16d2>
8000584a:	2f 83       	sub	r3,-8
8000584c:	c0 b8       	rjmp	80005862 <_vfprintf_r+0x16e6>
8000584e:	fa ca f9 78 	sub	r10,sp,-1672
80005852:	02 9b       	mov	r11,r1
80005854:	08 9c       	mov	r12,r4
80005856:	fe b0 f4 85 	rcall	80004160 <__sprint_r>
8000585a:	e0 81 04 10 	brne	8000607a <_vfprintf_r+0x1efe>
8000585e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005862:	40 4b       	lddsp	r11,sp[0x10]
80005864:	21 0b       	sub	r11,16
80005866:	50 4b       	stdsp	sp[0x10],r11
80005868:	fa f9 06 90 	ld.w	r9,sp[1680]
8000586c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005870:	fe ca bd 48 	sub	r10,pc,-17080
80005874:	40 4e       	lddsp	lr,sp[0x10]
80005876:	59 0e       	cp.w	lr,16
80005878:	fe 99 ff db 	brgt	8000582e <_vfprintf_r+0x16b2>
8000587c:	1c 09       	add	r9,lr
8000587e:	2f f8       	sub	r8,-1
80005880:	87 0a       	st.w	r3[0x0],r10
80005882:	fb 49 06 90 	st.w	sp[1680],r9
80005886:	87 1e       	st.w	r3[0x4],lr
80005888:	fb 48 06 8c 	st.w	sp[1676],r8
8000588c:	58 78       	cp.w	r8,7
8000588e:	e0 89 00 04 	brgt	80005896 <_vfprintf_r+0x171a>
80005892:	2f 83       	sub	r3,-8
80005894:	c0 b8       	rjmp	800058aa <_vfprintf_r+0x172e>
80005896:	fa ca f9 78 	sub	r10,sp,-1672
8000589a:	02 9b       	mov	r11,r1
8000589c:	08 9c       	mov	r12,r4
8000589e:	fe b0 f4 61 	rcall	80004160 <__sprint_r>
800058a2:	e0 81 03 ec 	brne	8000607a <_vfprintf_r+0x1efe>
800058a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800058aa:	30 09       	mov	r9,0
800058ac:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800058b0:	f2 08 18 00 	cp.b	r8,r9
800058b4:	c1 f0       	breq	800058f2 <_vfprintf_r+0x1776>
800058b6:	fa f8 06 90 	ld.w	r8,sp[1680]
800058ba:	fa c9 f9 45 	sub	r9,sp,-1723
800058be:	2f f8       	sub	r8,-1
800058c0:	87 09       	st.w	r3[0x0],r9
800058c2:	fb 48 06 90 	st.w	sp[1680],r8
800058c6:	30 19       	mov	r9,1
800058c8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800058cc:	87 19       	st.w	r3[0x4],r9
800058ce:	2f f8       	sub	r8,-1
800058d0:	fb 48 06 8c 	st.w	sp[1676],r8
800058d4:	58 78       	cp.w	r8,7
800058d6:	e0 89 00 04 	brgt	800058de <_vfprintf_r+0x1762>
800058da:	2f 83       	sub	r3,-8
800058dc:	c0 b8       	rjmp	800058f2 <_vfprintf_r+0x1776>
800058de:	fa ca f9 78 	sub	r10,sp,-1672
800058e2:	02 9b       	mov	r11,r1
800058e4:	08 9c       	mov	r12,r4
800058e6:	fe b0 f4 3d 	rcall	80004160 <__sprint_r>
800058ea:	e0 81 03 c8 	brne	8000607a <_vfprintf_r+0x1efe>
800058ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800058f2:	40 fc       	lddsp	r12,sp[0x3c]
800058f4:	58 0c       	cp.w	r12,0
800058f6:	c1 f0       	breq	80005934 <_vfprintf_r+0x17b8>
800058f8:	fa f8 06 90 	ld.w	r8,sp[1680]
800058fc:	fa c9 f9 48 	sub	r9,sp,-1720
80005900:	2f e8       	sub	r8,-2
80005902:	87 09       	st.w	r3[0x0],r9
80005904:	fb 48 06 90 	st.w	sp[1680],r8
80005908:	30 29       	mov	r9,2
8000590a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000590e:	87 19       	st.w	r3[0x4],r9
80005910:	2f f8       	sub	r8,-1
80005912:	fb 48 06 8c 	st.w	sp[1676],r8
80005916:	58 78       	cp.w	r8,7
80005918:	e0 89 00 04 	brgt	80005920 <_vfprintf_r+0x17a4>
8000591c:	2f 83       	sub	r3,-8
8000591e:	c0 b8       	rjmp	80005934 <_vfprintf_r+0x17b8>
80005920:	fa ca f9 78 	sub	r10,sp,-1672
80005924:	02 9b       	mov	r11,r1
80005926:	08 9c       	mov	r12,r4
80005928:	fe b0 f4 1c 	rcall	80004160 <__sprint_r>
8000592c:	e0 81 03 a7 	brne	8000607a <_vfprintf_r+0x1efe>
80005930:	fa c3 f9 e0 	sub	r3,sp,-1568
80005934:	40 9b       	lddsp	r11,sp[0x24]
80005936:	e0 4b 00 80 	cp.w	r11,128
8000593a:	c4 71       	brne	800059c8 <_vfprintf_r+0x184c>
8000593c:	40 8a       	lddsp	r10,sp[0x20]
8000593e:	40 39       	lddsp	r9,sp[0xc]
80005940:	12 1a       	sub	r10,r9
80005942:	50 4a       	stdsp	sp[0x10],r10
80005944:	58 0a       	cp.w	r10,0
80005946:	e0 89 00 20 	brgt	80005986 <_vfprintf_r+0x180a>
8000594a:	c3 f8       	rjmp	800059c8 <_vfprintf_r+0x184c>
8000594c:	2f 09       	sub	r9,-16
8000594e:	2f f8       	sub	r8,-1
80005950:	fe ce be 18 	sub	lr,pc,-16872
80005954:	31 0c       	mov	r12,16
80005956:	fb 49 06 90 	st.w	sp[1680],r9
8000595a:	87 0e       	st.w	r3[0x0],lr
8000595c:	87 1c       	st.w	r3[0x4],r12
8000595e:	fb 48 06 8c 	st.w	sp[1676],r8
80005962:	58 78       	cp.w	r8,7
80005964:	e0 89 00 04 	brgt	8000596c <_vfprintf_r+0x17f0>
80005968:	2f 83       	sub	r3,-8
8000596a:	c0 b8       	rjmp	80005980 <_vfprintf_r+0x1804>
8000596c:	fa ca f9 78 	sub	r10,sp,-1672
80005970:	02 9b       	mov	r11,r1
80005972:	08 9c       	mov	r12,r4
80005974:	fe b0 f3 f6 	rcall	80004160 <__sprint_r>
80005978:	e0 81 03 81 	brne	8000607a <_vfprintf_r+0x1efe>
8000597c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005980:	40 4b       	lddsp	r11,sp[0x10]
80005982:	21 0b       	sub	r11,16
80005984:	50 4b       	stdsp	sp[0x10],r11
80005986:	fa f9 06 90 	ld.w	r9,sp[1680]
8000598a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000598e:	fe ca be 56 	sub	r10,pc,-16810
80005992:	40 4e       	lddsp	lr,sp[0x10]
80005994:	59 0e       	cp.w	lr,16
80005996:	fe 99 ff db 	brgt	8000594c <_vfprintf_r+0x17d0>
8000599a:	1c 09       	add	r9,lr
8000599c:	2f f8       	sub	r8,-1
8000599e:	87 0a       	st.w	r3[0x0],r10
800059a0:	fb 49 06 90 	st.w	sp[1680],r9
800059a4:	87 1e       	st.w	r3[0x4],lr
800059a6:	fb 48 06 8c 	st.w	sp[1676],r8
800059aa:	58 78       	cp.w	r8,7
800059ac:	e0 89 00 04 	brgt	800059b4 <_vfprintf_r+0x1838>
800059b0:	2f 83       	sub	r3,-8
800059b2:	c0 b8       	rjmp	800059c8 <_vfprintf_r+0x184c>
800059b4:	fa ca f9 78 	sub	r10,sp,-1672
800059b8:	02 9b       	mov	r11,r1
800059ba:	08 9c       	mov	r12,r4
800059bc:	fe b0 f3 d2 	rcall	80004160 <__sprint_r>
800059c0:	e0 81 03 5d 	brne	8000607a <_vfprintf_r+0x1efe>
800059c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800059c8:	40 2c       	lddsp	r12,sp[0x8]
800059ca:	04 1c       	sub	r12,r2
800059cc:	50 2c       	stdsp	sp[0x8],r12
800059ce:	58 0c       	cp.w	r12,0
800059d0:	e0 89 00 20 	brgt	80005a10 <_vfprintf_r+0x1894>
800059d4:	c3 f8       	rjmp	80005a52 <_vfprintf_r+0x18d6>
800059d6:	2f 09       	sub	r9,-16
800059d8:	2f f8       	sub	r8,-1
800059da:	fe cb be a2 	sub	r11,pc,-16734
800059de:	31 0a       	mov	r10,16
800059e0:	fb 49 06 90 	st.w	sp[1680],r9
800059e4:	87 0b       	st.w	r3[0x0],r11
800059e6:	87 1a       	st.w	r3[0x4],r10
800059e8:	fb 48 06 8c 	st.w	sp[1676],r8
800059ec:	58 78       	cp.w	r8,7
800059ee:	e0 89 00 04 	brgt	800059f6 <_vfprintf_r+0x187a>
800059f2:	2f 83       	sub	r3,-8
800059f4:	c0 b8       	rjmp	80005a0a <_vfprintf_r+0x188e>
800059f6:	fa ca f9 78 	sub	r10,sp,-1672
800059fa:	02 9b       	mov	r11,r1
800059fc:	08 9c       	mov	r12,r4
800059fe:	fe b0 f3 b1 	rcall	80004160 <__sprint_r>
80005a02:	e0 81 03 3c 	brne	8000607a <_vfprintf_r+0x1efe>
80005a06:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a0a:	40 29       	lddsp	r9,sp[0x8]
80005a0c:	21 09       	sub	r9,16
80005a0e:	50 29       	stdsp	sp[0x8],r9
80005a10:	fa f9 06 90 	ld.w	r9,sp[1680]
80005a14:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a18:	fe ca be e0 	sub	r10,pc,-16672
80005a1c:	40 2e       	lddsp	lr,sp[0x8]
80005a1e:	59 0e       	cp.w	lr,16
80005a20:	fe 99 ff db 	brgt	800059d6 <_vfprintf_r+0x185a>
80005a24:	1c 09       	add	r9,lr
80005a26:	2f f8       	sub	r8,-1
80005a28:	87 0a       	st.w	r3[0x0],r10
80005a2a:	fb 49 06 90 	st.w	sp[1680],r9
80005a2e:	87 1e       	st.w	r3[0x4],lr
80005a30:	fb 48 06 8c 	st.w	sp[1676],r8
80005a34:	58 78       	cp.w	r8,7
80005a36:	e0 89 00 04 	brgt	80005a3e <_vfprintf_r+0x18c2>
80005a3a:	2f 83       	sub	r3,-8
80005a3c:	c0 b8       	rjmp	80005a52 <_vfprintf_r+0x18d6>
80005a3e:	fa ca f9 78 	sub	r10,sp,-1672
80005a42:	02 9b       	mov	r11,r1
80005a44:	08 9c       	mov	r12,r4
80005a46:	fe b0 f3 8d 	rcall	80004160 <__sprint_r>
80005a4a:	e0 81 03 18 	brne	8000607a <_vfprintf_r+0x1efe>
80005a4e:	fa c3 f9 e0 	sub	r3,sp,-1568
80005a52:	ed b5 00 08 	bld	r5,0x8
80005a56:	c0 b0       	breq	80005a6c <_vfprintf_r+0x18f0>
80005a58:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a5c:	87 12       	st.w	r3[0x4],r2
80005a5e:	87 06       	st.w	r3[0x0],r6
80005a60:	f0 02 00 02 	add	r2,r8,r2
80005a64:	fb 42 06 90 	st.w	sp[1680],r2
80005a68:	e0 8f 01 d4 	bral	80005e10 <_vfprintf_r+0x1c94>
80005a6c:	e0 40 00 65 	cp.w	r0,101
80005a70:	e0 8a 01 d6 	brle	80005e1c <_vfprintf_r+0x1ca0>
80005a74:	30 08       	mov	r8,0
80005a76:	30 09       	mov	r9,0
80005a78:	40 5b       	lddsp	r11,sp[0x14]
80005a7a:	40 7a       	lddsp	r10,sp[0x1c]
80005a7c:	e0 a0 17 ed 	rcall	80008a56 <__avr32_f64_cmp_eq>
80005a80:	c7 90       	breq	80005b72 <_vfprintf_r+0x19f6>
80005a82:	fa f8 06 90 	ld.w	r8,sp[1680]
80005a86:	fe c9 bf 62 	sub	r9,pc,-16542
80005a8a:	2f f8       	sub	r8,-1
80005a8c:	87 09       	st.w	r3[0x0],r9
80005a8e:	fb 48 06 90 	st.w	sp[1680],r8
80005a92:	30 19       	mov	r9,1
80005a94:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005a98:	87 19       	st.w	r3[0x4],r9
80005a9a:	2f f8       	sub	r8,-1
80005a9c:	fb 48 06 8c 	st.w	sp[1676],r8
80005aa0:	58 78       	cp.w	r8,7
80005aa2:	e0 89 00 05 	brgt	80005aac <_vfprintf_r+0x1930>
80005aa6:	2f 83       	sub	r3,-8
80005aa8:	c0 c8       	rjmp	80005ac0 <_vfprintf_r+0x1944>
80005aaa:	d7 03       	nop
80005aac:	fa ca f9 78 	sub	r10,sp,-1672
80005ab0:	02 9b       	mov	r11,r1
80005ab2:	08 9c       	mov	r12,r4
80005ab4:	fe b0 f3 56 	rcall	80004160 <__sprint_r>
80005ab8:	e0 81 02 e1 	brne	8000607a <_vfprintf_r+0x1efe>
80005abc:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ac0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005ac4:	40 6c       	lddsp	r12,sp[0x18]
80005ac6:	18 38       	cp.w	r8,r12
80005ac8:	c0 55       	brlt	80005ad2 <_vfprintf_r+0x1956>
80005aca:	ed b5 00 00 	bld	r5,0x0
80005ace:	e0 81 02 6b 	brne	80005fa4 <_vfprintf_r+0x1e28>
80005ad2:	fa f8 06 90 	ld.w	r8,sp[1680]
80005ad6:	2f f8       	sub	r8,-1
80005ad8:	40 cb       	lddsp	r11,sp[0x30]
80005ada:	fb 48 06 90 	st.w	sp[1680],r8
80005ade:	30 19       	mov	r9,1
80005ae0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ae4:	87 0b       	st.w	r3[0x0],r11
80005ae6:	2f f8       	sub	r8,-1
80005ae8:	87 19       	st.w	r3[0x4],r9
80005aea:	fb 48 06 8c 	st.w	sp[1676],r8
80005aee:	58 78       	cp.w	r8,7
80005af0:	e0 89 00 04 	brgt	80005af8 <_vfprintf_r+0x197c>
80005af4:	2f 83       	sub	r3,-8
80005af6:	c0 b8       	rjmp	80005b0c <_vfprintf_r+0x1990>
80005af8:	fa ca f9 78 	sub	r10,sp,-1672
80005afc:	02 9b       	mov	r11,r1
80005afe:	08 9c       	mov	r12,r4
80005b00:	fe b0 f3 30 	rcall	80004160 <__sprint_r>
80005b04:	e0 81 02 bb 	brne	8000607a <_vfprintf_r+0x1efe>
80005b08:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b0c:	40 66       	lddsp	r6,sp[0x18]
80005b0e:	20 16       	sub	r6,1
80005b10:	58 06       	cp.w	r6,0
80005b12:	e0 89 00 1d 	brgt	80005b4c <_vfprintf_r+0x19d0>
80005b16:	e0 8f 02 47 	bral	80005fa4 <_vfprintf_r+0x1e28>
80005b1a:	2f 09       	sub	r9,-16
80005b1c:	2f f8       	sub	r8,-1
80005b1e:	fb 49 06 90 	st.w	sp[1680],r9
80005b22:	87 02       	st.w	r3[0x0],r2
80005b24:	87 10       	st.w	r3[0x4],r0
80005b26:	fb 48 06 8c 	st.w	sp[1676],r8
80005b2a:	58 78       	cp.w	r8,7
80005b2c:	e0 89 00 04 	brgt	80005b34 <_vfprintf_r+0x19b8>
80005b30:	2f 83       	sub	r3,-8
80005b32:	c0 b8       	rjmp	80005b48 <_vfprintf_r+0x19cc>
80005b34:	fa ca f9 78 	sub	r10,sp,-1672
80005b38:	02 9b       	mov	r11,r1
80005b3a:	08 9c       	mov	r12,r4
80005b3c:	fe b0 f3 12 	rcall	80004160 <__sprint_r>
80005b40:	e0 81 02 9d 	brne	8000607a <_vfprintf_r+0x1efe>
80005b44:	fa c3 f9 e0 	sub	r3,sp,-1568
80005b48:	21 06       	sub	r6,16
80005b4a:	c0 48       	rjmp	80005b52 <_vfprintf_r+0x19d6>
80005b4c:	fe c2 c0 14 	sub	r2,pc,-16364
80005b50:	31 00       	mov	r0,16
80005b52:	fa f9 06 90 	ld.w	r9,sp[1680]
80005b56:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b5a:	fe ca c0 22 	sub	r10,pc,-16350
80005b5e:	59 06       	cp.w	r6,16
80005b60:	fe 99 ff dd 	brgt	80005b1a <_vfprintf_r+0x199e>
80005b64:	0c 09       	add	r9,r6
80005b66:	87 0a       	st.w	r3[0x0],r10
80005b68:	fb 49 06 90 	st.w	sp[1680],r9
80005b6c:	2f f8       	sub	r8,-1
80005b6e:	87 16       	st.w	r3[0x4],r6
80005b70:	c5 39       	rjmp	80005e16 <_vfprintf_r+0x1c9a>
80005b72:	fa fa 06 ac 	ld.w	r10,sp[1708]
80005b76:	58 0a       	cp.w	r10,0
80005b78:	e0 89 00 92 	brgt	80005c9c <_vfprintf_r+0x1b20>
80005b7c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005b80:	fe c9 c0 5c 	sub	r9,pc,-16292
80005b84:	2f f8       	sub	r8,-1
80005b86:	87 09       	st.w	r3[0x0],r9
80005b88:	fb 48 06 90 	st.w	sp[1680],r8
80005b8c:	30 19       	mov	r9,1
80005b8e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005b92:	87 19       	st.w	r3[0x4],r9
80005b94:	2f f8       	sub	r8,-1
80005b96:	fb 48 06 8c 	st.w	sp[1676],r8
80005b9a:	58 78       	cp.w	r8,7
80005b9c:	e0 89 00 04 	brgt	80005ba4 <_vfprintf_r+0x1a28>
80005ba0:	2f 83       	sub	r3,-8
80005ba2:	c0 b8       	rjmp	80005bb8 <_vfprintf_r+0x1a3c>
80005ba4:	fa ca f9 78 	sub	r10,sp,-1672
80005ba8:	02 9b       	mov	r11,r1
80005baa:	08 9c       	mov	r12,r4
80005bac:	fe b0 f2 da 	rcall	80004160 <__sprint_r>
80005bb0:	e0 81 02 65 	brne	8000607a <_vfprintf_r+0x1efe>
80005bb4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005bb8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005bbc:	58 08       	cp.w	r8,0
80005bbe:	c0 81       	brne	80005bce <_vfprintf_r+0x1a52>
80005bc0:	40 6a       	lddsp	r10,sp[0x18]
80005bc2:	58 0a       	cp.w	r10,0
80005bc4:	c0 51       	brne	80005bce <_vfprintf_r+0x1a52>
80005bc6:	ed b5 00 00 	bld	r5,0x0
80005bca:	e0 81 01 ed 	brne	80005fa4 <_vfprintf_r+0x1e28>
80005bce:	40 c9       	lddsp	r9,sp[0x30]
80005bd0:	fa f8 06 90 	ld.w	r8,sp[1680]
80005bd4:	2f f8       	sub	r8,-1
80005bd6:	87 09       	st.w	r3[0x0],r9
80005bd8:	fb 48 06 90 	st.w	sp[1680],r8
80005bdc:	30 19       	mov	r9,1
80005bde:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005be2:	87 19       	st.w	r3[0x4],r9
80005be4:	2f f8       	sub	r8,-1
80005be6:	fb 48 06 8c 	st.w	sp[1676],r8
80005bea:	58 78       	cp.w	r8,7
80005bec:	e0 89 00 04 	brgt	80005bf4 <_vfprintf_r+0x1a78>
80005bf0:	2f 83       	sub	r3,-8
80005bf2:	c0 b8       	rjmp	80005c08 <_vfprintf_r+0x1a8c>
80005bf4:	fa ca f9 78 	sub	r10,sp,-1672
80005bf8:	02 9b       	mov	r11,r1
80005bfa:	08 9c       	mov	r12,r4
80005bfc:	fe b0 f2 b2 	rcall	80004160 <__sprint_r>
80005c00:	e0 81 02 3d 	brne	8000607a <_vfprintf_r+0x1efe>
80005c04:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c08:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005c0c:	5c 32       	neg	r2
80005c0e:	58 02       	cp.w	r2,0
80005c10:	e0 89 00 1d 	brgt	80005c4a <_vfprintf_r+0x1ace>
80005c14:	c3 d8       	rjmp	80005c8e <_vfprintf_r+0x1b12>
80005c16:	2f 09       	sub	r9,-16
80005c18:	2f f8       	sub	r8,-1
80005c1a:	31 0e       	mov	lr,16
80005c1c:	fb 49 06 90 	st.w	sp[1680],r9
80005c20:	87 00       	st.w	r3[0x0],r0
80005c22:	87 1e       	st.w	r3[0x4],lr
80005c24:	fb 48 06 8c 	st.w	sp[1676],r8
80005c28:	58 78       	cp.w	r8,7
80005c2a:	e0 89 00 04 	brgt	80005c32 <_vfprintf_r+0x1ab6>
80005c2e:	2f 83       	sub	r3,-8
80005c30:	c0 b8       	rjmp	80005c46 <_vfprintf_r+0x1aca>
80005c32:	fa ca f9 78 	sub	r10,sp,-1672
80005c36:	02 9b       	mov	r11,r1
80005c38:	08 9c       	mov	r12,r4
80005c3a:	fe b0 f2 93 	rcall	80004160 <__sprint_r>
80005c3e:	e0 81 02 1e 	brne	8000607a <_vfprintf_r+0x1efe>
80005c42:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c46:	21 02       	sub	r2,16
80005c48:	c0 38       	rjmp	80005c4e <_vfprintf_r+0x1ad2>
80005c4a:	fe c0 c1 12 	sub	r0,pc,-16110
80005c4e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005c52:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005c56:	fe ca c1 1e 	sub	r10,pc,-16098
80005c5a:	59 02       	cp.w	r2,16
80005c5c:	fe 99 ff dd 	brgt	80005c16 <_vfprintf_r+0x1a9a>
80005c60:	04 09       	add	r9,r2
80005c62:	2f f8       	sub	r8,-1
80005c64:	87 0a       	st.w	r3[0x0],r10
80005c66:	fb 49 06 90 	st.w	sp[1680],r9
80005c6a:	87 12       	st.w	r3[0x4],r2
80005c6c:	fb 48 06 8c 	st.w	sp[1676],r8
80005c70:	58 78       	cp.w	r8,7
80005c72:	e0 89 00 04 	brgt	80005c7a <_vfprintf_r+0x1afe>
80005c76:	2f 83       	sub	r3,-8
80005c78:	c0 b8       	rjmp	80005c8e <_vfprintf_r+0x1b12>
80005c7a:	fa ca f9 78 	sub	r10,sp,-1672
80005c7e:	02 9b       	mov	r11,r1
80005c80:	08 9c       	mov	r12,r4
80005c82:	fe b0 f2 6f 	rcall	80004160 <__sprint_r>
80005c86:	e0 81 01 fa 	brne	8000607a <_vfprintf_r+0x1efe>
80005c8a:	fa c3 f9 e0 	sub	r3,sp,-1568
80005c8e:	40 6c       	lddsp	r12,sp[0x18]
80005c90:	fa f8 06 90 	ld.w	r8,sp[1680]
80005c94:	87 06       	st.w	r3[0x0],r6
80005c96:	87 1c       	st.w	r3[0x4],r12
80005c98:	18 08       	add	r8,r12
80005c9a:	cb 98       	rjmp	80005e0c <_vfprintf_r+0x1c90>
80005c9c:	fa f9 06 90 	ld.w	r9,sp[1680]
80005ca0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ca4:	40 6b       	lddsp	r11,sp[0x18]
80005ca6:	16 3a       	cp.w	r10,r11
80005ca8:	c6 f5       	brlt	80005d86 <_vfprintf_r+0x1c0a>
80005caa:	16 09       	add	r9,r11
80005cac:	2f f8       	sub	r8,-1
80005cae:	87 06       	st.w	r3[0x0],r6
80005cb0:	fb 49 06 90 	st.w	sp[1680],r9
80005cb4:	87 1b       	st.w	r3[0x4],r11
80005cb6:	fb 48 06 8c 	st.w	sp[1676],r8
80005cba:	58 78       	cp.w	r8,7
80005cbc:	e0 89 00 04 	brgt	80005cc4 <_vfprintf_r+0x1b48>
80005cc0:	2f 83       	sub	r3,-8
80005cc2:	c0 b8       	rjmp	80005cd8 <_vfprintf_r+0x1b5c>
80005cc4:	fa ca f9 78 	sub	r10,sp,-1672
80005cc8:	02 9b       	mov	r11,r1
80005cca:	08 9c       	mov	r12,r4
80005ccc:	fe b0 f2 4a 	rcall	80004160 <__sprint_r>
80005cd0:	e0 81 01 d5 	brne	8000607a <_vfprintf_r+0x1efe>
80005cd4:	fa c3 f9 e0 	sub	r3,sp,-1568
80005cd8:	fa f6 06 ac 	ld.w	r6,sp[1708]
80005cdc:	40 6a       	lddsp	r10,sp[0x18]
80005cde:	14 16       	sub	r6,r10
80005ce0:	58 06       	cp.w	r6,0
80005ce2:	e0 89 00 1c 	brgt	80005d1a <_vfprintf_r+0x1b9e>
80005ce6:	c3 d8       	rjmp	80005d60 <_vfprintf_r+0x1be4>
80005ce8:	2f 09       	sub	r9,-16
80005cea:	2f f8       	sub	r8,-1
80005cec:	fb 49 06 90 	st.w	sp[1680],r9
80005cf0:	87 02       	st.w	r3[0x0],r2
80005cf2:	87 10       	st.w	r3[0x4],r0
80005cf4:	fb 48 06 8c 	st.w	sp[1676],r8
80005cf8:	58 78       	cp.w	r8,7
80005cfa:	e0 89 00 04 	brgt	80005d02 <_vfprintf_r+0x1b86>
80005cfe:	2f 83       	sub	r3,-8
80005d00:	c0 b8       	rjmp	80005d16 <_vfprintf_r+0x1b9a>
80005d02:	fa ca f9 78 	sub	r10,sp,-1672
80005d06:	02 9b       	mov	r11,r1
80005d08:	08 9c       	mov	r12,r4
80005d0a:	fe b0 f2 2b 	rcall	80004160 <__sprint_r>
80005d0e:	e0 81 01 b6 	brne	8000607a <_vfprintf_r+0x1efe>
80005d12:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d16:	21 06       	sub	r6,16
80005d18:	c0 48       	rjmp	80005d20 <_vfprintf_r+0x1ba4>
80005d1a:	fe c2 c1 e2 	sub	r2,pc,-15902
80005d1e:	31 00       	mov	r0,16
80005d20:	fa f9 06 90 	ld.w	r9,sp[1680]
80005d24:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d28:	fe ca c1 f0 	sub	r10,pc,-15888
80005d2c:	59 06       	cp.w	r6,16
80005d2e:	fe 99 ff dd 	brgt	80005ce8 <_vfprintf_r+0x1b6c>
80005d32:	0c 09       	add	r9,r6
80005d34:	2f f8       	sub	r8,-1
80005d36:	87 0a       	st.w	r3[0x0],r10
80005d38:	fb 49 06 90 	st.w	sp[1680],r9
80005d3c:	87 16       	st.w	r3[0x4],r6
80005d3e:	fb 48 06 8c 	st.w	sp[1676],r8
80005d42:	58 78       	cp.w	r8,7
80005d44:	e0 89 00 04 	brgt	80005d4c <_vfprintf_r+0x1bd0>
80005d48:	2f 83       	sub	r3,-8
80005d4a:	c0 b8       	rjmp	80005d60 <_vfprintf_r+0x1be4>
80005d4c:	fa ca f9 78 	sub	r10,sp,-1672
80005d50:	02 9b       	mov	r11,r1
80005d52:	08 9c       	mov	r12,r4
80005d54:	fe b0 f2 06 	rcall	80004160 <__sprint_r>
80005d58:	e0 81 01 91 	brne	8000607a <_vfprintf_r+0x1efe>
80005d5c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005d60:	ed b5 00 00 	bld	r5,0x0
80005d64:	e0 81 01 20 	brne	80005fa4 <_vfprintf_r+0x1e28>
80005d68:	40 c9       	lddsp	r9,sp[0x30]
80005d6a:	fa f8 06 90 	ld.w	r8,sp[1680]
80005d6e:	2f f8       	sub	r8,-1
80005d70:	87 09       	st.w	r3[0x0],r9
80005d72:	fb 48 06 90 	st.w	sp[1680],r8
80005d76:	30 19       	mov	r9,1
80005d78:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005d7c:	87 19       	st.w	r3[0x4],r9
80005d7e:	2f f8       	sub	r8,-1
80005d80:	fb 48 06 8c 	st.w	sp[1676],r8
80005d84:	c0 29       	rjmp	80005f88 <_vfprintf_r+0x1e0c>
80005d86:	14 09       	add	r9,r10
80005d88:	2f f8       	sub	r8,-1
80005d8a:	fb 49 06 90 	st.w	sp[1680],r9
80005d8e:	87 06       	st.w	r3[0x0],r6
80005d90:	87 1a       	st.w	r3[0x4],r10
80005d92:	fb 48 06 8c 	st.w	sp[1676],r8
80005d96:	58 78       	cp.w	r8,7
80005d98:	e0 89 00 04 	brgt	80005da0 <_vfprintf_r+0x1c24>
80005d9c:	2f 83       	sub	r3,-8
80005d9e:	c0 b8       	rjmp	80005db4 <_vfprintf_r+0x1c38>
80005da0:	fa ca f9 78 	sub	r10,sp,-1672
80005da4:	02 9b       	mov	r11,r1
80005da6:	08 9c       	mov	r12,r4
80005da8:	fe b0 f1 dc 	rcall	80004160 <__sprint_r>
80005dac:	e0 81 01 67 	brne	8000607a <_vfprintf_r+0x1efe>
80005db0:	fa c3 f9 e0 	sub	r3,sp,-1568
80005db4:	40 c8       	lddsp	r8,sp[0x30]
80005db6:	87 08       	st.w	r3[0x0],r8
80005db8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005dbc:	2f f8       	sub	r8,-1
80005dbe:	30 19       	mov	r9,1
80005dc0:	fb 48 06 90 	st.w	sp[1680],r8
80005dc4:	87 19       	st.w	r3[0x4],r9
80005dc6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005dca:	2f f8       	sub	r8,-1
80005dcc:	fb 48 06 8c 	st.w	sp[1676],r8
80005dd0:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005dd4:	58 78       	cp.w	r8,7
80005dd6:	e0 89 00 04 	brgt	80005dde <_vfprintf_r+0x1c62>
80005dda:	2f 83       	sub	r3,-8
80005ddc:	c0 b8       	rjmp	80005df2 <_vfprintf_r+0x1c76>
80005dde:	fa ca f9 78 	sub	r10,sp,-1672
80005de2:	02 9b       	mov	r11,r1
80005de4:	08 9c       	mov	r12,r4
80005de6:	fe b0 f1 bd 	rcall	80004160 <__sprint_r>
80005dea:	e0 81 01 48 	brne	8000607a <_vfprintf_r+0x1efe>
80005dee:	fa c3 f9 e0 	sub	r3,sp,-1568
80005df2:	04 06       	add	r6,r2
80005df4:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005df8:	87 06       	st.w	r3[0x0],r6
80005dfa:	fa f9 06 90 	ld.w	r9,sp[1680]
80005dfe:	40 66       	lddsp	r6,sp[0x18]
80005e00:	40 6e       	lddsp	lr,sp[0x18]
80005e02:	10 16       	sub	r6,r8
80005e04:	f2 08 01 08 	sub	r8,r9,r8
80005e08:	87 16       	st.w	r3[0x4],r6
80005e0a:	1c 08       	add	r8,lr
80005e0c:	fb 48 06 90 	st.w	sp[1680],r8
80005e10:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e14:	2f f8       	sub	r8,-1
80005e16:	fb 48 06 8c 	st.w	sp[1676],r8
80005e1a:	cb 78       	rjmp	80005f88 <_vfprintf_r+0x1e0c>
80005e1c:	40 6c       	lddsp	r12,sp[0x18]
80005e1e:	58 1c       	cp.w	r12,1
80005e20:	e0 89 00 06 	brgt	80005e2c <_vfprintf_r+0x1cb0>
80005e24:	ed b5 00 00 	bld	r5,0x0
80005e28:	e0 81 00 85 	brne	80005f32 <_vfprintf_r+0x1db6>
80005e2c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e30:	2f f8       	sub	r8,-1
80005e32:	30 19       	mov	r9,1
80005e34:	fb 48 06 90 	st.w	sp[1680],r8
80005e38:	87 06       	st.w	r3[0x0],r6
80005e3a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e3e:	87 19       	st.w	r3[0x4],r9
80005e40:	2f f8       	sub	r8,-1
80005e42:	fb 48 06 8c 	st.w	sp[1676],r8
80005e46:	58 78       	cp.w	r8,7
80005e48:	e0 89 00 04 	brgt	80005e50 <_vfprintf_r+0x1cd4>
80005e4c:	2f 83       	sub	r3,-8
80005e4e:	c0 b8       	rjmp	80005e64 <_vfprintf_r+0x1ce8>
80005e50:	fa ca f9 78 	sub	r10,sp,-1672
80005e54:	02 9b       	mov	r11,r1
80005e56:	08 9c       	mov	r12,r4
80005e58:	fe b0 f1 84 	rcall	80004160 <__sprint_r>
80005e5c:	e0 81 01 0f 	brne	8000607a <_vfprintf_r+0x1efe>
80005e60:	fa c3 f9 e0 	sub	r3,sp,-1568
80005e64:	fa f8 06 90 	ld.w	r8,sp[1680]
80005e68:	2f f8       	sub	r8,-1
80005e6a:	40 cb       	lddsp	r11,sp[0x30]
80005e6c:	fb 48 06 90 	st.w	sp[1680],r8
80005e70:	30 19       	mov	r9,1
80005e72:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005e76:	87 0b       	st.w	r3[0x0],r11
80005e78:	2f f8       	sub	r8,-1
80005e7a:	87 19       	st.w	r3[0x4],r9
80005e7c:	fb 48 06 8c 	st.w	sp[1676],r8
80005e80:	58 78       	cp.w	r8,7
80005e82:	e0 89 00 05 	brgt	80005e8c <_vfprintf_r+0x1d10>
80005e86:	2f 83       	sub	r3,-8
80005e88:	c0 c8       	rjmp	80005ea0 <_vfprintf_r+0x1d24>
80005e8a:	d7 03       	nop
80005e8c:	fa ca f9 78 	sub	r10,sp,-1672
80005e90:	02 9b       	mov	r11,r1
80005e92:	08 9c       	mov	r12,r4
80005e94:	fe b0 f1 66 	rcall	80004160 <__sprint_r>
80005e98:	e0 81 00 f1 	brne	8000607a <_vfprintf_r+0x1efe>
80005e9c:	fa c3 f9 e0 	sub	r3,sp,-1568
80005ea0:	30 08       	mov	r8,0
80005ea2:	30 09       	mov	r9,0
80005ea4:	40 5b       	lddsp	r11,sp[0x14]
80005ea6:	40 7a       	lddsp	r10,sp[0x1c]
80005ea8:	e0 a0 15 d7 	rcall	80008a56 <__avr32_f64_cmp_eq>
80005eac:	40 68       	lddsp	r8,sp[0x18]
80005eae:	20 18       	sub	r8,1
80005eb0:	58 0c       	cp.w	r12,0
80005eb2:	c0 d1       	brne	80005ecc <_vfprintf_r+0x1d50>
80005eb4:	2f f6       	sub	r6,-1
80005eb6:	87 18       	st.w	r3[0x4],r8
80005eb8:	87 06       	st.w	r3[0x0],r6
80005eba:	fa f6 06 90 	ld.w	r6,sp[1680]
80005ebe:	10 06       	add	r6,r8
80005ec0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ec4:	fb 46 06 90 	st.w	sp[1680],r6
80005ec8:	2f f8       	sub	r8,-1
80005eca:	c3 18       	rjmp	80005f2c <_vfprintf_r+0x1db0>
80005ecc:	10 96       	mov	r6,r8
80005ece:	58 08       	cp.w	r8,0
80005ed0:	e0 89 00 1c 	brgt	80005f08 <_vfprintf_r+0x1d8c>
80005ed4:	c4 b8       	rjmp	80005f6a <_vfprintf_r+0x1dee>
80005ed6:	2f 09       	sub	r9,-16
80005ed8:	2f f8       	sub	r8,-1
80005eda:	fb 49 06 90 	st.w	sp[1680],r9
80005ede:	87 02       	st.w	r3[0x0],r2
80005ee0:	87 10       	st.w	r3[0x4],r0
80005ee2:	fb 48 06 8c 	st.w	sp[1676],r8
80005ee6:	58 78       	cp.w	r8,7
80005ee8:	e0 89 00 04 	brgt	80005ef0 <_vfprintf_r+0x1d74>
80005eec:	2f 83       	sub	r3,-8
80005eee:	c0 b8       	rjmp	80005f04 <_vfprintf_r+0x1d88>
80005ef0:	fa ca f9 78 	sub	r10,sp,-1672
80005ef4:	02 9b       	mov	r11,r1
80005ef6:	08 9c       	mov	r12,r4
80005ef8:	fe b0 f1 34 	rcall	80004160 <__sprint_r>
80005efc:	e0 81 00 bf 	brne	8000607a <_vfprintf_r+0x1efe>
80005f00:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f04:	21 06       	sub	r6,16
80005f06:	c0 48       	rjmp	80005f0e <_vfprintf_r+0x1d92>
80005f08:	fe c2 c3 d0 	sub	r2,pc,-15408
80005f0c:	31 00       	mov	r0,16
80005f0e:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f12:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f16:	fe ca c3 de 	sub	r10,pc,-15394
80005f1a:	59 06       	cp.w	r6,16
80005f1c:	fe 99 ff dd 	brgt	80005ed6 <_vfprintf_r+0x1d5a>
80005f20:	0c 09       	add	r9,r6
80005f22:	87 0a       	st.w	r3[0x0],r10
80005f24:	fb 49 06 90 	st.w	sp[1680],r9
80005f28:	2f f8       	sub	r8,-1
80005f2a:	87 16       	st.w	r3[0x4],r6
80005f2c:	fb 48 06 8c 	st.w	sp[1676],r8
80005f30:	c0 e8       	rjmp	80005f4c <_vfprintf_r+0x1dd0>
80005f32:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f36:	2f f8       	sub	r8,-1
80005f38:	30 19       	mov	r9,1
80005f3a:	fb 48 06 90 	st.w	sp[1680],r8
80005f3e:	87 06       	st.w	r3[0x0],r6
80005f40:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f44:	87 19       	st.w	r3[0x4],r9
80005f46:	2f f8       	sub	r8,-1
80005f48:	fb 48 06 8c 	st.w	sp[1676],r8
80005f4c:	58 78       	cp.w	r8,7
80005f4e:	e0 89 00 04 	brgt	80005f56 <_vfprintf_r+0x1dda>
80005f52:	2f 83       	sub	r3,-8
80005f54:	c0 b8       	rjmp	80005f6a <_vfprintf_r+0x1dee>
80005f56:	fa ca f9 78 	sub	r10,sp,-1672
80005f5a:	02 9b       	mov	r11,r1
80005f5c:	08 9c       	mov	r12,r4
80005f5e:	fe b0 f1 01 	rcall	80004160 <__sprint_r>
80005f62:	e0 81 00 8c 	brne	8000607a <_vfprintf_r+0x1efe>
80005f66:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f6a:	40 ea       	lddsp	r10,sp[0x38]
80005f6c:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f70:	14 08       	add	r8,r10
80005f72:	fa c9 f9 64 	sub	r9,sp,-1692
80005f76:	fb 48 06 90 	st.w	sp[1680],r8
80005f7a:	87 1a       	st.w	r3[0x4],r10
80005f7c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f80:	87 09       	st.w	r3[0x0],r9
80005f82:	2f f8       	sub	r8,-1
80005f84:	fb 48 06 8c 	st.w	sp[1676],r8
80005f88:	58 78       	cp.w	r8,7
80005f8a:	e0 89 00 04 	brgt	80005f92 <_vfprintf_r+0x1e16>
80005f8e:	2f 83       	sub	r3,-8
80005f90:	c0 a8       	rjmp	80005fa4 <_vfprintf_r+0x1e28>
80005f92:	fa ca f9 78 	sub	r10,sp,-1672
80005f96:	02 9b       	mov	r11,r1
80005f98:	08 9c       	mov	r12,r4
80005f9a:	fe b0 f0 e3 	rcall	80004160 <__sprint_r>
80005f9e:	c6 e1       	brne	8000607a <_vfprintf_r+0x1efe>
80005fa0:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fa4:	e2 15 00 04 	andl	r5,0x4,COH
80005fa8:	c3 f0       	breq	80006026 <_vfprintf_r+0x1eaa>
80005faa:	40 86       	lddsp	r6,sp[0x20]
80005fac:	40 39       	lddsp	r9,sp[0xc]
80005fae:	12 16       	sub	r6,r9
80005fb0:	58 06       	cp.w	r6,0
80005fb2:	e0 89 00 1a 	brgt	80005fe6 <_vfprintf_r+0x1e6a>
80005fb6:	c3 88       	rjmp	80006026 <_vfprintf_r+0x1eaa>
80005fb8:	2f 09       	sub	r9,-16
80005fba:	2f f8       	sub	r8,-1
80005fbc:	fb 49 06 90 	st.w	sp[1680],r9
80005fc0:	87 05       	st.w	r3[0x0],r5
80005fc2:	87 12       	st.w	r3[0x4],r2
80005fc4:	fb 48 06 8c 	st.w	sp[1676],r8
80005fc8:	58 78       	cp.w	r8,7
80005fca:	e0 89 00 04 	brgt	80005fd2 <_vfprintf_r+0x1e56>
80005fce:	2f 83       	sub	r3,-8
80005fd0:	c0 98       	rjmp	80005fe2 <_vfprintf_r+0x1e66>
80005fd2:	00 9a       	mov	r10,r0
80005fd4:	02 9b       	mov	r11,r1
80005fd6:	08 9c       	mov	r12,r4
80005fd8:	fe b0 f0 c4 	rcall	80004160 <__sprint_r>
80005fdc:	c4 f1       	brne	8000607a <_vfprintf_r+0x1efe>
80005fde:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fe2:	21 06       	sub	r6,16
80005fe4:	c0 68       	rjmp	80005ff0 <_vfprintf_r+0x1e74>
80005fe6:	fe c5 c4 be 	sub	r5,pc,-15170
80005fea:	31 02       	mov	r2,16
80005fec:	fa c0 f9 78 	sub	r0,sp,-1672
80005ff0:	fa f9 06 90 	ld.w	r9,sp[1680]
80005ff4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005ff8:	fe ca c4 d0 	sub	r10,pc,-15152
80005ffc:	59 06       	cp.w	r6,16
80005ffe:	fe 99 ff dd 	brgt	80005fb8 <_vfprintf_r+0x1e3c>
80006002:	0c 09       	add	r9,r6
80006004:	2f f8       	sub	r8,-1
80006006:	87 0a       	st.w	r3[0x0],r10
80006008:	87 16       	st.w	r3[0x4],r6
8000600a:	fb 49 06 90 	st.w	sp[1680],r9
8000600e:	fb 48 06 8c 	st.w	sp[1676],r8
80006012:	58 78       	cp.w	r8,7
80006014:	e0 8a 00 09 	brle	80006026 <_vfprintf_r+0x1eaa>
80006018:	fa ca f9 78 	sub	r10,sp,-1672
8000601c:	02 9b       	mov	r11,r1
8000601e:	08 9c       	mov	r12,r4
80006020:	fe b0 f0 a0 	rcall	80004160 <__sprint_r>
80006024:	c2 b1       	brne	8000607a <_vfprintf_r+0x1efe>
80006026:	40 bc       	lddsp	r12,sp[0x2c]
80006028:	40 36       	lddsp	r6,sp[0xc]
8000602a:	40 8e       	lddsp	lr,sp[0x20]
8000602c:	ec 0e 0c 48 	max	r8,r6,lr
80006030:	10 0c       	add	r12,r8
80006032:	50 bc       	stdsp	sp[0x2c],r12
80006034:	fa f8 06 90 	ld.w	r8,sp[1680]
80006038:	58 08       	cp.w	r8,0
8000603a:	c0 80       	breq	8000604a <_vfprintf_r+0x1ece>
8000603c:	fa ca f9 78 	sub	r10,sp,-1672
80006040:	02 9b       	mov	r11,r1
80006042:	08 9c       	mov	r12,r4
80006044:	fe b0 f0 8e 	rcall	80004160 <__sprint_r>
80006048:	c1 91       	brne	8000607a <_vfprintf_r+0x1efe>
8000604a:	30 0b       	mov	r11,0
8000604c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006050:	fb 4b 06 8c 	st.w	sp[1676],r11
80006054:	fe 9f f1 22 	bral	80004298 <_vfprintf_r+0x11c>
80006058:	08 95       	mov	r5,r4
8000605a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000605e:	58 08       	cp.w	r8,0
80006060:	c0 80       	breq	80006070 <_vfprintf_r+0x1ef4>
80006062:	08 9c       	mov	r12,r4
80006064:	fa ca f9 78 	sub	r10,sp,-1672
80006068:	02 9b       	mov	r11,r1
8000606a:	fe b0 f0 7b 	rcall	80004160 <__sprint_r>
8000606e:	c0 61       	brne	8000607a <_vfprintf_r+0x1efe>
80006070:	30 08       	mov	r8,0
80006072:	fb 48 06 8c 	st.w	sp[1676],r8
80006076:	c0 28       	rjmp	8000607a <_vfprintf_r+0x1efe>
80006078:	40 41       	lddsp	r1,sp[0x10]
8000607a:	82 68       	ld.sh	r8,r1[0xc]
8000607c:	ed b8 00 06 	bld	r8,0x6
80006080:	c0 31       	brne	80006086 <_vfprintf_r+0x1f0a>
80006082:	3f fa       	mov	r10,-1
80006084:	50 ba       	stdsp	sp[0x2c],r10
80006086:	40 bc       	lddsp	r12,sp[0x2c]
80006088:	fe 3d f9 44 	sub	sp,-1724
8000608c:	d8 32       	popm	r0-r7,pc
8000608e:	d7 03       	nop

80006090 <__swsetup_r>:
80006090:	d4 21       	pushm	r4-r7,lr
80006092:	e0 68 01 24 	mov	r8,292
80006096:	18 96       	mov	r6,r12
80006098:	16 97       	mov	r7,r11
8000609a:	70 0c       	ld.w	r12,r8[0x0]
8000609c:	58 0c       	cp.w	r12,0
8000609e:	c0 60       	breq	800060aa <__swsetup_r+0x1a>
800060a0:	78 68       	ld.w	r8,r12[0x18]
800060a2:	58 08       	cp.w	r8,0
800060a4:	c0 31       	brne	800060aa <__swsetup_r+0x1a>
800060a6:	e0 a0 07 b9 	rcall	80007018 <__sinit>
800060aa:	fe c8 c4 52 	sub	r8,pc,-15278
800060ae:	10 37       	cp.w	r7,r8
800060b0:	c0 61       	brne	800060bc <__swsetup_r+0x2c>
800060b2:	e0 68 01 24 	mov	r8,292
800060b6:	70 08       	ld.w	r8,r8[0x0]
800060b8:	70 07       	ld.w	r7,r8[0x0]
800060ba:	c1 28       	rjmp	800060de <__swsetup_r+0x4e>
800060bc:	fe c8 c4 44 	sub	r8,pc,-15292
800060c0:	10 37       	cp.w	r7,r8
800060c2:	c0 61       	brne	800060ce <__swsetup_r+0x3e>
800060c4:	e0 68 01 24 	mov	r8,292
800060c8:	70 08       	ld.w	r8,r8[0x0]
800060ca:	70 17       	ld.w	r7,r8[0x4]
800060cc:	c0 98       	rjmp	800060de <__swsetup_r+0x4e>
800060ce:	fe c8 c4 36 	sub	r8,pc,-15306
800060d2:	10 37       	cp.w	r7,r8
800060d4:	c0 51       	brne	800060de <__swsetup_r+0x4e>
800060d6:	e0 68 01 24 	mov	r8,292
800060da:	70 08       	ld.w	r8,r8[0x0]
800060dc:	70 27       	ld.w	r7,r8[0x8]
800060de:	8e 68       	ld.sh	r8,r7[0xc]
800060e0:	ed b8 00 03 	bld	r8,0x3
800060e4:	c1 e0       	breq	80006120 <__swsetup_r+0x90>
800060e6:	ed b8 00 04 	bld	r8,0x4
800060ea:	c3 e1       	brne	80006166 <__swsetup_r+0xd6>
800060ec:	ed b8 00 02 	bld	r8,0x2
800060f0:	c1 51       	brne	8000611a <__swsetup_r+0x8a>
800060f2:	6e db       	ld.w	r11,r7[0x34]
800060f4:	58 0b       	cp.w	r11,0
800060f6:	c0 a0       	breq	8000610a <__swsetup_r+0x7a>
800060f8:	ee c8 ff bc 	sub	r8,r7,-68
800060fc:	10 3b       	cp.w	r11,r8
800060fe:	c0 40       	breq	80006106 <__swsetup_r+0x76>
80006100:	0c 9c       	mov	r12,r6
80006102:	e0 a0 08 25 	rcall	8000714c <_free_r>
80006106:	30 08       	mov	r8,0
80006108:	8f d8       	st.w	r7[0x34],r8
8000610a:	8e 68       	ld.sh	r8,r7[0xc]
8000610c:	e0 18 ff db 	andl	r8,0xffdb
80006110:	ae 68       	st.h	r7[0xc],r8
80006112:	30 08       	mov	r8,0
80006114:	8f 18       	st.w	r7[0x4],r8
80006116:	6e 48       	ld.w	r8,r7[0x10]
80006118:	8f 08       	st.w	r7[0x0],r8
8000611a:	8e 68       	ld.sh	r8,r7[0xc]
8000611c:	a3 b8       	sbr	r8,0x3
8000611e:	ae 68       	st.h	r7[0xc],r8
80006120:	6e 48       	ld.w	r8,r7[0x10]
80006122:	58 08       	cp.w	r8,0
80006124:	c0 b1       	brne	8000613a <__swsetup_r+0xaa>
80006126:	8e 68       	ld.sh	r8,r7[0xc]
80006128:	e2 18 02 80 	andl	r8,0x280,COH
8000612c:	e0 48 02 00 	cp.w	r8,512
80006130:	c0 50       	breq	8000613a <__swsetup_r+0xaa>
80006132:	0c 9c       	mov	r12,r6
80006134:	0e 9b       	mov	r11,r7
80006136:	e0 a0 0a 4b 	rcall	800075cc <__smakebuf_r>
8000613a:	8e 69       	ld.sh	r9,r7[0xc]
8000613c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006140:	c0 70       	breq	8000614e <__swsetup_r+0xbe>
80006142:	30 08       	mov	r8,0
80006144:	8f 28       	st.w	r7[0x8],r8
80006146:	6e 58       	ld.w	r8,r7[0x14]
80006148:	5c 38       	neg	r8
8000614a:	8f 68       	st.w	r7[0x18],r8
8000614c:	c0 68       	rjmp	80006158 <__swsetup_r+0xc8>
8000614e:	ed b9 00 01 	bld	r9,0x1
80006152:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006156:	8f 28       	st.w	r7[0x8],r8
80006158:	6e 48       	ld.w	r8,r7[0x10]
8000615a:	58 08       	cp.w	r8,0
8000615c:	c0 61       	brne	80006168 <__swsetup_r+0xd8>
8000615e:	8e 68       	ld.sh	r8,r7[0xc]
80006160:	ed b8 00 07 	bld	r8,0x7
80006164:	c0 21       	brne	80006168 <__swsetup_r+0xd8>
80006166:	dc 2a       	popm	r4-r7,pc,r12=-1
80006168:	d8 2a       	popm	r4-r7,pc,r12=0
8000616a:	d7 03       	nop

8000616c <quorem>:
8000616c:	d4 31       	pushm	r0-r7,lr
8000616e:	20 2d       	sub	sp,8
80006170:	18 97       	mov	r7,r12
80006172:	78 48       	ld.w	r8,r12[0x10]
80006174:	76 46       	ld.w	r6,r11[0x10]
80006176:	0c 38       	cp.w	r8,r6
80006178:	c0 34       	brge	8000617e <quorem+0x12>
8000617a:	30 0c       	mov	r12,0
8000617c:	c8 58       	rjmp	80006286 <quorem+0x11a>
8000617e:	ec c2 ff fc 	sub	r2,r6,-4
80006182:	f6 c3 ff ec 	sub	r3,r11,-20
80006186:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000618a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000618e:	2f f9       	sub	r9,-1
80006190:	20 16       	sub	r6,1
80006192:	f8 09 0d 08 	divu	r8,r12,r9
80006196:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000619a:	ee c4 ff ec 	sub	r4,r7,-20
8000619e:	10 95       	mov	r5,r8
800061a0:	58 08       	cp.w	r8,0
800061a2:	c4 10       	breq	80006224 <quorem+0xb8>
800061a4:	30 09       	mov	r9,0
800061a6:	06 9a       	mov	r10,r3
800061a8:	08 98       	mov	r8,r4
800061aa:	12 91       	mov	r1,r9
800061ac:	50 0b       	stdsp	sp[0x0],r11
800061ae:	70 0e       	ld.w	lr,r8[0x0]
800061b0:	b1 8e       	lsr	lr,0x10
800061b2:	50 1e       	stdsp	sp[0x4],lr
800061b4:	15 0e       	ld.w	lr,r10++
800061b6:	fc 00 16 10 	lsr	r0,lr,0x10
800061ba:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800061be:	ea 0e 03 41 	mac	r1,r5,lr
800061c2:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800061c6:	b1 81       	lsr	r1,0x10
800061c8:	40 1b       	lddsp	r11,sp[0x4]
800061ca:	ea 00 02 40 	mul	r0,r5,r0
800061ce:	e2 00 00 00 	add	r0,r1,r0
800061d2:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800061d6:	02 1b       	sub	r11,r1
800061d8:	50 1b       	stdsp	sp[0x4],r11
800061da:	70 0b       	ld.w	r11,r8[0x0]
800061dc:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
800061e0:	02 09       	add	r9,r1
800061e2:	f2 0e 01 0e 	sub	lr,r9,lr
800061e6:	b0 1e       	st.h	r8[0x2],lr
800061e8:	fc 09 14 10 	asr	r9,lr,0x10
800061ec:	40 1e       	lddsp	lr,sp[0x4]
800061ee:	fc 09 00 09 	add	r9,lr,r9
800061f2:	b0 09       	st.h	r8[0x0],r9
800061f4:	e0 01 16 10 	lsr	r1,r0,0x10
800061f8:	2f c8       	sub	r8,-4
800061fa:	b1 49       	asr	r9,0x10
800061fc:	04 3a       	cp.w	r10,r2
800061fe:	fe 98 ff d8 	brls	800061ae <quorem+0x42>
80006202:	40 0b       	lddsp	r11,sp[0x0]
80006204:	58 0c       	cp.w	r12,0
80006206:	c0 f1       	brne	80006224 <quorem+0xb8>
80006208:	ec c8 ff fb 	sub	r8,r6,-5
8000620c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006210:	c0 28       	rjmp	80006214 <quorem+0xa8>
80006212:	20 16       	sub	r6,1
80006214:	20 48       	sub	r8,4
80006216:	08 38       	cp.w	r8,r4
80006218:	e0 88 00 05 	brls	80006222 <quorem+0xb6>
8000621c:	70 09       	ld.w	r9,r8[0x0]
8000621e:	58 09       	cp.w	r9,0
80006220:	cf 90       	breq	80006212 <quorem+0xa6>
80006222:	8f 46       	st.w	r7[0x10],r6
80006224:	0e 9c       	mov	r12,r7
80006226:	e0 a0 0c f4 	rcall	80007c0e <__mcmp>
8000622a:	c2 d5       	brlt	80006284 <quorem+0x118>
8000622c:	2f f5       	sub	r5,-1
8000622e:	08 98       	mov	r8,r4
80006230:	30 09       	mov	r9,0
80006232:	07 0b       	ld.w	r11,r3++
80006234:	f6 0a 16 10 	lsr	r10,r11,0x10
80006238:	70 0c       	ld.w	r12,r8[0x0]
8000623a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000623e:	f8 0e 16 10 	lsr	lr,r12,0x10
80006242:	14 1e       	sub	lr,r10
80006244:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006248:	16 1a       	sub	r10,r11
8000624a:	12 0a       	add	r10,r9
8000624c:	b0 1a       	st.h	r8[0x2],r10
8000624e:	b1 4a       	asr	r10,0x10
80006250:	fc 0a 00 09 	add	r9,lr,r10
80006254:	b0 09       	st.h	r8[0x0],r9
80006256:	2f c8       	sub	r8,-4
80006258:	b1 49       	asr	r9,0x10
8000625a:	04 33       	cp.w	r3,r2
8000625c:	fe 98 ff eb 	brls	80006232 <quorem+0xc6>
80006260:	ec c8 ff fb 	sub	r8,r6,-5
80006264:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006268:	58 09       	cp.w	r9,0
8000626a:	c0 d1       	brne	80006284 <quorem+0x118>
8000626c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006270:	c0 28       	rjmp	80006274 <quorem+0x108>
80006272:	20 16       	sub	r6,1
80006274:	20 48       	sub	r8,4
80006276:	08 38       	cp.w	r8,r4
80006278:	e0 88 00 05 	brls	80006282 <quorem+0x116>
8000627c:	70 09       	ld.w	r9,r8[0x0]
8000627e:	58 09       	cp.w	r9,0
80006280:	cf 90       	breq	80006272 <quorem+0x106>
80006282:	8f 46       	st.w	r7[0x10],r6
80006284:	0a 9c       	mov	r12,r5
80006286:	2f ed       	sub	sp,-8
80006288:	d8 32       	popm	r0-r7,pc
8000628a:	d7 03       	nop

8000628c <_dtoa_r>:
8000628c:	d4 31       	pushm	r0-r7,lr
8000628e:	21 ad       	sub	sp,104
80006290:	fa c4 ff 74 	sub	r4,sp,-140
80006294:	18 97       	mov	r7,r12
80006296:	16 95       	mov	r5,r11
80006298:	68 2c       	ld.w	r12,r4[0x8]
8000629a:	50 c9       	stdsp	sp[0x30],r9
8000629c:	68 16       	ld.w	r6,r4[0x4]
8000629e:	68 09       	ld.w	r9,r4[0x0]
800062a0:	50 e8       	stdsp	sp[0x38],r8
800062a2:	14 94       	mov	r4,r10
800062a4:	51 2c       	stdsp	sp[0x48],r12
800062a6:	fa e5 00 08 	st.d	sp[8],r4
800062aa:	51 59       	stdsp	sp[0x54],r9
800062ac:	6e 95       	ld.w	r5,r7[0x24]
800062ae:	58 05       	cp.w	r5,0
800062b0:	c0 91       	brne	800062c2 <_dtoa_r+0x36>
800062b2:	31 0c       	mov	r12,16
800062b4:	e0 a0 09 ea 	rcall	80007688 <malloc>
800062b8:	99 35       	st.w	r12[0xc],r5
800062ba:	8f 9c       	st.w	r7[0x24],r12
800062bc:	99 15       	st.w	r12[0x4],r5
800062be:	99 25       	st.w	r12[0x8],r5
800062c0:	99 05       	st.w	r12[0x0],r5
800062c2:	6e 99       	ld.w	r9,r7[0x24]
800062c4:	72 08       	ld.w	r8,r9[0x0]
800062c6:	58 08       	cp.w	r8,0
800062c8:	c0 f0       	breq	800062e6 <_dtoa_r+0x5a>
800062ca:	72 1a       	ld.w	r10,r9[0x4]
800062cc:	91 1a       	st.w	r8[0x4],r10
800062ce:	30 1a       	mov	r10,1
800062d0:	72 19       	ld.w	r9,r9[0x4]
800062d2:	f4 09 09 49 	lsl	r9,r10,r9
800062d6:	10 9b       	mov	r11,r8
800062d8:	91 29       	st.w	r8[0x8],r9
800062da:	0e 9c       	mov	r12,r7
800062dc:	e0 a0 0c b2 	rcall	80007c40 <_Bfree>
800062e0:	6e 98       	ld.w	r8,r7[0x24]
800062e2:	30 09       	mov	r9,0
800062e4:	91 09       	st.w	r8[0x0],r9
800062e6:	40 28       	lddsp	r8,sp[0x8]
800062e8:	10 94       	mov	r4,r8
800062ea:	58 08       	cp.w	r8,0
800062ec:	c0 64       	brge	800062f8 <_dtoa_r+0x6c>
800062ee:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
800062f2:	50 28       	stdsp	sp[0x8],r8
800062f4:	30 18       	mov	r8,1
800062f6:	c0 28       	rjmp	800062fa <_dtoa_r+0x6e>
800062f8:	30 08       	mov	r8,0
800062fa:	8d 08       	st.w	r6[0x0],r8
800062fc:	fc 1c 7f f0 	movh	r12,0x7ff0
80006300:	40 26       	lddsp	r6,sp[0x8]
80006302:	0c 98       	mov	r8,r6
80006304:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006308:	18 38       	cp.w	r8,r12
8000630a:	c2 01       	brne	8000634a <_dtoa_r+0xbe>
8000630c:	e0 68 27 0f 	mov	r8,9999
80006310:	41 5b       	lddsp	r11,sp[0x54]
80006312:	97 08       	st.w	r11[0x0],r8
80006314:	40 3a       	lddsp	r10,sp[0xc]
80006316:	58 0a       	cp.w	r10,0
80006318:	c0 71       	brne	80006326 <_dtoa_r+0x9a>
8000631a:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
8000631e:	c0 41       	brne	80006326 <_dtoa_r+0x9a>
80006320:	fe cc c6 d8 	sub	r12,pc,-14632
80006324:	c0 38       	rjmp	8000632a <_dtoa_r+0x9e>
80006326:	fe cc c6 d2 	sub	r12,pc,-14638
8000632a:	41 29       	lddsp	r9,sp[0x48]
8000632c:	58 09       	cp.w	r9,0
8000632e:	e0 80 05 9a 	breq	80006e62 <_dtoa_r+0xbd6>
80006332:	f8 c8 ff fd 	sub	r8,r12,-3
80006336:	f8 c9 ff f8 	sub	r9,r12,-8
8000633a:	11 8b       	ld.ub	r11,r8[0x0]
8000633c:	30 0a       	mov	r10,0
8000633e:	41 25       	lddsp	r5,sp[0x48]
80006340:	f4 0b 18 00 	cp.b	r11,r10
80006344:	f2 08 17 10 	movne	r8,r9
80006348:	c1 68       	rjmp	80006374 <_dtoa_r+0xe8>
8000634a:	fa ea 00 08 	ld.d	r10,sp[8]
8000634e:	30 08       	mov	r8,0
80006350:	fa eb 00 3c 	st.d	sp[60],r10
80006354:	30 09       	mov	r9,0
80006356:	e0 a0 13 80 	rcall	80008a56 <__avr32_f64_cmp_eq>
8000635a:	c1 00       	breq	8000637a <_dtoa_r+0xee>
8000635c:	30 18       	mov	r8,1
8000635e:	41 5a       	lddsp	r10,sp[0x54]
80006360:	95 08       	st.w	r10[0x0],r8
80006362:	fe cc c8 3e 	sub	r12,pc,-14274
80006366:	41 29       	lddsp	r9,sp[0x48]
80006368:	f8 08 00 08 	add	r8,r12,r8
8000636c:	58 09       	cp.w	r9,0
8000636e:	e0 80 05 7a 	breq	80006e62 <_dtoa_r+0xbd6>
80006372:	12 95       	mov	r5,r9
80006374:	8b 08       	st.w	r5[0x0],r8
80006376:	e0 8f 05 76 	bral	80006e62 <_dtoa_r+0xbd6>
8000637a:	fa c8 ff 9c 	sub	r8,sp,-100
8000637e:	fa c9 ff a0 	sub	r9,sp,-96
80006382:	fa ea 00 3c 	ld.d	r10,sp[60]
80006386:	0e 9c       	mov	r12,r7
80006388:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
8000638c:	e0 a0 0c ac 	rcall	80007ce4 <__d2b>
80006390:	18 93       	mov	r3,r12
80006392:	58 05       	cp.w	r5,0
80006394:	c0 d0       	breq	800063ae <_dtoa_r+0x122>
80006396:	fa ea 00 3c 	ld.d	r10,sp[60]
8000639a:	30 04       	mov	r4,0
8000639c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800063a0:	ea c5 03 ff 	sub	r5,r5,1023
800063a4:	10 9b       	mov	r11,r8
800063a6:	51 74       	stdsp	sp[0x5c],r4
800063a8:	ea 1b 3f f0 	orh	r11,0x3ff0
800063ac:	c2 58       	rjmp	800063f6 <_dtoa_r+0x16a>
800063ae:	41 88       	lddsp	r8,sp[0x60]
800063b0:	41 9c       	lddsp	r12,sp[0x64]
800063b2:	10 0c       	add	r12,r8
800063b4:	f8 c5 fb ce 	sub	r5,r12,-1074
800063b8:	e0 45 00 20 	cp.w	r5,32
800063bc:	e0 8a 00 0e 	brle	800063d8 <_dtoa_r+0x14c>
800063c0:	f8 cc fb ee 	sub	r12,r12,-1042
800063c4:	40 3b       	lddsp	r11,sp[0xc]
800063c6:	ea 08 11 40 	rsub	r8,r5,64
800063ca:	f6 0c 0a 4c 	lsr	r12,r11,r12
800063ce:	ec 08 09 46 	lsl	r6,r6,r8
800063d2:	0c 4c       	or	r12,r6
800063d4:	c0 78       	rjmp	800063e2 <_dtoa_r+0x156>
800063d6:	d7 03       	nop
800063d8:	ea 0c 11 20 	rsub	r12,r5,32
800063dc:	40 3a       	lddsp	r10,sp[0xc]
800063de:	f4 0c 09 4c 	lsl	r12,r10,r12
800063e2:	fe b0 eb 87 	rcall	80003af0 <__avr32_u32_to_f64>
800063e6:	fc 18 fe 10 	movh	r8,0xfe10
800063ea:	30 19       	mov	r9,1
800063ec:	ea c5 04 33 	sub	r5,r5,1075
800063f0:	f0 0b 00 0b 	add	r11,r8,r11
800063f4:	51 79       	stdsp	sp[0x5c],r9
800063f6:	30 08       	mov	r8,0
800063f8:	fc 19 3f f8 	movh	r9,0x3ff8
800063fc:	e0 a0 11 c2 	rcall	80008780 <__avr32_f64_sub>
80006400:	e0 68 43 61 	mov	r8,17249
80006404:	ea 18 63 6f 	orh	r8,0x636f
80006408:	e0 69 87 a7 	mov	r9,34727
8000640c:	ea 19 3f d2 	orh	r9,0x3fd2
80006410:	fe b0 ea 86 	rcall	8000391c <__avr32_f64_mul>
80006414:	e0 68 c8 b3 	mov	r8,51379
80006418:	ea 18 8b 60 	orh	r8,0x8b60
8000641c:	e0 69 8a 28 	mov	r9,35368
80006420:	ea 19 3f c6 	orh	r9,0x3fc6
80006424:	e0 a0 12 7c 	rcall	8000891c <__avr32_f64_add>
80006428:	0a 9c       	mov	r12,r5
8000642a:	14 90       	mov	r0,r10
8000642c:	16 91       	mov	r1,r11
8000642e:	fe b0 eb 65 	rcall	80003af8 <__avr32_s32_to_f64>
80006432:	e0 68 79 fb 	mov	r8,31227
80006436:	ea 18 50 9f 	orh	r8,0x509f
8000643a:	e0 69 44 13 	mov	r9,17427
8000643e:	ea 19 3f d3 	orh	r9,0x3fd3
80006442:	fe b0 ea 6d 	rcall	8000391c <__avr32_f64_mul>
80006446:	14 98       	mov	r8,r10
80006448:	16 99       	mov	r9,r11
8000644a:	00 9a       	mov	r10,r0
8000644c:	02 9b       	mov	r11,r1
8000644e:	e0 a0 12 67 	rcall	8000891c <__avr32_f64_add>
80006452:	14 90       	mov	r0,r10
80006454:	16 91       	mov	r1,r11
80006456:	e0 a0 12 ed 	rcall	80008a30 <__avr32_f64_to_s32>
8000645a:	30 08       	mov	r8,0
8000645c:	18 96       	mov	r6,r12
8000645e:	30 09       	mov	r9,0
80006460:	00 9a       	mov	r10,r0
80006462:	02 9b       	mov	r11,r1
80006464:	e0 a0 13 40 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80006468:	c0 c0       	breq	80006480 <_dtoa_r+0x1f4>
8000646a:	0c 9c       	mov	r12,r6
8000646c:	fe b0 eb 46 	rcall	80003af8 <__avr32_s32_to_f64>
80006470:	14 98       	mov	r8,r10
80006472:	16 99       	mov	r9,r11
80006474:	00 9a       	mov	r10,r0
80006476:	02 9b       	mov	r11,r1
80006478:	e0 a0 12 ef 	rcall	80008a56 <__avr32_f64_cmp_eq>
8000647c:	f7 b6 00 01 	subeq	r6,1
80006480:	59 66       	cp.w	r6,22
80006482:	e0 88 00 05 	brls	8000648c <_dtoa_r+0x200>
80006486:	30 18       	mov	r8,1
80006488:	51 48       	stdsp	sp[0x50],r8
8000648a:	c1 38       	rjmp	800064b0 <_dtoa_r+0x224>
8000648c:	fe c8 c7 80 	sub	r8,pc,-14464
80006490:	fa ea 00 3c 	ld.d	r10,sp[60]
80006494:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006498:	e0 a0 13 26 	rcall	80008ae4 <__avr32_f64_cmp_lt>
8000649c:	f9 b4 00 00 	moveq	r4,0
800064a0:	fb f4 0a 14 	st.weq	sp[0x50],r4
800064a4:	f7 b6 01 01 	subne	r6,1
800064a8:	f9 bc 01 00 	movne	r12,0
800064ac:	fb fc 1a 14 	st.wne	sp[0x50],r12
800064b0:	41 90       	lddsp	r0,sp[0x64]
800064b2:	20 10       	sub	r0,1
800064b4:	0a 10       	sub	r0,r5
800064b6:	c0 46       	brmi	800064be <_dtoa_r+0x232>
800064b8:	50 40       	stdsp	sp[0x10],r0
800064ba:	30 00       	mov	r0,0
800064bc:	c0 48       	rjmp	800064c4 <_dtoa_r+0x238>
800064be:	30 0b       	mov	r11,0
800064c0:	5c 30       	neg	r0
800064c2:	50 4b       	stdsp	sp[0x10],r11
800064c4:	ec 02 11 00 	rsub	r2,r6,0
800064c8:	58 06       	cp.w	r6,0
800064ca:	fb fa 40 04 	ld.wge	r10,sp[0x10]
800064ce:	f5 d6 e4 0a 	addge	r10,r10,r6
800064d2:	fb fa 4a 04 	st.wge	sp[0x10],r10
800064d6:	fb f6 4a 11 	st.wge	sp[0x44],r6
800064da:	f9 b2 04 00 	movge	r2,0
800064de:	e1 d6 e5 10 	sublt	r0,r0,r6
800064e2:	f9 b9 05 00 	movlt	r9,0
800064e6:	fb f9 5a 11 	st.wlt	sp[0x44],r9
800064ea:	40 c8       	lddsp	r8,sp[0x30]
800064ec:	58 98       	cp.w	r8,9
800064ee:	e0 8b 00 20 	brhi	8000652e <_dtoa_r+0x2a2>
800064f2:	58 58       	cp.w	r8,5
800064f4:	f9 b4 0a 01 	movle	r4,1
800064f8:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
800064fc:	f7 b5 09 04 	subgt	r5,4
80006500:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80006504:	f9 b4 09 00 	movgt	r4,0
80006508:	40 cc       	lddsp	r12,sp[0x30]
8000650a:	58 3c       	cp.w	r12,3
8000650c:	c2 d0       	breq	80006566 <_dtoa_r+0x2da>
8000650e:	e0 89 00 05 	brgt	80006518 <_dtoa_r+0x28c>
80006512:	58 2c       	cp.w	r12,2
80006514:	c1 01       	brne	80006534 <_dtoa_r+0x2a8>
80006516:	c1 88       	rjmp	80006546 <_dtoa_r+0x2ba>
80006518:	40 cb       	lddsp	r11,sp[0x30]
8000651a:	58 4b       	cp.w	r11,4
8000651c:	c0 60       	breq	80006528 <_dtoa_r+0x29c>
8000651e:	58 5b       	cp.w	r11,5
80006520:	c0 a1       	brne	80006534 <_dtoa_r+0x2a8>
80006522:	30 1a       	mov	r10,1
80006524:	50 da       	stdsp	sp[0x34],r10
80006526:	c2 28       	rjmp	8000656a <_dtoa_r+0x2de>
80006528:	30 19       	mov	r9,1
8000652a:	50 d9       	stdsp	sp[0x34],r9
8000652c:	c0 f8       	rjmp	8000654a <_dtoa_r+0x2be>
8000652e:	30 08       	mov	r8,0
80006530:	30 14       	mov	r4,1
80006532:	50 c8       	stdsp	sp[0x30],r8
80006534:	3f f5       	mov	r5,-1
80006536:	30 1c       	mov	r12,1
80006538:	30 0b       	mov	r11,0
8000653a:	50 95       	stdsp	sp[0x24],r5
8000653c:	50 dc       	stdsp	sp[0x34],r12
8000653e:	0a 91       	mov	r1,r5
80006540:	31 28       	mov	r8,18
80006542:	50 eb       	stdsp	sp[0x38],r11
80006544:	c2 08       	rjmp	80006584 <_dtoa_r+0x2f8>
80006546:	30 0a       	mov	r10,0
80006548:	50 da       	stdsp	sp[0x34],r10
8000654a:	40 e9       	lddsp	r9,sp[0x38]
8000654c:	58 09       	cp.w	r9,0
8000654e:	e0 89 00 07 	brgt	8000655c <_dtoa_r+0x2d0>
80006552:	30 18       	mov	r8,1
80006554:	50 98       	stdsp	sp[0x24],r8
80006556:	10 91       	mov	r1,r8
80006558:	50 e8       	stdsp	sp[0x38],r8
8000655a:	c1 58       	rjmp	80006584 <_dtoa_r+0x2f8>
8000655c:	40 e5       	lddsp	r5,sp[0x38]
8000655e:	50 95       	stdsp	sp[0x24],r5
80006560:	0a 91       	mov	r1,r5
80006562:	0a 98       	mov	r8,r5
80006564:	c1 08       	rjmp	80006584 <_dtoa_r+0x2f8>
80006566:	30 0c       	mov	r12,0
80006568:	50 dc       	stdsp	sp[0x34],r12
8000656a:	40 eb       	lddsp	r11,sp[0x38]
8000656c:	ec 0b 00 0b 	add	r11,r6,r11
80006570:	50 9b       	stdsp	sp[0x24],r11
80006572:	16 98       	mov	r8,r11
80006574:	2f f8       	sub	r8,-1
80006576:	58 08       	cp.w	r8,0
80006578:	e0 89 00 05 	brgt	80006582 <_dtoa_r+0x2f6>
8000657c:	10 91       	mov	r1,r8
8000657e:	30 18       	mov	r8,1
80006580:	c0 28       	rjmp	80006584 <_dtoa_r+0x2f8>
80006582:	10 91       	mov	r1,r8
80006584:	30 09       	mov	r9,0
80006586:	6e 9a       	ld.w	r10,r7[0x24]
80006588:	95 19       	st.w	r10[0x4],r9
8000658a:	30 49       	mov	r9,4
8000658c:	c0 68       	rjmp	80006598 <_dtoa_r+0x30c>
8000658e:	d7 03       	nop
80006590:	6a 1a       	ld.w	r10,r5[0x4]
80006592:	a1 79       	lsl	r9,0x1
80006594:	2f fa       	sub	r10,-1
80006596:	8b 1a       	st.w	r5[0x4],r10
80006598:	6e 95       	ld.w	r5,r7[0x24]
8000659a:	f2 ca ff ec 	sub	r10,r9,-20
8000659e:	10 3a       	cp.w	r10,r8
800065a0:	fe 98 ff f8 	brls	80006590 <_dtoa_r+0x304>
800065a4:	6a 1b       	ld.w	r11,r5[0x4]
800065a6:	0e 9c       	mov	r12,r7
800065a8:	e0 a0 0b 66 	rcall	80007c74 <_Balloc>
800065ac:	58 e1       	cp.w	r1,14
800065ae:	5f 88       	srls	r8
800065b0:	8b 0c       	st.w	r5[0x0],r12
800065b2:	f1 e4 00 04 	and	r4,r8,r4
800065b6:	6e 98       	ld.w	r8,r7[0x24]
800065b8:	70 08       	ld.w	r8,r8[0x0]
800065ba:	50 88       	stdsp	sp[0x20],r8
800065bc:	e0 80 01 82 	breq	800068c0 <_dtoa_r+0x634>
800065c0:	58 06       	cp.w	r6,0
800065c2:	e0 8a 00 43 	brle	80006648 <_dtoa_r+0x3bc>
800065c6:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
800065ca:	fe c8 c8 be 	sub	r8,pc,-14146
800065ce:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
800065d2:	fa e5 00 18 	st.d	sp[24],r4
800065d6:	ec 04 14 04 	asr	r4,r6,0x4
800065da:	ed b4 00 04 	bld	r4,0x4
800065de:	c0 30       	breq	800065e4 <_dtoa_r+0x358>
800065e0:	30 25       	mov	r5,2
800065e2:	c1 08       	rjmp	80006602 <_dtoa_r+0x376>
800065e4:	fe c8 c8 10 	sub	r8,pc,-14320
800065e8:	f0 e8 00 20 	ld.d	r8,r8[32]
800065ec:	fa ea 00 3c 	ld.d	r10,sp[60]
800065f0:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
800065f4:	e0 a0 12 ac 	rcall	80008b4c <__avr32_f64_div>
800065f8:	30 35       	mov	r5,3
800065fa:	14 98       	mov	r8,r10
800065fc:	16 99       	mov	r9,r11
800065fe:	fa e9 00 08 	st.d	sp[8],r8
80006602:	fe cc c8 2e 	sub	r12,pc,-14290
80006606:	50 a3       	stdsp	sp[0x28],r3
80006608:	0c 93       	mov	r3,r6
8000660a:	18 96       	mov	r6,r12
8000660c:	c0 f8       	rjmp	8000662a <_dtoa_r+0x39e>
8000660e:	fa ea 00 18 	ld.d	r10,sp[24]
80006612:	ed b4 00 00 	bld	r4,0x0
80006616:	c0 81       	brne	80006626 <_dtoa_r+0x39a>
80006618:	ec e8 00 00 	ld.d	r8,r6[0]
8000661c:	2f f5       	sub	r5,-1
8000661e:	fe b0 e9 7f 	rcall	8000391c <__avr32_f64_mul>
80006622:	fa eb 00 18 	st.d	sp[24],r10
80006626:	a1 54       	asr	r4,0x1
80006628:	2f 86       	sub	r6,-8
8000662a:	58 04       	cp.w	r4,0
8000662c:	cf 11       	brne	8000660e <_dtoa_r+0x382>
8000662e:	fa e8 00 18 	ld.d	r8,sp[24]
80006632:	fa ea 00 08 	ld.d	r10,sp[8]
80006636:	06 96       	mov	r6,r3
80006638:	e0 a0 12 8a 	rcall	80008b4c <__avr32_f64_div>
8000663c:	40 a3       	lddsp	r3,sp[0x28]
8000663e:	14 98       	mov	r8,r10
80006640:	16 99       	mov	r9,r11
80006642:	fa e9 00 08 	st.d	sp[8],r8
80006646:	c2 f8       	rjmp	800066a4 <_dtoa_r+0x418>
80006648:	ec 08 11 00 	rsub	r8,r6,0
8000664c:	c0 31       	brne	80006652 <_dtoa_r+0x3c6>
8000664e:	30 25       	mov	r5,2
80006650:	c2 a8       	rjmp	800066a4 <_dtoa_r+0x418>
80006652:	fe cc c8 7e 	sub	r12,pc,-14210
80006656:	f0 04 14 04 	asr	r4,r8,0x4
8000665a:	50 1c       	stdsp	sp[0x4],r12
8000665c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80006660:	fe c9 c9 54 	sub	r9,pc,-13996
80006664:	fa ea 00 3c 	ld.d	r10,sp[60]
80006668:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000666c:	fe b0 e9 58 	rcall	8000391c <__avr32_f64_mul>
80006670:	40 1c       	lddsp	r12,sp[0x4]
80006672:	50 63       	stdsp	sp[0x18],r3
80006674:	30 25       	mov	r5,2
80006676:	0c 93       	mov	r3,r6
80006678:	fa eb 00 08 	st.d	sp[8],r10
8000667c:	18 96       	mov	r6,r12
8000667e:	c0 f8       	rjmp	8000669c <_dtoa_r+0x410>
80006680:	fa ea 00 08 	ld.d	r10,sp[8]
80006684:	ed b4 00 00 	bld	r4,0x0
80006688:	c0 81       	brne	80006698 <_dtoa_r+0x40c>
8000668a:	ec e8 00 00 	ld.d	r8,r6[0]
8000668e:	2f f5       	sub	r5,-1
80006690:	fe b0 e9 46 	rcall	8000391c <__avr32_f64_mul>
80006694:	fa eb 00 08 	st.d	sp[8],r10
80006698:	a1 54       	asr	r4,0x1
8000669a:	2f 86       	sub	r6,-8
8000669c:	58 04       	cp.w	r4,0
8000669e:	cf 11       	brne	80006680 <_dtoa_r+0x3f4>
800066a0:	06 96       	mov	r6,r3
800066a2:	40 63       	lddsp	r3,sp[0x18]
800066a4:	41 4a       	lddsp	r10,sp[0x50]
800066a6:	58 0a       	cp.w	r10,0
800066a8:	c2 a0       	breq	800066fc <_dtoa_r+0x470>
800066aa:	fa e8 00 08 	ld.d	r8,sp[8]
800066ae:	58 01       	cp.w	r1,0
800066b0:	5f 94       	srgt	r4
800066b2:	fa e9 00 18 	st.d	sp[24],r8
800066b6:	30 08       	mov	r8,0
800066b8:	fc 19 3f f0 	movh	r9,0x3ff0
800066bc:	fa ea 00 18 	ld.d	r10,sp[24]
800066c0:	e0 a0 12 12 	rcall	80008ae4 <__avr32_f64_cmp_lt>
800066c4:	f9 bc 00 00 	moveq	r12,0
800066c8:	f9 bc 01 01 	movne	r12,1
800066cc:	e9 ec 00 0c 	and	r12,r4,r12
800066d0:	c1 60       	breq	800066fc <_dtoa_r+0x470>
800066d2:	40 98       	lddsp	r8,sp[0x24]
800066d4:	58 08       	cp.w	r8,0
800066d6:	e0 8a 00 f1 	brle	800068b8 <_dtoa_r+0x62c>
800066da:	30 08       	mov	r8,0
800066dc:	fc 19 40 24 	movh	r9,0x4024
800066e0:	ec c4 00 01 	sub	r4,r6,1
800066e4:	fa ea 00 18 	ld.d	r10,sp[24]
800066e8:	2f f5       	sub	r5,-1
800066ea:	50 64       	stdsp	sp[0x18],r4
800066ec:	fe b0 e9 18 	rcall	8000391c <__avr32_f64_mul>
800066f0:	40 94       	lddsp	r4,sp[0x24]
800066f2:	14 98       	mov	r8,r10
800066f4:	16 99       	mov	r9,r11
800066f6:	fa e9 00 08 	st.d	sp[8],r8
800066fa:	c0 38       	rjmp	80006700 <_dtoa_r+0x474>
800066fc:	50 66       	stdsp	sp[0x18],r6
800066fe:	02 94       	mov	r4,r1
80006700:	0a 9c       	mov	r12,r5
80006702:	fe b0 e9 fb 	rcall	80003af8 <__avr32_s32_to_f64>
80006706:	fa e8 00 08 	ld.d	r8,sp[8]
8000670a:	fe b0 e9 09 	rcall	8000391c <__avr32_f64_mul>
8000670e:	30 08       	mov	r8,0
80006710:	fc 19 40 1c 	movh	r9,0x401c
80006714:	e0 a0 11 04 	rcall	8000891c <__avr32_f64_add>
80006718:	14 98       	mov	r8,r10
8000671a:	16 99       	mov	r9,r11
8000671c:	fa e9 00 28 	st.d	sp[40],r8
80006720:	fc 18 fc c0 	movh	r8,0xfcc0
80006724:	40 a5       	lddsp	r5,sp[0x28]
80006726:	10 05       	add	r5,r8
80006728:	50 a5       	stdsp	sp[0x28],r5
8000672a:	58 04       	cp.w	r4,0
8000672c:	c2 11       	brne	8000676e <_dtoa_r+0x4e2>
8000672e:	fa ea 00 08 	ld.d	r10,sp[8]
80006732:	30 08       	mov	r8,0
80006734:	fc 19 40 14 	movh	r9,0x4014
80006738:	e0 a0 10 24 	rcall	80008780 <__avr32_f64_sub>
8000673c:	40 bc       	lddsp	r12,sp[0x2c]
8000673e:	fa eb 00 08 	st.d	sp[8],r10
80006742:	14 98       	mov	r8,r10
80006744:	16 99       	mov	r9,r11
80006746:	18 9a       	mov	r10,r12
80006748:	0a 9b       	mov	r11,r5
8000674a:	e0 a0 11 cd 	rcall	80008ae4 <__avr32_f64_cmp_lt>
8000674e:	e0 81 02 54 	brne	80006bf6 <_dtoa_r+0x96a>
80006752:	0a 98       	mov	r8,r5
80006754:	40 b9       	lddsp	r9,sp[0x2c]
80006756:	ee 18 80 00 	eorh	r8,0x8000
8000675a:	fa ea 00 08 	ld.d	r10,sp[8]
8000675e:	10 95       	mov	r5,r8
80006760:	12 98       	mov	r8,r9
80006762:	0a 99       	mov	r9,r5
80006764:	e0 a0 11 c0 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80006768:	e0 81 02 3e 	brne	80006be4 <_dtoa_r+0x958>
8000676c:	ca 68       	rjmp	800068b8 <_dtoa_r+0x62c>
8000676e:	fe c9 ca 62 	sub	r9,pc,-13726
80006772:	e8 c8 00 01 	sub	r8,r4,1
80006776:	40 d5       	lddsp	r5,sp[0x34]
80006778:	58 05       	cp.w	r5,0
8000677a:	c4 f0       	breq	80006818 <_dtoa_r+0x58c>
8000677c:	30 0c       	mov	r12,0
8000677e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006782:	51 3c       	stdsp	sp[0x4c],r12
80006784:	30 0a       	mov	r10,0
80006786:	fc 1b 3f e0 	movh	r11,0x3fe0
8000678a:	e0 a0 11 e1 	rcall	80008b4c <__avr32_f64_div>
8000678e:	fa e8 00 28 	ld.d	r8,sp[40]
80006792:	40 85       	lddsp	r5,sp[0x20]
80006794:	e0 a0 0f f6 	rcall	80008780 <__avr32_f64_sub>
80006798:	fa eb 00 28 	st.d	sp[40],r10
8000679c:	fa ea 00 08 	ld.d	r10,sp[8]
800067a0:	e0 a0 11 48 	rcall	80008a30 <__avr32_f64_to_s32>
800067a4:	51 6c       	stdsp	sp[0x58],r12
800067a6:	fe b0 e9 a9 	rcall	80003af8 <__avr32_s32_to_f64>
800067aa:	14 98       	mov	r8,r10
800067ac:	16 99       	mov	r9,r11
800067ae:	fa ea 00 08 	ld.d	r10,sp[8]
800067b2:	e0 a0 0f e7 	rcall	80008780 <__avr32_f64_sub>
800067b6:	fa eb 00 08 	st.d	sp[8],r10
800067ba:	41 68       	lddsp	r8,sp[0x58]
800067bc:	2d 08       	sub	r8,-48
800067be:	0a c8       	st.b	r5++,r8
800067c0:	41 39       	lddsp	r9,sp[0x4c]
800067c2:	2f f9       	sub	r9,-1
800067c4:	51 39       	stdsp	sp[0x4c],r9
800067c6:	fa e8 00 28 	ld.d	r8,sp[40]
800067ca:	e0 a0 11 8d 	rcall	80008ae4 <__avr32_f64_cmp_lt>
800067ce:	e0 81 03 39 	brne	80006e40 <_dtoa_r+0xbb4>
800067d2:	fa e8 00 08 	ld.d	r8,sp[8]
800067d6:	30 0a       	mov	r10,0
800067d8:	fc 1b 3f f0 	movh	r11,0x3ff0
800067dc:	e0 a0 0f d2 	rcall	80008780 <__avr32_f64_sub>
800067e0:	fa e8 00 28 	ld.d	r8,sp[40]
800067e4:	e0 a0 11 80 	rcall	80008ae4 <__avr32_f64_cmp_lt>
800067e8:	fa ea 00 28 	ld.d	r10,sp[40]
800067ec:	30 08       	mov	r8,0
800067ee:	fc 19 40 24 	movh	r9,0x4024
800067f2:	e0 81 00 da 	brne	800069a6 <_dtoa_r+0x71a>
800067f6:	41 3c       	lddsp	r12,sp[0x4c]
800067f8:	08 3c       	cp.w	r12,r4
800067fa:	c5 f4       	brge	800068b8 <_dtoa_r+0x62c>
800067fc:	fe b0 e8 90 	rcall	8000391c <__avr32_f64_mul>
80006800:	30 08       	mov	r8,0
80006802:	fa eb 00 28 	st.d	sp[40],r10
80006806:	fc 19 40 24 	movh	r9,0x4024
8000680a:	fa ea 00 08 	ld.d	r10,sp[8]
8000680e:	fe b0 e8 87 	rcall	8000391c <__avr32_f64_mul>
80006812:	fa eb 00 08 	st.d	sp[8],r10
80006816:	cc 3b       	rjmp	8000679c <_dtoa_r+0x510>
80006818:	40 85       	lddsp	r5,sp[0x20]
8000681a:	08 05       	add	r5,r4
8000681c:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006820:	51 35       	stdsp	sp[0x4c],r5
80006822:	fa e8 00 28 	ld.d	r8,sp[40]
80006826:	40 85       	lddsp	r5,sp[0x20]
80006828:	fe b0 e8 7a 	rcall	8000391c <__avr32_f64_mul>
8000682c:	fa eb 00 28 	st.d	sp[40],r10
80006830:	fa ea 00 08 	ld.d	r10,sp[8]
80006834:	e0 a0 10 fe 	rcall	80008a30 <__avr32_f64_to_s32>
80006838:	51 6c       	stdsp	sp[0x58],r12
8000683a:	fe b0 e9 5f 	rcall	80003af8 <__avr32_s32_to_f64>
8000683e:	14 98       	mov	r8,r10
80006840:	16 99       	mov	r9,r11
80006842:	fa ea 00 08 	ld.d	r10,sp[8]
80006846:	e0 a0 0f 9d 	rcall	80008780 <__avr32_f64_sub>
8000684a:	fa eb 00 08 	st.d	sp[8],r10
8000684e:	41 68       	lddsp	r8,sp[0x58]
80006850:	2d 08       	sub	r8,-48
80006852:	0a c8       	st.b	r5++,r8
80006854:	41 3c       	lddsp	r12,sp[0x4c]
80006856:	18 35       	cp.w	r5,r12
80006858:	c2 81       	brne	800068a8 <_dtoa_r+0x61c>
8000685a:	30 08       	mov	r8,0
8000685c:	fc 19 3f e0 	movh	r9,0x3fe0
80006860:	fa ea 00 28 	ld.d	r10,sp[40]
80006864:	e0 a0 10 5c 	rcall	8000891c <__avr32_f64_add>
80006868:	40 85       	lddsp	r5,sp[0x20]
8000686a:	fa e8 00 08 	ld.d	r8,sp[8]
8000686e:	08 05       	add	r5,r4
80006870:	e0 a0 11 3a 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80006874:	e0 81 00 99 	brne	800069a6 <_dtoa_r+0x71a>
80006878:	fa e8 00 28 	ld.d	r8,sp[40]
8000687c:	30 0a       	mov	r10,0
8000687e:	fc 1b 3f e0 	movh	r11,0x3fe0
80006882:	e0 a0 0f 7f 	rcall	80008780 <__avr32_f64_sub>
80006886:	14 98       	mov	r8,r10
80006888:	16 99       	mov	r9,r11
8000688a:	fa ea 00 08 	ld.d	r10,sp[8]
8000688e:	e0 a0 11 2b 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80006892:	c1 30       	breq	800068b8 <_dtoa_r+0x62c>
80006894:	33 09       	mov	r9,48
80006896:	0a 98       	mov	r8,r5
80006898:	11 7a       	ld.ub	r10,--r8
8000689a:	f2 0a 18 00 	cp.b	r10,r9
8000689e:	e0 81 02 d1 	brne	80006e40 <_dtoa_r+0xbb4>
800068a2:	10 95       	mov	r5,r8
800068a4:	cf 9b       	rjmp	80006896 <_dtoa_r+0x60a>
800068a6:	d7 03       	nop
800068a8:	30 08       	mov	r8,0
800068aa:	fc 19 40 24 	movh	r9,0x4024
800068ae:	fe b0 e8 37 	rcall	8000391c <__avr32_f64_mul>
800068b2:	fa eb 00 08 	st.d	sp[8],r10
800068b6:	cb db       	rjmp	80006830 <_dtoa_r+0x5a4>
800068b8:	fa ea 00 3c 	ld.d	r10,sp[60]
800068bc:	fa eb 00 08 	st.d	sp[8],r10
800068c0:	58 e6       	cp.w	r6,14
800068c2:	5f ab       	srle	r11
800068c4:	41 8a       	lddsp	r10,sp[0x60]
800068c6:	30 08       	mov	r8,0
800068c8:	f4 09 11 ff 	rsub	r9,r10,-1
800068cc:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
800068d0:	f0 09 18 00 	cp.b	r9,r8
800068d4:	e0 80 00 82 	breq	800069d8 <_dtoa_r+0x74c>
800068d8:	40 ea       	lddsp	r10,sp[0x38]
800068da:	58 01       	cp.w	r1,0
800068dc:	5f a9       	srle	r9
800068de:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
800068e2:	fe ca cb d6 	sub	r10,pc,-13354
800068e6:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
800068ea:	fa e5 00 10 	st.d	sp[16],r4
800068ee:	f0 09 18 00 	cp.b	r9,r8
800068f2:	c1 40       	breq	8000691a <_dtoa_r+0x68e>
800068f4:	58 01       	cp.w	r1,0
800068f6:	e0 81 01 77 	brne	80006be4 <_dtoa_r+0x958>
800068fa:	30 08       	mov	r8,0
800068fc:	fc 19 40 14 	movh	r9,0x4014
80006900:	08 9a       	mov	r10,r4
80006902:	0a 9b       	mov	r11,r5
80006904:	fe b0 e8 0c 	rcall	8000391c <__avr32_f64_mul>
80006908:	fa e8 00 08 	ld.d	r8,sp[8]
8000690c:	e0 a0 10 b8 	rcall	80008a7c <__avr32_f64_cmp_ge>
80006910:	e0 81 01 6a 	brne	80006be4 <_dtoa_r+0x958>
80006914:	02 92       	mov	r2,r1
80006916:	e0 8f 01 72 	bral	80006bfa <_dtoa_r+0x96e>
8000691a:	40 85       	lddsp	r5,sp[0x20]
8000691c:	30 14       	mov	r4,1
8000691e:	fa e8 00 10 	ld.d	r8,sp[16]
80006922:	fa ea 00 08 	ld.d	r10,sp[8]
80006926:	e0 a0 11 13 	rcall	80008b4c <__avr32_f64_div>
8000692a:	e0 a0 10 83 	rcall	80008a30 <__avr32_f64_to_s32>
8000692e:	18 92       	mov	r2,r12
80006930:	fe b0 e8 e4 	rcall	80003af8 <__avr32_s32_to_f64>
80006934:	fa e8 00 10 	ld.d	r8,sp[16]
80006938:	fe b0 e7 f2 	rcall	8000391c <__avr32_f64_mul>
8000693c:	14 98       	mov	r8,r10
8000693e:	16 99       	mov	r9,r11
80006940:	fa ea 00 08 	ld.d	r10,sp[8]
80006944:	e0 a0 0f 1e 	rcall	80008780 <__avr32_f64_sub>
80006948:	fa eb 00 08 	st.d	sp[8],r10
8000694c:	e4 c8 ff d0 	sub	r8,r2,-48
80006950:	0a c8       	st.b	r5++,r8
80006952:	fc 19 40 24 	movh	r9,0x4024
80006956:	30 08       	mov	r8,0
80006958:	02 34       	cp.w	r4,r1
8000695a:	c3 31       	brne	800069c0 <_dtoa_r+0x734>
8000695c:	fa e8 00 08 	ld.d	r8,sp[8]
80006960:	e0 a0 0f de 	rcall	8000891c <__avr32_f64_add>
80006964:	16 91       	mov	r1,r11
80006966:	14 90       	mov	r0,r10
80006968:	14 98       	mov	r8,r10
8000696a:	02 99       	mov	r9,r1
8000696c:	fa ea 00 10 	ld.d	r10,sp[16]
80006970:	e0 a0 10 ba 	rcall	80008ae4 <__avr32_f64_cmp_lt>
80006974:	c1 a1       	brne	800069a8 <_dtoa_r+0x71c>
80006976:	fa e8 00 10 	ld.d	r8,sp[16]
8000697a:	00 9a       	mov	r10,r0
8000697c:	02 9b       	mov	r11,r1
8000697e:	e0 a0 10 6c 	rcall	80008a56 <__avr32_f64_cmp_eq>
80006982:	e0 80 02 5e 	breq	80006e3e <_dtoa_r+0xbb2>
80006986:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000698a:	c0 f1       	brne	800069a8 <_dtoa_r+0x71c>
8000698c:	e0 8f 02 59 	bral	80006e3e <_dtoa_r+0xbb2>
80006990:	40 8a       	lddsp	r10,sp[0x20]
80006992:	14 38       	cp.w	r8,r10
80006994:	c0 30       	breq	8000699a <_dtoa_r+0x70e>
80006996:	10 95       	mov	r5,r8
80006998:	c0 98       	rjmp	800069aa <_dtoa_r+0x71e>
8000699a:	33 08       	mov	r8,48
8000699c:	40 89       	lddsp	r9,sp[0x20]
8000699e:	2f f6       	sub	r6,-1
800069a0:	b2 88       	st.b	r9[0x0],r8
800069a2:	40 88       	lddsp	r8,sp[0x20]
800069a4:	c0 88       	rjmp	800069b4 <_dtoa_r+0x728>
800069a6:	40 66       	lddsp	r6,sp[0x18]
800069a8:	33 99       	mov	r9,57
800069aa:	0a 98       	mov	r8,r5
800069ac:	11 7a       	ld.ub	r10,--r8
800069ae:	f2 0a 18 00 	cp.b	r10,r9
800069b2:	ce f0       	breq	80006990 <_dtoa_r+0x704>
800069b4:	50 66       	stdsp	sp[0x18],r6
800069b6:	11 89       	ld.ub	r9,r8[0x0]
800069b8:	2f f9       	sub	r9,-1
800069ba:	b0 89       	st.b	r8[0x0],r9
800069bc:	e0 8f 02 42 	bral	80006e40 <_dtoa_r+0xbb4>
800069c0:	fe b0 e7 ae 	rcall	8000391c <__avr32_f64_mul>
800069c4:	2f f4       	sub	r4,-1
800069c6:	fa eb 00 08 	st.d	sp[8],r10
800069ca:	30 08       	mov	r8,0
800069cc:	30 09       	mov	r9,0
800069ce:	e0 a0 10 44 	rcall	80008a56 <__avr32_f64_cmp_eq>
800069d2:	ca 60       	breq	8000691e <_dtoa_r+0x692>
800069d4:	e0 8f 02 35 	bral	80006e3e <_dtoa_r+0xbb2>
800069d8:	40 d8       	lddsp	r8,sp[0x34]
800069da:	58 08       	cp.w	r8,0
800069dc:	c0 51       	brne	800069e6 <_dtoa_r+0x75a>
800069de:	04 98       	mov	r8,r2
800069e0:	00 95       	mov	r5,r0
800069e2:	40 d4       	lddsp	r4,sp[0x34]
800069e4:	c3 78       	rjmp	80006a52 <_dtoa_r+0x7c6>
800069e6:	40 c5       	lddsp	r5,sp[0x30]
800069e8:	58 15       	cp.w	r5,1
800069ea:	e0 89 00 0f 	brgt	80006a08 <_dtoa_r+0x77c>
800069ee:	41 74       	lddsp	r4,sp[0x5c]
800069f0:	58 04       	cp.w	r4,0
800069f2:	c0 40       	breq	800069fa <_dtoa_r+0x76e>
800069f4:	f4 c9 fb cd 	sub	r9,r10,-1075
800069f8:	c0 48       	rjmp	80006a00 <_dtoa_r+0x774>
800069fa:	41 99       	lddsp	r9,sp[0x64]
800069fc:	f2 09 11 36 	rsub	r9,r9,54
80006a00:	04 98       	mov	r8,r2
80006a02:	00 95       	mov	r5,r0
80006a04:	c1 c8       	rjmp	80006a3c <_dtoa_r+0x7b0>
80006a06:	d7 03       	nop
80006a08:	e2 c8 00 01 	sub	r8,r1,1
80006a0c:	58 01       	cp.w	r1,0
80006a0e:	e0 05 17 40 	movge	r5,r0
80006a12:	e2 09 17 40 	movge	r9,r1
80006a16:	e1 d1 e5 15 	sublt	r5,r0,r1
80006a1a:	f9 b9 05 00 	movlt	r9,0
80006a1e:	10 32       	cp.w	r2,r8
80006a20:	e5 d8 e4 18 	subge	r8,r2,r8
80006a24:	f1 d2 e5 18 	sublt	r8,r8,r2
80006a28:	e5 d8 e5 02 	addlt	r2,r2,r8
80006a2c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80006a30:	f9 d8 e5 0c 	addlt	r12,r12,r8
80006a34:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80006a38:	f9 b8 05 00 	movlt	r8,0
80006a3c:	40 4b       	lddsp	r11,sp[0x10]
80006a3e:	12 0b       	add	r11,r9
80006a40:	50 08       	stdsp	sp[0x0],r8
80006a42:	50 4b       	stdsp	sp[0x10],r11
80006a44:	12 00       	add	r0,r9
80006a46:	30 1b       	mov	r11,1
80006a48:	0e 9c       	mov	r12,r7
80006a4a:	e0 a0 0a c9 	rcall	80007fdc <__i2b>
80006a4e:	40 08       	lddsp	r8,sp[0x0]
80006a50:	18 94       	mov	r4,r12
80006a52:	40 4a       	lddsp	r10,sp[0x10]
80006a54:	58 05       	cp.w	r5,0
80006a56:	5f 99       	srgt	r9
80006a58:	58 0a       	cp.w	r10,0
80006a5a:	5f 9a       	srgt	r10
80006a5c:	f5 e9 00 09 	and	r9,r10,r9
80006a60:	c0 80       	breq	80006a70 <_dtoa_r+0x7e4>
80006a62:	40 4c       	lddsp	r12,sp[0x10]
80006a64:	f8 05 0d 49 	min	r9,r12,r5
80006a68:	12 1c       	sub	r12,r9
80006a6a:	12 10       	sub	r0,r9
80006a6c:	50 4c       	stdsp	sp[0x10],r12
80006a6e:	12 15       	sub	r5,r9
80006a70:	58 02       	cp.w	r2,0
80006a72:	e0 8a 00 27 	brle	80006ac0 <_dtoa_r+0x834>
80006a76:	40 db       	lddsp	r11,sp[0x34]
80006a78:	58 0b       	cp.w	r11,0
80006a7a:	c1 d0       	breq	80006ab4 <_dtoa_r+0x828>
80006a7c:	58 08       	cp.w	r8,0
80006a7e:	e0 8a 00 17 	brle	80006aac <_dtoa_r+0x820>
80006a82:	10 9a       	mov	r10,r8
80006a84:	50 08       	stdsp	sp[0x0],r8
80006a86:	08 9b       	mov	r11,r4
80006a88:	0e 9c       	mov	r12,r7
80006a8a:	e0 a0 0a ef 	rcall	80008068 <__pow5mult>
80006a8e:	06 9a       	mov	r10,r3
80006a90:	18 9b       	mov	r11,r12
80006a92:	18 94       	mov	r4,r12
80006a94:	0e 9c       	mov	r12,r7
80006a96:	e0 a0 0a 23 	rcall	80007edc <__multiply>
80006a9a:	18 99       	mov	r9,r12
80006a9c:	06 9b       	mov	r11,r3
80006a9e:	50 19       	stdsp	sp[0x4],r9
80006aa0:	0e 9c       	mov	r12,r7
80006aa2:	e0 a0 08 cf 	rcall	80007c40 <_Bfree>
80006aa6:	40 19       	lddsp	r9,sp[0x4]
80006aa8:	40 08       	lddsp	r8,sp[0x0]
80006aaa:	12 93       	mov	r3,r9
80006aac:	e4 08 01 0a 	sub	r10,r2,r8
80006ab0:	c0 80       	breq	80006ac0 <_dtoa_r+0x834>
80006ab2:	c0 28       	rjmp	80006ab6 <_dtoa_r+0x82a>
80006ab4:	04 9a       	mov	r10,r2
80006ab6:	06 9b       	mov	r11,r3
80006ab8:	0e 9c       	mov	r12,r7
80006aba:	e0 a0 0a d7 	rcall	80008068 <__pow5mult>
80006abe:	18 93       	mov	r3,r12
80006ac0:	30 1b       	mov	r11,1
80006ac2:	0e 9c       	mov	r12,r7
80006ac4:	e0 a0 0a 8c 	rcall	80007fdc <__i2b>
80006ac8:	41 1a       	lddsp	r10,sp[0x44]
80006aca:	18 92       	mov	r2,r12
80006acc:	58 0a       	cp.w	r10,0
80006ace:	e0 8a 00 07 	brle	80006adc <_dtoa_r+0x850>
80006ad2:	18 9b       	mov	r11,r12
80006ad4:	0e 9c       	mov	r12,r7
80006ad6:	e0 a0 0a c9 	rcall	80008068 <__pow5mult>
80006ada:	18 92       	mov	r2,r12
80006adc:	40 c9       	lddsp	r9,sp[0x30]
80006ade:	58 19       	cp.w	r9,1
80006ae0:	e0 89 00 14 	brgt	80006b08 <_dtoa_r+0x87c>
80006ae4:	40 38       	lddsp	r8,sp[0xc]
80006ae6:	58 08       	cp.w	r8,0
80006ae8:	c1 01       	brne	80006b08 <_dtoa_r+0x87c>
80006aea:	40 29       	lddsp	r9,sp[0x8]
80006aec:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80006af0:	c0 c1       	brne	80006b08 <_dtoa_r+0x87c>
80006af2:	12 98       	mov	r8,r9
80006af4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006af8:	c0 80       	breq	80006b08 <_dtoa_r+0x87c>
80006afa:	40 4c       	lddsp	r12,sp[0x10]
80006afc:	30 1b       	mov	r11,1
80006afe:	2f fc       	sub	r12,-1
80006b00:	2f f0       	sub	r0,-1
80006b02:	50 4c       	stdsp	sp[0x10],r12
80006b04:	50 6b       	stdsp	sp[0x18],r11
80006b06:	c0 38       	rjmp	80006b0c <_dtoa_r+0x880>
80006b08:	30 0a       	mov	r10,0
80006b0a:	50 6a       	stdsp	sp[0x18],r10
80006b0c:	41 19       	lddsp	r9,sp[0x44]
80006b0e:	58 09       	cp.w	r9,0
80006b10:	c0 31       	brne	80006b16 <_dtoa_r+0x88a>
80006b12:	30 1c       	mov	r12,1
80006b14:	c0 98       	rjmp	80006b26 <_dtoa_r+0x89a>
80006b16:	64 48       	ld.w	r8,r2[0x10]
80006b18:	2f c8       	sub	r8,-4
80006b1a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80006b1e:	e0 a0 08 01 	rcall	80007b20 <__hi0bits>
80006b22:	f8 0c 11 20 	rsub	r12,r12,32
80006b26:	40 4b       	lddsp	r11,sp[0x10]
80006b28:	f8 0b 00 08 	add	r8,r12,r11
80006b2c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006b30:	c0 c0       	breq	80006b48 <_dtoa_r+0x8bc>
80006b32:	f0 08 11 20 	rsub	r8,r8,32
80006b36:	58 48       	cp.w	r8,4
80006b38:	e0 8a 00 06 	brle	80006b44 <_dtoa_r+0x8b8>
80006b3c:	20 48       	sub	r8,4
80006b3e:	10 0b       	add	r11,r8
80006b40:	50 4b       	stdsp	sp[0x10],r11
80006b42:	c0 78       	rjmp	80006b50 <_dtoa_r+0x8c4>
80006b44:	58 48       	cp.w	r8,4
80006b46:	c0 70       	breq	80006b54 <_dtoa_r+0x8c8>
80006b48:	40 4a       	lddsp	r10,sp[0x10]
80006b4a:	2e 48       	sub	r8,-28
80006b4c:	10 0a       	add	r10,r8
80006b4e:	50 4a       	stdsp	sp[0x10],r10
80006b50:	10 00       	add	r0,r8
80006b52:	10 05       	add	r5,r8
80006b54:	58 00       	cp.w	r0,0
80006b56:	e0 8a 00 08 	brle	80006b66 <_dtoa_r+0x8da>
80006b5a:	06 9b       	mov	r11,r3
80006b5c:	00 9a       	mov	r10,r0
80006b5e:	0e 9c       	mov	r12,r7
80006b60:	e0 a0 09 7a 	rcall	80007e54 <__lshift>
80006b64:	18 93       	mov	r3,r12
80006b66:	40 49       	lddsp	r9,sp[0x10]
80006b68:	58 09       	cp.w	r9,0
80006b6a:	e0 8a 00 08 	brle	80006b7a <_dtoa_r+0x8ee>
80006b6e:	04 9b       	mov	r11,r2
80006b70:	12 9a       	mov	r10,r9
80006b72:	0e 9c       	mov	r12,r7
80006b74:	e0 a0 09 70 	rcall	80007e54 <__lshift>
80006b78:	18 92       	mov	r2,r12
80006b7a:	41 48       	lddsp	r8,sp[0x50]
80006b7c:	58 08       	cp.w	r8,0
80006b7e:	c1 b0       	breq	80006bb4 <_dtoa_r+0x928>
80006b80:	04 9b       	mov	r11,r2
80006b82:	06 9c       	mov	r12,r3
80006b84:	e0 a0 08 45 	rcall	80007c0e <__mcmp>
80006b88:	c1 64       	brge	80006bb4 <_dtoa_r+0x928>
80006b8a:	06 9b       	mov	r11,r3
80006b8c:	30 09       	mov	r9,0
80006b8e:	30 aa       	mov	r10,10
80006b90:	0e 9c       	mov	r12,r7
80006b92:	e0 a0 0a 2d 	rcall	80007fec <__multadd>
80006b96:	20 16       	sub	r6,1
80006b98:	18 93       	mov	r3,r12
80006b9a:	40 dc       	lddsp	r12,sp[0x34]
80006b9c:	58 0c       	cp.w	r12,0
80006b9e:	c0 31       	brne	80006ba4 <_dtoa_r+0x918>
80006ba0:	40 91       	lddsp	r1,sp[0x24]
80006ba2:	c0 98       	rjmp	80006bb4 <_dtoa_r+0x928>
80006ba4:	08 9b       	mov	r11,r4
80006ba6:	40 91       	lddsp	r1,sp[0x24]
80006ba8:	30 09       	mov	r9,0
80006baa:	30 aa       	mov	r10,10
80006bac:	0e 9c       	mov	r12,r7
80006bae:	e0 a0 0a 1f 	rcall	80007fec <__multadd>
80006bb2:	18 94       	mov	r4,r12
80006bb4:	58 01       	cp.w	r1,0
80006bb6:	5f a9       	srle	r9
80006bb8:	40 cb       	lddsp	r11,sp[0x30]
80006bba:	58 2b       	cp.w	r11,2
80006bbc:	5f 98       	srgt	r8
80006bbe:	f3 e8 00 08 	and	r8,r9,r8
80006bc2:	c2 50       	breq	80006c0c <_dtoa_r+0x980>
80006bc4:	58 01       	cp.w	r1,0
80006bc6:	c1 11       	brne	80006be8 <_dtoa_r+0x95c>
80006bc8:	04 9b       	mov	r11,r2
80006bca:	02 99       	mov	r9,r1
80006bcc:	30 5a       	mov	r10,5
80006bce:	0e 9c       	mov	r12,r7
80006bd0:	e0 a0 0a 0e 	rcall	80007fec <__multadd>
80006bd4:	18 92       	mov	r2,r12
80006bd6:	18 9b       	mov	r11,r12
80006bd8:	06 9c       	mov	r12,r3
80006bda:	e0 a0 08 1a 	rcall	80007c0e <__mcmp>
80006bde:	e0 89 00 0f 	brgt	80006bfc <_dtoa_r+0x970>
80006be2:	c0 38       	rjmp	80006be8 <_dtoa_r+0x95c>
80006be4:	30 02       	mov	r2,0
80006be6:	04 94       	mov	r4,r2
80006be8:	40 ea       	lddsp	r10,sp[0x38]
80006bea:	30 09       	mov	r9,0
80006bec:	5c da       	com	r10
80006bee:	40 85       	lddsp	r5,sp[0x20]
80006bf0:	50 6a       	stdsp	sp[0x18],r10
80006bf2:	50 49       	stdsp	sp[0x10],r9
80006bf4:	c0 f9       	rjmp	80006e12 <_dtoa_r+0xb86>
80006bf6:	08 92       	mov	r2,r4
80006bf8:	40 66       	lddsp	r6,sp[0x18]
80006bfa:	04 94       	mov	r4,r2
80006bfc:	2f f6       	sub	r6,-1
80006bfe:	50 66       	stdsp	sp[0x18],r6
80006c00:	33 18       	mov	r8,49
80006c02:	40 85       	lddsp	r5,sp[0x20]
80006c04:	0a c8       	st.b	r5++,r8
80006c06:	30 08       	mov	r8,0
80006c08:	50 48       	stdsp	sp[0x10],r8
80006c0a:	c0 49       	rjmp	80006e12 <_dtoa_r+0xb86>
80006c0c:	40 dc       	lddsp	r12,sp[0x34]
80006c0e:	58 0c       	cp.w	r12,0
80006c10:	e0 80 00 b5 	breq	80006d7a <_dtoa_r+0xaee>
80006c14:	58 05       	cp.w	r5,0
80006c16:	e0 8a 00 08 	brle	80006c26 <_dtoa_r+0x99a>
80006c1a:	08 9b       	mov	r11,r4
80006c1c:	0a 9a       	mov	r10,r5
80006c1e:	0e 9c       	mov	r12,r7
80006c20:	e0 a0 09 1a 	rcall	80007e54 <__lshift>
80006c24:	18 94       	mov	r4,r12
80006c26:	40 6b       	lddsp	r11,sp[0x18]
80006c28:	58 0b       	cp.w	r11,0
80006c2a:	c0 31       	brne	80006c30 <_dtoa_r+0x9a4>
80006c2c:	08 9c       	mov	r12,r4
80006c2e:	c1 38       	rjmp	80006c54 <_dtoa_r+0x9c8>
80006c30:	68 1b       	ld.w	r11,r4[0x4]
80006c32:	0e 9c       	mov	r12,r7
80006c34:	e0 a0 08 20 	rcall	80007c74 <_Balloc>
80006c38:	68 4a       	ld.w	r10,r4[0x10]
80006c3a:	18 95       	mov	r5,r12
80006c3c:	e8 cb ff f4 	sub	r11,r4,-12
80006c40:	2f ea       	sub	r10,-2
80006c42:	2f 4c       	sub	r12,-12
80006c44:	a3 6a       	lsl	r10,0x2
80006c46:	fe b0 e8 3e 	rcall	80003cc2 <memcpy>
80006c4a:	0a 9b       	mov	r11,r5
80006c4c:	30 1a       	mov	r10,1
80006c4e:	0e 9c       	mov	r12,r7
80006c50:	e0 a0 09 02 	rcall	80007e54 <__lshift>
80006c54:	50 44       	stdsp	sp[0x10],r4
80006c56:	40 3a       	lddsp	r10,sp[0xc]
80006c58:	30 19       	mov	r9,1
80006c5a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80006c5e:	18 94       	mov	r4,r12
80006c60:	50 da       	stdsp	sp[0x34],r10
80006c62:	40 85       	lddsp	r5,sp[0x20]
80006c64:	50 99       	stdsp	sp[0x24],r9
80006c66:	50 26       	stdsp	sp[0x8],r6
80006c68:	50 e1       	stdsp	sp[0x38],r1
80006c6a:	04 9b       	mov	r11,r2
80006c6c:	06 9c       	mov	r12,r3
80006c6e:	fe b0 fa 7f 	rcall	8000616c <quorem>
80006c72:	40 4b       	lddsp	r11,sp[0x10]
80006c74:	f8 c0 ff d0 	sub	r0,r12,-48
80006c78:	06 9c       	mov	r12,r3
80006c7a:	e0 a0 07 ca 	rcall	80007c0e <__mcmp>
80006c7e:	08 9a       	mov	r10,r4
80006c80:	50 6c       	stdsp	sp[0x18],r12
80006c82:	04 9b       	mov	r11,r2
80006c84:	0e 9c       	mov	r12,r7
80006c86:	e0 a0 08 7f 	rcall	80007d84 <__mdiff>
80006c8a:	18 91       	mov	r1,r12
80006c8c:	78 38       	ld.w	r8,r12[0xc]
80006c8e:	58 08       	cp.w	r8,0
80006c90:	c0 30       	breq	80006c96 <_dtoa_r+0xa0a>
80006c92:	30 16       	mov	r6,1
80006c94:	c0 68       	rjmp	80006ca0 <_dtoa_r+0xa14>
80006c96:	18 9b       	mov	r11,r12
80006c98:	06 9c       	mov	r12,r3
80006c9a:	e0 a0 07 ba 	rcall	80007c0e <__mcmp>
80006c9e:	18 96       	mov	r6,r12
80006ca0:	0e 9c       	mov	r12,r7
80006ca2:	02 9b       	mov	r11,r1
80006ca4:	e0 a0 07 ce 	rcall	80007c40 <_Bfree>
80006ca8:	40 cc       	lddsp	r12,sp[0x30]
80006caa:	ed ec 10 08 	or	r8,r6,r12
80006cae:	c0 d1       	brne	80006cc8 <_dtoa_r+0xa3c>
80006cb0:	40 db       	lddsp	r11,sp[0x34]
80006cb2:	58 0b       	cp.w	r11,0
80006cb4:	c0 a1       	brne	80006cc8 <_dtoa_r+0xa3c>
80006cb6:	40 26       	lddsp	r6,sp[0x8]
80006cb8:	e0 40 00 39 	cp.w	r0,57
80006cbc:	c3 00       	breq	80006d1c <_dtoa_r+0xa90>
80006cbe:	40 6a       	lddsp	r10,sp[0x18]
80006cc0:	58 0a       	cp.w	r10,0
80006cc2:	e0 89 00 24 	brgt	80006d0a <_dtoa_r+0xa7e>
80006cc6:	c2 f8       	rjmp	80006d24 <_dtoa_r+0xa98>
80006cc8:	40 69       	lddsp	r9,sp[0x18]
80006cca:	58 09       	cp.w	r9,0
80006ccc:	c0 85       	brlt	80006cdc <_dtoa_r+0xa50>
80006cce:	12 98       	mov	r8,r9
80006cd0:	40 cc       	lddsp	r12,sp[0x30]
80006cd2:	18 48       	or	r8,r12
80006cd4:	c1 d1       	brne	80006d0e <_dtoa_r+0xa82>
80006cd6:	40 db       	lddsp	r11,sp[0x34]
80006cd8:	58 0b       	cp.w	r11,0
80006cda:	c1 a1       	brne	80006d0e <_dtoa_r+0xa82>
80006cdc:	0c 99       	mov	r9,r6
80006cde:	40 26       	lddsp	r6,sp[0x8]
80006ce0:	58 09       	cp.w	r9,0
80006ce2:	e0 8a 00 21 	brle	80006d24 <_dtoa_r+0xa98>
80006ce6:	06 9b       	mov	r11,r3
80006ce8:	30 1a       	mov	r10,1
80006cea:	0e 9c       	mov	r12,r7
80006cec:	e0 a0 08 b4 	rcall	80007e54 <__lshift>
80006cf0:	04 9b       	mov	r11,r2
80006cf2:	18 93       	mov	r3,r12
80006cf4:	e0 a0 07 8d 	rcall	80007c0e <__mcmp>
80006cf8:	e0 89 00 06 	brgt	80006d04 <_dtoa_r+0xa78>
80006cfc:	c1 41       	brne	80006d24 <_dtoa_r+0xa98>
80006cfe:	ed b0 00 00 	bld	r0,0x0
80006d02:	c1 11       	brne	80006d24 <_dtoa_r+0xa98>
80006d04:	e0 40 00 39 	cp.w	r0,57
80006d08:	c0 a0       	breq	80006d1c <_dtoa_r+0xa90>
80006d0a:	2f f0       	sub	r0,-1
80006d0c:	c0 c8       	rjmp	80006d24 <_dtoa_r+0xa98>
80006d0e:	58 06       	cp.w	r6,0
80006d10:	e0 8a 00 0c 	brle	80006d28 <_dtoa_r+0xa9c>
80006d14:	40 26       	lddsp	r6,sp[0x8]
80006d16:	e0 40 00 39 	cp.w	r0,57
80006d1a:	c0 41       	brne	80006d22 <_dtoa_r+0xa96>
80006d1c:	33 98       	mov	r8,57
80006d1e:	0a c8       	st.b	r5++,r8
80006d20:	c6 78       	rjmp	80006dee <_dtoa_r+0xb62>
80006d22:	2f f0       	sub	r0,-1
80006d24:	0a c0       	st.b	r5++,r0
80006d26:	c7 58       	rjmp	80006e10 <_dtoa_r+0xb84>
80006d28:	0a c0       	st.b	r5++,r0
80006d2a:	40 9a       	lddsp	r10,sp[0x24]
80006d2c:	40 e9       	lddsp	r9,sp[0x38]
80006d2e:	12 3a       	cp.w	r10,r9
80006d30:	c4 30       	breq	80006db6 <_dtoa_r+0xb2a>
80006d32:	06 9b       	mov	r11,r3
80006d34:	30 09       	mov	r9,0
80006d36:	30 aa       	mov	r10,10
80006d38:	0e 9c       	mov	r12,r7
80006d3a:	e0 a0 09 59 	rcall	80007fec <__multadd>
80006d3e:	40 48       	lddsp	r8,sp[0x10]
80006d40:	18 93       	mov	r3,r12
80006d42:	08 38       	cp.w	r8,r4
80006d44:	c0 91       	brne	80006d56 <_dtoa_r+0xaca>
80006d46:	10 9b       	mov	r11,r8
80006d48:	30 09       	mov	r9,0
80006d4a:	30 aa       	mov	r10,10
80006d4c:	0e 9c       	mov	r12,r7
80006d4e:	e0 a0 09 4f 	rcall	80007fec <__multadd>
80006d52:	50 4c       	stdsp	sp[0x10],r12
80006d54:	c0 e8       	rjmp	80006d70 <_dtoa_r+0xae4>
80006d56:	40 4b       	lddsp	r11,sp[0x10]
80006d58:	30 09       	mov	r9,0
80006d5a:	30 aa       	mov	r10,10
80006d5c:	0e 9c       	mov	r12,r7
80006d5e:	e0 a0 09 47 	rcall	80007fec <__multadd>
80006d62:	08 9b       	mov	r11,r4
80006d64:	50 4c       	stdsp	sp[0x10],r12
80006d66:	30 09       	mov	r9,0
80006d68:	30 aa       	mov	r10,10
80006d6a:	0e 9c       	mov	r12,r7
80006d6c:	e0 a0 09 40 	rcall	80007fec <__multadd>
80006d70:	18 94       	mov	r4,r12
80006d72:	40 9c       	lddsp	r12,sp[0x24]
80006d74:	2f fc       	sub	r12,-1
80006d76:	50 9c       	stdsp	sp[0x24],r12
80006d78:	c7 9b       	rjmp	80006c6a <_dtoa_r+0x9de>
80006d7a:	30 18       	mov	r8,1
80006d7c:	06 90       	mov	r0,r3
80006d7e:	40 85       	lddsp	r5,sp[0x20]
80006d80:	08 93       	mov	r3,r4
80006d82:	0c 94       	mov	r4,r6
80006d84:	10 96       	mov	r6,r8
80006d86:	04 9b       	mov	r11,r2
80006d88:	00 9c       	mov	r12,r0
80006d8a:	fe b0 f9 f1 	rcall	8000616c <quorem>
80006d8e:	2d 0c       	sub	r12,-48
80006d90:	0a cc       	st.b	r5++,r12
80006d92:	02 36       	cp.w	r6,r1
80006d94:	c0 a4       	brge	80006da8 <_dtoa_r+0xb1c>
80006d96:	00 9b       	mov	r11,r0
80006d98:	30 09       	mov	r9,0
80006d9a:	30 aa       	mov	r10,10
80006d9c:	0e 9c       	mov	r12,r7
80006d9e:	2f f6       	sub	r6,-1
80006da0:	e0 a0 09 26 	rcall	80007fec <__multadd>
80006da4:	18 90       	mov	r0,r12
80006da6:	cf 0b       	rjmp	80006d86 <_dtoa_r+0xafa>
80006da8:	08 96       	mov	r6,r4
80006daa:	30 0b       	mov	r11,0
80006dac:	06 94       	mov	r4,r3
80006dae:	50 4b       	stdsp	sp[0x10],r11
80006db0:	00 93       	mov	r3,r0
80006db2:	18 90       	mov	r0,r12
80006db4:	c0 28       	rjmp	80006db8 <_dtoa_r+0xb2c>
80006db6:	40 26       	lddsp	r6,sp[0x8]
80006db8:	06 9b       	mov	r11,r3
80006dba:	30 1a       	mov	r10,1
80006dbc:	0e 9c       	mov	r12,r7
80006dbe:	e0 a0 08 4b 	rcall	80007e54 <__lshift>
80006dc2:	04 9b       	mov	r11,r2
80006dc4:	18 93       	mov	r3,r12
80006dc6:	e0 a0 07 24 	rcall	80007c0e <__mcmp>
80006dca:	e0 89 00 12 	brgt	80006dee <_dtoa_r+0xb62>
80006dce:	c1 b1       	brne	80006e04 <_dtoa_r+0xb78>
80006dd0:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80006dd4:	c0 d1       	brne	80006dee <_dtoa_r+0xb62>
80006dd6:	c1 78       	rjmp	80006e04 <_dtoa_r+0xb78>
80006dd8:	40 89       	lddsp	r9,sp[0x20]
80006dda:	12 38       	cp.w	r8,r9
80006ddc:	c0 30       	breq	80006de2 <_dtoa_r+0xb56>
80006dde:	10 95       	mov	r5,r8
80006de0:	c0 88       	rjmp	80006df0 <_dtoa_r+0xb64>
80006de2:	2f f6       	sub	r6,-1
80006de4:	50 66       	stdsp	sp[0x18],r6
80006de6:	33 18       	mov	r8,49
80006de8:	40 8c       	lddsp	r12,sp[0x20]
80006dea:	b8 88       	st.b	r12[0x0],r8
80006dec:	c1 38       	rjmp	80006e12 <_dtoa_r+0xb86>
80006dee:	33 9a       	mov	r10,57
80006df0:	0a 98       	mov	r8,r5
80006df2:	11 79       	ld.ub	r9,--r8
80006df4:	f4 09 18 00 	cp.b	r9,r10
80006df8:	cf 00       	breq	80006dd8 <_dtoa_r+0xb4c>
80006dfa:	2f f9       	sub	r9,-1
80006dfc:	b0 89       	st.b	r8[0x0],r9
80006dfe:	c0 98       	rjmp	80006e10 <_dtoa_r+0xb84>
80006e00:	10 95       	mov	r5,r8
80006e02:	c0 28       	rjmp	80006e06 <_dtoa_r+0xb7a>
80006e04:	33 09       	mov	r9,48
80006e06:	0a 98       	mov	r8,r5
80006e08:	11 7a       	ld.ub	r10,--r8
80006e0a:	f2 0a 18 00 	cp.b	r10,r9
80006e0e:	cf 90       	breq	80006e00 <_dtoa_r+0xb74>
80006e10:	50 66       	stdsp	sp[0x18],r6
80006e12:	04 9b       	mov	r11,r2
80006e14:	0e 9c       	mov	r12,r7
80006e16:	e0 a0 07 15 	rcall	80007c40 <_Bfree>
80006e1a:	58 04       	cp.w	r4,0
80006e1c:	c1 20       	breq	80006e40 <_dtoa_r+0xbb4>
80006e1e:	40 4b       	lddsp	r11,sp[0x10]
80006e20:	08 3b       	cp.w	r11,r4
80006e22:	5f 19       	srne	r9
80006e24:	58 0b       	cp.w	r11,0
80006e26:	5f 18       	srne	r8
80006e28:	f3 e8 00 08 	and	r8,r9,r8
80006e2c:	c0 40       	breq	80006e34 <_dtoa_r+0xba8>
80006e2e:	0e 9c       	mov	r12,r7
80006e30:	e0 a0 07 08 	rcall	80007c40 <_Bfree>
80006e34:	08 9b       	mov	r11,r4
80006e36:	0e 9c       	mov	r12,r7
80006e38:	e0 a0 07 04 	rcall	80007c40 <_Bfree>
80006e3c:	c0 28       	rjmp	80006e40 <_dtoa_r+0xbb4>
80006e3e:	50 66       	stdsp	sp[0x18],r6
80006e40:	0e 9c       	mov	r12,r7
80006e42:	06 9b       	mov	r11,r3
80006e44:	e0 a0 06 fe 	rcall	80007c40 <_Bfree>
80006e48:	30 08       	mov	r8,0
80006e4a:	aa 88       	st.b	r5[0x0],r8
80006e4c:	40 68       	lddsp	r8,sp[0x18]
80006e4e:	41 5a       	lddsp	r10,sp[0x54]
80006e50:	2f f8       	sub	r8,-1
80006e52:	41 29       	lddsp	r9,sp[0x48]
80006e54:	95 08       	st.w	r10[0x0],r8
80006e56:	40 8c       	lddsp	r12,sp[0x20]
80006e58:	58 09       	cp.w	r9,0
80006e5a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80006e5e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80006e62:	2e 6d       	sub	sp,-104
80006e64:	d8 32       	popm	r0-r7,pc
80006e66:	d7 03       	nop

80006e68 <_fflush_r>:
80006e68:	d4 21       	pushm	r4-r7,lr
80006e6a:	16 97       	mov	r7,r11
80006e6c:	18 96       	mov	r6,r12
80006e6e:	76 48       	ld.w	r8,r11[0x10]
80006e70:	58 08       	cp.w	r8,0
80006e72:	c7 f0       	breq	80006f70 <_fflush_r+0x108>
80006e74:	58 0c       	cp.w	r12,0
80006e76:	c0 50       	breq	80006e80 <_fflush_r+0x18>
80006e78:	78 68       	ld.w	r8,r12[0x18]
80006e7a:	58 08       	cp.w	r8,0
80006e7c:	c0 21       	brne	80006e80 <_fflush_r+0x18>
80006e7e:	cc dc       	rcall	80007018 <__sinit>
80006e80:	fe c8 d2 28 	sub	r8,pc,-11736
80006e84:	10 37       	cp.w	r7,r8
80006e86:	c0 31       	brne	80006e8c <_fflush_r+0x24>
80006e88:	6c 07       	ld.w	r7,r6[0x0]
80006e8a:	c0 c8       	rjmp	80006ea2 <_fflush_r+0x3a>
80006e8c:	fe c8 d2 14 	sub	r8,pc,-11756
80006e90:	10 37       	cp.w	r7,r8
80006e92:	c0 31       	brne	80006e98 <_fflush_r+0x30>
80006e94:	6c 17       	ld.w	r7,r6[0x4]
80006e96:	c0 68       	rjmp	80006ea2 <_fflush_r+0x3a>
80006e98:	fe c8 d2 00 	sub	r8,pc,-11776
80006e9c:	10 37       	cp.w	r7,r8
80006e9e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80006ea2:	8e 6a       	ld.sh	r10,r7[0xc]
80006ea4:	14 98       	mov	r8,r10
80006ea6:	ed ba 00 03 	bld	r10,0x3
80006eaa:	c4 20       	breq	80006f2e <_fflush_r+0xc6>
80006eac:	ab ba       	sbr	r10,0xb
80006eae:	ae 6a       	st.h	r7[0xc],r10
80006eb0:	6e 18       	ld.w	r8,r7[0x4]
80006eb2:	58 08       	cp.w	r8,0
80006eb4:	e0 89 00 06 	brgt	80006ec0 <_fflush_r+0x58>
80006eb8:	6f 08       	ld.w	r8,r7[0x40]
80006eba:	58 08       	cp.w	r8,0
80006ebc:	e0 8a 00 5a 	brle	80006f70 <_fflush_r+0x108>
80006ec0:	6e b8       	ld.w	r8,r7[0x2c]
80006ec2:	58 08       	cp.w	r8,0
80006ec4:	c5 60       	breq	80006f70 <_fflush_r+0x108>
80006ec6:	e2 1a 10 00 	andl	r10,0x1000,COH
80006eca:	c0 30       	breq	80006ed0 <_fflush_r+0x68>
80006ecc:	6f 55       	ld.w	r5,r7[0x54]
80006ece:	c0 f8       	rjmp	80006eec <_fflush_r+0x84>
80006ed0:	30 19       	mov	r9,1
80006ed2:	6e 8b       	ld.w	r11,r7[0x20]
80006ed4:	0c 9c       	mov	r12,r6
80006ed6:	5d 18       	icall	r8
80006ed8:	18 95       	mov	r5,r12
80006eda:	5b fc       	cp.w	r12,-1
80006edc:	c0 81       	brne	80006eec <_fflush_r+0x84>
80006ede:	6c 38       	ld.w	r8,r6[0xc]
80006ee0:	59 d8       	cp.w	r8,29
80006ee2:	c4 70       	breq	80006f70 <_fflush_r+0x108>
80006ee4:	8e 68       	ld.sh	r8,r7[0xc]
80006ee6:	a7 a8       	sbr	r8,0x6
80006ee8:	ae 68       	st.h	r7[0xc],r8
80006eea:	d8 22       	popm	r4-r7,pc
80006eec:	8e 68       	ld.sh	r8,r7[0xc]
80006eee:	ed b8 00 02 	bld	r8,0x2
80006ef2:	c0 91       	brne	80006f04 <_fflush_r+0x9c>
80006ef4:	6e 18       	ld.w	r8,r7[0x4]
80006ef6:	10 15       	sub	r5,r8
80006ef8:	6e d8       	ld.w	r8,r7[0x34]
80006efa:	58 08       	cp.w	r8,0
80006efc:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80006f00:	eb d8 e1 15 	subne	r5,r5,r8
80006f04:	6e b8       	ld.w	r8,r7[0x2c]
80006f06:	0c 9c       	mov	r12,r6
80006f08:	30 09       	mov	r9,0
80006f0a:	0a 9a       	mov	r10,r5
80006f0c:	6e 8b       	ld.w	r11,r7[0x20]
80006f0e:	5d 18       	icall	r8
80006f10:	8e 68       	ld.sh	r8,r7[0xc]
80006f12:	0a 3c       	cp.w	r12,r5
80006f14:	c2 61       	brne	80006f60 <_fflush_r+0xf8>
80006f16:	ab d8       	cbr	r8,0xb
80006f18:	30 0c       	mov	r12,0
80006f1a:	6e 49       	ld.w	r9,r7[0x10]
80006f1c:	ae 68       	st.h	r7[0xc],r8
80006f1e:	8f 1c       	st.w	r7[0x4],r12
80006f20:	8f 09       	st.w	r7[0x0],r9
80006f22:	ed b8 00 0c 	bld	r8,0xc
80006f26:	c2 51       	brne	80006f70 <_fflush_r+0x108>
80006f28:	ef 45 00 54 	st.w	r7[84],r5
80006f2c:	d8 22       	popm	r4-r7,pc
80006f2e:	6e 45       	ld.w	r5,r7[0x10]
80006f30:	58 05       	cp.w	r5,0
80006f32:	c1 f0       	breq	80006f70 <_fflush_r+0x108>
80006f34:	6e 04       	ld.w	r4,r7[0x0]
80006f36:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80006f3a:	8f 05       	st.w	r7[0x0],r5
80006f3c:	f9 b8 01 00 	movne	r8,0
80006f40:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80006f44:	0a 14       	sub	r4,r5
80006f46:	8f 28       	st.w	r7[0x8],r8
80006f48:	c1 18       	rjmp	80006f6a <_fflush_r+0x102>
80006f4a:	08 99       	mov	r9,r4
80006f4c:	0a 9a       	mov	r10,r5
80006f4e:	6e a8       	ld.w	r8,r7[0x28]
80006f50:	6e 8b       	ld.w	r11,r7[0x20]
80006f52:	0c 9c       	mov	r12,r6
80006f54:	5d 18       	icall	r8
80006f56:	18 14       	sub	r4,r12
80006f58:	58 0c       	cp.w	r12,0
80006f5a:	e0 89 00 07 	brgt	80006f68 <_fflush_r+0x100>
80006f5e:	8e 68       	ld.sh	r8,r7[0xc]
80006f60:	a7 a8       	sbr	r8,0x6
80006f62:	3f fc       	mov	r12,-1
80006f64:	ae 68       	st.h	r7[0xc],r8
80006f66:	d8 22       	popm	r4-r7,pc
80006f68:	18 05       	add	r5,r12
80006f6a:	58 04       	cp.w	r4,0
80006f6c:	fe 99 ff ef 	brgt	80006f4a <_fflush_r+0xe2>
80006f70:	d8 2a       	popm	r4-r7,pc,r12=0
80006f72:	d7 03       	nop

80006f74 <__sfp_lock_acquire>:
80006f74:	5e fc       	retal	r12

80006f76 <__sfp_lock_release>:
80006f76:	5e fc       	retal	r12

80006f78 <_cleanup_r>:
80006f78:	d4 01       	pushm	lr
80006f7a:	fe cb e8 7a 	sub	r11,pc,-6022
80006f7e:	e0 a0 02 fd 	rcall	80007578 <_fwalk>
80006f82:	d8 02       	popm	pc

80006f84 <__sfmoreglue>:
80006f84:	d4 21       	pushm	r4-r7,lr
80006f86:	16 95       	mov	r5,r11
80006f88:	f6 06 10 5c 	mul	r6,r11,92
80006f8c:	ec cb ff f4 	sub	r11,r6,-12
80006f90:	e0 a0 03 84 	rcall	80007698 <_malloc_r>
80006f94:	18 97       	mov	r7,r12
80006f96:	c0 90       	breq	80006fa8 <__sfmoreglue+0x24>
80006f98:	99 15       	st.w	r12[0x4],r5
80006f9a:	30 0b       	mov	r11,0
80006f9c:	2f 4c       	sub	r12,-12
80006f9e:	0c 9a       	mov	r10,r6
80006fa0:	8f 2c       	st.w	r7[0x8],r12
80006fa2:	8f 0b       	st.w	r7[0x0],r11
80006fa4:	fe b0 e7 33 	rcall	80003e0a <memset>
80006fa8:	0e 9c       	mov	r12,r7
80006faa:	d8 22       	popm	r4-r7,pc

80006fac <__sfp>:
80006fac:	d4 21       	pushm	r4-r7,lr
80006fae:	fe c8 d2 f2 	sub	r8,pc,-11534
80006fb2:	18 96       	mov	r6,r12
80006fb4:	70 07       	ld.w	r7,r8[0x0]
80006fb6:	6e 68       	ld.w	r8,r7[0x18]
80006fb8:	58 08       	cp.w	r8,0
80006fba:	c0 31       	brne	80006fc0 <__sfp+0x14>
80006fbc:	0e 9c       	mov	r12,r7
80006fbe:	c2 dc       	rcall	80007018 <__sinit>
80006fc0:	ee c7 ff 28 	sub	r7,r7,-216
80006fc4:	30 05       	mov	r5,0
80006fc6:	6e 2c       	ld.w	r12,r7[0x8]
80006fc8:	6e 18       	ld.w	r8,r7[0x4]
80006fca:	c0 68       	rjmp	80006fd6 <__sfp+0x2a>
80006fcc:	98 69       	ld.sh	r9,r12[0xc]
80006fce:	ea 09 19 00 	cp.h	r9,r5
80006fd2:	c1 10       	breq	80006ff4 <__sfp+0x48>
80006fd4:	2a 4c       	sub	r12,-92
80006fd6:	20 18       	sub	r8,1
80006fd8:	cf a7       	brpl	80006fcc <__sfp+0x20>
80006fda:	6e 08       	ld.w	r8,r7[0x0]
80006fdc:	58 08       	cp.w	r8,0
80006fde:	c0 61       	brne	80006fea <__sfp+0x3e>
80006fe0:	30 4b       	mov	r11,4
80006fe2:	0c 9c       	mov	r12,r6
80006fe4:	cd 0f       	rcall	80006f84 <__sfmoreglue>
80006fe6:	8f 0c       	st.w	r7[0x0],r12
80006fe8:	c0 30       	breq	80006fee <__sfp+0x42>
80006fea:	6e 07       	ld.w	r7,r7[0x0]
80006fec:	ce db       	rjmp	80006fc6 <__sfp+0x1a>
80006fee:	30 c8       	mov	r8,12
80006ff0:	8d 38       	st.w	r6[0xc],r8
80006ff2:	d8 22       	popm	r4-r7,pc
80006ff4:	30 08       	mov	r8,0
80006ff6:	f9 48 00 4c 	st.w	r12[76],r8
80006ffa:	99 08       	st.w	r12[0x0],r8
80006ffc:	99 28       	st.w	r12[0x8],r8
80006ffe:	99 18       	st.w	r12[0x4],r8
80007000:	99 48       	st.w	r12[0x10],r8
80007002:	99 58       	st.w	r12[0x14],r8
80007004:	99 68       	st.w	r12[0x18],r8
80007006:	99 d8       	st.w	r12[0x34],r8
80007008:	99 e8       	st.w	r12[0x38],r8
8000700a:	f9 48 00 48 	st.w	r12[72],r8
8000700e:	3f f8       	mov	r8,-1
80007010:	b8 78       	st.h	r12[0xe],r8
80007012:	30 18       	mov	r8,1
80007014:	b8 68       	st.h	r12[0xc],r8
80007016:	d8 22       	popm	r4-r7,pc

80007018 <__sinit>:
80007018:	d4 21       	pushm	r4-r7,lr
8000701a:	18 96       	mov	r6,r12
8000701c:	78 67       	ld.w	r7,r12[0x18]
8000701e:	58 07       	cp.w	r7,0
80007020:	c4 91       	brne	800070b2 <__sinit+0x9a>
80007022:	fe c8 00 aa 	sub	r8,pc,170
80007026:	30 15       	mov	r5,1
80007028:	99 a8       	st.w	r12[0x28],r8
8000702a:	f9 47 00 d8 	st.w	r12[216],r7
8000702e:	f9 47 00 dc 	st.w	r12[220],r7
80007032:	f9 47 00 e0 	st.w	r12[224],r7
80007036:	99 65       	st.w	r12[0x18],r5
80007038:	cb af       	rcall	80006fac <__sfp>
8000703a:	8d 0c       	st.w	r6[0x0],r12
8000703c:	0c 9c       	mov	r12,r6
8000703e:	cb 7f       	rcall	80006fac <__sfp>
80007040:	8d 1c       	st.w	r6[0x4],r12
80007042:	0c 9c       	mov	r12,r6
80007044:	cb 4f       	rcall	80006fac <__sfp>
80007046:	6c 09       	ld.w	r9,r6[0x0]
80007048:	30 48       	mov	r8,4
8000704a:	93 07       	st.w	r9[0x0],r7
8000704c:	b2 68       	st.h	r9[0xc],r8
8000704e:	93 17       	st.w	r9[0x4],r7
80007050:	93 27       	st.w	r9[0x8],r7
80007052:	6c 18       	ld.w	r8,r6[0x4]
80007054:	b2 77       	st.h	r9[0xe],r7
80007056:	93 47       	st.w	r9[0x10],r7
80007058:	93 57       	st.w	r9[0x14],r7
8000705a:	93 67       	st.w	r9[0x18],r7
8000705c:	93 89       	st.w	r9[0x20],r9
8000705e:	91 07       	st.w	r8[0x0],r7
80007060:	91 17       	st.w	r8[0x4],r7
80007062:	91 27       	st.w	r8[0x8],r7
80007064:	fe ce eb f4 	sub	lr,pc,-5132
80007068:	fe cb ec 24 	sub	r11,pc,-5084
8000706c:	93 9e       	st.w	r9[0x24],lr
8000706e:	93 ab       	st.w	r9[0x28],r11
80007070:	fe ca ec 4c 	sub	r10,pc,-5044
80007074:	fe c4 ec 58 	sub	r4,pc,-5032
80007078:	93 ba       	st.w	r9[0x2c],r10
8000707a:	93 c4       	st.w	r9[0x30],r4
8000707c:	30 99       	mov	r9,9
8000707e:	b0 69       	st.h	r8[0xc],r9
80007080:	b0 75       	st.h	r8[0xe],r5
80007082:	91 c4       	st.w	r8[0x30],r4
80007084:	91 47       	st.w	r8[0x10],r7
80007086:	91 57       	st.w	r8[0x14],r7
80007088:	91 67       	st.w	r8[0x18],r7
8000708a:	91 88       	st.w	r8[0x20],r8
8000708c:	91 9e       	st.w	r8[0x24],lr
8000708e:	91 ab       	st.w	r8[0x28],r11
80007090:	91 ba       	st.w	r8[0x2c],r10
80007092:	8d 2c       	st.w	r6[0x8],r12
80007094:	31 28       	mov	r8,18
80007096:	99 07       	st.w	r12[0x0],r7
80007098:	b8 68       	st.h	r12[0xc],r8
8000709a:	99 17       	st.w	r12[0x4],r7
8000709c:	99 27       	st.w	r12[0x8],r7
8000709e:	30 28       	mov	r8,2
800070a0:	b8 78       	st.h	r12[0xe],r8
800070a2:	99 c4       	st.w	r12[0x30],r4
800070a4:	99 67       	st.w	r12[0x18],r7
800070a6:	99 9e       	st.w	r12[0x24],lr
800070a8:	99 ab       	st.w	r12[0x28],r11
800070aa:	99 ba       	st.w	r12[0x2c],r10
800070ac:	99 47       	st.w	r12[0x10],r7
800070ae:	99 57       	st.w	r12[0x14],r7
800070b0:	99 8c       	st.w	r12[0x20],r12
800070b2:	d8 22       	popm	r4-r7,pc

800070b4 <_malloc_trim_r>:
800070b4:	d4 21       	pushm	r4-r7,lr
800070b6:	16 95       	mov	r5,r11
800070b8:	18 97       	mov	r7,r12
800070ba:	e0 a0 05 31 	rcall	80007b1c <__malloc_lock>
800070be:	e0 64 01 28 	mov	r4,296
800070c2:	68 28       	ld.w	r8,r4[0x8]
800070c4:	70 16       	ld.w	r6,r8[0x4]
800070c6:	e0 16 ff fc 	andl	r6,0xfffc
800070ca:	ec c8 ff 91 	sub	r8,r6,-111
800070ce:	f0 05 01 05 	sub	r5,r8,r5
800070d2:	e0 15 ff 80 	andl	r5,0xff80
800070d6:	ea c5 00 80 	sub	r5,r5,128
800070da:	e0 45 00 7f 	cp.w	r5,127
800070de:	e0 8a 00 25 	brle	80007128 <_malloc_trim_r+0x74>
800070e2:	30 0b       	mov	r11,0
800070e4:	0e 9c       	mov	r12,r7
800070e6:	e0 a0 09 8b 	rcall	800083fc <_sbrk_r>
800070ea:	68 28       	ld.w	r8,r4[0x8]
800070ec:	0c 08       	add	r8,r6
800070ee:	10 3c       	cp.w	r12,r8
800070f0:	c1 c1       	brne	80007128 <_malloc_trim_r+0x74>
800070f2:	ea 0b 11 00 	rsub	r11,r5,0
800070f6:	0e 9c       	mov	r12,r7
800070f8:	e0 a0 09 82 	rcall	800083fc <_sbrk_r>
800070fc:	5b fc       	cp.w	r12,-1
800070fe:	c1 91       	brne	80007130 <_malloc_trim_r+0x7c>
80007100:	30 0b       	mov	r11,0
80007102:	0e 9c       	mov	r12,r7
80007104:	e0 a0 09 7c 	rcall	800083fc <_sbrk_r>
80007108:	68 28       	ld.w	r8,r4[0x8]
8000710a:	f8 08 01 09 	sub	r9,r12,r8
8000710e:	58 f9       	cp.w	r9,15
80007110:	e0 8a 00 0c 	brle	80007128 <_malloc_trim_r+0x74>
80007114:	a1 a9       	sbr	r9,0x0
80007116:	91 19       	st.w	r8[0x4],r9
80007118:	e0 68 05 34 	mov	r8,1332
8000711c:	70 09       	ld.w	r9,r8[0x0]
8000711e:	e0 68 06 54 	mov	r8,1620
80007122:	f8 09 01 09 	sub	r9,r12,r9
80007126:	91 09       	st.w	r8[0x0],r9
80007128:	0e 9c       	mov	r12,r7
8000712a:	e0 a0 04 fa 	rcall	80007b1e <__malloc_unlock>
8000712e:	d8 2a       	popm	r4-r7,pc,r12=0
80007130:	68 28       	ld.w	r8,r4[0x8]
80007132:	0a 16       	sub	r6,r5
80007134:	a1 a6       	sbr	r6,0x0
80007136:	91 16       	st.w	r8[0x4],r6
80007138:	e0 68 06 54 	mov	r8,1620
8000713c:	70 09       	ld.w	r9,r8[0x0]
8000713e:	0a 19       	sub	r9,r5
80007140:	0e 9c       	mov	r12,r7
80007142:	91 09       	st.w	r8[0x0],r9
80007144:	e0 a0 04 ed 	rcall	80007b1e <__malloc_unlock>
80007148:	da 2a       	popm	r4-r7,pc,r12=1
8000714a:	d7 03       	nop

8000714c <_free_r>:
8000714c:	d4 21       	pushm	r4-r7,lr
8000714e:	16 96       	mov	r6,r11
80007150:	18 97       	mov	r7,r12
80007152:	58 0b       	cp.w	r11,0
80007154:	e0 80 00 c0 	breq	800072d4 <_free_r+0x188>
80007158:	e0 a0 04 e2 	rcall	80007b1c <__malloc_lock>
8000715c:	20 86       	sub	r6,8
8000715e:	e0 6a 01 28 	mov	r10,296
80007162:	6c 18       	ld.w	r8,r6[0x4]
80007164:	74 2e       	ld.w	lr,r10[0x8]
80007166:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000716a:	a1 c8       	cbr	r8,0x0
8000716c:	ec 08 00 09 	add	r9,r6,r8
80007170:	72 1b       	ld.w	r11,r9[0x4]
80007172:	e0 1b ff fc 	andl	r11,0xfffc
80007176:	1c 39       	cp.w	r9,lr
80007178:	c1 e1       	brne	800071b4 <_free_r+0x68>
8000717a:	f6 08 00 08 	add	r8,r11,r8
8000717e:	58 0c       	cp.w	r12,0
80007180:	c0 81       	brne	80007190 <_free_r+0x44>
80007182:	6c 09       	ld.w	r9,r6[0x0]
80007184:	12 16       	sub	r6,r9
80007186:	12 08       	add	r8,r9
80007188:	6c 3b       	ld.w	r11,r6[0xc]
8000718a:	6c 29       	ld.w	r9,r6[0x8]
8000718c:	97 29       	st.w	r11[0x8],r9
8000718e:	93 3b       	st.w	r9[0xc],r11
80007190:	10 99       	mov	r9,r8
80007192:	95 26       	st.w	r10[0x8],r6
80007194:	a1 a9       	sbr	r9,0x0
80007196:	8d 19       	st.w	r6[0x4],r9
80007198:	e0 69 05 30 	mov	r9,1328
8000719c:	72 09       	ld.w	r9,r9[0x0]
8000719e:	12 38       	cp.w	r8,r9
800071a0:	c0 63       	brcs	800071ac <_free_r+0x60>
800071a2:	e0 68 06 50 	mov	r8,1616
800071a6:	0e 9c       	mov	r12,r7
800071a8:	70 0b       	ld.w	r11,r8[0x0]
800071aa:	c8 5f       	rcall	800070b4 <_malloc_trim_r>
800071ac:	0e 9c       	mov	r12,r7
800071ae:	e0 a0 04 b8 	rcall	80007b1e <__malloc_unlock>
800071b2:	d8 22       	popm	r4-r7,pc
800071b4:	93 1b       	st.w	r9[0x4],r11
800071b6:	58 0c       	cp.w	r12,0
800071b8:	c0 30       	breq	800071be <_free_r+0x72>
800071ba:	30 0c       	mov	r12,0
800071bc:	c1 08       	rjmp	800071dc <_free_r+0x90>
800071be:	6c 0e       	ld.w	lr,r6[0x0]
800071c0:	f4 c5 ff f8 	sub	r5,r10,-8
800071c4:	1c 16       	sub	r6,lr
800071c6:	1c 08       	add	r8,lr
800071c8:	6c 2e       	ld.w	lr,r6[0x8]
800071ca:	0a 3e       	cp.w	lr,r5
800071cc:	f9 bc 00 01 	moveq	r12,1
800071d0:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800071d4:	eb fe 1a 02 	st.wne	r5[0x8],lr
800071d8:	fd f5 1a 03 	st.wne	lr[0xc],r5
800071dc:	f2 0b 00 0e 	add	lr,r9,r11
800071e0:	7c 1e       	ld.w	lr,lr[0x4]
800071e2:	ed be 00 00 	bld	lr,0x0
800071e6:	c1 40       	breq	8000720e <_free_r+0xc2>
800071e8:	16 08       	add	r8,r11
800071ea:	58 0c       	cp.w	r12,0
800071ec:	c0 d1       	brne	80007206 <_free_r+0xba>
800071ee:	e0 6e 01 28 	mov	lr,296
800071f2:	72 2b       	ld.w	r11,r9[0x8]
800071f4:	2f 8e       	sub	lr,-8
800071f6:	1c 3b       	cp.w	r11,lr
800071f8:	c0 71       	brne	80007206 <_free_r+0xba>
800071fa:	97 36       	st.w	r11[0xc],r6
800071fc:	97 26       	st.w	r11[0x8],r6
800071fe:	8d 2b       	st.w	r6[0x8],r11
80007200:	8d 3b       	st.w	r6[0xc],r11
80007202:	30 1c       	mov	r12,1
80007204:	c0 58       	rjmp	8000720e <_free_r+0xc2>
80007206:	72 2b       	ld.w	r11,r9[0x8]
80007208:	72 39       	ld.w	r9,r9[0xc]
8000720a:	93 2b       	st.w	r9[0x8],r11
8000720c:	97 39       	st.w	r11[0xc],r9
8000720e:	10 99       	mov	r9,r8
80007210:	ec 08 09 08 	st.w	r6[r8],r8
80007214:	a1 a9       	sbr	r9,0x0
80007216:	8d 19       	st.w	r6[0x4],r9
80007218:	58 0c       	cp.w	r12,0
8000721a:	c5 a1       	brne	800072ce <_free_r+0x182>
8000721c:	e0 48 01 ff 	cp.w	r8,511
80007220:	e0 8b 00 13 	brhi	80007246 <_free_r+0xfa>
80007224:	a3 98       	lsr	r8,0x3
80007226:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000722a:	72 2b       	ld.w	r11,r9[0x8]
8000722c:	8d 39       	st.w	r6[0xc],r9
8000722e:	8d 2b       	st.w	r6[0x8],r11
80007230:	97 36       	st.w	r11[0xc],r6
80007232:	93 26       	st.w	r9[0x8],r6
80007234:	a3 48       	asr	r8,0x2
80007236:	74 19       	ld.w	r9,r10[0x4]
80007238:	30 1b       	mov	r11,1
8000723a:	f6 08 09 48 	lsl	r8,r11,r8
8000723e:	f3 e8 10 08 	or	r8,r9,r8
80007242:	95 18       	st.w	r10[0x4],r8
80007244:	c4 58       	rjmp	800072ce <_free_r+0x182>
80007246:	f0 0b 16 09 	lsr	r11,r8,0x9
8000724a:	58 4b       	cp.w	r11,4
8000724c:	e0 8b 00 06 	brhi	80007258 <_free_r+0x10c>
80007250:	f0 0b 16 06 	lsr	r11,r8,0x6
80007254:	2c 8b       	sub	r11,-56
80007256:	c2 08       	rjmp	80007296 <_free_r+0x14a>
80007258:	59 4b       	cp.w	r11,20
8000725a:	e0 8b 00 04 	brhi	80007262 <_free_r+0x116>
8000725e:	2a 5b       	sub	r11,-91
80007260:	c1 b8       	rjmp	80007296 <_free_r+0x14a>
80007262:	e0 4b 00 54 	cp.w	r11,84
80007266:	e0 8b 00 06 	brhi	80007272 <_free_r+0x126>
8000726a:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000726e:	29 2b       	sub	r11,-110
80007270:	c1 38       	rjmp	80007296 <_free_r+0x14a>
80007272:	e0 4b 01 54 	cp.w	r11,340
80007276:	e0 8b 00 06 	brhi	80007282 <_free_r+0x136>
8000727a:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000727e:	28 9b       	sub	r11,-119
80007280:	c0 b8       	rjmp	80007296 <_free_r+0x14a>
80007282:	e0 4b 05 54 	cp.w	r11,1364
80007286:	e0 88 00 05 	brls	80007290 <_free_r+0x144>
8000728a:	37 eb       	mov	r11,126
8000728c:	c0 58       	rjmp	80007296 <_free_r+0x14a>
8000728e:	d7 03       	nop
80007290:	f0 0b 16 12 	lsr	r11,r8,0x12
80007294:	28 4b       	sub	r11,-124
80007296:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000729a:	78 29       	ld.w	r9,r12[0x8]
8000729c:	18 39       	cp.w	r9,r12
8000729e:	c0 e1       	brne	800072ba <_free_r+0x16e>
800072a0:	74 18       	ld.w	r8,r10[0x4]
800072a2:	a3 4b       	asr	r11,0x2
800072a4:	30 1c       	mov	r12,1
800072a6:	f8 0b 09 4b 	lsl	r11,r12,r11
800072aa:	f1 eb 10 0b 	or	r11,r8,r11
800072ae:	12 98       	mov	r8,r9
800072b0:	95 1b       	st.w	r10[0x4],r11
800072b2:	c0 a8       	rjmp	800072c6 <_free_r+0x17a>
800072b4:	72 29       	ld.w	r9,r9[0x8]
800072b6:	18 39       	cp.w	r9,r12
800072b8:	c0 60       	breq	800072c4 <_free_r+0x178>
800072ba:	72 1a       	ld.w	r10,r9[0x4]
800072bc:	e0 1a ff fc 	andl	r10,0xfffc
800072c0:	14 38       	cp.w	r8,r10
800072c2:	cf 93       	brcs	800072b4 <_free_r+0x168>
800072c4:	72 38       	ld.w	r8,r9[0xc]
800072c6:	8d 38       	st.w	r6[0xc],r8
800072c8:	8d 29       	st.w	r6[0x8],r9
800072ca:	93 36       	st.w	r9[0xc],r6
800072cc:	91 26       	st.w	r8[0x8],r6
800072ce:	0e 9c       	mov	r12,r7
800072d0:	e0 a0 04 27 	rcall	80007b1e <__malloc_unlock>
800072d4:	d8 22       	popm	r4-r7,pc
800072d6:	d7 03       	nop

800072d8 <__sfvwrite_r>:
800072d8:	d4 31       	pushm	r0-r7,lr
800072da:	20 3d       	sub	sp,12
800072dc:	14 94       	mov	r4,r10
800072de:	18 95       	mov	r5,r12
800072e0:	16 97       	mov	r7,r11
800072e2:	74 28       	ld.w	r8,r10[0x8]
800072e4:	58 08       	cp.w	r8,0
800072e6:	e0 80 01 45 	breq	80007570 <__sfvwrite_r+0x298>
800072ea:	96 68       	ld.sh	r8,r11[0xc]
800072ec:	ed b8 00 03 	bld	r8,0x3
800072f0:	c0 41       	brne	800072f8 <__sfvwrite_r+0x20>
800072f2:	76 48       	ld.w	r8,r11[0x10]
800072f4:	58 08       	cp.w	r8,0
800072f6:	c0 c1       	brne	8000730e <__sfvwrite_r+0x36>
800072f8:	0e 9b       	mov	r11,r7
800072fa:	0a 9c       	mov	r12,r5
800072fc:	fe b0 f6 ca 	rcall	80006090 <__swsetup_r>
80007300:	c0 70       	breq	8000730e <__sfvwrite_r+0x36>
80007302:	8e 68       	ld.sh	r8,r7[0xc]
80007304:	a7 a8       	sbr	r8,0x6
80007306:	ae 68       	st.h	r7[0xc],r8
80007308:	30 98       	mov	r8,9
8000730a:	8b 38       	st.w	r5[0xc],r8
8000730c:	c3 09       	rjmp	8000756c <__sfvwrite_r+0x294>
8000730e:	8e 63       	ld.sh	r3,r7[0xc]
80007310:	68 00       	ld.w	r0,r4[0x0]
80007312:	06 96       	mov	r6,r3
80007314:	e2 16 00 02 	andl	r6,0x2,COH
80007318:	c2 10       	breq	8000735a <__sfvwrite_r+0x82>
8000731a:	30 03       	mov	r3,0
8000731c:	e0 62 04 00 	mov	r2,1024
80007320:	06 96       	mov	r6,r3
80007322:	c0 48       	rjmp	8000732a <__sfvwrite_r+0x52>
80007324:	60 03       	ld.w	r3,r0[0x0]
80007326:	60 16       	ld.w	r6,r0[0x4]
80007328:	2f 80       	sub	r0,-8
8000732a:	58 06       	cp.w	r6,0
8000732c:	cf c0       	breq	80007324 <__sfvwrite_r+0x4c>
8000732e:	e0 46 04 00 	cp.w	r6,1024
80007332:	ec 09 17 80 	movls	r9,r6
80007336:	e4 09 17 b0 	movhi	r9,r2
8000733a:	06 9a       	mov	r10,r3
8000733c:	6e a8       	ld.w	r8,r7[0x28]
8000733e:	6e 8b       	ld.w	r11,r7[0x20]
80007340:	0a 9c       	mov	r12,r5
80007342:	5d 18       	icall	r8
80007344:	18 16       	sub	r6,r12
80007346:	58 0c       	cp.w	r12,0
80007348:	e0 8a 01 0f 	brle	80007566 <__sfvwrite_r+0x28e>
8000734c:	68 28       	ld.w	r8,r4[0x8]
8000734e:	18 18       	sub	r8,r12
80007350:	89 28       	st.w	r4[0x8],r8
80007352:	e0 80 01 0f 	breq	80007570 <__sfvwrite_r+0x298>
80007356:	18 03       	add	r3,r12
80007358:	ce 9b       	rjmp	8000732a <__sfvwrite_r+0x52>
8000735a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000735e:	c0 70       	breq	8000736c <__sfvwrite_r+0x94>
80007360:	50 06       	stdsp	sp[0x0],r6
80007362:	0c 93       	mov	r3,r6
80007364:	0c 91       	mov	r1,r6
80007366:	50 15       	stdsp	sp[0x4],r5
80007368:	08 92       	mov	r2,r4
8000736a:	c9 e8       	rjmp	800074a6 <__sfvwrite_r+0x1ce>
8000736c:	06 96       	mov	r6,r3
8000736e:	08 91       	mov	r1,r4
80007370:	c0 48       	rjmp	80007378 <__sfvwrite_r+0xa0>
80007372:	60 03       	ld.w	r3,r0[0x0]
80007374:	60 16       	ld.w	r6,r0[0x4]
80007376:	2f 80       	sub	r0,-8
80007378:	58 06       	cp.w	r6,0
8000737a:	cf c0       	breq	80007372 <__sfvwrite_r+0x9a>
8000737c:	8e 68       	ld.sh	r8,r7[0xc]
8000737e:	6e 24       	ld.w	r4,r7[0x8]
80007380:	10 99       	mov	r9,r8
80007382:	e2 19 02 00 	andl	r9,0x200,COH
80007386:	c5 50       	breq	80007430 <__sfvwrite_r+0x158>
80007388:	08 36       	cp.w	r6,r4
8000738a:	c4 33       	brcs	80007410 <__sfvwrite_r+0x138>
8000738c:	10 99       	mov	r9,r8
8000738e:	e2 19 04 80 	andl	r9,0x480,COH
80007392:	c3 f0       	breq	80007410 <__sfvwrite_r+0x138>
80007394:	6e 4b       	ld.w	r11,r7[0x10]
80007396:	6e 09       	ld.w	r9,r7[0x0]
80007398:	16 19       	sub	r9,r11
8000739a:	50 09       	stdsp	sp[0x0],r9
8000739c:	6e 59       	ld.w	r9,r7[0x14]
8000739e:	10 9c       	mov	r12,r8
800073a0:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800073a4:	30 28       	mov	r8,2
800073a6:	f4 08 0c 08 	divs	r8,r10,r8
800073aa:	fa e9 00 04 	st.d	sp[4],r8
800073ae:	10 94       	mov	r4,r8
800073b0:	40 09       	lddsp	r9,sp[0x0]
800073b2:	e2 1c 04 00 	andl	r12,0x400,COH
800073b6:	2f f9       	sub	r9,-1
800073b8:	0c 09       	add	r9,r6
800073ba:	12 38       	cp.w	r8,r9
800073bc:	f2 04 17 30 	movlo	r4,r9
800073c0:	58 0c       	cp.w	r12,0
800073c2:	c1 00       	breq	800073e2 <__sfvwrite_r+0x10a>
800073c4:	08 9b       	mov	r11,r4
800073c6:	0a 9c       	mov	r12,r5
800073c8:	c6 8d       	rcall	80007698 <_malloc_r>
800073ca:	18 92       	mov	r2,r12
800073cc:	c1 40       	breq	800073f4 <__sfvwrite_r+0x11c>
800073ce:	40 0a       	lddsp	r10,sp[0x0]
800073d0:	6e 4b       	ld.w	r11,r7[0x10]
800073d2:	fe b0 e4 78 	rcall	80003cc2 <memcpy>
800073d6:	8e 68       	ld.sh	r8,r7[0xc]
800073d8:	e0 18 fb 7f 	andl	r8,0xfb7f
800073dc:	a7 b8       	sbr	r8,0x7
800073de:	ae 68       	st.h	r7[0xc],r8
800073e0:	c0 d8       	rjmp	800073fa <__sfvwrite_r+0x122>
800073e2:	08 9a       	mov	r10,r4
800073e4:	0a 9c       	mov	r12,r5
800073e6:	e0 a0 06 87 	rcall	800080f4 <_realloc_r>
800073ea:	18 92       	mov	r2,r12
800073ec:	c0 71       	brne	800073fa <__sfvwrite_r+0x122>
800073ee:	6e 4b       	ld.w	r11,r7[0x10]
800073f0:	0a 9c       	mov	r12,r5
800073f2:	ca de       	rcall	8000714c <_free_r>
800073f4:	30 c8       	mov	r8,12
800073f6:	8b 38       	st.w	r5[0xc],r8
800073f8:	cb 78       	rjmp	80007566 <__sfvwrite_r+0x28e>
800073fa:	40 0a       	lddsp	r10,sp[0x0]
800073fc:	40 09       	lddsp	r9,sp[0x0]
800073fe:	e8 0a 01 0a 	sub	r10,r4,r10
80007402:	e4 09 00 08 	add	r8,r2,r9
80007406:	8f 54       	st.w	r7[0x14],r4
80007408:	8f 2a       	st.w	r7[0x8],r10
8000740a:	8f 08       	st.w	r7[0x0],r8
8000740c:	8f 42       	st.w	r7[0x10],r2
8000740e:	0c 94       	mov	r4,r6
80007410:	08 36       	cp.w	r6,r4
80007412:	ec 04 17 30 	movlo	r4,r6
80007416:	06 9b       	mov	r11,r3
80007418:	08 9a       	mov	r10,r4
8000741a:	6e 0c       	ld.w	r12,r7[0x0]
8000741c:	e0 a0 03 61 	rcall	80007ade <memmove>
80007420:	6e 08       	ld.w	r8,r7[0x0]
80007422:	08 08       	add	r8,r4
80007424:	8f 08       	st.w	r7[0x0],r8
80007426:	6e 28       	ld.w	r8,r7[0x8]
80007428:	08 18       	sub	r8,r4
8000742a:	0c 94       	mov	r4,r6
8000742c:	8f 28       	st.w	r7[0x8],r8
8000742e:	c3 08       	rjmp	8000748e <__sfvwrite_r+0x1b6>
80007430:	08 36       	cp.w	r6,r4
80007432:	5f ba       	srhi	r10
80007434:	6e 0c       	ld.w	r12,r7[0x0]
80007436:	6e 48       	ld.w	r8,r7[0x10]
80007438:	10 3c       	cp.w	r12,r8
8000743a:	5f b8       	srhi	r8
8000743c:	f5 e8 00 08 	and	r8,r10,r8
80007440:	f2 08 18 00 	cp.b	r8,r9
80007444:	c0 e0       	breq	80007460 <__sfvwrite_r+0x188>
80007446:	06 9b       	mov	r11,r3
80007448:	08 9a       	mov	r10,r4
8000744a:	e0 a0 03 4a 	rcall	80007ade <memmove>
8000744e:	6e 08       	ld.w	r8,r7[0x0]
80007450:	08 08       	add	r8,r4
80007452:	0e 9b       	mov	r11,r7
80007454:	8f 08       	st.w	r7[0x0],r8
80007456:	0a 9c       	mov	r12,r5
80007458:	fe b0 fd 08 	rcall	80006e68 <_fflush_r>
8000745c:	c1 90       	breq	8000748e <__sfvwrite_r+0x1b6>
8000745e:	c8 48       	rjmp	80007566 <__sfvwrite_r+0x28e>
80007460:	6e 59       	ld.w	r9,r7[0x14]
80007462:	12 36       	cp.w	r6,r9
80007464:	c0 a3       	brcs	80007478 <__sfvwrite_r+0x1a0>
80007466:	6e a8       	ld.w	r8,r7[0x28]
80007468:	06 9a       	mov	r10,r3
8000746a:	6e 8b       	ld.w	r11,r7[0x20]
8000746c:	0a 9c       	mov	r12,r5
8000746e:	5d 18       	icall	r8
80007470:	18 94       	mov	r4,r12
80007472:	e0 89 00 0e 	brgt	8000748e <__sfvwrite_r+0x1b6>
80007476:	c7 88       	rjmp	80007566 <__sfvwrite_r+0x28e>
80007478:	0c 9a       	mov	r10,r6
8000747a:	06 9b       	mov	r11,r3
8000747c:	e0 a0 03 31 	rcall	80007ade <memmove>
80007480:	6e 08       	ld.w	r8,r7[0x0]
80007482:	0c 08       	add	r8,r6
80007484:	0c 94       	mov	r4,r6
80007486:	8f 08       	st.w	r7[0x0],r8
80007488:	6e 28       	ld.w	r8,r7[0x8]
8000748a:	0c 18       	sub	r8,r6
8000748c:	8f 28       	st.w	r7[0x8],r8
8000748e:	62 28       	ld.w	r8,r1[0x8]
80007490:	08 18       	sub	r8,r4
80007492:	83 28       	st.w	r1[0x8],r8
80007494:	c6 e0       	breq	80007570 <__sfvwrite_r+0x298>
80007496:	08 16       	sub	r6,r4
80007498:	08 03       	add	r3,r4
8000749a:	c6 fb       	rjmp	80007378 <__sfvwrite_r+0xa0>
8000749c:	60 03       	ld.w	r3,r0[0x0]
8000749e:	60 11       	ld.w	r1,r0[0x4]
800074a0:	30 08       	mov	r8,0
800074a2:	2f 80       	sub	r0,-8
800074a4:	50 08       	stdsp	sp[0x0],r8
800074a6:	58 01       	cp.w	r1,0
800074a8:	cf a0       	breq	8000749c <__sfvwrite_r+0x1c4>
800074aa:	40 0a       	lddsp	r10,sp[0x0]
800074ac:	58 0a       	cp.w	r10,0
800074ae:	c1 51       	brne	800074d8 <__sfvwrite_r+0x200>
800074b0:	e2 c6 ff ff 	sub	r6,r1,-1
800074b4:	02 9a       	mov	r10,r1
800074b6:	30 ab       	mov	r11,10
800074b8:	06 9c       	mov	r12,r3
800074ba:	e0 a0 03 07 	rcall	80007ac8 <memchr>
800074be:	f8 c8 ff ff 	sub	r8,r12,-1
800074c2:	58 0c       	cp.w	r12,0
800074c4:	f1 d3 e1 16 	subne	r6,r8,r3
800074c8:	f9 b9 01 01 	movne	r9,1
800074cc:	fb f9 1a 00 	st.wne	sp[0x0],r9
800074d0:	f9 b8 00 01 	moveq	r8,1
800074d4:	fb f8 0a 00 	st.weq	sp[0x0],r8
800074d8:	02 36       	cp.w	r6,r1
800074da:	ec 04 17 80 	movls	r4,r6
800074de:	e2 04 17 b0 	movhi	r4,r1
800074e2:	6e 59       	ld.w	r9,r7[0x14]
800074e4:	6e 25       	ld.w	r5,r7[0x8]
800074e6:	f2 05 00 05 	add	r5,r9,r5
800074ea:	0a 34       	cp.w	r4,r5
800074ec:	5f 9a       	srgt	r10
800074ee:	6e 0c       	ld.w	r12,r7[0x0]
800074f0:	6e 48       	ld.w	r8,r7[0x10]
800074f2:	10 3c       	cp.w	r12,r8
800074f4:	5f b8       	srhi	r8
800074f6:	f5 e8 00 08 	and	r8,r10,r8
800074fa:	30 0a       	mov	r10,0
800074fc:	f4 08 18 00 	cp.b	r8,r10
80007500:	c0 e0       	breq	8000751c <__sfvwrite_r+0x244>
80007502:	06 9b       	mov	r11,r3
80007504:	0a 9a       	mov	r10,r5
80007506:	e0 a0 02 ec 	rcall	80007ade <memmove>
8000750a:	6e 08       	ld.w	r8,r7[0x0]
8000750c:	0a 08       	add	r8,r5
8000750e:	0e 9b       	mov	r11,r7
80007510:	8f 08       	st.w	r7[0x0],r8
80007512:	40 1c       	lddsp	r12,sp[0x4]
80007514:	fe b0 fc aa 	rcall	80006e68 <_fflush_r>
80007518:	c1 80       	breq	80007548 <__sfvwrite_r+0x270>
8000751a:	c2 68       	rjmp	80007566 <__sfvwrite_r+0x28e>
8000751c:	12 34       	cp.w	r4,r9
8000751e:	c0 a5       	brlt	80007532 <__sfvwrite_r+0x25a>
80007520:	6e a8       	ld.w	r8,r7[0x28]
80007522:	06 9a       	mov	r10,r3
80007524:	6e 8b       	ld.w	r11,r7[0x20]
80007526:	40 1c       	lddsp	r12,sp[0x4]
80007528:	5d 18       	icall	r8
8000752a:	18 95       	mov	r5,r12
8000752c:	e0 89 00 0e 	brgt	80007548 <__sfvwrite_r+0x270>
80007530:	c1 b8       	rjmp	80007566 <__sfvwrite_r+0x28e>
80007532:	08 9a       	mov	r10,r4
80007534:	06 9b       	mov	r11,r3
80007536:	e0 a0 02 d4 	rcall	80007ade <memmove>
8000753a:	6e 08       	ld.w	r8,r7[0x0]
8000753c:	08 08       	add	r8,r4
8000753e:	08 95       	mov	r5,r4
80007540:	8f 08       	st.w	r7[0x0],r8
80007542:	6e 28       	ld.w	r8,r7[0x8]
80007544:	08 18       	sub	r8,r4
80007546:	8f 28       	st.w	r7[0x8],r8
80007548:	0a 16       	sub	r6,r5
8000754a:	c0 71       	brne	80007558 <__sfvwrite_r+0x280>
8000754c:	0e 9b       	mov	r11,r7
8000754e:	40 1c       	lddsp	r12,sp[0x4]
80007550:	fe b0 fc 8c 	rcall	80006e68 <_fflush_r>
80007554:	c0 91       	brne	80007566 <__sfvwrite_r+0x28e>
80007556:	50 06       	stdsp	sp[0x0],r6
80007558:	64 28       	ld.w	r8,r2[0x8]
8000755a:	0a 18       	sub	r8,r5
8000755c:	85 28       	st.w	r2[0x8],r8
8000755e:	c0 90       	breq	80007570 <__sfvwrite_r+0x298>
80007560:	0a 11       	sub	r1,r5
80007562:	0a 03       	add	r3,r5
80007564:	ca 1b       	rjmp	800074a6 <__sfvwrite_r+0x1ce>
80007566:	8e 68       	ld.sh	r8,r7[0xc]
80007568:	a7 a8       	sbr	r8,0x6
8000756a:	ae 68       	st.h	r7[0xc],r8
8000756c:	3f fc       	mov	r12,-1
8000756e:	c0 28       	rjmp	80007572 <__sfvwrite_r+0x29a>
80007570:	30 0c       	mov	r12,0
80007572:	2f dd       	sub	sp,-12
80007574:	d8 32       	popm	r0-r7,pc
80007576:	d7 03       	nop

80007578 <_fwalk>:
80007578:	d4 31       	pushm	r0-r7,lr
8000757a:	30 05       	mov	r5,0
8000757c:	16 91       	mov	r1,r11
8000757e:	f8 c7 ff 28 	sub	r7,r12,-216
80007582:	0a 92       	mov	r2,r5
80007584:	fe b0 fc f8 	rcall	80006f74 <__sfp_lock_acquire>
80007588:	3f f3       	mov	r3,-1
8000758a:	c1 68       	rjmp	800075b6 <_fwalk+0x3e>
8000758c:	6e 26       	ld.w	r6,r7[0x8]
8000758e:	6e 14       	ld.w	r4,r7[0x4]
80007590:	2f 46       	sub	r6,-12
80007592:	c0 c8       	rjmp	800075aa <_fwalk+0x32>
80007594:	8c 08       	ld.sh	r8,r6[0x0]
80007596:	e4 08 19 00 	cp.h	r8,r2
8000759a:	c0 70       	breq	800075a8 <_fwalk+0x30>
8000759c:	8c 18       	ld.sh	r8,r6[0x2]
8000759e:	e6 08 19 00 	cp.h	r8,r3
800075a2:	c0 30       	breq	800075a8 <_fwalk+0x30>
800075a4:	5d 11       	icall	r1
800075a6:	18 45       	or	r5,r12
800075a8:	2a 46       	sub	r6,-92
800075aa:	20 14       	sub	r4,1
800075ac:	ec cc 00 0c 	sub	r12,r6,12
800075b0:	58 04       	cp.w	r4,0
800075b2:	cf 14       	brge	80007594 <_fwalk+0x1c>
800075b4:	6e 07       	ld.w	r7,r7[0x0]
800075b6:	58 07       	cp.w	r7,0
800075b8:	ce a1       	brne	8000758c <_fwalk+0x14>
800075ba:	fe b0 fc de 	rcall	80006f76 <__sfp_lock_release>
800075be:	0a 9c       	mov	r12,r5
800075c0:	d8 32       	popm	r0-r7,pc
800075c2:	d7 03       	nop

800075c4 <_localeconv_r>:
800075c4:	fe cc d9 04 	sub	r12,pc,-9980
800075c8:	5e fc       	retal	r12
800075ca:	d7 03       	nop

800075cc <__smakebuf_r>:
800075cc:	d4 21       	pushm	r4-r7,lr
800075ce:	20 fd       	sub	sp,60
800075d0:	96 68       	ld.sh	r8,r11[0xc]
800075d2:	16 97       	mov	r7,r11
800075d4:	18 96       	mov	r6,r12
800075d6:	e2 18 00 02 	andl	r8,0x2,COH
800075da:	c3 c1       	brne	80007652 <__smakebuf_r+0x86>
800075dc:	96 7b       	ld.sh	r11,r11[0xe]
800075de:	f0 0b 19 00 	cp.h	r11,r8
800075e2:	c0 55       	brlt	800075ec <__smakebuf_r+0x20>
800075e4:	1a 9a       	mov	r10,sp
800075e6:	e0 a0 08 95 	rcall	80008710 <_fstat_r>
800075ea:	c0 f4       	brge	80007608 <__smakebuf_r+0x3c>
800075ec:	8e 65       	ld.sh	r5,r7[0xc]
800075ee:	0a 98       	mov	r8,r5
800075f0:	ab b8       	sbr	r8,0xb
800075f2:	e2 15 00 80 	andl	r5,0x80,COH
800075f6:	ae 68       	st.h	r7[0xc],r8
800075f8:	30 04       	mov	r4,0
800075fa:	e0 68 04 00 	mov	r8,1024
800075fe:	f9 b5 01 40 	movne	r5,64
80007602:	f0 05 17 00 	moveq	r5,r8
80007606:	c1 c8       	rjmp	8000763e <__smakebuf_r+0x72>
80007608:	40 18       	lddsp	r8,sp[0x4]
8000760a:	e2 18 f0 00 	andl	r8,0xf000,COH
8000760e:	e0 48 20 00 	cp.w	r8,8192
80007612:	5f 04       	sreq	r4
80007614:	e0 48 80 00 	cp.w	r8,32768
80007618:	c0 e1       	brne	80007634 <__smakebuf_r+0x68>
8000761a:	6e b9       	ld.w	r9,r7[0x2c]
8000761c:	fe c8 f1 f8 	sub	r8,pc,-3592
80007620:	10 39       	cp.w	r9,r8
80007622:	c0 91       	brne	80007634 <__smakebuf_r+0x68>
80007624:	8e 68       	ld.sh	r8,r7[0xc]
80007626:	e0 65 04 00 	mov	r5,1024
8000762a:	ab a8       	sbr	r8,0xa
8000762c:	ef 45 00 50 	st.w	r7[80],r5
80007630:	ae 68       	st.h	r7[0xc],r8
80007632:	c0 68       	rjmp	8000763e <__smakebuf_r+0x72>
80007634:	8e 68       	ld.sh	r8,r7[0xc]
80007636:	e0 65 04 00 	mov	r5,1024
8000763a:	ab b8       	sbr	r8,0xb
8000763c:	ae 68       	st.h	r7[0xc],r8
8000763e:	0a 9b       	mov	r11,r5
80007640:	0c 9c       	mov	r12,r6
80007642:	c2 bc       	rcall	80007698 <_malloc_r>
80007644:	8e 68       	ld.sh	r8,r7[0xc]
80007646:	c0 d1       	brne	80007660 <__smakebuf_r+0x94>
80007648:	ed b8 00 09 	bld	r8,0x9
8000764c:	c1 b0       	breq	80007682 <__smakebuf_r+0xb6>
8000764e:	a1 b8       	sbr	r8,0x1
80007650:	ae 68       	st.h	r7[0xc],r8
80007652:	ee c8 ff b9 	sub	r8,r7,-71
80007656:	8f 48       	st.w	r7[0x10],r8
80007658:	8f 08       	st.w	r7[0x0],r8
8000765a:	30 18       	mov	r8,1
8000765c:	8f 58       	st.w	r7[0x14],r8
8000765e:	c1 28       	rjmp	80007682 <__smakebuf_r+0xb6>
80007660:	a7 b8       	sbr	r8,0x7
80007662:	8f 4c       	st.w	r7[0x10],r12
80007664:	ae 68       	st.h	r7[0xc],r8
80007666:	8f 55       	st.w	r7[0x14],r5
80007668:	fe c8 06 f0 	sub	r8,pc,1776
8000766c:	8f 0c       	st.w	r7[0x0],r12
8000766e:	8d a8       	st.w	r6[0x28],r8
80007670:	58 04       	cp.w	r4,0
80007672:	c0 80       	breq	80007682 <__smakebuf_r+0xb6>
80007674:	8e 7c       	ld.sh	r12,r7[0xe]
80007676:	e0 a0 07 3f 	rcall	800084f4 <isatty>
8000767a:	c0 40       	breq	80007682 <__smakebuf_r+0xb6>
8000767c:	8e 68       	ld.sh	r8,r7[0xc]
8000767e:	a1 a8       	sbr	r8,0x0
80007680:	ae 68       	st.h	r7[0xc],r8
80007682:	2f 1d       	sub	sp,-60
80007684:	d8 22       	popm	r4-r7,pc
80007686:	d7 03       	nop

80007688 <malloc>:
80007688:	d4 01       	pushm	lr
8000768a:	e0 68 01 24 	mov	r8,292
8000768e:	18 9b       	mov	r11,r12
80007690:	70 0c       	ld.w	r12,r8[0x0]
80007692:	c0 3c       	rcall	80007698 <_malloc_r>
80007694:	d8 02       	popm	pc
80007696:	d7 03       	nop

80007698 <_malloc_r>:
80007698:	d4 31       	pushm	r0-r7,lr
8000769a:	f6 c8 ff f5 	sub	r8,r11,-11
8000769e:	18 95       	mov	r5,r12
800076a0:	10 97       	mov	r7,r8
800076a2:	e0 17 ff f8 	andl	r7,0xfff8
800076a6:	59 68       	cp.w	r8,22
800076a8:	f9 b7 08 10 	movls	r7,16
800076ac:	16 37       	cp.w	r7,r11
800076ae:	5f 38       	srlo	r8
800076b0:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800076b4:	c0 50       	breq	800076be <_malloc_r+0x26>
800076b6:	30 c8       	mov	r8,12
800076b8:	99 38       	st.w	r12[0xc],r8
800076ba:	e0 8f 01 f7 	bral	80007aa8 <_malloc_r+0x410>
800076be:	e0 a0 02 2f 	rcall	80007b1c <__malloc_lock>
800076c2:	e0 47 01 f7 	cp.w	r7,503
800076c6:	e0 8b 00 1d 	brhi	80007700 <_malloc_r+0x68>
800076ca:	ee 03 16 03 	lsr	r3,r7,0x3
800076ce:	e0 68 01 28 	mov	r8,296
800076d2:	f0 03 00 38 	add	r8,r8,r3<<0x3
800076d6:	70 36       	ld.w	r6,r8[0xc]
800076d8:	10 36       	cp.w	r6,r8
800076da:	c0 61       	brne	800076e6 <_malloc_r+0x4e>
800076dc:	ec c8 ff f8 	sub	r8,r6,-8
800076e0:	70 36       	ld.w	r6,r8[0xc]
800076e2:	10 36       	cp.w	r6,r8
800076e4:	c0 c0       	breq	800076fc <_malloc_r+0x64>
800076e6:	6c 18       	ld.w	r8,r6[0x4]
800076e8:	e0 18 ff fc 	andl	r8,0xfffc
800076ec:	6c 3a       	ld.w	r10,r6[0xc]
800076ee:	ec 08 00 09 	add	r9,r6,r8
800076f2:	0a 9c       	mov	r12,r5
800076f4:	6c 28       	ld.w	r8,r6[0x8]
800076f6:	95 28       	st.w	r10[0x8],r8
800076f8:	91 3a       	st.w	r8[0xc],r10
800076fa:	c4 78       	rjmp	80007788 <_malloc_r+0xf0>
800076fc:	2f e3       	sub	r3,-2
800076fe:	c4 d8       	rjmp	80007798 <_malloc_r+0x100>
80007700:	ee 03 16 09 	lsr	r3,r7,0x9
80007704:	c0 41       	brne	8000770c <_malloc_r+0x74>
80007706:	ee 03 16 03 	lsr	r3,r7,0x3
8000770a:	c2 68       	rjmp	80007756 <_malloc_r+0xbe>
8000770c:	58 43       	cp.w	r3,4
8000770e:	e0 8b 00 06 	brhi	8000771a <_malloc_r+0x82>
80007712:	ee 03 16 06 	lsr	r3,r7,0x6
80007716:	2c 83       	sub	r3,-56
80007718:	c1 f8       	rjmp	80007756 <_malloc_r+0xbe>
8000771a:	59 43       	cp.w	r3,20
8000771c:	e0 8b 00 04 	brhi	80007724 <_malloc_r+0x8c>
80007720:	2a 53       	sub	r3,-91
80007722:	c1 a8       	rjmp	80007756 <_malloc_r+0xbe>
80007724:	e0 43 00 54 	cp.w	r3,84
80007728:	e0 8b 00 06 	brhi	80007734 <_malloc_r+0x9c>
8000772c:	ee 03 16 0c 	lsr	r3,r7,0xc
80007730:	29 23       	sub	r3,-110
80007732:	c1 28       	rjmp	80007756 <_malloc_r+0xbe>
80007734:	e0 43 01 54 	cp.w	r3,340
80007738:	e0 8b 00 06 	brhi	80007744 <_malloc_r+0xac>
8000773c:	ee 03 16 0f 	lsr	r3,r7,0xf
80007740:	28 93       	sub	r3,-119
80007742:	c0 a8       	rjmp	80007756 <_malloc_r+0xbe>
80007744:	e0 43 05 54 	cp.w	r3,1364
80007748:	e0 88 00 04 	brls	80007750 <_malloc_r+0xb8>
8000774c:	37 e3       	mov	r3,126
8000774e:	c0 48       	rjmp	80007756 <_malloc_r+0xbe>
80007750:	ee 03 16 12 	lsr	r3,r7,0x12
80007754:	28 43       	sub	r3,-124
80007756:	e0 6a 01 28 	mov	r10,296
8000775a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000775e:	74 36       	ld.w	r6,r10[0xc]
80007760:	c1 98       	rjmp	80007792 <_malloc_r+0xfa>
80007762:	6c 19       	ld.w	r9,r6[0x4]
80007764:	e0 19 ff fc 	andl	r9,0xfffc
80007768:	f2 07 01 0b 	sub	r11,r9,r7
8000776c:	58 fb       	cp.w	r11,15
8000776e:	e0 8a 00 04 	brle	80007776 <_malloc_r+0xde>
80007772:	20 13       	sub	r3,1
80007774:	c1 18       	rjmp	80007796 <_malloc_r+0xfe>
80007776:	6c 38       	ld.w	r8,r6[0xc]
80007778:	58 0b       	cp.w	r11,0
8000777a:	c0 b5       	brlt	80007790 <_malloc_r+0xf8>
8000777c:	6c 2a       	ld.w	r10,r6[0x8]
8000777e:	ec 09 00 09 	add	r9,r6,r9
80007782:	0a 9c       	mov	r12,r5
80007784:	91 2a       	st.w	r8[0x8],r10
80007786:	95 38       	st.w	r10[0xc],r8
80007788:	72 18       	ld.w	r8,r9[0x4]
8000778a:	a1 a8       	sbr	r8,0x0
8000778c:	93 18       	st.w	r9[0x4],r8
8000778e:	cb c8       	rjmp	80007906 <_malloc_r+0x26e>
80007790:	10 96       	mov	r6,r8
80007792:	14 36       	cp.w	r6,r10
80007794:	ce 71       	brne	80007762 <_malloc_r+0xca>
80007796:	2f f3       	sub	r3,-1
80007798:	e0 6a 01 28 	mov	r10,296
8000779c:	f4 cc ff f8 	sub	r12,r10,-8
800077a0:	78 26       	ld.w	r6,r12[0x8]
800077a2:	18 36       	cp.w	r6,r12
800077a4:	c6 c0       	breq	8000787c <_malloc_r+0x1e4>
800077a6:	6c 19       	ld.w	r9,r6[0x4]
800077a8:	e0 19 ff fc 	andl	r9,0xfffc
800077ac:	f2 07 01 08 	sub	r8,r9,r7
800077b0:	58 f8       	cp.w	r8,15
800077b2:	e0 89 00 8f 	brgt	800078d0 <_malloc_r+0x238>
800077b6:	99 3c       	st.w	r12[0xc],r12
800077b8:	99 2c       	st.w	r12[0x8],r12
800077ba:	58 08       	cp.w	r8,0
800077bc:	c0 55       	brlt	800077c6 <_malloc_r+0x12e>
800077be:	ec 09 00 09 	add	r9,r6,r9
800077c2:	0a 9c       	mov	r12,r5
800077c4:	ce 2b       	rjmp	80007788 <_malloc_r+0xf0>
800077c6:	e0 49 01 ff 	cp.w	r9,511
800077ca:	e0 8b 00 13 	brhi	800077f0 <_malloc_r+0x158>
800077ce:	a3 99       	lsr	r9,0x3
800077d0:	f4 09 00 38 	add	r8,r10,r9<<0x3
800077d4:	70 2b       	ld.w	r11,r8[0x8]
800077d6:	8d 38       	st.w	r6[0xc],r8
800077d8:	8d 2b       	st.w	r6[0x8],r11
800077da:	97 36       	st.w	r11[0xc],r6
800077dc:	91 26       	st.w	r8[0x8],r6
800077de:	a3 49       	asr	r9,0x2
800077e0:	74 18       	ld.w	r8,r10[0x4]
800077e2:	30 1b       	mov	r11,1
800077e4:	f6 09 09 49 	lsl	r9,r11,r9
800077e8:	f1 e9 10 09 	or	r9,r8,r9
800077ec:	95 19       	st.w	r10[0x4],r9
800077ee:	c4 78       	rjmp	8000787c <_malloc_r+0x1e4>
800077f0:	f2 0a 16 09 	lsr	r10,r9,0x9
800077f4:	58 4a       	cp.w	r10,4
800077f6:	e0 8b 00 07 	brhi	80007804 <_malloc_r+0x16c>
800077fa:	f2 0a 16 06 	lsr	r10,r9,0x6
800077fe:	2c 8a       	sub	r10,-56
80007800:	c2 08       	rjmp	80007840 <_malloc_r+0x1a8>
80007802:	d7 03       	nop
80007804:	59 4a       	cp.w	r10,20
80007806:	e0 8b 00 04 	brhi	8000780e <_malloc_r+0x176>
8000780a:	2a 5a       	sub	r10,-91
8000780c:	c1 a8       	rjmp	80007840 <_malloc_r+0x1a8>
8000780e:	e0 4a 00 54 	cp.w	r10,84
80007812:	e0 8b 00 06 	brhi	8000781e <_malloc_r+0x186>
80007816:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000781a:	29 2a       	sub	r10,-110
8000781c:	c1 28       	rjmp	80007840 <_malloc_r+0x1a8>
8000781e:	e0 4a 01 54 	cp.w	r10,340
80007822:	e0 8b 00 06 	brhi	8000782e <_malloc_r+0x196>
80007826:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000782a:	28 9a       	sub	r10,-119
8000782c:	c0 a8       	rjmp	80007840 <_malloc_r+0x1a8>
8000782e:	e0 4a 05 54 	cp.w	r10,1364
80007832:	e0 88 00 04 	brls	8000783a <_malloc_r+0x1a2>
80007836:	37 ea       	mov	r10,126
80007838:	c0 48       	rjmp	80007840 <_malloc_r+0x1a8>
8000783a:	f2 0a 16 12 	lsr	r10,r9,0x12
8000783e:	28 4a       	sub	r10,-124
80007840:	e0 6b 01 28 	mov	r11,296
80007844:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007848:	68 28       	ld.w	r8,r4[0x8]
8000784a:	08 38       	cp.w	r8,r4
8000784c:	c0 e1       	brne	80007868 <_malloc_r+0x1d0>
8000784e:	76 19       	ld.w	r9,r11[0x4]
80007850:	a3 4a       	asr	r10,0x2
80007852:	30 1e       	mov	lr,1
80007854:	fc 0a 09 4a 	lsl	r10,lr,r10
80007858:	f3 ea 10 0a 	or	r10,r9,r10
8000785c:	10 99       	mov	r9,r8
8000785e:	97 1a       	st.w	r11[0x4],r10
80007860:	c0 a8       	rjmp	80007874 <_malloc_r+0x1dc>
80007862:	70 28       	ld.w	r8,r8[0x8]
80007864:	08 38       	cp.w	r8,r4
80007866:	c0 60       	breq	80007872 <_malloc_r+0x1da>
80007868:	70 1a       	ld.w	r10,r8[0x4]
8000786a:	e0 1a ff fc 	andl	r10,0xfffc
8000786e:	14 39       	cp.w	r9,r10
80007870:	cf 93       	brcs	80007862 <_malloc_r+0x1ca>
80007872:	70 39       	ld.w	r9,r8[0xc]
80007874:	8d 39       	st.w	r6[0xc],r9
80007876:	8d 28       	st.w	r6[0x8],r8
80007878:	91 36       	st.w	r8[0xc],r6
8000787a:	93 26       	st.w	r9[0x8],r6
8000787c:	e6 08 14 02 	asr	r8,r3,0x2
80007880:	30 1b       	mov	r11,1
80007882:	e0 64 01 28 	mov	r4,296
80007886:	f6 08 09 4b 	lsl	r11,r11,r8
8000788a:	68 18       	ld.w	r8,r4[0x4]
8000788c:	10 3b       	cp.w	r11,r8
8000788e:	e0 8b 00 69 	brhi	80007960 <_malloc_r+0x2c8>
80007892:	f7 e8 00 09 	and	r9,r11,r8
80007896:	c0 b1       	brne	800078ac <_malloc_r+0x214>
80007898:	e0 13 ff fc 	andl	r3,0xfffc
8000789c:	a1 7b       	lsl	r11,0x1
8000789e:	2f c3       	sub	r3,-4
800078a0:	c0 38       	rjmp	800078a6 <_malloc_r+0x20e>
800078a2:	2f c3       	sub	r3,-4
800078a4:	a1 7b       	lsl	r11,0x1
800078a6:	f7 e8 00 09 	and	r9,r11,r8
800078aa:	cf c0       	breq	800078a2 <_malloc_r+0x20a>
800078ac:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800078b0:	06 92       	mov	r2,r3
800078b2:	1c 91       	mov	r1,lr
800078b4:	62 36       	ld.w	r6,r1[0xc]
800078b6:	c2 d8       	rjmp	80007910 <_malloc_r+0x278>
800078b8:	6c 1a       	ld.w	r10,r6[0x4]
800078ba:	e0 1a ff fc 	andl	r10,0xfffc
800078be:	f4 07 01 08 	sub	r8,r10,r7
800078c2:	58 f8       	cp.w	r8,15
800078c4:	e0 8a 00 15 	brle	800078ee <_malloc_r+0x256>
800078c8:	6c 3a       	ld.w	r10,r6[0xc]
800078ca:	6c 29       	ld.w	r9,r6[0x8]
800078cc:	95 29       	st.w	r10[0x8],r9
800078ce:	93 3a       	st.w	r9[0xc],r10
800078d0:	0e 99       	mov	r9,r7
800078d2:	ec 07 00 07 	add	r7,r6,r7
800078d6:	a1 a9       	sbr	r9,0x0
800078d8:	99 37       	st.w	r12[0xc],r7
800078da:	99 27       	st.w	r12[0x8],r7
800078dc:	8d 19       	st.w	r6[0x4],r9
800078de:	ee 08 09 08 	st.w	r7[r8],r8
800078e2:	8f 2c       	st.w	r7[0x8],r12
800078e4:	8f 3c       	st.w	r7[0xc],r12
800078e6:	a1 a8       	sbr	r8,0x0
800078e8:	0a 9c       	mov	r12,r5
800078ea:	8f 18       	st.w	r7[0x4],r8
800078ec:	c0 d8       	rjmp	80007906 <_malloc_r+0x26e>
800078ee:	6c 39       	ld.w	r9,r6[0xc]
800078f0:	58 08       	cp.w	r8,0
800078f2:	c0 e5       	brlt	8000790e <_malloc_r+0x276>
800078f4:	ec 0a 00 0a 	add	r10,r6,r10
800078f8:	74 18       	ld.w	r8,r10[0x4]
800078fa:	a1 a8       	sbr	r8,0x0
800078fc:	0a 9c       	mov	r12,r5
800078fe:	95 18       	st.w	r10[0x4],r8
80007900:	6c 28       	ld.w	r8,r6[0x8]
80007902:	93 28       	st.w	r9[0x8],r8
80007904:	91 39       	st.w	r8[0xc],r9
80007906:	c0 cd       	rcall	80007b1e <__malloc_unlock>
80007908:	ec cc ff f8 	sub	r12,r6,-8
8000790c:	d8 32       	popm	r0-r7,pc
8000790e:	12 96       	mov	r6,r9
80007910:	02 36       	cp.w	r6,r1
80007912:	cd 31       	brne	800078b8 <_malloc_r+0x220>
80007914:	2f f2       	sub	r2,-1
80007916:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000791a:	c0 30       	breq	80007920 <_malloc_r+0x288>
8000791c:	2f 81       	sub	r1,-8
8000791e:	cc bb       	rjmp	800078b4 <_malloc_r+0x21c>
80007920:	1c 98       	mov	r8,lr
80007922:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80007926:	c0 81       	brne	80007936 <_malloc_r+0x29e>
80007928:	68 19       	ld.w	r9,r4[0x4]
8000792a:	f6 08 11 ff 	rsub	r8,r11,-1
8000792e:	f3 e8 00 08 	and	r8,r9,r8
80007932:	89 18       	st.w	r4[0x4],r8
80007934:	c0 78       	rjmp	80007942 <_malloc_r+0x2aa>
80007936:	f0 c9 00 08 	sub	r9,r8,8
8000793a:	20 13       	sub	r3,1
8000793c:	70 08       	ld.w	r8,r8[0x0]
8000793e:	12 38       	cp.w	r8,r9
80007940:	cf 10       	breq	80007922 <_malloc_r+0x28a>
80007942:	a1 7b       	lsl	r11,0x1
80007944:	68 18       	ld.w	r8,r4[0x4]
80007946:	10 3b       	cp.w	r11,r8
80007948:	e0 8b 00 0c 	brhi	80007960 <_malloc_r+0x2c8>
8000794c:	58 0b       	cp.w	r11,0
8000794e:	c0 90       	breq	80007960 <_malloc_r+0x2c8>
80007950:	04 93       	mov	r3,r2
80007952:	c0 38       	rjmp	80007958 <_malloc_r+0x2c0>
80007954:	2f c3       	sub	r3,-4
80007956:	a1 7b       	lsl	r11,0x1
80007958:	f7 e8 00 09 	and	r9,r11,r8
8000795c:	ca 81       	brne	800078ac <_malloc_r+0x214>
8000795e:	cf bb       	rjmp	80007954 <_malloc_r+0x2bc>
80007960:	68 23       	ld.w	r3,r4[0x8]
80007962:	66 12       	ld.w	r2,r3[0x4]
80007964:	e0 12 ff fc 	andl	r2,0xfffc
80007968:	0e 32       	cp.w	r2,r7
8000796a:	5f 39       	srlo	r9
8000796c:	e4 07 01 08 	sub	r8,r2,r7
80007970:	58 f8       	cp.w	r8,15
80007972:	5f aa       	srle	r10
80007974:	f5 e9 10 09 	or	r9,r10,r9
80007978:	e0 80 00 9a 	breq	80007aac <_malloc_r+0x414>
8000797c:	e0 68 06 50 	mov	r8,1616
80007980:	70 01       	ld.w	r1,r8[0x0]
80007982:	e0 68 05 34 	mov	r8,1332
80007986:	2f 01       	sub	r1,-16
80007988:	70 08       	ld.w	r8,r8[0x0]
8000798a:	0e 01       	add	r1,r7
8000798c:	5b f8       	cp.w	r8,-1
8000798e:	c0 40       	breq	80007996 <_malloc_r+0x2fe>
80007990:	28 11       	sub	r1,-127
80007992:	e0 11 ff 80 	andl	r1,0xff80
80007996:	02 9b       	mov	r11,r1
80007998:	0a 9c       	mov	r12,r5
8000799a:	e0 a0 05 31 	rcall	800083fc <_sbrk_r>
8000799e:	18 96       	mov	r6,r12
800079a0:	5b fc       	cp.w	r12,-1
800079a2:	c7 50       	breq	80007a8c <_malloc_r+0x3f4>
800079a4:	e6 02 00 08 	add	r8,r3,r2
800079a8:	10 3c       	cp.w	r12,r8
800079aa:	c0 32       	brcc	800079b0 <_malloc_r+0x318>
800079ac:	08 33       	cp.w	r3,r4
800079ae:	c6 f1       	brne	80007a8c <_malloc_r+0x3f4>
800079b0:	e0 6a 06 54 	mov	r10,1620
800079b4:	74 09       	ld.w	r9,r10[0x0]
800079b6:	e2 09 00 09 	add	r9,r1,r9
800079ba:	95 09       	st.w	r10[0x0],r9
800079bc:	10 36       	cp.w	r6,r8
800079be:	c0 a1       	brne	800079d2 <_malloc_r+0x33a>
800079c0:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800079c4:	c0 71       	brne	800079d2 <_malloc_r+0x33a>
800079c6:	e2 02 00 02 	add	r2,r1,r2
800079ca:	68 28       	ld.w	r8,r4[0x8]
800079cc:	a1 a2       	sbr	r2,0x0
800079ce:	91 12       	st.w	r8[0x4],r2
800079d0:	c4 f8       	rjmp	80007a6e <_malloc_r+0x3d6>
800079d2:	e0 6a 05 34 	mov	r10,1332
800079d6:	74 0b       	ld.w	r11,r10[0x0]
800079d8:	5b fb       	cp.w	r11,-1
800079da:	c0 31       	brne	800079e0 <_malloc_r+0x348>
800079dc:	95 06       	st.w	r10[0x0],r6
800079de:	c0 78       	rjmp	800079ec <_malloc_r+0x354>
800079e0:	ec 09 00 09 	add	r9,r6,r9
800079e4:	e0 6a 06 54 	mov	r10,1620
800079e8:	10 19       	sub	r9,r8
800079ea:	95 09       	st.w	r10[0x0],r9
800079ec:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800079f0:	f0 09 11 08 	rsub	r9,r8,8
800079f4:	58 08       	cp.w	r8,0
800079f6:	f2 08 17 10 	movne	r8,r9
800079fa:	ed d8 e1 06 	addne	r6,r6,r8
800079fe:	28 08       	sub	r8,-128
80007a00:	ec 01 00 01 	add	r1,r6,r1
80007a04:	0a 9c       	mov	r12,r5
80007a06:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80007a0a:	f0 01 01 01 	sub	r1,r8,r1
80007a0e:	02 9b       	mov	r11,r1
80007a10:	e0 a0 04 f6 	rcall	800083fc <_sbrk_r>
80007a14:	e0 68 06 54 	mov	r8,1620
80007a18:	5b fc       	cp.w	r12,-1
80007a1a:	ec 0c 17 00 	moveq	r12,r6
80007a1e:	f9 b1 00 00 	moveq	r1,0
80007a22:	70 09       	ld.w	r9,r8[0x0]
80007a24:	0c 1c       	sub	r12,r6
80007a26:	89 26       	st.w	r4[0x8],r6
80007a28:	02 0c       	add	r12,r1
80007a2a:	12 01       	add	r1,r9
80007a2c:	a1 ac       	sbr	r12,0x0
80007a2e:	91 01       	st.w	r8[0x0],r1
80007a30:	8d 1c       	st.w	r6[0x4],r12
80007a32:	08 33       	cp.w	r3,r4
80007a34:	c1 d0       	breq	80007a6e <_malloc_r+0x3d6>
80007a36:	58 f2       	cp.w	r2,15
80007a38:	e0 8b 00 05 	brhi	80007a42 <_malloc_r+0x3aa>
80007a3c:	30 18       	mov	r8,1
80007a3e:	8d 18       	st.w	r6[0x4],r8
80007a40:	c2 68       	rjmp	80007a8c <_malloc_r+0x3f4>
80007a42:	30 59       	mov	r9,5
80007a44:	20 c2       	sub	r2,12
80007a46:	e0 12 ff f8 	andl	r2,0xfff8
80007a4a:	e6 02 00 08 	add	r8,r3,r2
80007a4e:	91 29       	st.w	r8[0x8],r9
80007a50:	91 19       	st.w	r8[0x4],r9
80007a52:	66 18       	ld.w	r8,r3[0x4]
80007a54:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80007a58:	e5 e8 10 08 	or	r8,r2,r8
80007a5c:	87 18       	st.w	r3[0x4],r8
80007a5e:	58 f2       	cp.w	r2,15
80007a60:	e0 88 00 07 	brls	80007a6e <_malloc_r+0x3d6>
80007a64:	e6 cb ff f8 	sub	r11,r3,-8
80007a68:	0a 9c       	mov	r12,r5
80007a6a:	fe b0 fb 71 	rcall	8000714c <_free_r>
80007a6e:	e0 69 06 4c 	mov	r9,1612
80007a72:	72 0a       	ld.w	r10,r9[0x0]
80007a74:	e0 68 06 54 	mov	r8,1620
80007a78:	70 08       	ld.w	r8,r8[0x0]
80007a7a:	14 38       	cp.w	r8,r10
80007a7c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007a80:	e0 69 06 48 	mov	r9,1608
80007a84:	72 0a       	ld.w	r10,r9[0x0]
80007a86:	14 38       	cp.w	r8,r10
80007a88:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80007a8c:	68 28       	ld.w	r8,r4[0x8]
80007a8e:	70 18       	ld.w	r8,r8[0x4]
80007a90:	e0 18 ff fc 	andl	r8,0xfffc
80007a94:	0e 38       	cp.w	r8,r7
80007a96:	5f 39       	srlo	r9
80007a98:	0e 18       	sub	r8,r7
80007a9a:	58 f8       	cp.w	r8,15
80007a9c:	5f aa       	srle	r10
80007a9e:	f5 e9 10 09 	or	r9,r10,r9
80007aa2:	c0 50       	breq	80007aac <_malloc_r+0x414>
80007aa4:	0a 9c       	mov	r12,r5
80007aa6:	c3 cc       	rcall	80007b1e <__malloc_unlock>
80007aa8:	d8 3a       	popm	r0-r7,pc,r12=0
80007aaa:	d7 03       	nop
80007aac:	68 26       	ld.w	r6,r4[0x8]
80007aae:	a1 a8       	sbr	r8,0x0
80007ab0:	0e 99       	mov	r9,r7
80007ab2:	a1 a9       	sbr	r9,0x0
80007ab4:	8d 19       	st.w	r6[0x4],r9
80007ab6:	ec 07 00 07 	add	r7,r6,r7
80007aba:	0a 9c       	mov	r12,r5
80007abc:	89 27       	st.w	r4[0x8],r7
80007abe:	8f 18       	st.w	r7[0x4],r8
80007ac0:	c2 fc       	rcall	80007b1e <__malloc_unlock>
80007ac2:	ec cc ff f8 	sub	r12,r6,-8
80007ac6:	d8 32       	popm	r0-r7,pc

80007ac8 <memchr>:
80007ac8:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80007acc:	c0 68       	rjmp	80007ad8 <memchr+0x10>
80007ace:	20 1a       	sub	r10,1
80007ad0:	19 88       	ld.ub	r8,r12[0x0]
80007ad2:	16 38       	cp.w	r8,r11
80007ad4:	5e 0c       	reteq	r12
80007ad6:	2f fc       	sub	r12,-1
80007ad8:	58 0a       	cp.w	r10,0
80007ada:	cf a1       	brne	80007ace <memchr+0x6>
80007adc:	5e fa       	retal	r10

80007ade <memmove>:
80007ade:	d4 01       	pushm	lr
80007ae0:	18 3b       	cp.w	r11,r12
80007ae2:	c1 92       	brcc	80007b14 <memmove+0x36>
80007ae4:	f6 0a 00 09 	add	r9,r11,r10
80007ae8:	12 3c       	cp.w	r12,r9
80007aea:	c1 52       	brcc	80007b14 <memmove+0x36>
80007aec:	f8 0a 00 0b 	add	r11,r12,r10
80007af0:	30 08       	mov	r8,0
80007af2:	c0 68       	rjmp	80007afe <memmove+0x20>
80007af4:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80007af8:	20 1a       	sub	r10,1
80007afa:	f6 08 0b 0e 	st.b	r11[r8],lr
80007afe:	20 18       	sub	r8,1
80007b00:	58 0a       	cp.w	r10,0
80007b02:	cf 91       	brne	80007af4 <memmove+0x16>
80007b04:	d8 02       	popm	pc
80007b06:	f6 08 07 09 	ld.ub	r9,r11[r8]
80007b0a:	20 1a       	sub	r10,1
80007b0c:	f8 08 0b 09 	st.b	r12[r8],r9
80007b10:	2f f8       	sub	r8,-1
80007b12:	c0 28       	rjmp	80007b16 <memmove+0x38>
80007b14:	30 08       	mov	r8,0
80007b16:	58 0a       	cp.w	r10,0
80007b18:	cf 71       	brne	80007b06 <memmove+0x28>
80007b1a:	d8 02       	popm	pc

80007b1c <__malloc_lock>:
80007b1c:	5e fc       	retal	r12

80007b1e <__malloc_unlock>:
80007b1e:	5e fc       	retal	r12

80007b20 <__hi0bits>:
80007b20:	18 98       	mov	r8,r12
80007b22:	e0 1c 00 00 	andl	r12,0x0
80007b26:	f0 09 15 10 	lsl	r9,r8,0x10
80007b2a:	58 0c       	cp.w	r12,0
80007b2c:	f2 08 17 00 	moveq	r8,r9
80007b30:	f9 bc 00 10 	moveq	r12,16
80007b34:	f9 bc 01 00 	movne	r12,0
80007b38:	10 9a       	mov	r10,r8
80007b3a:	f0 09 15 08 	lsl	r9,r8,0x8
80007b3e:	e6 1a ff 00 	andh	r10,0xff00,COH
80007b42:	f7 bc 00 f8 	subeq	r12,-8
80007b46:	f2 08 17 00 	moveq	r8,r9
80007b4a:	10 9a       	mov	r10,r8
80007b4c:	f0 09 15 04 	lsl	r9,r8,0x4
80007b50:	e6 1a f0 00 	andh	r10,0xf000,COH
80007b54:	f7 bc 00 fc 	subeq	r12,-4
80007b58:	f2 08 17 00 	moveq	r8,r9
80007b5c:	10 9a       	mov	r10,r8
80007b5e:	f0 09 15 02 	lsl	r9,r8,0x2
80007b62:	e6 1a c0 00 	andh	r10,0xc000,COH
80007b66:	f7 bc 00 fe 	subeq	r12,-2
80007b6a:	f2 08 17 00 	moveq	r8,r9
80007b6e:	58 08       	cp.w	r8,0
80007b70:	5e 5c       	retlt	r12
80007b72:	ed b8 00 1e 	bld	r8,0x1e
80007b76:	f9 bc 01 20 	movne	r12,32
80007b7a:	f7 bc 00 ff 	subeq	r12,-1
80007b7e:	5e fc       	retal	r12

80007b80 <__lo0bits>:
80007b80:	18 99       	mov	r9,r12
80007b82:	78 08       	ld.w	r8,r12[0x0]
80007b84:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80007b88:	c1 50       	breq	80007bb2 <__lo0bits+0x32>
80007b8a:	ed b8 00 00 	bld	r8,0x0
80007b8e:	c0 21       	brne	80007b92 <__lo0bits+0x12>
80007b90:	5e fd       	retal	0
80007b92:	10 9b       	mov	r11,r8
80007b94:	f0 0a 16 01 	lsr	r10,r8,0x1
80007b98:	e2 1b 00 02 	andl	r11,0x2,COH
80007b9c:	a3 88       	lsr	r8,0x2
80007b9e:	58 0b       	cp.w	r11,0
80007ba0:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80007ba4:	f9 bc 01 01 	movne	r12,1
80007ba8:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80007bac:	f9 bc 00 02 	moveq	r12,2
80007bb0:	5e fc       	retal	r12
80007bb2:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80007bb6:	f0 0b 16 10 	lsr	r11,r8,0x10
80007bba:	58 0a       	cp.w	r10,0
80007bbc:	f6 08 17 00 	moveq	r8,r11
80007bc0:	f9 bc 00 10 	moveq	r12,16
80007bc4:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80007bc8:	f0 0a 16 08 	lsr	r10,r8,0x8
80007bcc:	58 0b       	cp.w	r11,0
80007bce:	f7 bc 00 f8 	subeq	r12,-8
80007bd2:	f4 08 17 00 	moveq	r8,r10
80007bd6:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80007bda:	f0 0a 16 04 	lsr	r10,r8,0x4
80007bde:	58 0b       	cp.w	r11,0
80007be0:	f7 bc 00 fc 	subeq	r12,-4
80007be4:	f4 08 17 00 	moveq	r8,r10
80007be8:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80007bec:	f0 0a 16 02 	lsr	r10,r8,0x2
80007bf0:	58 0b       	cp.w	r11,0
80007bf2:	f7 bc 00 fe 	subeq	r12,-2
80007bf6:	f4 08 17 00 	moveq	r8,r10
80007bfa:	ed b8 00 00 	bld	r8,0x0
80007bfe:	c0 60       	breq	80007c0a <__lo0bits+0x8a>
80007c00:	a1 98       	lsr	r8,0x1
80007c02:	c0 31       	brne	80007c08 <__lo0bits+0x88>
80007c04:	32 0c       	mov	r12,32
80007c06:	5e fc       	retal	r12
80007c08:	2f fc       	sub	r12,-1
80007c0a:	93 08       	st.w	r9[0x0],r8
80007c0c:	5e fc       	retal	r12

80007c0e <__mcmp>:
80007c0e:	d4 01       	pushm	lr
80007c10:	18 98       	mov	r8,r12
80007c12:	76 49       	ld.w	r9,r11[0x10]
80007c14:	78 4c       	ld.w	r12,r12[0x10]
80007c16:	12 1c       	sub	r12,r9
80007c18:	c1 31       	brne	80007c3e <__mcmp+0x30>
80007c1a:	2f b9       	sub	r9,-5
80007c1c:	a3 69       	lsl	r9,0x2
80007c1e:	12 0b       	add	r11,r9
80007c20:	f0 09 00 09 	add	r9,r8,r9
80007c24:	2e c8       	sub	r8,-20
80007c26:	13 4e       	ld.w	lr,--r9
80007c28:	17 4a       	ld.w	r10,--r11
80007c2a:	14 3e       	cp.w	lr,r10
80007c2c:	c0 60       	breq	80007c38 <__mcmp+0x2a>
80007c2e:	f9 bc 03 ff 	movlo	r12,-1
80007c32:	f9 bc 02 01 	movhs	r12,1
80007c36:	d8 02       	popm	pc
80007c38:	10 39       	cp.w	r9,r8
80007c3a:	fe 9b ff f6 	brhi	80007c26 <__mcmp+0x18>
80007c3e:	d8 02       	popm	pc

80007c40 <_Bfree>:
80007c40:	d4 21       	pushm	r4-r7,lr
80007c42:	18 97       	mov	r7,r12
80007c44:	16 95       	mov	r5,r11
80007c46:	78 96       	ld.w	r6,r12[0x24]
80007c48:	58 06       	cp.w	r6,0
80007c4a:	c0 91       	brne	80007c5c <_Bfree+0x1c>
80007c4c:	31 0c       	mov	r12,16
80007c4e:	fe b0 fd 1d 	rcall	80007688 <malloc>
80007c52:	99 36       	st.w	r12[0xc],r6
80007c54:	8f 9c       	st.w	r7[0x24],r12
80007c56:	99 16       	st.w	r12[0x4],r6
80007c58:	99 26       	st.w	r12[0x8],r6
80007c5a:	99 06       	st.w	r12[0x0],r6
80007c5c:	58 05       	cp.w	r5,0
80007c5e:	c0 90       	breq	80007c70 <_Bfree+0x30>
80007c60:	6a 19       	ld.w	r9,r5[0x4]
80007c62:	6e 98       	ld.w	r8,r7[0x24]
80007c64:	70 38       	ld.w	r8,r8[0xc]
80007c66:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80007c6a:	8b 0a       	st.w	r5[0x0],r10
80007c6c:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80007c70:	d8 22       	popm	r4-r7,pc
80007c72:	d7 03       	nop

80007c74 <_Balloc>:
80007c74:	d4 21       	pushm	r4-r7,lr
80007c76:	18 97       	mov	r7,r12
80007c78:	16 96       	mov	r6,r11
80007c7a:	78 95       	ld.w	r5,r12[0x24]
80007c7c:	58 05       	cp.w	r5,0
80007c7e:	c0 91       	brne	80007c90 <_Balloc+0x1c>
80007c80:	31 0c       	mov	r12,16
80007c82:	fe b0 fd 03 	rcall	80007688 <malloc>
80007c86:	99 35       	st.w	r12[0xc],r5
80007c88:	8f 9c       	st.w	r7[0x24],r12
80007c8a:	99 15       	st.w	r12[0x4],r5
80007c8c:	99 25       	st.w	r12[0x8],r5
80007c8e:	99 05       	st.w	r12[0x0],r5
80007c90:	6e 95       	ld.w	r5,r7[0x24]
80007c92:	6a 38       	ld.w	r8,r5[0xc]
80007c94:	58 08       	cp.w	r8,0
80007c96:	c0 b1       	brne	80007cac <_Balloc+0x38>
80007c98:	31 0a       	mov	r10,16
80007c9a:	30 4b       	mov	r11,4
80007c9c:	0e 9c       	mov	r12,r7
80007c9e:	e0 a0 04 93 	rcall	800085c4 <_calloc_r>
80007ca2:	8b 3c       	st.w	r5[0xc],r12
80007ca4:	6e 98       	ld.w	r8,r7[0x24]
80007ca6:	70 3c       	ld.w	r12,r8[0xc]
80007ca8:	58 0c       	cp.w	r12,0
80007caa:	c1 b0       	breq	80007ce0 <_Balloc+0x6c>
80007cac:	6e 98       	ld.w	r8,r7[0x24]
80007cae:	70 38       	ld.w	r8,r8[0xc]
80007cb0:	f0 06 00 28 	add	r8,r8,r6<<0x2
80007cb4:	70 0c       	ld.w	r12,r8[0x0]
80007cb6:	58 0c       	cp.w	r12,0
80007cb8:	c0 40       	breq	80007cc0 <_Balloc+0x4c>
80007cba:	78 09       	ld.w	r9,r12[0x0]
80007cbc:	91 09       	st.w	r8[0x0],r9
80007cbe:	c0 e8       	rjmp	80007cda <_Balloc+0x66>
80007cc0:	0e 9c       	mov	r12,r7
80007cc2:	30 17       	mov	r7,1
80007cc4:	0e 9b       	mov	r11,r7
80007cc6:	ee 06 09 47 	lsl	r7,r7,r6
80007cca:	ee ca ff fb 	sub	r10,r7,-5
80007cce:	a3 6a       	lsl	r10,0x2
80007cd0:	e0 a0 04 7a 	rcall	800085c4 <_calloc_r>
80007cd4:	c0 60       	breq	80007ce0 <_Balloc+0x6c>
80007cd6:	99 16       	st.w	r12[0x4],r6
80007cd8:	99 27       	st.w	r12[0x8],r7
80007cda:	30 08       	mov	r8,0
80007cdc:	99 38       	st.w	r12[0xc],r8
80007cde:	99 48       	st.w	r12[0x10],r8
80007ce0:	d8 22       	popm	r4-r7,pc
80007ce2:	d7 03       	nop

80007ce4 <__d2b>:
80007ce4:	d4 31       	pushm	r0-r7,lr
80007ce6:	20 2d       	sub	sp,8
80007ce8:	16 93       	mov	r3,r11
80007cea:	12 96       	mov	r6,r9
80007cec:	10 95       	mov	r5,r8
80007cee:	14 92       	mov	r2,r10
80007cf0:	30 1b       	mov	r11,1
80007cf2:	cc 1f       	rcall	80007c74 <_Balloc>
80007cf4:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80007cf8:	50 09       	stdsp	sp[0x0],r9
80007cfa:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80007cfe:	b5 a9       	sbr	r9,0x14
80007d00:	f0 01 16 14 	lsr	r1,r8,0x14
80007d04:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007d08:	18 94       	mov	r4,r12
80007d0a:	58 02       	cp.w	r2,0
80007d0c:	c1 d0       	breq	80007d46 <__d2b+0x62>
80007d0e:	fa cc ff f8 	sub	r12,sp,-8
80007d12:	18 d2       	st.w	--r12,r2
80007d14:	c3 6f       	rcall	80007b80 <__lo0bits>
80007d16:	40 18       	lddsp	r8,sp[0x4]
80007d18:	c0 d0       	breq	80007d32 <__d2b+0x4e>
80007d1a:	40 09       	lddsp	r9,sp[0x0]
80007d1c:	f8 0a 11 20 	rsub	r10,r12,32
80007d20:	f2 0a 09 4a 	lsl	r10,r9,r10
80007d24:	f5 e8 10 08 	or	r8,r10,r8
80007d28:	89 58       	st.w	r4[0x14],r8
80007d2a:	f2 0c 0a 49 	lsr	r9,r9,r12
80007d2e:	50 09       	stdsp	sp[0x0],r9
80007d30:	c0 28       	rjmp	80007d34 <__d2b+0x50>
80007d32:	89 58       	st.w	r4[0x14],r8
80007d34:	40 08       	lddsp	r8,sp[0x0]
80007d36:	58 08       	cp.w	r8,0
80007d38:	f9 b3 01 02 	movne	r3,2
80007d3c:	f9 b3 00 01 	moveq	r3,1
80007d40:	89 68       	st.w	r4[0x18],r8
80007d42:	89 43       	st.w	r4[0x10],r3
80007d44:	c0 88       	rjmp	80007d54 <__d2b+0x70>
80007d46:	1a 9c       	mov	r12,sp
80007d48:	c1 cf       	rcall	80007b80 <__lo0bits>
80007d4a:	30 13       	mov	r3,1
80007d4c:	40 08       	lddsp	r8,sp[0x0]
80007d4e:	2e 0c       	sub	r12,-32
80007d50:	89 43       	st.w	r4[0x10],r3
80007d52:	89 58       	st.w	r4[0x14],r8
80007d54:	58 01       	cp.w	r1,0
80007d56:	c0 90       	breq	80007d68 <__d2b+0x84>
80007d58:	e2 c1 04 33 	sub	r1,r1,1075
80007d5c:	18 01       	add	r1,r12
80007d5e:	8d 01       	st.w	r6[0x0],r1
80007d60:	f8 0c 11 35 	rsub	r12,r12,53
80007d64:	8b 0c       	st.w	r5[0x0],r12
80007d66:	c0 c8       	rjmp	80007d7e <__d2b+0x9a>
80007d68:	e6 c8 ff fc 	sub	r8,r3,-4
80007d6c:	f8 cc 04 32 	sub	r12,r12,1074
80007d70:	a5 73       	lsl	r3,0x5
80007d72:	8d 0c       	st.w	r6[0x0],r12
80007d74:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80007d78:	cd 4e       	rcall	80007b20 <__hi0bits>
80007d7a:	18 13       	sub	r3,r12
80007d7c:	8b 03       	st.w	r5[0x0],r3
80007d7e:	08 9c       	mov	r12,r4
80007d80:	2f ed       	sub	sp,-8
80007d82:	d8 32       	popm	r0-r7,pc

80007d84 <__mdiff>:
80007d84:	d4 31       	pushm	r0-r7,lr
80007d86:	74 48       	ld.w	r8,r10[0x10]
80007d88:	76 45       	ld.w	r5,r11[0x10]
80007d8a:	16 97       	mov	r7,r11
80007d8c:	14 96       	mov	r6,r10
80007d8e:	10 15       	sub	r5,r8
80007d90:	c1 31       	brne	80007db6 <__mdiff+0x32>
80007d92:	2f b8       	sub	r8,-5
80007d94:	ee ce ff ec 	sub	lr,r7,-20
80007d98:	a3 68       	lsl	r8,0x2
80007d9a:	f4 08 00 0b 	add	r11,r10,r8
80007d9e:	ee 08 00 08 	add	r8,r7,r8
80007da2:	11 4a       	ld.w	r10,--r8
80007da4:	17 49       	ld.w	r9,--r11
80007da6:	12 3a       	cp.w	r10,r9
80007da8:	c0 30       	breq	80007dae <__mdiff+0x2a>
80007daa:	c0 e2       	brcc	80007dc6 <__mdiff+0x42>
80007dac:	c0 78       	rjmp	80007dba <__mdiff+0x36>
80007dae:	1c 38       	cp.w	r8,lr
80007db0:	fe 9b ff f9 	brhi	80007da2 <__mdiff+0x1e>
80007db4:	c4 98       	rjmp	80007e46 <__mdiff+0xc2>
80007db6:	58 05       	cp.w	r5,0
80007db8:	c0 64       	brge	80007dc4 <__mdiff+0x40>
80007dba:	0e 98       	mov	r8,r7
80007dbc:	30 15       	mov	r5,1
80007dbe:	0c 97       	mov	r7,r6
80007dc0:	10 96       	mov	r6,r8
80007dc2:	c0 28       	rjmp	80007dc6 <__mdiff+0x42>
80007dc4:	30 05       	mov	r5,0
80007dc6:	6e 1b       	ld.w	r11,r7[0x4]
80007dc8:	c5 6f       	rcall	80007c74 <_Balloc>
80007dca:	6e 49       	ld.w	r9,r7[0x10]
80007dcc:	6c 44       	ld.w	r4,r6[0x10]
80007dce:	99 35       	st.w	r12[0xc],r5
80007dd0:	2f b4       	sub	r4,-5
80007dd2:	f2 c5 ff fb 	sub	r5,r9,-5
80007dd6:	ec 04 00 24 	add	r4,r6,r4<<0x2
80007dda:	ee 05 00 25 	add	r5,r7,r5<<0x2
80007dde:	2e c6       	sub	r6,-20
80007de0:	2e c7       	sub	r7,-20
80007de2:	f8 c8 ff ec 	sub	r8,r12,-20
80007de6:	30 0a       	mov	r10,0
80007de8:	0f 0e       	ld.w	lr,r7++
80007dea:	0d 0b       	ld.w	r11,r6++
80007dec:	fc 02 16 10 	lsr	r2,lr,0x10
80007df0:	f6 03 16 10 	lsr	r3,r11,0x10
80007df4:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80007df8:	e4 03 01 03 	sub	r3,r2,r3
80007dfc:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e00:	fc 0b 01 0b 	sub	r11,lr,r11
80007e04:	f6 0a 00 0a 	add	r10,r11,r10
80007e08:	b0 1a       	st.h	r8[0x2],r10
80007e0a:	b1 4a       	asr	r10,0x10
80007e0c:	e6 0a 00 0a 	add	r10,r3,r10
80007e10:	b0 0a       	st.h	r8[0x0],r10
80007e12:	2f c8       	sub	r8,-4
80007e14:	b1 4a       	asr	r10,0x10
80007e16:	08 36       	cp.w	r6,r4
80007e18:	ce 83       	brcs	80007de8 <__mdiff+0x64>
80007e1a:	c0 d8       	rjmp	80007e34 <__mdiff+0xb0>
80007e1c:	0f 0b       	ld.w	r11,r7++
80007e1e:	f6 0e 16 10 	lsr	lr,r11,0x10
80007e22:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80007e26:	16 0a       	add	r10,r11
80007e28:	b0 1a       	st.h	r8[0x2],r10
80007e2a:	b1 4a       	asr	r10,0x10
80007e2c:	1c 0a       	add	r10,lr
80007e2e:	b0 0a       	st.h	r8[0x0],r10
80007e30:	2f c8       	sub	r8,-4
80007e32:	b1 4a       	asr	r10,0x10
80007e34:	0a 37       	cp.w	r7,r5
80007e36:	cf 33       	brcs	80007e1c <__mdiff+0x98>
80007e38:	c0 28       	rjmp	80007e3c <__mdiff+0xb8>
80007e3a:	20 19       	sub	r9,1
80007e3c:	11 4a       	ld.w	r10,--r8
80007e3e:	58 0a       	cp.w	r10,0
80007e40:	cf d0       	breq	80007e3a <__mdiff+0xb6>
80007e42:	99 49       	st.w	r12[0x10],r9
80007e44:	d8 32       	popm	r0-r7,pc
80007e46:	30 0b       	mov	r11,0
80007e48:	c1 6f       	rcall	80007c74 <_Balloc>
80007e4a:	30 18       	mov	r8,1
80007e4c:	99 48       	st.w	r12[0x10],r8
80007e4e:	30 08       	mov	r8,0
80007e50:	99 58       	st.w	r12[0x14],r8
80007e52:	d8 32       	popm	r0-r7,pc

80007e54 <__lshift>:
80007e54:	d4 31       	pushm	r0-r7,lr
80007e56:	16 97       	mov	r7,r11
80007e58:	76 46       	ld.w	r6,r11[0x10]
80007e5a:	f4 02 14 05 	asr	r2,r10,0x5
80007e5e:	2f f6       	sub	r6,-1
80007e60:	14 93       	mov	r3,r10
80007e62:	18 94       	mov	r4,r12
80007e64:	04 06       	add	r6,r2
80007e66:	76 1b       	ld.w	r11,r11[0x4]
80007e68:	6e 28       	ld.w	r8,r7[0x8]
80007e6a:	c0 38       	rjmp	80007e70 <__lshift+0x1c>
80007e6c:	2f fb       	sub	r11,-1
80007e6e:	a1 78       	lsl	r8,0x1
80007e70:	10 36       	cp.w	r6,r8
80007e72:	fe 99 ff fd 	brgt	80007e6c <__lshift+0x18>
80007e76:	08 9c       	mov	r12,r4
80007e78:	cf ee       	rcall	80007c74 <_Balloc>
80007e7a:	30 09       	mov	r9,0
80007e7c:	18 95       	mov	r5,r12
80007e7e:	f8 c8 ff ec 	sub	r8,r12,-20
80007e82:	12 9a       	mov	r10,r9
80007e84:	c0 38       	rjmp	80007e8a <__lshift+0x36>
80007e86:	10 aa       	st.w	r8++,r10
80007e88:	2f f9       	sub	r9,-1
80007e8a:	04 39       	cp.w	r9,r2
80007e8c:	cf d5       	brlt	80007e86 <__lshift+0x32>
80007e8e:	6e 4b       	ld.w	r11,r7[0x10]
80007e90:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80007e94:	2f bb       	sub	r11,-5
80007e96:	ee c9 ff ec 	sub	r9,r7,-20
80007e9a:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80007e9e:	58 03       	cp.w	r3,0
80007ea0:	c1 30       	breq	80007ec6 <__lshift+0x72>
80007ea2:	e6 0c 11 20 	rsub	r12,r3,32
80007ea6:	30 0a       	mov	r10,0
80007ea8:	72 02       	ld.w	r2,r9[0x0]
80007eaa:	e4 03 09 42 	lsl	r2,r2,r3
80007eae:	04 4a       	or	r10,r2
80007eb0:	10 aa       	st.w	r8++,r10
80007eb2:	13 0a       	ld.w	r10,r9++
80007eb4:	f4 0c 0a 4a 	lsr	r10,r10,r12
80007eb8:	16 39       	cp.w	r9,r11
80007eba:	cf 73       	brcs	80007ea8 <__lshift+0x54>
80007ebc:	91 0a       	st.w	r8[0x0],r10
80007ebe:	58 0a       	cp.w	r10,0
80007ec0:	c0 70       	breq	80007ece <__lshift+0x7a>
80007ec2:	2f f6       	sub	r6,-1
80007ec4:	c0 58       	rjmp	80007ece <__lshift+0x7a>
80007ec6:	13 0a       	ld.w	r10,r9++
80007ec8:	10 aa       	st.w	r8++,r10
80007eca:	16 39       	cp.w	r9,r11
80007ecc:	cf d3       	brcs	80007ec6 <__lshift+0x72>
80007ece:	08 9c       	mov	r12,r4
80007ed0:	20 16       	sub	r6,1
80007ed2:	0e 9b       	mov	r11,r7
80007ed4:	8b 46       	st.w	r5[0x10],r6
80007ed6:	cb 5e       	rcall	80007c40 <_Bfree>
80007ed8:	0a 9c       	mov	r12,r5
80007eda:	d8 32       	popm	r0-r7,pc

80007edc <__multiply>:
80007edc:	d4 31       	pushm	r0-r7,lr
80007ede:	20 2d       	sub	sp,8
80007ee0:	76 49       	ld.w	r9,r11[0x10]
80007ee2:	74 48       	ld.w	r8,r10[0x10]
80007ee4:	16 96       	mov	r6,r11
80007ee6:	14 95       	mov	r5,r10
80007ee8:	10 39       	cp.w	r9,r8
80007eea:	ec 08 17 50 	movlt	r8,r6
80007eee:	ea 06 17 50 	movlt	r6,r5
80007ef2:	f0 05 17 50 	movlt	r5,r8
80007ef6:	6c 28       	ld.w	r8,r6[0x8]
80007ef8:	76 43       	ld.w	r3,r11[0x10]
80007efa:	74 42       	ld.w	r2,r10[0x10]
80007efc:	76 1b       	ld.w	r11,r11[0x4]
80007efe:	e4 03 00 07 	add	r7,r2,r3
80007f02:	10 37       	cp.w	r7,r8
80007f04:	f7 bb 09 ff 	subgt	r11,-1
80007f08:	cb 6e       	rcall	80007c74 <_Balloc>
80007f0a:	ee c4 ff fb 	sub	r4,r7,-5
80007f0e:	f8 c9 ff ec 	sub	r9,r12,-20
80007f12:	f8 04 00 24 	add	r4,r12,r4<<0x2
80007f16:	30 0a       	mov	r10,0
80007f18:	12 98       	mov	r8,r9
80007f1a:	c0 28       	rjmp	80007f1e <__multiply+0x42>
80007f1c:	10 aa       	st.w	r8++,r10
80007f1e:	08 38       	cp.w	r8,r4
80007f20:	cf e3       	brcs	80007f1c <__multiply+0x40>
80007f22:	2f b3       	sub	r3,-5
80007f24:	2f b2       	sub	r2,-5
80007f26:	ec 03 00 23 	add	r3,r6,r3<<0x2
80007f2a:	ea 02 00 22 	add	r2,r5,r2<<0x2
80007f2e:	ec cb ff ec 	sub	r11,r6,-20
80007f32:	50 12       	stdsp	sp[0x4],r2
80007f34:	ea ca ff ec 	sub	r10,r5,-20
80007f38:	c4 48       	rjmp	80007fc0 <__multiply+0xe4>
80007f3a:	94 95       	ld.uh	r5,r10[0x2]
80007f3c:	58 05       	cp.w	r5,0
80007f3e:	c2 00       	breq	80007f7e <__multiply+0xa2>
80007f40:	12 98       	mov	r8,r9
80007f42:	16 96       	mov	r6,r11
80007f44:	30 0e       	mov	lr,0
80007f46:	50 09       	stdsp	sp[0x0],r9
80007f48:	0d 02       	ld.w	r2,r6++
80007f4a:	e4 00 16 10 	lsr	r0,r2,0x10
80007f4e:	70 01       	ld.w	r1,r8[0x0]
80007f50:	70 09       	ld.w	r9,r8[0x0]
80007f52:	b1 81       	lsr	r1,0x10
80007f54:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80007f58:	e0 05 03 41 	mac	r1,r0,r5
80007f5c:	ab 32       	mul	r2,r5
80007f5e:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80007f62:	00 02       	add	r2,r0
80007f64:	e4 0e 00 0e 	add	lr,r2,lr
80007f68:	b0 1e       	st.h	r8[0x2],lr
80007f6a:	b1 8e       	lsr	lr,0x10
80007f6c:	1c 01       	add	r1,lr
80007f6e:	b0 01       	st.h	r8[0x0],r1
80007f70:	e2 0e 16 10 	lsr	lr,r1,0x10
80007f74:	2f c8       	sub	r8,-4
80007f76:	06 36       	cp.w	r6,r3
80007f78:	ce 83       	brcs	80007f48 <__multiply+0x6c>
80007f7a:	40 09       	lddsp	r9,sp[0x0]
80007f7c:	91 0e       	st.w	r8[0x0],lr
80007f7e:	94 86       	ld.uh	r6,r10[0x0]
80007f80:	58 06       	cp.w	r6,0
80007f82:	c1 d0       	breq	80007fbc <__multiply+0xe0>
80007f84:	72 02       	ld.w	r2,r9[0x0]
80007f86:	12 98       	mov	r8,r9
80007f88:	16 9e       	mov	lr,r11
80007f8a:	30 05       	mov	r5,0
80007f8c:	b0 12       	st.h	r8[0x2],r2
80007f8e:	1d 01       	ld.w	r1,lr++
80007f90:	90 82       	ld.uh	r2,r8[0x0]
80007f92:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80007f96:	ad 30       	mul	r0,r6
80007f98:	e0 02 00 02 	add	r2,r0,r2
80007f9c:	e4 05 00 05 	add	r5,r2,r5
80007fa0:	b0 05       	st.h	r8[0x0],r5
80007fa2:	b1 85       	lsr	r5,0x10
80007fa4:	b1 81       	lsr	r1,0x10
80007fa6:	2f c8       	sub	r8,-4
80007fa8:	ad 31       	mul	r1,r6
80007faa:	90 92       	ld.uh	r2,r8[0x2]
80007fac:	e2 02 00 02 	add	r2,r1,r2
80007fb0:	0a 02       	add	r2,r5
80007fb2:	e4 05 16 10 	lsr	r5,r2,0x10
80007fb6:	06 3e       	cp.w	lr,r3
80007fb8:	ce a3       	brcs	80007f8c <__multiply+0xb0>
80007fba:	91 02       	st.w	r8[0x0],r2
80007fbc:	2f ca       	sub	r10,-4
80007fbe:	2f c9       	sub	r9,-4
80007fc0:	40 18       	lddsp	r8,sp[0x4]
80007fc2:	10 3a       	cp.w	r10,r8
80007fc4:	cb b3       	brcs	80007f3a <__multiply+0x5e>
80007fc6:	c0 28       	rjmp	80007fca <__multiply+0xee>
80007fc8:	20 17       	sub	r7,1
80007fca:	58 07       	cp.w	r7,0
80007fcc:	e0 8a 00 05 	brle	80007fd6 <__multiply+0xfa>
80007fd0:	09 48       	ld.w	r8,--r4
80007fd2:	58 08       	cp.w	r8,0
80007fd4:	cf a0       	breq	80007fc8 <__multiply+0xec>
80007fd6:	99 47       	st.w	r12[0x10],r7
80007fd8:	2f ed       	sub	sp,-8
80007fda:	d8 32       	popm	r0-r7,pc

80007fdc <__i2b>:
80007fdc:	d4 21       	pushm	r4-r7,lr
80007fde:	16 97       	mov	r7,r11
80007fe0:	30 1b       	mov	r11,1
80007fe2:	c4 9e       	rcall	80007c74 <_Balloc>
80007fe4:	30 19       	mov	r9,1
80007fe6:	99 57       	st.w	r12[0x14],r7
80007fe8:	99 49       	st.w	r12[0x10],r9
80007fea:	d8 22       	popm	r4-r7,pc

80007fec <__multadd>:
80007fec:	d4 31       	pushm	r0-r7,lr
80007fee:	30 08       	mov	r8,0
80007ff0:	12 95       	mov	r5,r9
80007ff2:	16 97       	mov	r7,r11
80007ff4:	18 96       	mov	r6,r12
80007ff6:	76 44       	ld.w	r4,r11[0x10]
80007ff8:	f6 c9 ff ec 	sub	r9,r11,-20
80007ffc:	72 0b       	ld.w	r11,r9[0x0]
80007ffe:	f6 0c 16 10 	lsr	r12,r11,0x10
80008002:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008006:	f4 0c 02 4c 	mul	r12,r10,r12
8000800a:	f4 0b 03 45 	mac	r5,r10,r11
8000800e:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008012:	b1 85       	lsr	r5,0x10
80008014:	18 05       	add	r5,r12
80008016:	ea 0c 15 10 	lsl	r12,r5,0x10
8000801a:	f8 0b 00 0b 	add	r11,r12,r11
8000801e:	12 ab       	st.w	r9++,r11
80008020:	2f f8       	sub	r8,-1
80008022:	b1 85       	lsr	r5,0x10
80008024:	08 38       	cp.w	r8,r4
80008026:	ce b5       	brlt	80007ffc <__multadd+0x10>
80008028:	58 05       	cp.w	r5,0
8000802a:	c1 c0       	breq	80008062 <__multadd+0x76>
8000802c:	6e 28       	ld.w	r8,r7[0x8]
8000802e:	10 34       	cp.w	r4,r8
80008030:	c1 35       	brlt	80008056 <__multadd+0x6a>
80008032:	6e 1b       	ld.w	r11,r7[0x4]
80008034:	0c 9c       	mov	r12,r6
80008036:	2f fb       	sub	r11,-1
80008038:	c1 ee       	rcall	80007c74 <_Balloc>
8000803a:	6e 4a       	ld.w	r10,r7[0x10]
8000803c:	ee cb ff f4 	sub	r11,r7,-12
80008040:	18 93       	mov	r3,r12
80008042:	2f ea       	sub	r10,-2
80008044:	2f 4c       	sub	r12,-12
80008046:	a3 6a       	lsl	r10,0x2
80008048:	fe b0 de 3d 	rcall	80003cc2 <memcpy>
8000804c:	0e 9b       	mov	r11,r7
8000804e:	0c 9c       	mov	r12,r6
80008050:	fe b0 fd f8 	rcall	80007c40 <_Bfree>
80008054:	06 97       	mov	r7,r3
80008056:	e8 c8 ff ff 	sub	r8,r4,-1
8000805a:	2f b4       	sub	r4,-5
8000805c:	8f 48       	st.w	r7[0x10],r8
8000805e:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80008062:	0e 9c       	mov	r12,r7
80008064:	d8 32       	popm	r0-r7,pc
80008066:	d7 03       	nop

80008068 <__pow5mult>:
80008068:	d4 31       	pushm	r0-r7,lr
8000806a:	14 96       	mov	r6,r10
8000806c:	18 97       	mov	r7,r12
8000806e:	16 94       	mov	r4,r11
80008070:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80008074:	c0 90       	breq	80008086 <__pow5mult+0x1e>
80008076:	20 18       	sub	r8,1
80008078:	fe c9 e3 78 	sub	r9,pc,-7304
8000807c:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008080:	30 09       	mov	r9,0
80008082:	cb 5f       	rcall	80007fec <__multadd>
80008084:	18 94       	mov	r4,r12
80008086:	a3 46       	asr	r6,0x2
80008088:	c3 40       	breq	800080f0 <__pow5mult+0x88>
8000808a:	6e 95       	ld.w	r5,r7[0x24]
8000808c:	58 05       	cp.w	r5,0
8000808e:	c0 91       	brne	800080a0 <__pow5mult+0x38>
80008090:	31 0c       	mov	r12,16
80008092:	fe b0 fa fb 	rcall	80007688 <malloc>
80008096:	99 35       	st.w	r12[0xc],r5
80008098:	8f 9c       	st.w	r7[0x24],r12
8000809a:	99 15       	st.w	r12[0x4],r5
8000809c:	99 25       	st.w	r12[0x8],r5
8000809e:	99 05       	st.w	r12[0x0],r5
800080a0:	6e 93       	ld.w	r3,r7[0x24]
800080a2:	66 25       	ld.w	r5,r3[0x8]
800080a4:	58 05       	cp.w	r5,0
800080a6:	c0 c1       	brne	800080be <__pow5mult+0x56>
800080a8:	e0 6b 02 71 	mov	r11,625
800080ac:	0e 9c       	mov	r12,r7
800080ae:	c9 7f       	rcall	80007fdc <__i2b>
800080b0:	87 2c       	st.w	r3[0x8],r12
800080b2:	30 08       	mov	r8,0
800080b4:	18 95       	mov	r5,r12
800080b6:	99 08       	st.w	r12[0x0],r8
800080b8:	c0 38       	rjmp	800080be <__pow5mult+0x56>
800080ba:	06 9c       	mov	r12,r3
800080bc:	18 95       	mov	r5,r12
800080be:	ed b6 00 00 	bld	r6,0x0
800080c2:	c0 b1       	brne	800080d8 <__pow5mult+0x70>
800080c4:	08 9b       	mov	r11,r4
800080c6:	0a 9a       	mov	r10,r5
800080c8:	0e 9c       	mov	r12,r7
800080ca:	c0 9f       	rcall	80007edc <__multiply>
800080cc:	08 9b       	mov	r11,r4
800080ce:	18 93       	mov	r3,r12
800080d0:	0e 9c       	mov	r12,r7
800080d2:	06 94       	mov	r4,r3
800080d4:	fe b0 fd b6 	rcall	80007c40 <_Bfree>
800080d8:	a1 56       	asr	r6,0x1
800080da:	c0 b0       	breq	800080f0 <__pow5mult+0x88>
800080dc:	6a 03       	ld.w	r3,r5[0x0]
800080de:	58 03       	cp.w	r3,0
800080e0:	ce d1       	brne	800080ba <__pow5mult+0x52>
800080e2:	0a 9a       	mov	r10,r5
800080e4:	0a 9b       	mov	r11,r5
800080e6:	0e 9c       	mov	r12,r7
800080e8:	cf ae       	rcall	80007edc <__multiply>
800080ea:	8b 0c       	st.w	r5[0x0],r12
800080ec:	99 03       	st.w	r12[0x0],r3
800080ee:	ce 7b       	rjmp	800080bc <__pow5mult+0x54>
800080f0:	08 9c       	mov	r12,r4
800080f2:	d8 32       	popm	r0-r7,pc

800080f4 <_realloc_r>:
800080f4:	d4 31       	pushm	r0-r7,lr
800080f6:	20 1d       	sub	sp,4
800080f8:	16 94       	mov	r4,r11
800080fa:	18 92       	mov	r2,r12
800080fc:	14 9b       	mov	r11,r10
800080fe:	58 04       	cp.w	r4,0
80008100:	c0 51       	brne	8000810a <_realloc_r+0x16>
80008102:	fe b0 fa cb 	rcall	80007698 <_malloc_r>
80008106:	18 95       	mov	r5,r12
80008108:	c5 39       	rjmp	800083ae <_realloc_r+0x2ba>
8000810a:	50 0a       	stdsp	sp[0x0],r10
8000810c:	fe b0 fd 08 	rcall	80007b1c <__malloc_lock>
80008110:	40 0b       	lddsp	r11,sp[0x0]
80008112:	f6 c8 ff f5 	sub	r8,r11,-11
80008116:	e8 c1 00 08 	sub	r1,r4,8
8000811a:	10 96       	mov	r6,r8
8000811c:	62 1c       	ld.w	r12,r1[0x4]
8000811e:	e0 16 ff f8 	andl	r6,0xfff8
80008122:	59 68       	cp.w	r8,22
80008124:	f9 b6 08 10 	movls	r6,16
80008128:	16 36       	cp.w	r6,r11
8000812a:	5f 38       	srlo	r8
8000812c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008130:	c0 50       	breq	8000813a <_realloc_r+0x46>
80008132:	30 c8       	mov	r8,12
80008134:	30 05       	mov	r5,0
80008136:	85 38       	st.w	r2[0xc],r8
80008138:	c3 b9       	rjmp	800083ae <_realloc_r+0x2ba>
8000813a:	18 90       	mov	r0,r12
8000813c:	e0 10 ff fc 	andl	r0,0xfffc
80008140:	0c 30       	cp.w	r0,r6
80008142:	e0 84 01 0b 	brge	80008358 <_realloc_r+0x264>
80008146:	e0 68 01 28 	mov	r8,296
8000814a:	e2 00 00 09 	add	r9,r1,r0
8000814e:	70 25       	ld.w	r5,r8[0x8]
80008150:	0a 39       	cp.w	r9,r5
80008152:	c0 90       	breq	80008164 <_realloc_r+0x70>
80008154:	72 1a       	ld.w	r10,r9[0x4]
80008156:	a1 ca       	cbr	r10,0x0
80008158:	f2 0a 00 0a 	add	r10,r9,r10
8000815c:	74 1a       	ld.w	r10,r10[0x4]
8000815e:	ed ba 00 00 	bld	r10,0x0
80008162:	c2 20       	breq	800081a6 <_realloc_r+0xb2>
80008164:	72 1a       	ld.w	r10,r9[0x4]
80008166:	e0 1a ff fc 	andl	r10,0xfffc
8000816a:	f4 00 00 03 	add	r3,r10,r0
8000816e:	0a 39       	cp.w	r9,r5
80008170:	c1 31       	brne	80008196 <_realloc_r+0xa2>
80008172:	ec c7 ff f0 	sub	r7,r6,-16
80008176:	0e 33       	cp.w	r3,r7
80008178:	c1 95       	brlt	800081aa <_realloc_r+0xb6>
8000817a:	e2 06 00 09 	add	r9,r1,r6
8000817e:	0c 13       	sub	r3,r6
80008180:	a1 a3       	sbr	r3,0x0
80008182:	93 13       	st.w	r9[0x4],r3
80008184:	91 29       	st.w	r8[0x8],r9
80008186:	04 9c       	mov	r12,r2
80008188:	62 18       	ld.w	r8,r1[0x4]
8000818a:	08 95       	mov	r5,r4
8000818c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008190:	10 46       	or	r6,r8
80008192:	83 16       	st.w	r1[0x4],r6
80008194:	c0 b9       	rjmp	800083aa <_realloc_r+0x2b6>
80008196:	0c 33       	cp.w	r3,r6
80008198:	c0 95       	brlt	800081aa <_realloc_r+0xb6>
8000819a:	72 28       	ld.w	r8,r9[0x8]
8000819c:	02 97       	mov	r7,r1
8000819e:	72 39       	ld.w	r9,r9[0xc]
800081a0:	93 28       	st.w	r9[0x8],r8
800081a2:	91 39       	st.w	r8[0xc],r9
800081a4:	cd c8       	rjmp	8000835c <_realloc_r+0x268>
800081a6:	30 0a       	mov	r10,0
800081a8:	14 99       	mov	r9,r10
800081aa:	ed bc 00 00 	bld	r12,0x0
800081ae:	e0 80 00 95 	breq	800082d8 <_realloc_r+0x1e4>
800081b2:	62 07       	ld.w	r7,r1[0x0]
800081b4:	e2 07 01 07 	sub	r7,r1,r7
800081b8:	6e 1c       	ld.w	r12,r7[0x4]
800081ba:	e0 1c ff fc 	andl	r12,0xfffc
800081be:	58 09       	cp.w	r9,0
800081c0:	c5 60       	breq	8000826c <_realloc_r+0x178>
800081c2:	f8 00 00 03 	add	r3,r12,r0
800081c6:	0a 39       	cp.w	r9,r5
800081c8:	c4 81       	brne	80008258 <_realloc_r+0x164>
800081ca:	14 03       	add	r3,r10
800081cc:	ec c9 ff f0 	sub	r9,r6,-16
800081d0:	12 33       	cp.w	r3,r9
800081d2:	c4 d5       	brlt	8000826c <_realloc_r+0x178>
800081d4:	6e 3a       	ld.w	r10,r7[0xc]
800081d6:	6e 29       	ld.w	r9,r7[0x8]
800081d8:	95 29       	st.w	r10[0x8],r9
800081da:	93 3a       	st.w	r9[0xc],r10
800081dc:	ee c5 ff f8 	sub	r5,r7,-8
800081e0:	e0 ca 00 04 	sub	r10,r0,4
800081e4:	e0 4a 00 24 	cp.w	r10,36
800081e8:	e0 8b 00 25 	brhi	80008232 <_realloc_r+0x13e>
800081ec:	0a 99       	mov	r9,r5
800081ee:	59 3a       	cp.w	r10,19
800081f0:	e0 88 00 1a 	brls	80008224 <_realloc_r+0x130>
800081f4:	09 09       	ld.w	r9,r4++
800081f6:	8b 09       	st.w	r5[0x0],r9
800081f8:	09 09       	ld.w	r9,r4++
800081fa:	8f 39       	st.w	r7[0xc],r9
800081fc:	ee c9 ff f0 	sub	r9,r7,-16
80008200:	59 ba       	cp.w	r10,27
80008202:	e0 88 00 11 	brls	80008224 <_realloc_r+0x130>
80008206:	09 0b       	ld.w	r11,r4++
80008208:	93 0b       	st.w	r9[0x0],r11
8000820a:	09 09       	ld.w	r9,r4++
8000820c:	8f 59       	st.w	r7[0x14],r9
8000820e:	ee c9 ff e8 	sub	r9,r7,-24
80008212:	e0 4a 00 24 	cp.w	r10,36
80008216:	c0 71       	brne	80008224 <_realloc_r+0x130>
80008218:	09 0a       	ld.w	r10,r4++
8000821a:	93 0a       	st.w	r9[0x0],r10
8000821c:	ee c9 ff e0 	sub	r9,r7,-32
80008220:	09 0a       	ld.w	r10,r4++
80008222:	8f 7a       	st.w	r7[0x1c],r10
80008224:	09 0a       	ld.w	r10,r4++
80008226:	12 aa       	st.w	r9++,r10
80008228:	68 0a       	ld.w	r10,r4[0x0]
8000822a:	93 0a       	st.w	r9[0x0],r10
8000822c:	68 1a       	ld.w	r10,r4[0x4]
8000822e:	93 1a       	st.w	r9[0x4],r10
80008230:	c0 78       	rjmp	8000823e <_realloc_r+0x14a>
80008232:	50 08       	stdsp	sp[0x0],r8
80008234:	08 9b       	mov	r11,r4
80008236:	0a 9c       	mov	r12,r5
80008238:	fe b0 fc 53 	rcall	80007ade <memmove>
8000823c:	40 08       	lddsp	r8,sp[0x0]
8000823e:	ee 06 00 09 	add	r9,r7,r6
80008242:	0c 13       	sub	r3,r6
80008244:	a1 a3       	sbr	r3,0x0
80008246:	93 13       	st.w	r9[0x4],r3
80008248:	91 29       	st.w	r8[0x8],r9
8000824a:	04 9c       	mov	r12,r2
8000824c:	6e 18       	ld.w	r8,r7[0x4]
8000824e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008252:	10 46       	or	r6,r8
80008254:	8f 16       	st.w	r7[0x4],r6
80008256:	ca a8       	rjmp	800083aa <_realloc_r+0x2b6>
80008258:	14 03       	add	r3,r10
8000825a:	0c 33       	cp.w	r3,r6
8000825c:	c0 85       	brlt	8000826c <_realloc_r+0x178>
8000825e:	72 28       	ld.w	r8,r9[0x8]
80008260:	72 39       	ld.w	r9,r9[0xc]
80008262:	93 28       	st.w	r9[0x8],r8
80008264:	91 39       	st.w	r8[0xc],r9
80008266:	6e 28       	ld.w	r8,r7[0x8]
80008268:	6e 39       	ld.w	r9,r7[0xc]
8000826a:	c0 78       	rjmp	80008278 <_realloc_r+0x184>
8000826c:	f8 00 00 03 	add	r3,r12,r0
80008270:	0c 33       	cp.w	r3,r6
80008272:	c3 35       	brlt	800082d8 <_realloc_r+0x1e4>
80008274:	6e 39       	ld.w	r9,r7[0xc]
80008276:	6e 28       	ld.w	r8,r7[0x8]
80008278:	93 28       	st.w	r9[0x8],r8
8000827a:	91 39       	st.w	r8[0xc],r9
8000827c:	e0 ca 00 04 	sub	r10,r0,4
80008280:	ee cc ff f8 	sub	r12,r7,-8
80008284:	e0 4a 00 24 	cp.w	r10,36
80008288:	e0 8b 00 24 	brhi	800082d0 <_realloc_r+0x1dc>
8000828c:	59 3a       	cp.w	r10,19
8000828e:	e0 88 00 1a 	brls	800082c2 <_realloc_r+0x1ce>
80008292:	09 08       	ld.w	r8,r4++
80008294:	99 08       	st.w	r12[0x0],r8
80008296:	09 08       	ld.w	r8,r4++
80008298:	8f 38       	st.w	r7[0xc],r8
8000829a:	ee cc ff f0 	sub	r12,r7,-16
8000829e:	59 ba       	cp.w	r10,27
800082a0:	e0 88 00 11 	brls	800082c2 <_realloc_r+0x1ce>
800082a4:	09 08       	ld.w	r8,r4++
800082a6:	99 08       	st.w	r12[0x0],r8
800082a8:	09 08       	ld.w	r8,r4++
800082aa:	8f 58       	st.w	r7[0x14],r8
800082ac:	ee cc ff e8 	sub	r12,r7,-24
800082b0:	e0 4a 00 24 	cp.w	r10,36
800082b4:	c0 71       	brne	800082c2 <_realloc_r+0x1ce>
800082b6:	09 08       	ld.w	r8,r4++
800082b8:	99 08       	st.w	r12[0x0],r8
800082ba:	ee cc ff e0 	sub	r12,r7,-32
800082be:	09 08       	ld.w	r8,r4++
800082c0:	8f 78       	st.w	r7[0x1c],r8
800082c2:	09 08       	ld.w	r8,r4++
800082c4:	18 a8       	st.w	r12++,r8
800082c6:	68 08       	ld.w	r8,r4[0x0]
800082c8:	99 08       	st.w	r12[0x0],r8
800082ca:	68 18       	ld.w	r8,r4[0x4]
800082cc:	99 18       	st.w	r12[0x4],r8
800082ce:	c4 78       	rjmp	8000835c <_realloc_r+0x268>
800082d0:	08 9b       	mov	r11,r4
800082d2:	fe b0 fc 06 	rcall	80007ade <memmove>
800082d6:	c4 38       	rjmp	8000835c <_realloc_r+0x268>
800082d8:	04 9c       	mov	r12,r2
800082da:	fe b0 f9 df 	rcall	80007698 <_malloc_r>
800082de:	18 95       	mov	r5,r12
800082e0:	c3 a0       	breq	80008354 <_realloc_r+0x260>
800082e2:	62 18       	ld.w	r8,r1[0x4]
800082e4:	f8 c9 00 08 	sub	r9,r12,8
800082e8:	a1 c8       	cbr	r8,0x0
800082ea:	e2 08 00 08 	add	r8,r1,r8
800082ee:	10 39       	cp.w	r9,r8
800082f0:	c0 71       	brne	800082fe <_realloc_r+0x20a>
800082f2:	72 13       	ld.w	r3,r9[0x4]
800082f4:	02 97       	mov	r7,r1
800082f6:	e0 13 ff fc 	andl	r3,0xfffc
800082fa:	00 03       	add	r3,r0
800082fc:	c3 08       	rjmp	8000835c <_realloc_r+0x268>
800082fe:	e0 ca 00 04 	sub	r10,r0,4
80008302:	e0 4a 00 24 	cp.w	r10,36
80008306:	e0 8b 00 20 	brhi	80008346 <_realloc_r+0x252>
8000830a:	08 99       	mov	r9,r4
8000830c:	18 98       	mov	r8,r12
8000830e:	59 3a       	cp.w	r10,19
80008310:	e0 88 00 14 	brls	80008338 <_realloc_r+0x244>
80008314:	13 0b       	ld.w	r11,r9++
80008316:	10 ab       	st.w	r8++,r11
80008318:	13 0b       	ld.w	r11,r9++
8000831a:	10 ab       	st.w	r8++,r11
8000831c:	59 ba       	cp.w	r10,27
8000831e:	e0 88 00 0d 	brls	80008338 <_realloc_r+0x244>
80008322:	13 0b       	ld.w	r11,r9++
80008324:	10 ab       	st.w	r8++,r11
80008326:	13 0b       	ld.w	r11,r9++
80008328:	10 ab       	st.w	r8++,r11
8000832a:	e0 4a 00 24 	cp.w	r10,36
8000832e:	c0 51       	brne	80008338 <_realloc_r+0x244>
80008330:	13 0a       	ld.w	r10,r9++
80008332:	10 aa       	st.w	r8++,r10
80008334:	13 0a       	ld.w	r10,r9++
80008336:	10 aa       	st.w	r8++,r10
80008338:	13 0a       	ld.w	r10,r9++
8000833a:	10 aa       	st.w	r8++,r10
8000833c:	72 0a       	ld.w	r10,r9[0x0]
8000833e:	91 0a       	st.w	r8[0x0],r10
80008340:	72 19       	ld.w	r9,r9[0x4]
80008342:	91 19       	st.w	r8[0x4],r9
80008344:	c0 48       	rjmp	8000834c <_realloc_r+0x258>
80008346:	08 9b       	mov	r11,r4
80008348:	fe b0 fb cb 	rcall	80007ade <memmove>
8000834c:	08 9b       	mov	r11,r4
8000834e:	04 9c       	mov	r12,r2
80008350:	fe b0 f6 fe 	rcall	8000714c <_free_r>
80008354:	04 9c       	mov	r12,r2
80008356:	c2 a8       	rjmp	800083aa <_realloc_r+0x2b6>
80008358:	00 93       	mov	r3,r0
8000835a:	02 97       	mov	r7,r1
8000835c:	e6 06 01 09 	sub	r9,r3,r6
80008360:	6e 18       	ld.w	r8,r7[0x4]
80008362:	58 f9       	cp.w	r9,15
80008364:	e0 88 00 16 	brls	80008390 <_realloc_r+0x29c>
80008368:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000836c:	ed e8 10 08 	or	r8,r6,r8
80008370:	8f 18       	st.w	r7[0x4],r8
80008372:	12 98       	mov	r8,r9
80008374:	a1 a8       	sbr	r8,0x0
80008376:	ee 06 00 0b 	add	r11,r7,r6
8000837a:	f6 09 00 09 	add	r9,r11,r9
8000837e:	97 18       	st.w	r11[0x4],r8
80008380:	72 18       	ld.w	r8,r9[0x4]
80008382:	a1 a8       	sbr	r8,0x0
80008384:	2f 8b       	sub	r11,-8
80008386:	93 18       	st.w	r9[0x4],r8
80008388:	04 9c       	mov	r12,r2
8000838a:	fe b0 f6 e1 	rcall	8000714c <_free_r>
8000838e:	c0 b8       	rjmp	800083a4 <_realloc_r+0x2b0>
80008390:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008394:	e7 e8 10 08 	or	r8,r3,r8
80008398:	8f 18       	st.w	r7[0x4],r8
8000839a:	ee 03 00 03 	add	r3,r7,r3
8000839e:	66 18       	ld.w	r8,r3[0x4]
800083a0:	a1 a8       	sbr	r8,0x0
800083a2:	87 18       	st.w	r3[0x4],r8
800083a4:	04 9c       	mov	r12,r2
800083a6:	ee c5 ff f8 	sub	r5,r7,-8
800083aa:	fe b0 fb ba 	rcall	80007b1e <__malloc_unlock>
800083ae:	0a 9c       	mov	r12,r5
800083b0:	2f fd       	sub	sp,-4
800083b2:	d8 32       	popm	r0-r7,pc

800083b4 <__isinfd>:
800083b4:	14 98       	mov	r8,r10
800083b6:	fc 19 7f f0 	movh	r9,0x7ff0
800083ba:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800083be:	f0 0b 11 00 	rsub	r11,r8,0
800083c2:	f7 e8 10 08 	or	r8,r11,r8
800083c6:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
800083ca:	f2 08 01 08 	sub	r8,r9,r8
800083ce:	f0 0c 11 00 	rsub	r12,r8,0
800083d2:	f9 e8 10 08 	or	r8,r12,r8
800083d6:	f0 0c 14 1f 	asr	r12,r8,0x1f
800083da:	2f fc       	sub	r12,-1
800083dc:	5e fc       	retal	r12

800083de <__isnand>:
800083de:	14 98       	mov	r8,r10
800083e0:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
800083e4:	f0 0c 11 00 	rsub	r12,r8,0
800083e8:	10 4c       	or	r12,r8
800083ea:	fc 18 7f f0 	movh	r8,0x7ff0
800083ee:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
800083f2:	f0 0c 01 0c 	sub	r12,r8,r12
800083f6:	bf 9c       	lsr	r12,0x1f
800083f8:	5e fc       	retal	r12
800083fa:	d7 03       	nop

800083fc <_sbrk_r>:
800083fc:	d4 21       	pushm	r4-r7,lr
800083fe:	30 08       	mov	r8,0
80008400:	18 97       	mov	r7,r12
80008402:	e0 66 07 50 	mov	r6,1872
80008406:	16 9c       	mov	r12,r11
80008408:	8d 08       	st.w	r6[0x0],r8
8000840a:	ca fc       	rcall	80008568 <_sbrk>
8000840c:	5b fc       	cp.w	r12,-1
8000840e:	c0 51       	brne	80008418 <_sbrk_r+0x1c>
80008410:	6c 08       	ld.w	r8,r6[0x0]
80008412:	58 08       	cp.w	r8,0
80008414:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008418:	d8 22       	popm	r4-r7,pc
8000841a:	d7 03       	nop

8000841c <__sclose>:
8000841c:	d4 01       	pushm	lr
8000841e:	96 7b       	ld.sh	r11,r11[0xe]
80008420:	cf ec       	rcall	8000861c <_close_r>
80008422:	d8 02       	popm	pc

80008424 <__sseek>:
80008424:	d4 21       	pushm	r4-r7,lr
80008426:	16 97       	mov	r7,r11
80008428:	96 7b       	ld.sh	r11,r11[0xe]
8000842a:	c8 5d       	rcall	80008734 <_lseek_r>
8000842c:	8e 68       	ld.sh	r8,r7[0xc]
8000842e:	10 99       	mov	r9,r8
80008430:	ad c8       	cbr	r8,0xc
80008432:	ad a9       	sbr	r9,0xc
80008434:	5b fc       	cp.w	r12,-1
80008436:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000843a:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000843e:	ef fc 1a 15 	st.wne	r7[0x54],r12
80008442:	d8 22       	popm	r4-r7,pc

80008444 <__swrite>:
80008444:	d4 21       	pushm	r4-r7,lr
80008446:	96 68       	ld.sh	r8,r11[0xc]
80008448:	16 97       	mov	r7,r11
8000844a:	14 95       	mov	r5,r10
8000844c:	12 94       	mov	r4,r9
8000844e:	e2 18 01 00 	andl	r8,0x100,COH
80008452:	18 96       	mov	r6,r12
80008454:	c0 50       	breq	8000845e <__swrite+0x1a>
80008456:	30 29       	mov	r9,2
80008458:	30 0a       	mov	r10,0
8000845a:	96 7b       	ld.sh	r11,r11[0xe]
8000845c:	c6 cd       	rcall	80008734 <_lseek_r>
8000845e:	8e 68       	ld.sh	r8,r7[0xc]
80008460:	ad c8       	cbr	r8,0xc
80008462:	08 99       	mov	r9,r4
80008464:	0a 9a       	mov	r10,r5
80008466:	8e 7b       	ld.sh	r11,r7[0xe]
80008468:	0c 9c       	mov	r12,r6
8000846a:	ae 68       	st.h	r7[0xc],r8
8000846c:	c9 ac       	rcall	800085a0 <_write_r>
8000846e:	d8 22       	popm	r4-r7,pc

80008470 <__sread>:
80008470:	d4 21       	pushm	r4-r7,lr
80008472:	16 97       	mov	r7,r11
80008474:	96 7b       	ld.sh	r11,r11[0xe]
80008476:	c7 1d       	rcall	80008758 <_read_r>
80008478:	c0 65       	brlt	80008484 <__sread+0x14>
8000847a:	6f 58       	ld.w	r8,r7[0x54]
8000847c:	18 08       	add	r8,r12
8000847e:	ef 48 00 54 	st.w	r7[84],r8
80008482:	d8 22       	popm	r4-r7,pc
80008484:	8e 68       	ld.sh	r8,r7[0xc]
80008486:	ad c8       	cbr	r8,0xc
80008488:	ae 68       	st.h	r7[0xc],r8
8000848a:	d8 22       	popm	r4-r7,pc

8000848c <strlen>:
8000848c:	30 09       	mov	r9,0
8000848e:	18 98       	mov	r8,r12
80008490:	c0 28       	rjmp	80008494 <strlen+0x8>
80008492:	2f f8       	sub	r8,-1
80008494:	11 8a       	ld.ub	r10,r8[0x0]
80008496:	f2 0a 18 00 	cp.b	r10,r9
8000849a:	cf c1       	brne	80008492 <strlen+0x6>
8000849c:	f0 0c 01 0c 	sub	r12,r8,r12
800084a0:	5e fc       	retal	r12
800084a2:	d7 03       	nop

800084a4 <_close>:
800084a4:	30 28       	mov	r8,2
800084a6:	d6 73       	breakpoint
800084a8:	3f fc       	mov	r12,-1
800084aa:	35 8b       	mov	r11,88
800084ac:	58 0c       	cp.w	r12,0
800084ae:	5e 4c       	retge	r12
800084b0:	e0 6a 07 50 	mov	r10,1872
800084b4:	95 0b       	st.w	r10[0x0],r11
800084b6:	5e fc       	retal	r12

800084b8 <_lseek>:
800084b8:	30 58       	mov	r8,5
800084ba:	d6 73       	breakpoint
800084bc:	3f fc       	mov	r12,-1
800084be:	35 8b       	mov	r11,88
800084c0:	58 0c       	cp.w	r12,0
800084c2:	5e 4c       	retge	r12
800084c4:	e0 6a 07 50 	mov	r10,1872
800084c8:	95 0b       	st.w	r10[0x0],r11
800084ca:	5e fc       	retal	r12

800084cc <_read>:
800084cc:	30 38       	mov	r8,3
800084ce:	d6 73       	breakpoint
800084d0:	3f fc       	mov	r12,-1
800084d2:	35 8b       	mov	r11,88
800084d4:	58 0c       	cp.w	r12,0
800084d6:	5e 4c       	retge	r12
800084d8:	e0 6a 07 50 	mov	r10,1872
800084dc:	95 0b       	st.w	r10[0x0],r11
800084de:	5e fc       	retal	r12

800084e0 <_write>:
800084e0:	30 48       	mov	r8,4
800084e2:	d6 73       	breakpoint
800084e4:	3f fc       	mov	r12,-1
800084e6:	35 8b       	mov	r11,88
800084e8:	58 0c       	cp.w	r12,0
800084ea:	5e 4c       	retge	r12
800084ec:	e0 6a 07 50 	mov	r10,1872
800084f0:	95 0b       	st.w	r10[0x0],r11
800084f2:	5e fc       	retal	r12

800084f4 <isatty>:
800084f4:	30 b8       	mov	r8,11
800084f6:	d6 73       	breakpoint
800084f8:	3f fc       	mov	r12,-1
800084fa:	35 8b       	mov	r11,88
800084fc:	58 0c       	cp.w	r12,0
800084fe:	5e 4c       	retge	r12
80008500:	e0 6a 07 50 	mov	r10,1872
80008504:	95 0b       	st.w	r10[0x0],r11
80008506:	5e fc       	retal	r12

80008508 <_fstat_host>:
80008508:	30 98       	mov	r8,9
8000850a:	d6 73       	breakpoint
8000850c:	3f fc       	mov	r12,-1
8000850e:	35 8b       	mov	r11,88
80008510:	58 0c       	cp.w	r12,0
80008512:	5e 4c       	retge	r12
80008514:	e0 6a 07 50 	mov	r10,1872
80008518:	95 0b       	st.w	r10[0x0],r11
8000851a:	5e fc       	retal	r12

8000851c <_fstat>:
8000851c:	d4 21       	pushm	r4-r7,lr
8000851e:	21 0d       	sub	sp,64
80008520:	16 97       	mov	r7,r11
80008522:	1a 9b       	mov	r11,sp
80008524:	cf 2f       	rcall	80008508 <_fstat_host>
80008526:	c0 34       	brge	8000852c <_fstat+0x10>
80008528:	3f fc       	mov	r12,-1
8000852a:	c1 c8       	rjmp	80008562 <_fstat+0x46>
8000852c:	40 08       	lddsp	r8,sp[0x0]
8000852e:	ae 08       	st.h	r7[0x0],r8
80008530:	40 18       	lddsp	r8,sp[0x4]
80008532:	ae 18       	st.h	r7[0x2],r8
80008534:	40 28       	lddsp	r8,sp[0x8]
80008536:	8f 18       	st.w	r7[0x4],r8
80008538:	40 38       	lddsp	r8,sp[0xc]
8000853a:	ae 48       	st.h	r7[0x8],r8
8000853c:	40 48       	lddsp	r8,sp[0x10]
8000853e:	ae 58       	st.h	r7[0xa],r8
80008540:	40 58       	lddsp	r8,sp[0x14]
80008542:	ae 68       	st.h	r7[0xc],r8
80008544:	40 68       	lddsp	r8,sp[0x18]
80008546:	ae 78       	st.h	r7[0xe],r8
80008548:	40 88       	lddsp	r8,sp[0x20]
8000854a:	8f 48       	st.w	r7[0x10],r8
8000854c:	40 a8       	lddsp	r8,sp[0x28]
8000854e:	8f b8       	st.w	r7[0x2c],r8
80008550:	40 c8       	lddsp	r8,sp[0x30]
80008552:	8f c8       	st.w	r7[0x30],r8
80008554:	40 d8       	lddsp	r8,sp[0x34]
80008556:	8f 58       	st.w	r7[0x14],r8
80008558:	40 e8       	lddsp	r8,sp[0x38]
8000855a:	30 0c       	mov	r12,0
8000855c:	8f 78       	st.w	r7[0x1c],r8
8000855e:	40 f8       	lddsp	r8,sp[0x3c]
80008560:	8f 98       	st.w	r7[0x24],r8
80008562:	2f 0d       	sub	sp,-64
80008564:	d8 22       	popm	r4-r7,pc
80008566:	d7 03       	nop

80008568 <_sbrk>:
80008568:	d4 01       	pushm	lr
8000856a:	e0 68 06 7c 	mov	r8,1660
8000856e:	70 09       	ld.w	r9,r8[0x0]
80008570:	58 09       	cp.w	r9,0
80008572:	c0 41       	brne	8000857a <_sbrk+0x12>
80008574:	e0 69 07 58 	mov	r9,1880
80008578:	91 09       	st.w	r8[0x0],r9
8000857a:	e0 69 06 7c 	mov	r9,1660
8000857e:	e0 6a 30 00 	mov	r10,12288
80008582:	72 08       	ld.w	r8,r9[0x0]
80008584:	f0 0c 00 0c 	add	r12,r8,r12
80008588:	14 3c       	cp.w	r12,r10
8000858a:	e0 8b 00 04 	brhi	80008592 <_sbrk+0x2a>
8000858e:	93 0c       	st.w	r9[0x0],r12
80008590:	c0 58       	rjmp	8000859a <_sbrk+0x32>
80008592:	c5 5c       	rcall	8000863c <__errno>
80008594:	30 c8       	mov	r8,12
80008596:	99 08       	st.w	r12[0x0],r8
80008598:	3f f8       	mov	r8,-1
8000859a:	10 9c       	mov	r12,r8
8000859c:	d8 02       	popm	pc
8000859e:	d7 03       	nop

800085a0 <_write_r>:
800085a0:	d4 21       	pushm	r4-r7,lr
800085a2:	16 98       	mov	r8,r11
800085a4:	18 97       	mov	r7,r12
800085a6:	10 9c       	mov	r12,r8
800085a8:	30 08       	mov	r8,0
800085aa:	14 9b       	mov	r11,r10
800085ac:	e0 66 07 50 	mov	r6,1872
800085b0:	12 9a       	mov	r10,r9
800085b2:	8d 08       	st.w	r6[0x0],r8
800085b4:	c9 6f       	rcall	800084e0 <_write>
800085b6:	5b fc       	cp.w	r12,-1
800085b8:	c0 51       	brne	800085c2 <_write_r+0x22>
800085ba:	6c 08       	ld.w	r8,r6[0x0]
800085bc:	58 08       	cp.w	r8,0
800085be:	ef f8 1a 03 	st.wne	r7[0xc],r8
800085c2:	d8 22       	popm	r4-r7,pc

800085c4 <_calloc_r>:
800085c4:	d4 21       	pushm	r4-r7,lr
800085c6:	f4 0b 02 4b 	mul	r11,r10,r11
800085ca:	fe b0 f8 67 	rcall	80007698 <_malloc_r>
800085ce:	18 97       	mov	r7,r12
800085d0:	c2 30       	breq	80008616 <_calloc_r+0x52>
800085d2:	f8 fa ff fc 	ld.w	r10,r12[-4]
800085d6:	e0 1a ff fc 	andl	r10,0xfffc
800085da:	20 4a       	sub	r10,4
800085dc:	e0 4a 00 24 	cp.w	r10,36
800085e0:	e0 8b 00 18 	brhi	80008610 <_calloc_r+0x4c>
800085e4:	18 98       	mov	r8,r12
800085e6:	59 3a       	cp.w	r10,19
800085e8:	e0 88 00 0f 	brls	80008606 <_calloc_r+0x42>
800085ec:	30 09       	mov	r9,0
800085ee:	10 a9       	st.w	r8++,r9
800085f0:	10 a9       	st.w	r8++,r9
800085f2:	59 ba       	cp.w	r10,27
800085f4:	e0 88 00 09 	brls	80008606 <_calloc_r+0x42>
800085f8:	10 a9       	st.w	r8++,r9
800085fa:	10 a9       	st.w	r8++,r9
800085fc:	e0 4a 00 24 	cp.w	r10,36
80008600:	c0 31       	brne	80008606 <_calloc_r+0x42>
80008602:	10 a9       	st.w	r8++,r9
80008604:	10 a9       	st.w	r8++,r9
80008606:	30 09       	mov	r9,0
80008608:	10 a9       	st.w	r8++,r9
8000860a:	91 19       	st.w	r8[0x4],r9
8000860c:	91 09       	st.w	r8[0x0],r9
8000860e:	c0 48       	rjmp	80008616 <_calloc_r+0x52>
80008610:	30 0b       	mov	r11,0
80008612:	fe b0 db fc 	rcall	80003e0a <memset>
80008616:	0e 9c       	mov	r12,r7
80008618:	d8 22       	popm	r4-r7,pc
8000861a:	d7 03       	nop

8000861c <_close_r>:
8000861c:	d4 21       	pushm	r4-r7,lr
8000861e:	30 08       	mov	r8,0
80008620:	18 97       	mov	r7,r12
80008622:	e0 66 07 50 	mov	r6,1872
80008626:	16 9c       	mov	r12,r11
80008628:	8d 08       	st.w	r6[0x0],r8
8000862a:	c3 df       	rcall	800084a4 <_close>
8000862c:	5b fc       	cp.w	r12,-1
8000862e:	c0 51       	brne	80008638 <_close_r+0x1c>
80008630:	6c 08       	ld.w	r8,r6[0x0]
80008632:	58 08       	cp.w	r8,0
80008634:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008638:	d8 22       	popm	r4-r7,pc
8000863a:	d7 03       	nop

8000863c <__errno>:
8000863c:	e0 68 01 24 	mov	r8,292
80008640:	70 0c       	ld.w	r12,r8[0x0]
80008642:	2f 4c       	sub	r12,-12
80008644:	5e fc       	retal	r12
80008646:	d7 03       	nop

80008648 <_fclose_r>:
80008648:	d4 21       	pushm	r4-r7,lr
8000864a:	18 96       	mov	r6,r12
8000864c:	16 97       	mov	r7,r11
8000864e:	58 0b       	cp.w	r11,0
80008650:	c0 31       	brne	80008656 <_fclose_r+0xe>
80008652:	16 95       	mov	r5,r11
80008654:	c5 38       	rjmp	800086fa <_fclose_r+0xb2>
80008656:	fe b0 f4 8f 	rcall	80006f74 <__sfp_lock_acquire>
8000865a:	58 06       	cp.w	r6,0
8000865c:	c0 70       	breq	8000866a <_fclose_r+0x22>
8000865e:	6c 68       	ld.w	r8,r6[0x18]
80008660:	58 08       	cp.w	r8,0
80008662:	c0 41       	brne	8000866a <_fclose_r+0x22>
80008664:	0c 9c       	mov	r12,r6
80008666:	fe b0 f4 d9 	rcall	80007018 <__sinit>
8000866a:	fe c8 ea 12 	sub	r8,pc,-5614
8000866e:	10 37       	cp.w	r7,r8
80008670:	c0 31       	brne	80008676 <_fclose_r+0x2e>
80008672:	6c 07       	ld.w	r7,r6[0x0]
80008674:	c0 c8       	rjmp	8000868c <_fclose_r+0x44>
80008676:	fe c8 e9 fe 	sub	r8,pc,-5634
8000867a:	10 37       	cp.w	r7,r8
8000867c:	c0 31       	brne	80008682 <_fclose_r+0x3a>
8000867e:	6c 17       	ld.w	r7,r6[0x4]
80008680:	c0 68       	rjmp	8000868c <_fclose_r+0x44>
80008682:	fe c8 e9 ea 	sub	r8,pc,-5654
80008686:	10 37       	cp.w	r7,r8
80008688:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000868c:	8e 69       	ld.sh	r9,r7[0xc]
8000868e:	30 08       	mov	r8,0
80008690:	f0 09 19 00 	cp.h	r9,r8
80008694:	c0 51       	brne	8000869e <_fclose_r+0x56>
80008696:	fe b0 f4 70 	rcall	80006f76 <__sfp_lock_release>
8000869a:	30 05       	mov	r5,0
8000869c:	c2 f8       	rjmp	800086fa <_fclose_r+0xb2>
8000869e:	0e 9b       	mov	r11,r7
800086a0:	0c 9c       	mov	r12,r6
800086a2:	fe b0 f3 e3 	rcall	80006e68 <_fflush_r>
800086a6:	6e c8       	ld.w	r8,r7[0x30]
800086a8:	18 95       	mov	r5,r12
800086aa:	58 08       	cp.w	r8,0
800086ac:	c0 60       	breq	800086b8 <_fclose_r+0x70>
800086ae:	6e 8b       	ld.w	r11,r7[0x20]
800086b0:	0c 9c       	mov	r12,r6
800086b2:	5d 18       	icall	r8
800086b4:	f9 b5 05 ff 	movlt	r5,-1
800086b8:	8e 68       	ld.sh	r8,r7[0xc]
800086ba:	ed b8 00 07 	bld	r8,0x7
800086be:	c0 51       	brne	800086c8 <_fclose_r+0x80>
800086c0:	6e 4b       	ld.w	r11,r7[0x10]
800086c2:	0c 9c       	mov	r12,r6
800086c4:	fe b0 f5 44 	rcall	8000714c <_free_r>
800086c8:	6e db       	ld.w	r11,r7[0x34]
800086ca:	58 0b       	cp.w	r11,0
800086cc:	c0 a0       	breq	800086e0 <_fclose_r+0x98>
800086ce:	ee c8 ff bc 	sub	r8,r7,-68
800086d2:	10 3b       	cp.w	r11,r8
800086d4:	c0 40       	breq	800086dc <_fclose_r+0x94>
800086d6:	0c 9c       	mov	r12,r6
800086d8:	fe b0 f5 3a 	rcall	8000714c <_free_r>
800086dc:	30 08       	mov	r8,0
800086de:	8f d8       	st.w	r7[0x34],r8
800086e0:	6f 2b       	ld.w	r11,r7[0x48]
800086e2:	58 0b       	cp.w	r11,0
800086e4:	c0 70       	breq	800086f2 <_fclose_r+0xaa>
800086e6:	0c 9c       	mov	r12,r6
800086e8:	fe b0 f5 32 	rcall	8000714c <_free_r>
800086ec:	30 08       	mov	r8,0
800086ee:	ef 48 00 48 	st.w	r7[72],r8
800086f2:	30 08       	mov	r8,0
800086f4:	ae 68       	st.h	r7[0xc],r8
800086f6:	fe b0 f4 40 	rcall	80006f76 <__sfp_lock_release>
800086fa:	0a 9c       	mov	r12,r5
800086fc:	d8 22       	popm	r4-r7,pc
800086fe:	d7 03       	nop

80008700 <fclose>:
80008700:	d4 01       	pushm	lr
80008702:	e0 68 01 24 	mov	r8,292
80008706:	18 9b       	mov	r11,r12
80008708:	70 0c       	ld.w	r12,r8[0x0]
8000870a:	c9 ff       	rcall	80008648 <_fclose_r>
8000870c:	d8 02       	popm	pc
8000870e:	d7 03       	nop

80008710 <_fstat_r>:
80008710:	d4 21       	pushm	r4-r7,lr
80008712:	16 98       	mov	r8,r11
80008714:	18 97       	mov	r7,r12
80008716:	10 9c       	mov	r12,r8
80008718:	30 08       	mov	r8,0
8000871a:	e0 66 07 50 	mov	r6,1872
8000871e:	14 9b       	mov	r11,r10
80008720:	8d 08       	st.w	r6[0x0],r8
80008722:	cf de       	rcall	8000851c <_fstat>
80008724:	5b fc       	cp.w	r12,-1
80008726:	c0 51       	brne	80008730 <_fstat_r+0x20>
80008728:	6c 08       	ld.w	r8,r6[0x0]
8000872a:	58 08       	cp.w	r8,0
8000872c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008730:	d8 22       	popm	r4-r7,pc
80008732:	d7 03       	nop

80008734 <_lseek_r>:
80008734:	d4 21       	pushm	r4-r7,lr
80008736:	16 98       	mov	r8,r11
80008738:	18 97       	mov	r7,r12
8000873a:	10 9c       	mov	r12,r8
8000873c:	30 08       	mov	r8,0
8000873e:	14 9b       	mov	r11,r10
80008740:	e0 66 07 50 	mov	r6,1872
80008744:	12 9a       	mov	r10,r9
80008746:	8d 08       	st.w	r6[0x0],r8
80008748:	cb 8e       	rcall	800084b8 <_lseek>
8000874a:	5b fc       	cp.w	r12,-1
8000874c:	c0 51       	brne	80008756 <_lseek_r+0x22>
8000874e:	6c 08       	ld.w	r8,r6[0x0]
80008750:	58 08       	cp.w	r8,0
80008752:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008756:	d8 22       	popm	r4-r7,pc

80008758 <_read_r>:
80008758:	d4 21       	pushm	r4-r7,lr
8000875a:	16 98       	mov	r8,r11
8000875c:	18 97       	mov	r7,r12
8000875e:	10 9c       	mov	r12,r8
80008760:	30 08       	mov	r8,0
80008762:	14 9b       	mov	r11,r10
80008764:	e0 66 07 50 	mov	r6,1872
80008768:	12 9a       	mov	r10,r9
8000876a:	8d 08       	st.w	r6[0x0],r8
8000876c:	cb 0e       	rcall	800084cc <_read>
8000876e:	5b fc       	cp.w	r12,-1
80008770:	c0 51       	brne	8000877a <_read_r+0x22>
80008772:	6c 08       	ld.w	r8,r6[0x0]
80008774:	58 08       	cp.w	r8,0
80008776:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000877a:	d8 22       	popm	r4-r7,pc

8000877c <__avr32_f64_sub_from_add>:
8000877c:	ee 19 80 00 	eorh	r9,0x8000

80008780 <__avr32_f64_sub>:
80008780:	f7 e9 20 0c 	eor	r12,r11,r9
80008784:	e0 86 00 ca 	brmi	80008918 <__avr32_f64_add_from_sub>
80008788:	eb cd 40 e0 	pushm	r5-r7,lr
8000878c:	16 9c       	mov	r12,r11
8000878e:	e6 1c 80 00 	andh	r12,0x8000,COH
80008792:	bf db       	cbr	r11,0x1f
80008794:	bf d9       	cbr	r9,0x1f
80008796:	10 3a       	cp.w	r10,r8
80008798:	f2 0b 13 00 	cpc	r11,r9
8000879c:	c0 92       	brcc	800087ae <__avr32_f64_sub+0x2e>
8000879e:	16 97       	mov	r7,r11
800087a0:	12 9b       	mov	r11,r9
800087a2:	0e 99       	mov	r9,r7
800087a4:	14 97       	mov	r7,r10
800087a6:	10 9a       	mov	r10,r8
800087a8:	0e 98       	mov	r8,r7
800087aa:	ee 1c 80 00 	eorh	r12,0x8000
800087ae:	f6 07 16 14 	lsr	r7,r11,0x14
800087b2:	ab 7b       	lsl	r11,0xb
800087b4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800087b8:	ab 7a       	lsl	r10,0xb
800087ba:	bf bb       	sbr	r11,0x1f
800087bc:	f2 06 16 14 	lsr	r6,r9,0x14
800087c0:	c4 40       	breq	80008848 <__avr32_f64_sub_opL_subnormal>
800087c2:	ab 79       	lsl	r9,0xb
800087c4:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800087c8:	ab 78       	lsl	r8,0xb
800087ca:	bf b9       	sbr	r9,0x1f

800087cc <__avr32_f64_sub_opL_subnormal_done>:
800087cc:	e0 47 07 ff 	cp.w	r7,2047
800087d0:	c4 f0       	breq	8000886e <__avr32_f64_sub_opH_nan_or_inf>
800087d2:	0e 26       	rsub	r6,r7
800087d4:	c1 20       	breq	800087f8 <__avr32_f64_sub_shift_done>
800087d6:	ec 05 11 20 	rsub	r5,r6,32
800087da:	e0 46 00 20 	cp.w	r6,32
800087de:	c7 c2       	brcc	800088d6 <__avr32_f64_sub_longshift>
800087e0:	f0 05 09 4e 	lsl	lr,r8,r5
800087e4:	f2 05 09 45 	lsl	r5,r9,r5
800087e8:	f0 06 0a 48 	lsr	r8,r8,r6
800087ec:	f2 06 0a 49 	lsr	r9,r9,r6
800087f0:	0a 48       	or	r8,r5
800087f2:	58 0e       	cp.w	lr,0
800087f4:	5f 1e       	srne	lr
800087f6:	1c 48       	or	r8,lr

800087f8 <__avr32_f64_sub_shift_done>:
800087f8:	10 1a       	sub	r10,r8
800087fa:	f6 09 01 4b 	sbc	r11,r11,r9
800087fe:	f6 06 12 00 	clz	r6,r11
80008802:	c0 e0       	breq	8000881e <__avr32_f64_sub_longnormalize_done>
80008804:	c7 83       	brcs	800088f4 <__avr32_f64_sub_longnormalize>
80008806:	ec 0e 11 20 	rsub	lr,r6,32
8000880a:	f6 06 09 4b 	lsl	r11,r11,r6
8000880e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80008812:	1c 4b       	or	r11,lr
80008814:	f4 06 09 4a 	lsl	r10,r10,r6
80008818:	0c 17       	sub	r7,r6
8000881a:	e0 8a 00 39 	brle	8000888c <__avr32_f64_sub_subnormal_result>

8000881e <__avr32_f64_sub_longnormalize_done>:
8000881e:	f4 09 15 15 	lsl	r9,r10,0x15
80008822:	ab 9a       	lsr	r10,0xb
80008824:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80008828:	ab 9b       	lsr	r11,0xb
8000882a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000882e:	18 4b       	or	r11,r12

80008830 <__avr32_f64_sub_round>:
80008830:	fc 17 80 00 	movh	r7,0x8000
80008834:	ed ba 00 00 	bld	r10,0x0
80008838:	f7 b7 01 ff 	subne	r7,-1
8000883c:	0e 39       	cp.w	r9,r7
8000883e:	5f 29       	srhs	r9
80008840:	12 0a       	add	r10,r9
80008842:	5c 0b       	acr	r11
80008844:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008848 <__avr32_f64_sub_opL_subnormal>:
80008848:	ab 79       	lsl	r9,0xb
8000884a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000884e:	ab 78       	lsl	r8,0xb
80008850:	f3 e8 10 0e 	or	lr,r9,r8
80008854:	f9 b6 01 01 	movne	r6,1
80008858:	ee 0e 11 00 	rsub	lr,r7,0
8000885c:	f9 b7 00 01 	moveq	r7,1
80008860:	ef bb 00 1f 	bst	r11,0x1f
80008864:	f7 ea 10 0e 	or	lr,r11,r10
80008868:	f9 b7 00 00 	moveq	r7,0
8000886c:	cb 0b       	rjmp	800087cc <__avr32_f64_sub_opL_subnormal_done>

8000886e <__avr32_f64_sub_opH_nan_or_inf>:
8000886e:	bf db       	cbr	r11,0x1f
80008870:	f7 ea 10 0e 	or	lr,r11,r10
80008874:	c0 81       	brne	80008884 <__avr32_f64_sub_return_nan>
80008876:	e0 46 07 ff 	cp.w	r6,2047
8000887a:	c0 50       	breq	80008884 <__avr32_f64_sub_return_nan>
8000887c:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80008880:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80008884 <__avr32_f64_sub_return_nan>:
80008884:	3f fa       	mov	r10,-1
80008886:	3f fb       	mov	r11,-1
80008888:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000888c <__avr32_f64_sub_subnormal_result>:
8000888c:	5c 37       	neg	r7
8000888e:	2f f7       	sub	r7,-1
80008890:	f1 b7 04 c0 	satu	r7,0x6
80008894:	e0 47 00 20 	cp.w	r7,32
80008898:	c1 14       	brge	800088ba <__avr32_f64_sub_subnormal_result+0x2e>
8000889a:	ee 08 11 20 	rsub	r8,r7,32
8000889e:	f4 08 09 49 	lsl	r9,r10,r8
800088a2:	5f 16       	srne	r6
800088a4:	f4 07 0a 4a 	lsr	r10,r10,r7
800088a8:	0c 4a       	or	r10,r6
800088aa:	f6 08 09 49 	lsl	r9,r11,r8
800088ae:	f5 e9 10 0a 	or	r10,r10,r9
800088b2:	f4 07 0a 4b 	lsr	r11,r10,r7
800088b6:	30 07       	mov	r7,0
800088b8:	cb 3b       	rjmp	8000881e <__avr32_f64_sub_longnormalize_done>
800088ba:	ee 08 11 40 	rsub	r8,r7,64
800088be:	f6 08 09 49 	lsl	r9,r11,r8
800088c2:	14 49       	or	r9,r10
800088c4:	5f 16       	srne	r6
800088c6:	f6 07 0a 4a 	lsr	r10,r11,r7
800088ca:	0c 4a       	or	r10,r6
800088cc:	30 0b       	mov	r11,0
800088ce:	30 07       	mov	r7,0
800088d0:	ca 7b       	rjmp	8000881e <__avr32_f64_sub_longnormalize_done>
800088d2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800088d6 <__avr32_f64_sub_longshift>:
800088d6:	f1 b6 04 c0 	satu	r6,0x6
800088da:	f0 0e 17 00 	moveq	lr,r8
800088de:	c0 40       	breq	800088e6 <__avr32_f64_sub_longshift+0x10>
800088e0:	f2 05 09 4e 	lsl	lr,r9,r5
800088e4:	10 4e       	or	lr,r8
800088e6:	f2 06 0a 48 	lsr	r8,r9,r6
800088ea:	30 09       	mov	r9,0
800088ec:	58 0e       	cp.w	lr,0
800088ee:	5f 1e       	srne	lr
800088f0:	1c 48       	or	r8,lr
800088f2:	c8 3b       	rjmp	800087f8 <__avr32_f64_sub_shift_done>

800088f4 <__avr32_f64_sub_longnormalize>:
800088f4:	f4 06 12 00 	clz	r6,r10
800088f8:	f9 b7 03 00 	movlo	r7,0
800088fc:	f9 b6 03 00 	movlo	r6,0
80008900:	f9 bc 03 00 	movlo	r12,0
80008904:	f7 b6 02 e0 	subhs	r6,-32
80008908:	f4 06 09 4b 	lsl	r11,r10,r6
8000890c:	30 0a       	mov	r10,0
8000890e:	0c 17       	sub	r7,r6
80008910:	fe 9a ff be 	brle	8000888c <__avr32_f64_sub_subnormal_result>
80008914:	c8 5b       	rjmp	8000881e <__avr32_f64_sub_longnormalize_done>
80008916:	d7 03       	nop

80008918 <__avr32_f64_add_from_sub>:
80008918:	ee 19 80 00 	eorh	r9,0x8000

8000891c <__avr32_f64_add>:
8000891c:	f7 e9 20 0c 	eor	r12,r11,r9
80008920:	fe 96 ff 2e 	brmi	8000877c <__avr32_f64_sub_from_add>
80008924:	eb cd 40 e0 	pushm	r5-r7,lr
80008928:	16 9c       	mov	r12,r11
8000892a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000892e:	bf db       	cbr	r11,0x1f
80008930:	bf d9       	cbr	r9,0x1f
80008932:	12 3b       	cp.w	r11,r9
80008934:	c0 72       	brcc	80008942 <__avr32_f64_add+0x26>
80008936:	16 97       	mov	r7,r11
80008938:	12 9b       	mov	r11,r9
8000893a:	0e 99       	mov	r9,r7
8000893c:	14 97       	mov	r7,r10
8000893e:	10 9a       	mov	r10,r8
80008940:	0e 98       	mov	r8,r7
80008942:	30 0e       	mov	lr,0
80008944:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008948:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000894c:	b5 ab       	sbr	r11,0x14
8000894e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80008952:	c6 20       	breq	80008a16 <__avr32_f64_add_op2_subnormal>
80008954:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80008958:	b5 a9       	sbr	r9,0x14
8000895a:	e0 47 07 ff 	cp.w	r7,2047
8000895e:	c2 80       	breq	800089ae <__avr32_f64_add_opH_nan_or_inf>
80008960:	0e 26       	rsub	r6,r7
80008962:	c1 20       	breq	80008986 <__avr32_f64_add_shift_done>
80008964:	e0 46 00 36 	cp.w	r6,54
80008968:	c1 52       	brcc	80008992 <__avr32_f64_add_res_of_done>
8000896a:	ec 05 11 20 	rsub	r5,r6,32
8000896e:	e0 46 00 20 	cp.w	r6,32
80008972:	c3 52       	brcc	800089dc <__avr32_f64_add_longshift>
80008974:	f0 05 09 4e 	lsl	lr,r8,r5
80008978:	f2 05 09 45 	lsl	r5,r9,r5
8000897c:	f0 06 0a 48 	lsr	r8,r8,r6
80008980:	f2 06 0a 49 	lsr	r9,r9,r6
80008984:	0a 48       	or	r8,r5

80008986 <__avr32_f64_add_shift_done>:
80008986:	10 0a       	add	r10,r8
80008988:	f6 09 00 4b 	adc	r11,r11,r9
8000898c:	ed bb 00 15 	bld	r11,0x15
80008990:	c3 40       	breq	800089f8 <__avr32_f64_add_res_of>

80008992 <__avr32_f64_add_res_of_done>:
80008992:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008996:	18 4b       	or	r11,r12

80008998 <__avr32_f64_add_round>:
80008998:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000899c:	18 4e       	or	lr,r12
8000899e:	ee 1e 80 00 	eorh	lr,0x8000
800089a2:	f1 be 04 20 	satu	lr,0x1
800089a6:	1c 0a       	add	r10,lr
800089a8:	5c 0b       	acr	r11
800089aa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089ae <__avr32_f64_add_opH_nan_or_inf>:
800089ae:	b5 cb       	cbr	r11,0x14
800089b0:	f7 ea 10 0e 	or	lr,r11,r10
800089b4:	c1 01       	brne	800089d4 <__avr32_f64_add_return_nan>
800089b6:	e0 46 07 ff 	cp.w	r6,2047
800089ba:	c0 30       	breq	800089c0 <__avr32_f64_add_opL_nan_or_inf>
800089bc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089c0 <__avr32_f64_add_opL_nan_or_inf>:
800089c0:	b5 c9       	cbr	r9,0x14
800089c2:	f3 e8 10 0e 	or	lr,r9,r8
800089c6:	c0 71       	brne	800089d4 <__avr32_f64_add_return_nan>
800089c8:	30 0a       	mov	r10,0
800089ca:	fc 1b 7f f0 	movh	r11,0x7ff0
800089ce:	18 4b       	or	r11,r12
800089d0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089d4 <__avr32_f64_add_return_nan>:
800089d4:	3f fa       	mov	r10,-1
800089d6:	3f fb       	mov	r11,-1
800089d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800089dc <__avr32_f64_add_longshift>:
800089dc:	f1 b6 04 c0 	satu	r6,0x6
800089e0:	f0 0e 17 00 	moveq	lr,r8
800089e4:	c0 60       	breq	800089f0 <__avr32_f64_add_longshift+0x14>
800089e6:	f2 05 09 4e 	lsl	lr,r9,r5
800089ea:	58 08       	cp.w	r8,0
800089ec:	5f 18       	srne	r8
800089ee:	10 4e       	or	lr,r8
800089f0:	f2 06 0a 48 	lsr	r8,r9,r6
800089f4:	30 09       	mov	r9,0
800089f6:	cc 8b       	rjmp	80008986 <__avr32_f64_add_shift_done>

800089f8 <__avr32_f64_add_res_of>:
800089f8:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800089fc:	a1 9b       	lsr	r11,0x1
800089fe:	5d 0a       	ror	r10
80008a00:	5d 0e       	ror	lr
80008a02:	2f f7       	sub	r7,-1
80008a04:	e0 47 07 ff 	cp.w	r7,2047
80008a08:	f9 ba 00 00 	moveq	r10,0
80008a0c:	f9 bb 00 00 	moveq	r11,0
80008a10:	f9 be 00 00 	moveq	lr,0
80008a14:	cb fb       	rjmp	80008992 <__avr32_f64_add_res_of_done>

80008a16 <__avr32_f64_add_op2_subnormal>:
80008a16:	30 16       	mov	r6,1
80008a18:	58 07       	cp.w	r7,0
80008a1a:	ca 01       	brne	8000895a <__avr32_f64_add+0x3e>
80008a1c:	b5 cb       	cbr	r11,0x14
80008a1e:	10 0a       	add	r10,r8
80008a20:	f6 09 00 4b 	adc	r11,r11,r9
80008a24:	18 4b       	or	r11,r12
80008a26:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80008a2a:	d7 03       	nop

80008a2c <__avr32_f64_to_u32>:
80008a2c:	58 0b       	cp.w	r11,0
80008a2e:	5e 6d       	retmi	0

80008a30 <__avr32_f64_to_s32>:
80008a30:	f6 0c 15 01 	lsl	r12,r11,0x1
80008a34:	b5 9c       	lsr	r12,0x15
80008a36:	e0 2c 03 ff 	sub	r12,1023
80008a3a:	5e 3d       	retlo	0
80008a3c:	f8 0c 11 1f 	rsub	r12,r12,31
80008a40:	16 99       	mov	r9,r11
80008a42:	ab 7b       	lsl	r11,0xb
80008a44:	bf bb       	sbr	r11,0x1f
80008a46:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80008a4a:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008a4e:	a1 79       	lsl	r9,0x1
80008a50:	5e 2b       	reths	r11
80008a52:	5c 3b       	neg	r11
80008a54:	5e fb       	retal	r11

80008a56 <__avr32_f64_cmp_eq>:
80008a56:	10 3a       	cp.w	r10,r8
80008a58:	f2 0b 13 00 	cpc	r11,r9
80008a5c:	c0 80       	breq	80008a6c <__avr32_f64_cmp_eq+0x16>
80008a5e:	a1 7b       	lsl	r11,0x1
80008a60:	a1 79       	lsl	r9,0x1
80008a62:	14 4b       	or	r11,r10
80008a64:	12 4b       	or	r11,r9
80008a66:	10 4b       	or	r11,r8
80008a68:	5e 0f       	reteq	1
80008a6a:	5e fd       	retal	0
80008a6c:	a1 7b       	lsl	r11,0x1
80008a6e:	fc 1c ff e0 	movh	r12,0xffe0
80008a72:	58 0a       	cp.w	r10,0
80008a74:	f8 0b 13 00 	cpc	r11,r12
80008a78:	5e 8f       	retls	1
80008a7a:	5e fd       	retal	0

80008a7c <__avr32_f64_cmp_ge>:
80008a7c:	1a de       	st.w	--sp,lr
80008a7e:	1a d7       	st.w	--sp,r7
80008a80:	a1 7b       	lsl	r11,0x1
80008a82:	5f 3c       	srlo	r12
80008a84:	a1 79       	lsl	r9,0x1
80008a86:	5f 37       	srlo	r7
80008a88:	5c fc       	rol	r12
80008a8a:	fc 1e ff e0 	movh	lr,0xffe0
80008a8e:	58 0a       	cp.w	r10,0
80008a90:	fc 0b 13 00 	cpc	r11,lr
80008a94:	e0 8b 00 1d 	brhi	80008ace <__avr32_f64_cmp_ge+0x52>
80008a98:	58 08       	cp.w	r8,0
80008a9a:	fc 09 13 00 	cpc	r9,lr
80008a9e:	e0 8b 00 18 	brhi	80008ace <__avr32_f64_cmp_ge+0x52>
80008aa2:	58 0b       	cp.w	r11,0
80008aa4:	f5 ba 00 00 	subfeq	r10,0
80008aa8:	c1 50       	breq	80008ad2 <__avr32_f64_cmp_ge+0x56>
80008aaa:	1b 07       	ld.w	r7,sp++
80008aac:	1b 0e       	ld.w	lr,sp++
80008aae:	58 3c       	cp.w	r12,3
80008ab0:	c0 a0       	breq	80008ac4 <__avr32_f64_cmp_ge+0x48>
80008ab2:	58 1c       	cp.w	r12,1
80008ab4:	c0 33       	brcs	80008aba <__avr32_f64_cmp_ge+0x3e>
80008ab6:	5e 0f       	reteq	1
80008ab8:	5e 1d       	retne	0
80008aba:	10 3a       	cp.w	r10,r8
80008abc:	f2 0b 13 00 	cpc	r11,r9
80008ac0:	5e 2f       	reths	1
80008ac2:	5e 3d       	retlo	0
80008ac4:	14 38       	cp.w	r8,r10
80008ac6:	f6 09 13 00 	cpc	r9,r11
80008aca:	5e 2f       	reths	1
80008acc:	5e 3d       	retlo	0
80008ace:	1b 07       	ld.w	r7,sp++
80008ad0:	d8 0a       	popm	pc,r12=0
80008ad2:	58 17       	cp.w	r7,1
80008ad4:	5f 0c       	sreq	r12
80008ad6:	58 09       	cp.w	r9,0
80008ad8:	f5 b8 00 00 	subfeq	r8,0
80008adc:	1b 07       	ld.w	r7,sp++
80008ade:	1b 0e       	ld.w	lr,sp++
80008ae0:	5e 0f       	reteq	1
80008ae2:	5e fc       	retal	r12

80008ae4 <__avr32_f64_cmp_lt>:
80008ae4:	1a de       	st.w	--sp,lr
80008ae6:	1a d7       	st.w	--sp,r7
80008ae8:	a1 7b       	lsl	r11,0x1
80008aea:	5f 3c       	srlo	r12
80008aec:	a1 79       	lsl	r9,0x1
80008aee:	5f 37       	srlo	r7
80008af0:	5c fc       	rol	r12
80008af2:	fc 1e ff e0 	movh	lr,0xffe0
80008af6:	58 0a       	cp.w	r10,0
80008af8:	fc 0b 13 00 	cpc	r11,lr
80008afc:	e0 8b 00 1d 	brhi	80008b36 <__avr32_f64_cmp_lt+0x52>
80008b00:	58 08       	cp.w	r8,0
80008b02:	fc 09 13 00 	cpc	r9,lr
80008b06:	e0 8b 00 18 	brhi	80008b36 <__avr32_f64_cmp_lt+0x52>
80008b0a:	58 0b       	cp.w	r11,0
80008b0c:	f5 ba 00 00 	subfeq	r10,0
80008b10:	c1 50       	breq	80008b3a <__avr32_f64_cmp_lt+0x56>
80008b12:	1b 07       	ld.w	r7,sp++
80008b14:	1b 0e       	ld.w	lr,sp++
80008b16:	58 3c       	cp.w	r12,3
80008b18:	c0 a0       	breq	80008b2c <__avr32_f64_cmp_lt+0x48>
80008b1a:	58 1c       	cp.w	r12,1
80008b1c:	c0 33       	brcs	80008b22 <__avr32_f64_cmp_lt+0x3e>
80008b1e:	5e 0d       	reteq	0
80008b20:	5e 1f       	retne	1
80008b22:	10 3a       	cp.w	r10,r8
80008b24:	f2 0b 13 00 	cpc	r11,r9
80008b28:	5e 2d       	reths	0
80008b2a:	5e 3f       	retlo	1
80008b2c:	14 38       	cp.w	r8,r10
80008b2e:	f6 09 13 00 	cpc	r9,r11
80008b32:	5e 2d       	reths	0
80008b34:	5e 3f       	retlo	1
80008b36:	1b 07       	ld.w	r7,sp++
80008b38:	d8 0a       	popm	pc,r12=0
80008b3a:	58 17       	cp.w	r7,1
80008b3c:	5f 1c       	srne	r12
80008b3e:	58 09       	cp.w	r9,0
80008b40:	f5 b8 00 00 	subfeq	r8,0
80008b44:	1b 07       	ld.w	r7,sp++
80008b46:	1b 0e       	ld.w	lr,sp++
80008b48:	5e 0d       	reteq	0
80008b4a:	5e fc       	retal	r12

80008b4c <__avr32_f64_div>:
80008b4c:	eb cd 40 ff 	pushm	r0-r7,lr
80008b50:	f7 e9 20 0e 	eor	lr,r11,r9
80008b54:	f6 07 16 14 	lsr	r7,r11,0x14
80008b58:	a9 7b       	lsl	r11,0x9
80008b5a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
80008b5e:	a9 7a       	lsl	r10,0x9
80008b60:	bd bb       	sbr	r11,0x1d
80008b62:	e4 1b 3f ff 	andh	r11,0x3fff
80008b66:	ab d7       	cbr	r7,0xb
80008b68:	e0 80 00 cc 	breq	80008d00 <__avr32_f64_div_round_subnormal+0x54>
80008b6c:	e0 47 07 ff 	cp.w	r7,2047
80008b70:	e0 84 00 b5 	brge	80008cda <__avr32_f64_div_round_subnormal+0x2e>
80008b74:	f2 06 16 14 	lsr	r6,r9,0x14
80008b78:	a9 79       	lsl	r9,0x9
80008b7a:	f3 e8 13 79 	or	r9,r9,r8>>0x17
80008b7e:	a9 78       	lsl	r8,0x9
80008b80:	bd b9       	sbr	r9,0x1d
80008b82:	e4 19 3f ff 	andh	r9,0x3fff
80008b86:	ab d6       	cbr	r6,0xb
80008b88:	e0 80 00 e2 	breq	80008d4c <__avr32_f64_div_round_subnormal+0xa0>
80008b8c:	e0 46 07 ff 	cp.w	r6,2047
80008b90:	e0 84 00 b2 	brge	80008cf4 <__avr32_f64_div_round_subnormal+0x48>
80008b94:	0c 17       	sub	r7,r6
80008b96:	fe 37 fc 01 	sub	r7,-1023
80008b9a:	fc 1c 80 00 	movh	r12,0x8000
80008b9e:	f8 03 16 01 	lsr	r3,r12,0x1
80008ba2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80008ba6:	5c d4       	com	r4
80008ba8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80008bac:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bb0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bb4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008bb8:	ea 03 15 02 	lsl	r3,r5,0x2
80008bbc:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bc0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bc4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008bc8:	ea 03 15 02 	lsl	r3,r5,0x2
80008bcc:	e6 09 06 44 	mulu.d	r4,r3,r9
80008bd0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80008bd4:	e6 05 06 44 	mulu.d	r4,r3,r5
80008bd8:	ea 03 15 02 	lsl	r3,r5,0x2
80008bdc:	e6 08 06 40 	mulu.d	r0,r3,r8
80008be0:	e4 09 07 40 	macu.d	r0,r2,r9
80008be4:	e6 09 06 44 	mulu.d	r4,r3,r9
80008be8:	02 04       	add	r4,r1
80008bea:	5c 05       	acr	r5
80008bec:	a3 65       	lsl	r5,0x2
80008bee:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008bf2:	a3 64       	lsl	r4,0x2
80008bf4:	5c 34       	neg	r4
80008bf6:	f8 05 01 45 	sbc	r5,r12,r5
80008bfa:	e6 04 06 40 	mulu.d	r0,r3,r4
80008bfe:	e4 05 07 40 	macu.d	r0,r2,r5
80008c02:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c06:	02 04       	add	r4,r1
80008c08:	5c 05       	acr	r5
80008c0a:	ea 03 15 02 	lsl	r3,r5,0x2
80008c0e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008c12:	e8 02 15 02 	lsl	r2,r4,0x2
80008c16:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c1a:	e4 09 07 40 	macu.d	r0,r2,r9
80008c1e:	e6 09 06 44 	mulu.d	r4,r3,r9
80008c22:	02 04       	add	r4,r1
80008c24:	5c 05       	acr	r5
80008c26:	a3 65       	lsl	r5,0x2
80008c28:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80008c2c:	a3 64       	lsl	r4,0x2
80008c2e:	5c 34       	neg	r4
80008c30:	f8 05 01 45 	sbc	r5,r12,r5
80008c34:	e6 04 06 40 	mulu.d	r0,r3,r4
80008c38:	e4 05 07 40 	macu.d	r0,r2,r5
80008c3c:	e6 05 06 44 	mulu.d	r4,r3,r5
80008c40:	02 04       	add	r4,r1
80008c42:	5c 05       	acr	r5
80008c44:	ea 03 15 02 	lsl	r3,r5,0x2
80008c48:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80008c4c:	e8 02 15 02 	lsl	r2,r4,0x2
80008c50:	e6 0a 06 40 	mulu.d	r0,r3,r10
80008c54:	e4 0b 07 40 	macu.d	r0,r2,r11
80008c58:	e6 0b 06 42 	mulu.d	r2,r3,r11
80008c5c:	02 02       	add	r2,r1
80008c5e:	5c 03       	acr	r3
80008c60:	ed b3 00 1c 	bld	r3,0x1c
80008c64:	c0 90       	breq	80008c76 <__avr32_f64_div+0x12a>
80008c66:	a1 72       	lsl	r2,0x1
80008c68:	5c f3       	rol	r3
80008c6a:	20 17       	sub	r7,1
80008c6c:	a3 9a       	lsr	r10,0x3
80008c6e:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
80008c72:	a3 9b       	lsr	r11,0x3
80008c74:	c0 58       	rjmp	80008c7e <__avr32_f64_div+0x132>
80008c76:	a5 8a       	lsr	r10,0x4
80008c78:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80008c7c:	a5 8b       	lsr	r11,0x4
80008c7e:	58 07       	cp.w	r7,0
80008c80:	e0 8a 00 8b 	brle	80008d96 <__avr32_f64_div_res_subnormal>
80008c84:	e0 12 ff 00 	andl	r2,0xff00
80008c88:	e8 12 00 80 	orl	r2,0x80
80008c8c:	e6 08 06 40 	mulu.d	r0,r3,r8
80008c90:	e4 09 07 40 	macu.d	r0,r2,r9
80008c94:	e4 08 06 44 	mulu.d	r4,r2,r8
80008c98:	e6 09 06 48 	mulu.d	r8,r3,r9
80008c9c:	00 05       	add	r5,r0
80008c9e:	f0 01 00 48 	adc	r8,r8,r1
80008ca2:	5c 09       	acr	r9
80008ca4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008ca8:	58 04       	cp.w	r4,0
80008caa:	5c 25       	cpc	r5

80008cac <__avr32_f64_div_round_subnormal>:
80008cac:	f4 08 13 00 	cpc	r8,r10
80008cb0:	f6 09 13 00 	cpc	r9,r11
80008cb4:	5f 36       	srlo	r6
80008cb6:	f8 06 17 00 	moveq	r6,r12
80008cba:	e4 0a 16 08 	lsr	r10,r2,0x8
80008cbe:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80008cc2:	e6 0b 16 08 	lsr	r11,r3,0x8
80008cc6:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80008cca:	ed be 00 1f 	bld	lr,0x1f
80008cce:	ef bb 00 1f 	bst	r11,0x1f
80008cd2:	0c 0a       	add	r10,r6
80008cd4:	5c 0b       	acr	r11
80008cd6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008cda:	e4 1b 00 0f 	andh	r11,0xf
80008cde:	14 4b       	or	r11,r10
80008ce0:	e0 81 00 a7 	brne	80008e2e <__avr32_f64_div_res_subnormal+0x98>
80008ce4:	f2 06 16 14 	lsr	r6,r9,0x14
80008ce8:	ab d6       	cbr	r6,0xb
80008cea:	e0 46 07 ff 	cp.w	r6,2047
80008cee:	e0 81 00 a4 	brne	80008e36 <__avr32_f64_div_res_subnormal+0xa0>
80008cf2:	c9 e8       	rjmp	80008e2e <__avr32_f64_div_res_subnormal+0x98>
80008cf4:	e4 19 00 0f 	andh	r9,0xf
80008cf8:	10 49       	or	r9,r8
80008cfa:	e0 81 00 9a 	brne	80008e2e <__avr32_f64_div_res_subnormal+0x98>
80008cfe:	c9 28       	rjmp	80008e22 <__avr32_f64_div_res_subnormal+0x8c>
80008d00:	a3 7b       	lsl	r11,0x3
80008d02:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80008d06:	a3 7a       	lsl	r10,0x3
80008d08:	f5 eb 10 04 	or	r4,r10,r11
80008d0c:	e0 80 00 a0 	breq	80008e4c <__avr32_f64_div_op1_zero>
80008d10:	f6 04 12 00 	clz	r4,r11
80008d14:	c1 70       	breq	80008d42 <__avr32_f64_div_round_subnormal+0x96>
80008d16:	c0 c3       	brcs	80008d2e <__avr32_f64_div_round_subnormal+0x82>
80008d18:	e8 05 11 20 	rsub	r5,r4,32
80008d1c:	f6 04 09 4b 	lsl	r11,r11,r4
80008d20:	f4 05 0a 45 	lsr	r5,r10,r5
80008d24:	0a 4b       	or	r11,r5
80008d26:	f4 04 09 4a 	lsl	r10,r10,r4
80008d2a:	08 17       	sub	r7,r4
80008d2c:	c0 b8       	rjmp	80008d42 <__avr32_f64_div_round_subnormal+0x96>
80008d2e:	f4 04 12 00 	clz	r4,r10
80008d32:	f9 b4 03 00 	movlo	r4,0
80008d36:	f7 b4 02 e0 	subhs	r4,-32
80008d3a:	f4 04 09 4b 	lsl	r11,r10,r4
80008d3e:	30 0a       	mov	r10,0
80008d40:	08 17       	sub	r7,r4
80008d42:	a3 8a       	lsr	r10,0x2
80008d44:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80008d48:	a3 8b       	lsr	r11,0x2
80008d4a:	c1 1b       	rjmp	80008b6c <__avr32_f64_div+0x20>
80008d4c:	a3 79       	lsl	r9,0x3
80008d4e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80008d52:	a3 78       	lsl	r8,0x3
80008d54:	f3 e8 10 04 	or	r4,r9,r8
80008d58:	c6 f0       	breq	80008e36 <__avr32_f64_div_res_subnormal+0xa0>
80008d5a:	f2 04 12 00 	clz	r4,r9
80008d5e:	c1 70       	breq	80008d8c <__avr32_f64_div_round_subnormal+0xe0>
80008d60:	c0 c3       	brcs	80008d78 <__avr32_f64_div_round_subnormal+0xcc>
80008d62:	e8 05 11 20 	rsub	r5,r4,32
80008d66:	f2 04 09 49 	lsl	r9,r9,r4
80008d6a:	f0 05 0a 45 	lsr	r5,r8,r5
80008d6e:	0a 49       	or	r9,r5
80008d70:	f0 04 09 48 	lsl	r8,r8,r4
80008d74:	08 16       	sub	r6,r4
80008d76:	c0 b8       	rjmp	80008d8c <__avr32_f64_div_round_subnormal+0xe0>
80008d78:	f0 04 12 00 	clz	r4,r8
80008d7c:	f9 b4 03 00 	movlo	r4,0
80008d80:	f7 b4 02 e0 	subhs	r4,-32
80008d84:	f0 04 09 49 	lsl	r9,r8,r4
80008d88:	30 08       	mov	r8,0
80008d8a:	08 16       	sub	r6,r4
80008d8c:	a3 88       	lsr	r8,0x2
80008d8e:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
80008d92:	a3 89       	lsr	r9,0x2
80008d94:	cf ca       	rjmp	80008b8c <__avr32_f64_div+0x40>

80008d96 <__avr32_f64_div_res_subnormal>:
80008d96:	5c 37       	neg	r7
80008d98:	2f f7       	sub	r7,-1
80008d9a:	f1 b7 04 c0 	satu	r7,0x6
80008d9e:	e0 47 00 20 	cp.w	r7,32
80008da2:	c1 54       	brge	80008dcc <__avr32_f64_div_res_subnormal+0x36>
80008da4:	ee 06 11 20 	rsub	r6,r7,32
80008da8:	e4 07 0a 42 	lsr	r2,r2,r7
80008dac:	e6 06 09 4c 	lsl	r12,r3,r6
80008db0:	18 42       	or	r2,r12
80008db2:	e6 07 0a 43 	lsr	r3,r3,r7
80008db6:	f4 06 09 41 	lsl	r1,r10,r6
80008dba:	f4 07 0a 4a 	lsr	r10,r10,r7
80008dbe:	f6 06 09 4c 	lsl	r12,r11,r6
80008dc2:	18 4a       	or	r10,r12
80008dc4:	f6 07 0a 4b 	lsr	r11,r11,r7
80008dc8:	30 00       	mov	r0,0
80008dca:	c1 58       	rjmp	80008df4 <__avr32_f64_div_res_subnormal+0x5e>
80008dcc:	ee 06 11 20 	rsub	r6,r7,32
80008dd0:	f9 b0 00 00 	moveq	r0,0
80008dd4:	f9 bc 00 00 	moveq	r12,0
80008dd8:	c0 50       	breq	80008de2 <__avr32_f64_div_res_subnormal+0x4c>
80008dda:	f4 06 09 40 	lsl	r0,r10,r6
80008dde:	f6 06 09 4c 	lsl	r12,r11,r6
80008de2:	e6 07 0a 42 	lsr	r2,r3,r7
80008de6:	30 03       	mov	r3,0
80008de8:	f4 07 0a 41 	lsr	r1,r10,r7
80008dec:	18 41       	or	r1,r12
80008dee:	f6 07 0a 4a 	lsr	r10,r11,r7
80008df2:	30 0b       	mov	r11,0
80008df4:	e0 12 ff 00 	andl	r2,0xff00
80008df8:	e8 12 00 80 	orl	r2,0x80
80008dfc:	e6 08 06 46 	mulu.d	r6,r3,r8
80008e00:	e4 09 07 46 	macu.d	r6,r2,r9
80008e04:	e4 08 06 44 	mulu.d	r4,r2,r8
80008e08:	e6 09 06 48 	mulu.d	r8,r3,r9
80008e0c:	0c 05       	add	r5,r6
80008e0e:	f0 07 00 48 	adc	r8,r8,r7
80008e12:	5c 09       	acr	r9
80008e14:	30 07       	mov	r7,0
80008e16:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80008e1a:	00 34       	cp.w	r4,r0
80008e1c:	e2 05 13 00 	cpc	r5,r1
80008e20:	c4 6b       	rjmp	80008cac <__avr32_f64_div_round_subnormal>
80008e22:	1c 9b       	mov	r11,lr
80008e24:	e6 1b 80 00 	andh	r11,0x8000,COH
80008e28:	30 0a       	mov	r10,0
80008e2a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e2e:	3f fb       	mov	r11,-1
80008e30:	30 0a       	mov	r10,0
80008e32:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80008e36:	f5 eb 10 04 	or	r4,r10,r11
80008e3a:	c0 90       	breq	80008e4c <__avr32_f64_div_op1_zero>
80008e3c:	1c 9b       	mov	r11,lr
80008e3e:	e6 1b 80 00 	andh	r11,0x8000,COH
80008e42:	ea 1b 7f f0 	orh	r11,0x7ff0
80008e46:	30 0a       	mov	r10,0
80008e48:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80008e4c <__avr32_f64_div_op1_zero>:
80008e4c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80008e50:	ce f0       	breq	80008e2e <__avr32_f64_div_res_subnormal+0x98>
80008e52:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80008e56:	e0 44 07 ff 	cp.w	r4,2047
80008e5a:	ce 41       	brne	80008e22 <__avr32_f64_div_res_subnormal+0x8c>
80008e5c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
80008e60:	ce 10       	breq	80008e22 <__avr32_f64_div_res_subnormal+0x8c>
80008e62:	ce 6b       	rjmp	80008e2e <__avr32_f64_div_res_subnormal+0x98>

80008e64 <__avr32_udiv64>:
80008e64:	d4 31       	pushm	r0-r7,lr
80008e66:	1a 97       	mov	r7,sp
80008e68:	20 3d       	sub	sp,12
80008e6a:	10 9c       	mov	r12,r8
80008e6c:	12 9e       	mov	lr,r9
80008e6e:	14 93       	mov	r3,r10
80008e70:	58 09       	cp.w	r9,0
80008e72:	e0 81 00 bd 	brne	80008fec <__avr32_udiv64+0x188>
80008e76:	16 38       	cp.w	r8,r11
80008e78:	e0 88 00 40 	brls	80008ef8 <__avr32_udiv64+0x94>
80008e7c:	f0 08 12 00 	clz	r8,r8
80008e80:	c0 d0       	breq	80008e9a <__avr32_udiv64+0x36>
80008e82:	f6 08 09 4b 	lsl	r11,r11,r8
80008e86:	f0 09 11 20 	rsub	r9,r8,32
80008e8a:	f8 08 09 4c 	lsl	r12,r12,r8
80008e8e:	f4 09 0a 49 	lsr	r9,r10,r9
80008e92:	f4 08 09 43 	lsl	r3,r10,r8
80008e96:	f3 eb 10 0b 	or	r11,r9,r11
80008e9a:	f8 0e 16 10 	lsr	lr,r12,0x10
80008e9e:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008ea2:	f6 0e 0d 00 	divu	r0,r11,lr
80008ea6:	e6 0b 16 10 	lsr	r11,r3,0x10
80008eaa:	00 99       	mov	r9,r0
80008eac:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008eb0:	e0 0a 02 48 	mul	r8,r0,r10
80008eb4:	10 3b       	cp.w	r11,r8
80008eb6:	c0 a2       	brcc	80008eca <__avr32_udiv64+0x66>
80008eb8:	20 19       	sub	r9,1
80008eba:	18 0b       	add	r11,r12
80008ebc:	18 3b       	cp.w	r11,r12
80008ebe:	c0 63       	brcs	80008eca <__avr32_udiv64+0x66>
80008ec0:	10 3b       	cp.w	r11,r8
80008ec2:	f7 b9 03 01 	sublo	r9,1
80008ec6:	f7 dc e3 0b 	addcs	r11,r11,r12
80008eca:	f6 08 01 01 	sub	r1,r11,r8
80008ece:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008ed2:	e2 0e 0d 00 	divu	r0,r1,lr
80008ed6:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008eda:	00 98       	mov	r8,r0
80008edc:	e0 0a 02 4a 	mul	r10,r0,r10
80008ee0:	14 33       	cp.w	r3,r10
80008ee2:	c0 82       	brcc	80008ef2 <__avr32_udiv64+0x8e>
80008ee4:	20 18       	sub	r8,1
80008ee6:	18 03       	add	r3,r12
80008ee8:	18 33       	cp.w	r3,r12
80008eea:	c0 43       	brcs	80008ef2 <__avr32_udiv64+0x8e>
80008eec:	14 33       	cp.w	r3,r10
80008eee:	f7 b8 03 01 	sublo	r8,1
80008ef2:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80008ef6:	cd f8       	rjmp	800090b4 <__avr32_udiv64+0x250>
80008ef8:	58 08       	cp.w	r8,0
80008efa:	c0 51       	brne	80008f04 <__avr32_udiv64+0xa0>
80008efc:	30 19       	mov	r9,1
80008efe:	f2 08 0d 08 	divu	r8,r9,r8
80008f02:	10 9c       	mov	r12,r8
80008f04:	f8 06 12 00 	clz	r6,r12
80008f08:	c0 41       	brne	80008f10 <__avr32_udiv64+0xac>
80008f0a:	18 1b       	sub	r11,r12
80008f0c:	30 19       	mov	r9,1
80008f0e:	c4 08       	rjmp	80008f8e <__avr32_udiv64+0x12a>
80008f10:	ec 01 11 20 	rsub	r1,r6,32
80008f14:	f4 01 0a 49 	lsr	r9,r10,r1
80008f18:	f8 06 09 4c 	lsl	r12,r12,r6
80008f1c:	f6 06 09 48 	lsl	r8,r11,r6
80008f20:	f6 01 0a 41 	lsr	r1,r11,r1
80008f24:	f3 e8 10 08 	or	r8,r9,r8
80008f28:	f8 03 16 10 	lsr	r3,r12,0x10
80008f2c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80008f30:	e2 03 0d 00 	divu	r0,r1,r3
80008f34:	f0 0b 16 10 	lsr	r11,r8,0x10
80008f38:	00 9e       	mov	lr,r0
80008f3a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008f3e:	e0 05 02 49 	mul	r9,r0,r5
80008f42:	12 3b       	cp.w	r11,r9
80008f44:	c0 a2       	brcc	80008f58 <__avr32_udiv64+0xf4>
80008f46:	20 1e       	sub	lr,1
80008f48:	18 0b       	add	r11,r12
80008f4a:	18 3b       	cp.w	r11,r12
80008f4c:	c0 63       	brcs	80008f58 <__avr32_udiv64+0xf4>
80008f4e:	12 3b       	cp.w	r11,r9
80008f50:	f7 be 03 01 	sublo	lr,1
80008f54:	f7 dc e3 0b 	addcs	r11,r11,r12
80008f58:	12 1b       	sub	r11,r9
80008f5a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80008f5e:	f6 03 0d 02 	divu	r2,r11,r3
80008f62:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80008f66:	04 99       	mov	r9,r2
80008f68:	e4 05 02 4b 	mul	r11,r2,r5
80008f6c:	16 38       	cp.w	r8,r11
80008f6e:	c0 a2       	brcc	80008f82 <__avr32_udiv64+0x11e>
80008f70:	20 19       	sub	r9,1
80008f72:	18 08       	add	r8,r12
80008f74:	18 38       	cp.w	r8,r12
80008f76:	c0 63       	brcs	80008f82 <__avr32_udiv64+0x11e>
80008f78:	16 38       	cp.w	r8,r11
80008f7a:	f7 b9 03 01 	sublo	r9,1
80008f7e:	f1 dc e3 08 	addcs	r8,r8,r12
80008f82:	f4 06 09 43 	lsl	r3,r10,r6
80008f86:	f0 0b 01 0b 	sub	r11,r8,r11
80008f8a:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80008f8e:	f8 06 16 10 	lsr	r6,r12,0x10
80008f92:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80008f96:	f6 06 0d 00 	divu	r0,r11,r6
80008f9a:	e6 0b 16 10 	lsr	r11,r3,0x10
80008f9e:	00 9a       	mov	r10,r0
80008fa0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80008fa4:	e0 0e 02 48 	mul	r8,r0,lr
80008fa8:	10 3b       	cp.w	r11,r8
80008faa:	c0 a2       	brcc	80008fbe <__avr32_udiv64+0x15a>
80008fac:	20 1a       	sub	r10,1
80008fae:	18 0b       	add	r11,r12
80008fb0:	18 3b       	cp.w	r11,r12
80008fb2:	c0 63       	brcs	80008fbe <__avr32_udiv64+0x15a>
80008fb4:	10 3b       	cp.w	r11,r8
80008fb6:	f7 ba 03 01 	sublo	r10,1
80008fba:	f7 dc e3 0b 	addcs	r11,r11,r12
80008fbe:	f6 08 01 01 	sub	r1,r11,r8
80008fc2:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80008fc6:	e2 06 0d 00 	divu	r0,r1,r6
80008fca:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80008fce:	00 98       	mov	r8,r0
80008fd0:	e0 0e 02 4b 	mul	r11,r0,lr
80008fd4:	16 33       	cp.w	r3,r11
80008fd6:	c0 82       	brcc	80008fe6 <__avr32_udiv64+0x182>
80008fd8:	20 18       	sub	r8,1
80008fda:	18 03       	add	r3,r12
80008fdc:	18 33       	cp.w	r3,r12
80008fde:	c0 43       	brcs	80008fe6 <__avr32_udiv64+0x182>
80008fe0:	16 33       	cp.w	r3,r11
80008fe2:	f7 b8 03 01 	sublo	r8,1
80008fe6:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80008fea:	c6 98       	rjmp	800090bc <__avr32_udiv64+0x258>
80008fec:	16 39       	cp.w	r9,r11
80008fee:	e0 8b 00 65 	brhi	800090b8 <__avr32_udiv64+0x254>
80008ff2:	f2 09 12 00 	clz	r9,r9
80008ff6:	c0 b1       	brne	8000900c <__avr32_udiv64+0x1a8>
80008ff8:	10 3a       	cp.w	r10,r8
80008ffa:	5f 2a       	srhs	r10
80008ffc:	1c 3b       	cp.w	r11,lr
80008ffe:	5f b8       	srhi	r8
80009000:	10 4a       	or	r10,r8
80009002:	f2 0a 18 00 	cp.b	r10,r9
80009006:	c5 90       	breq	800090b8 <__avr32_udiv64+0x254>
80009008:	30 18       	mov	r8,1
8000900a:	c5 98       	rjmp	800090bc <__avr32_udiv64+0x258>
8000900c:	f0 09 09 46 	lsl	r6,r8,r9
80009010:	f2 03 11 20 	rsub	r3,r9,32
80009014:	fc 09 09 4e 	lsl	lr,lr,r9
80009018:	f0 03 0a 48 	lsr	r8,r8,r3
8000901c:	f6 09 09 4c 	lsl	r12,r11,r9
80009020:	f4 03 0a 42 	lsr	r2,r10,r3
80009024:	ef 46 ff f4 	st.w	r7[-12],r6
80009028:	f6 03 0a 43 	lsr	r3,r11,r3
8000902c:	18 42       	or	r2,r12
8000902e:	f1 ee 10 0c 	or	r12,r8,lr
80009032:	f8 01 16 10 	lsr	r1,r12,0x10
80009036:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000903a:	e6 01 0d 04 	divu	r4,r3,r1
8000903e:	e4 03 16 10 	lsr	r3,r2,0x10
80009042:	08 9e       	mov	lr,r4
80009044:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80009048:	e8 06 02 48 	mul	r8,r4,r6
8000904c:	10 33       	cp.w	r3,r8
8000904e:	c0 a2       	brcc	80009062 <__avr32_udiv64+0x1fe>
80009050:	20 1e       	sub	lr,1
80009052:	18 03       	add	r3,r12
80009054:	18 33       	cp.w	r3,r12
80009056:	c0 63       	brcs	80009062 <__avr32_udiv64+0x1fe>
80009058:	10 33       	cp.w	r3,r8
8000905a:	f7 be 03 01 	sublo	lr,1
8000905e:	e7 dc e3 03 	addcs	r3,r3,r12
80009062:	10 13       	sub	r3,r8
80009064:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80009068:	e6 01 0d 00 	divu	r0,r3,r1
8000906c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80009070:	00 98       	mov	r8,r0
80009072:	e0 06 02 46 	mul	r6,r0,r6
80009076:	0c 3b       	cp.w	r11,r6
80009078:	c0 a2       	brcc	8000908c <__avr32_udiv64+0x228>
8000907a:	20 18       	sub	r8,1
8000907c:	18 0b       	add	r11,r12
8000907e:	18 3b       	cp.w	r11,r12
80009080:	c0 63       	brcs	8000908c <__avr32_udiv64+0x228>
80009082:	0c 3b       	cp.w	r11,r6
80009084:	f7 dc e3 0b 	addcs	r11,r11,r12
80009088:	f7 b8 03 01 	sublo	r8,1
8000908c:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80009090:	ee f4 ff f4 	ld.w	r4,r7[-12]
80009094:	0c 1b       	sub	r11,r6
80009096:	f0 04 06 42 	mulu.d	r2,r8,r4
8000909a:	06 95       	mov	r5,r3
8000909c:	16 35       	cp.w	r5,r11
8000909e:	e0 8b 00 0a 	brhi	800090b2 <__avr32_udiv64+0x24e>
800090a2:	5f 0b       	sreq	r11
800090a4:	f4 09 09 49 	lsl	r9,r10,r9
800090a8:	12 32       	cp.w	r2,r9
800090aa:	5f b9       	srhi	r9
800090ac:	f7 e9 00 09 	and	r9,r11,r9
800090b0:	c0 60       	breq	800090bc <__avr32_udiv64+0x258>
800090b2:	20 18       	sub	r8,1
800090b4:	30 09       	mov	r9,0
800090b6:	c0 38       	rjmp	800090bc <__avr32_udiv64+0x258>
800090b8:	30 09       	mov	r9,0
800090ba:	12 98       	mov	r8,r9
800090bc:	10 9a       	mov	r10,r8
800090be:	12 93       	mov	r3,r9
800090c0:	10 92       	mov	r2,r8
800090c2:	12 9b       	mov	r11,r9
800090c4:	2f dd       	sub	sp,-12
800090c6:	d8 32       	popm	r0-r7,pc

800090c8 <__avr32_umod64>:
800090c8:	d4 31       	pushm	r0-r7,lr
800090ca:	1a 97       	mov	r7,sp
800090cc:	20 3d       	sub	sp,12
800090ce:	10 9c       	mov	r12,r8
800090d0:	12 95       	mov	r5,r9
800090d2:	14 9e       	mov	lr,r10
800090d4:	16 91       	mov	r1,r11
800090d6:	16 96       	mov	r6,r11
800090d8:	58 09       	cp.w	r9,0
800090da:	e0 81 00 81 	brne	800091dc <__avr32_umod64+0x114>
800090de:	16 38       	cp.w	r8,r11
800090e0:	e0 88 00 12 	brls	80009104 <__avr32_umod64+0x3c>
800090e4:	f0 08 12 00 	clz	r8,r8
800090e8:	c4 e0       	breq	80009184 <__avr32_umod64+0xbc>
800090ea:	f6 08 09 46 	lsl	r6,r11,r8
800090ee:	f8 08 09 4c 	lsl	r12,r12,r8
800090f2:	f0 0b 11 20 	rsub	r11,r8,32
800090f6:	f4 08 09 4e 	lsl	lr,r10,r8
800090fa:	f4 0b 0a 4b 	lsr	r11,r10,r11
800090fe:	f7 e6 10 06 	or	r6,r11,r6
80009102:	c4 18       	rjmp	80009184 <__avr32_umod64+0xbc>
80009104:	58 08       	cp.w	r8,0
80009106:	c0 51       	brne	80009110 <__avr32_umod64+0x48>
80009108:	30 19       	mov	r9,1
8000910a:	f2 08 0d 08 	divu	r8,r9,r8
8000910e:	10 9c       	mov	r12,r8
80009110:	f8 08 12 00 	clz	r8,r12
80009114:	c0 31       	brne	8000911a <__avr32_umod64+0x52>
80009116:	18 16       	sub	r6,r12
80009118:	c3 68       	rjmp	80009184 <__avr32_umod64+0xbc>
8000911a:	f0 03 11 20 	rsub	r3,r8,32
8000911e:	f4 03 0a 4b 	lsr	r11,r10,r3
80009122:	f8 08 09 4c 	lsl	r12,r12,r8
80009126:	ec 08 09 49 	lsl	r9,r6,r8
8000912a:	ec 03 0a 43 	lsr	r3,r6,r3
8000912e:	f7 e9 10 09 	or	r9,r11,r9
80009132:	f8 05 16 10 	lsr	r5,r12,0x10
80009136:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000913a:	e6 05 0d 02 	divu	r2,r3,r5
8000913e:	f2 0e 16 10 	lsr	lr,r9,0x10
80009142:	ec 02 02 4b 	mul	r11,r6,r2
80009146:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000914a:	16 3e       	cp.w	lr,r11
8000914c:	c0 72       	brcc	8000915a <__avr32_umod64+0x92>
8000914e:	18 0e       	add	lr,r12
80009150:	18 3e       	cp.w	lr,r12
80009152:	c0 43       	brcs	8000915a <__avr32_umod64+0x92>
80009154:	16 3e       	cp.w	lr,r11
80009156:	fd dc e3 0e 	addcs	lr,lr,r12
8000915a:	fc 0b 01 03 	sub	r3,lr,r11
8000915e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009162:	e6 05 0d 02 	divu	r2,r3,r5
80009166:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000916a:	a5 36       	mul	r6,r2
8000916c:	0c 39       	cp.w	r9,r6
8000916e:	c0 72       	brcc	8000917c <__avr32_umod64+0xb4>
80009170:	18 09       	add	r9,r12
80009172:	18 39       	cp.w	r9,r12
80009174:	c0 43       	brcs	8000917c <__avr32_umod64+0xb4>
80009176:	0c 39       	cp.w	r9,r6
80009178:	f3 dc e3 09 	addcs	r9,r9,r12
8000917c:	f2 06 01 06 	sub	r6,r9,r6
80009180:	f4 08 09 4e 	lsl	lr,r10,r8
80009184:	f8 0a 16 10 	lsr	r10,r12,0x10
80009188:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000918c:	ec 0a 0d 02 	divu	r2,r6,r10
80009190:	fc 09 16 10 	lsr	r9,lr,0x10
80009194:	ea 02 02 4b 	mul	r11,r5,r2
80009198:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000919c:	16 39       	cp.w	r9,r11
8000919e:	c0 72       	brcc	800091ac <__avr32_umod64+0xe4>
800091a0:	18 09       	add	r9,r12
800091a2:	18 39       	cp.w	r9,r12
800091a4:	c0 43       	brcs	800091ac <__avr32_umod64+0xe4>
800091a6:	16 39       	cp.w	r9,r11
800091a8:	f3 dc e3 09 	addcs	r9,r9,r12
800091ac:	f2 0b 01 0b 	sub	r11,r9,r11
800091b0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800091b4:	f6 0a 0d 0a 	divu	r10,r11,r10
800091b8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
800091bc:	ea 0a 02 4a 	mul	r10,r5,r10
800091c0:	14 3e       	cp.w	lr,r10
800091c2:	c0 72       	brcc	800091d0 <__avr32_umod64+0x108>
800091c4:	18 0e       	add	lr,r12
800091c6:	18 3e       	cp.w	lr,r12
800091c8:	c0 43       	brcs	800091d0 <__avr32_umod64+0x108>
800091ca:	14 3e       	cp.w	lr,r10
800091cc:	fd dc e3 0e 	addcs	lr,lr,r12
800091d0:	fc 0a 01 0a 	sub	r10,lr,r10
800091d4:	30 0b       	mov	r11,0
800091d6:	f4 08 0a 4a 	lsr	r10,r10,r8
800091da:	c7 b8       	rjmp	800092d0 <__avr32_umod64+0x208>
800091dc:	16 39       	cp.w	r9,r11
800091de:	e0 8b 00 79 	brhi	800092d0 <__avr32_umod64+0x208>
800091e2:	f2 09 12 00 	clz	r9,r9
800091e6:	c1 21       	brne	8000920a <__avr32_umod64+0x142>
800091e8:	10 3a       	cp.w	r10,r8
800091ea:	5f 2b       	srhs	r11
800091ec:	0a 31       	cp.w	r1,r5
800091ee:	5f ba       	srhi	r10
800091f0:	f7 ea 10 0a 	or	r10,r11,r10
800091f4:	f2 0a 18 00 	cp.b	r10,r9
800091f8:	c0 60       	breq	80009204 <__avr32_umod64+0x13c>
800091fa:	fc 08 01 0c 	sub	r12,lr,r8
800091fe:	e2 05 01 46 	sbc	r6,r1,r5
80009202:	18 9e       	mov	lr,r12
80009204:	0c 9b       	mov	r11,r6
80009206:	1c 9a       	mov	r10,lr
80009208:	c6 48       	rjmp	800092d0 <__avr32_umod64+0x208>
8000920a:	ea 09 09 4c 	lsl	r12,r5,r9
8000920e:	f2 06 11 20 	rsub	r6,r9,32
80009212:	f6 09 09 4b 	lsl	r11,r11,r9
80009216:	f0 09 09 42 	lsl	r2,r8,r9
8000921a:	ef 46 ff f4 	st.w	r7[-12],r6
8000921e:	f0 06 0a 48 	lsr	r8,r8,r6
80009222:	18 48       	or	r8,r12
80009224:	e2 06 0a 4c 	lsr	r12,r1,r6
80009228:	f4 09 09 43 	lsl	r3,r10,r9
8000922c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009230:	f4 06 0a 4a 	lsr	r10,r10,r6
80009234:	16 4a       	or	r10,r11
80009236:	f0 0b 16 10 	lsr	r11,r8,0x10
8000923a:	f8 0b 0d 04 	divu	r4,r12,r11
8000923e:	f4 0c 16 10 	lsr	r12,r10,0x10
80009242:	08 91       	mov	r1,r4
80009244:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009248:	e8 0e 02 46 	mul	r6,r4,lr
8000924c:	0c 3c       	cp.w	r12,r6
8000924e:	c0 a2       	brcc	80009262 <__avr32_umod64+0x19a>
80009250:	20 11       	sub	r1,1
80009252:	10 0c       	add	r12,r8
80009254:	10 3c       	cp.w	r12,r8
80009256:	c0 63       	brcs	80009262 <__avr32_umod64+0x19a>
80009258:	0c 3c       	cp.w	r12,r6
8000925a:	f7 b1 03 01 	sublo	r1,1
8000925e:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009262:	0c 1c       	sub	r12,r6
80009264:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009268:	f8 0b 0d 04 	divu	r4,r12,r11
8000926c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009270:	08 96       	mov	r6,r4
80009272:	e8 0e 02 4e 	mul	lr,r4,lr
80009276:	1c 3b       	cp.w	r11,lr
80009278:	c0 a2       	brcc	8000928c <__avr32_umod64+0x1c4>
8000927a:	20 16       	sub	r6,1
8000927c:	10 0b       	add	r11,r8
8000927e:	10 3b       	cp.w	r11,r8
80009280:	c0 63       	brcs	8000928c <__avr32_umod64+0x1c4>
80009282:	1c 3b       	cp.w	r11,lr
80009284:	f7 b6 03 01 	sublo	r6,1
80009288:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000928c:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009290:	1c 1b       	sub	r11,lr
80009292:	e2 02 06 40 	mulu.d	r0,r1,r2
80009296:	00 9e       	mov	lr,r0
80009298:	02 9c       	mov	r12,r1
8000929a:	16 3c       	cp.w	r12,r11
8000929c:	e0 8b 00 08 	brhi	800092ac <__avr32_umod64+0x1e4>
800092a0:	5f 06       	sreq	r6
800092a2:	06 30       	cp.w	r0,r3
800092a4:	5f ba       	srhi	r10
800092a6:	ed ea 00 0a 	and	r10,r6,r10
800092aa:	c0 60       	breq	800092b6 <__avr32_umod64+0x1ee>
800092ac:	fc 02 01 04 	sub	r4,lr,r2
800092b0:	f8 08 01 4c 	sbc	r12,r12,r8
800092b4:	08 9e       	mov	lr,r4
800092b6:	e6 0e 01 0a 	sub	r10,r3,lr
800092ba:	f6 0c 01 4c 	sbc	r12,r11,r12
800092be:	ee f1 ff f4 	ld.w	r1,r7[-12]
800092c2:	f8 09 0a 4b 	lsr	r11,r12,r9
800092c6:	f4 09 0a 4a 	lsr	r10,r10,r9
800092ca:	f8 01 09 4c 	lsl	r12,r12,r1
800092ce:	18 4a       	or	r10,r12
800092d0:	2f dd       	sub	sp,-12
800092d2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009400:	c0 08       	rjmp	80009400 <_evba>
	...

80009404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009404:	c0 08       	rjmp	80009404 <_handle_TLB_Multiple_Hit>
	...

80009408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009408:	c0 08       	rjmp	80009408 <_handle_Bus_Error_Data_Fetch>
	...

8000940c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000940c:	c0 08       	rjmp	8000940c <_handle_Bus_Error_Instruction_Fetch>
	...

80009410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009410:	c0 08       	rjmp	80009410 <_handle_NMI>
	...

80009414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009414:	c0 08       	rjmp	80009414 <_handle_Instruction_Address>
	...

80009418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009418:	c0 08       	rjmp	80009418 <_handle_ITLB_Protection>
	...

8000941c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000941c:	c0 08       	rjmp	8000941c <_handle_Breakpoint>
	...

80009420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009420:	c0 08       	rjmp	80009420 <_handle_Illegal_Opcode>
	...

80009424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009424:	c0 08       	rjmp	80009424 <_handle_Unimplemented_Instruction>
	...

80009428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009428:	c0 08       	rjmp	80009428 <_handle_Privilege_Violation>
	...

8000942c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000942c:	c0 08       	rjmp	8000942c <_handle_Floating_Point>
	...

80009430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009430:	c0 08       	rjmp	80009430 <_handle_Coprocessor_Absent>
	...

80009434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009434:	c0 08       	rjmp	80009434 <_handle_Data_Address_Read>
	...

80009438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009438:	c0 08       	rjmp	80009438 <_handle_Data_Address_Write>
	...

8000943c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000943c:	c0 08       	rjmp	8000943c <_handle_DTLB_Protection_Read>
	...

80009440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009440:	c0 08       	rjmp	80009440 <_handle_DTLB_Protection_Write>
	...

80009444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009444:	c0 08       	rjmp	80009444 <_handle_DTLB_Modified>
	...

80009450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009450:	c0 08       	rjmp	80009450 <_handle_ITLB_Miss>
	...

80009460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009460:	c0 08       	rjmp	80009460 <_handle_DTLB_Miss_Read>
	...

80009470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009470:	c0 08       	rjmp	80009470 <_handle_DTLB_Miss_Write>
	...

80009500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009500:	c0 08       	rjmp	80009500 <_handle_Supervisor_Call>
80009502:	d7 03       	nop

80009504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009504:	30 0c       	mov	r12,0
80009506:	fe b0 c9 9b 	rcall	8000283c <_get_interrupt_handler>
8000950a:	58 0c       	cp.w	r12,0
8000950c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009510:	d6 03       	rete

80009512 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009512:	30 1c       	mov	r12,1
80009514:	fe b0 c9 94 	rcall	8000283c <_get_interrupt_handler>
80009518:	58 0c       	cp.w	r12,0
8000951a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000951e:	d6 03       	rete

80009520 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009520:	30 2c       	mov	r12,2
80009522:	fe b0 c9 8d 	rcall	8000283c <_get_interrupt_handler>
80009526:	58 0c       	cp.w	r12,0
80009528:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000952c:	d6 03       	rete

8000952e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000952e:	30 3c       	mov	r12,3
80009530:	fe b0 c9 86 	rcall	8000283c <_get_interrupt_handler>
80009534:	58 0c       	cp.w	r12,0
80009536:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000953a:	d6 03       	rete
8000953c:	d7 03       	nop
8000953e:	d7 03       	nop
80009540:	d7 03       	nop
80009542:	d7 03       	nop
80009544:	d7 03       	nop
80009546:	d7 03       	nop
80009548:	d7 03       	nop
8000954a:	d7 03       	nop
8000954c:	d7 03       	nop
8000954e:	d7 03       	nop
80009550:	d7 03       	nop
80009552:	d7 03       	nop
80009554:	d7 03       	nop
80009556:	d7 03       	nop
80009558:	d7 03       	nop
8000955a:	d7 03       	nop
8000955c:	d7 03       	nop
8000955e:	d7 03       	nop
80009560:	d7 03       	nop
80009562:	d7 03       	nop
80009564:	d7 03       	nop
80009566:	d7 03       	nop
80009568:	d7 03       	nop
8000956a:	d7 03       	nop
8000956c:	d7 03       	nop
8000956e:	d7 03       	nop
80009570:	d7 03       	nop
80009572:	d7 03       	nop
80009574:	d7 03       	nop
80009576:	d7 03       	nop
80009578:	d7 03       	nop
8000957a:	d7 03       	nop
8000957c:	d7 03       	nop
8000957e:	d7 03       	nop
80009580:	d7 03       	nop
80009582:	d7 03       	nop
80009584:	d7 03       	nop
80009586:	d7 03       	nop
80009588:	d7 03       	nop
8000958a:	d7 03       	nop
8000958c:	d7 03       	nop
8000958e:	d7 03       	nop
80009590:	d7 03       	nop
80009592:	d7 03       	nop
80009594:	d7 03       	nop
80009596:	d7 03       	nop
80009598:	d7 03       	nop
8000959a:	d7 03       	nop
8000959c:	d7 03       	nop
8000959e:	d7 03       	nop
800095a0:	d7 03       	nop
800095a2:	d7 03       	nop
800095a4:	d7 03       	nop
800095a6:	d7 03       	nop
800095a8:	d7 03       	nop
800095aa:	d7 03       	nop
800095ac:	d7 03       	nop
800095ae:	d7 03       	nop
800095b0:	d7 03       	nop
800095b2:	d7 03       	nop
800095b4:	d7 03       	nop
800095b6:	d7 03       	nop
800095b8:	d7 03       	nop
800095ba:	d7 03       	nop
800095bc:	d7 03       	nop
800095be:	d7 03       	nop
800095c0:	d7 03       	nop
800095c2:	d7 03       	nop
800095c4:	d7 03       	nop
800095c6:	d7 03       	nop
800095c8:	d7 03       	nop
800095ca:	d7 03       	nop
800095cc:	d7 03       	nop
800095ce:	d7 03       	nop
800095d0:	d7 03       	nop
800095d2:	d7 03       	nop
800095d4:	d7 03       	nop
800095d6:	d7 03       	nop
800095d8:	d7 03       	nop
800095da:	d7 03       	nop
800095dc:	d7 03       	nop
800095de:	d7 03       	nop
800095e0:	d7 03       	nop
800095e2:	d7 03       	nop
800095e4:	d7 03       	nop
800095e6:	d7 03       	nop
800095e8:	d7 03       	nop
800095ea:	d7 03       	nop
800095ec:	d7 03       	nop
800095ee:	d7 03       	nop
800095f0:	d7 03       	nop
800095f2:	d7 03       	nop
800095f4:	d7 03       	nop
800095f6:	d7 03       	nop
800095f8:	d7 03       	nop
800095fa:	d7 03       	nop
800095fc:	d7 03       	nop
800095fe:	d7 03       	nop
