

================================================================
== Vivado HLS Report for 'image_processor'
================================================================
* Date:           Fri Oct 11 15:48:51 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |                                           |                                |    Latency    |    Interval   | Pipeline|
        |                  Instance                 |             Module             | min |   max   | min |   max   |   Type  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+
        |call_ret_init_fu_325                       |init                            |    0|        0|    0|        0|   none  |
        |call_ret1_init_1_fu_333                    |init_1                          |    0|        0|    0|        0|   none  |
        |call_ret2_init_2_fu_339                    |init_2                          |    0|        0|    0|        0|   none  |
        |call_ret3_init_3_fu_345                    |init_3                          |    0|        0|    0|        0|   none  |
        |grp_AXIvideo2Mat_32_1080_1920_16_s_fu_279  |AXIvideo2Mat_32_1080_1920_16_s  |    ?|        ?|    ?|        ?|   none  |
        |grp_CvtColor_0_16_16_1080_1920_s_fu_267    |CvtColor_0_16_16_1080_1920_s    |    1|  2083321|    1|  2083321|   none  |
        |grp_Sobel_fu_255                           |Sobel                           |   79|  2085494|   79|  2085494|   none  |
        |grp_Erode_16_16_1080_1920_s_fu_243         |Erode_16_16_1080_1920_s         |    ?|        ?|    ?|        ?|   none  |
        |grp_Mat2AXIvideo_32_1080_1920_16_s_fu_302  |Mat2AXIvideo_32_1080_1920_16_s  |    1|  2076841|    1|  2076841|   none  |
        +-------------------------------------------+--------------------------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     10|
|FIFO             |        0|      -|     110|    480|
|Instance         |       18|      3|    3516|   5122|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      24|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       18|      3|    3650|   5612|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      1|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |             Instance            |             Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |AXIvideo2Mat_32_1080_1920_16_U0  |AXIvideo2Mat_32_1080_1920_16_s  |        0|      0|   180|   220|
    |CvtColor_0_16_16_1080_1920_U0    |CvtColor_0_16_16_1080_1920_s    |        0|      3|   254|   172|
    |Erode_16_16_1080_1920_U0         |Erode_16_16_1080_1920_s         |        9|      0|  1561|  2530|
    |Mat2AXIvideo_32_1080_1920_16_U0  |Mat2AXIvideo_32_1080_1920_16_s  |        0|      0|    57|   111|
    |Sobel_U0                         |Sobel                           |        9|      0|  1336|  1961|
    |init_U0                          |init                            |        0|      0|    50|    50|
    |init_1_U0                        |init_1                          |        0|      0|    26|    26|
    |init_2_U0                        |init_2                          |        0|      0|    26|    26|
    |init_3_U0                        |init_3                          |        0|      0|    26|    26|
    +---------------------------------+--------------------------------+---------+-------+------+------+
    |Total                            |                                |       18|      3|  3516|  5122|
    +---------------------------------+--------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V           |        0|  5|  24|     2|   12|       24|
    |img_0_cols_V_channel   |        0|  5|  24|     2|   12|       24|
    |img_0_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_1_V  |        0|  5|  20|     1|    8|        8|
    |img_0_data_stream_2_V  |        0|  5|  20|     1|    8|        8|
    |img_0_rows_V           |        0|  5|  24|     2|   12|       24|
    |img_0_rows_V_channel   |        0|  5|  24|     2|   12|       24|
    |img_1_cols_V           |        0|  5|  24|     2|   12|       24|
    |img_1_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_1_V  |        0|  5|  20|     1|    8|        8|
    |img_1_data_stream_2_V  |        0|  5|  20|     1|    8|        8|
    |img_1_rows_V           |        0|  5|  24|     2|   12|       24|
    |img_2_cols_V           |        0|  5|  24|     2|   12|       24|
    |img_2_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_1_V  |        0|  5|  20|     1|    8|        8|
    |img_2_data_stream_2_V  |        0|  5|  20|     1|    8|        8|
    |img_2_rows_V           |        0|  5|  24|     2|   12|       24|
    |img_3_cols_V           |        0|  5|  24|     2|   12|       24|
    |img_3_data_stream_0_V  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_1_V  |        0|  5|  20|     1|    8|        8|
    |img_3_data_stream_2_V  |        0|  5|  20|     1|    8|        8|
    |img_3_rows_V           |        0|  5|  24|     2|   12|       24|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0|110| 480|    32|  216|      336|
    +-----------------------+---------+---+----+------+-----+---------+

    * Shift register: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |CvtColor_0_16_16_1080_1920_U0_ap_start    |    and   |      0|  0|   2|           1|           1|
    |Erode_16_16_1080_1920_U0_ap_start         |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_32_1080_1920_16_U0_ap_start  |    and   |      0|  0|   2|           1|           1|
    |Sobel_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  10|           5|           5|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_AXIvideo2Mat_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_CvtColor_0_16_16_1080_1920_U0          |  1|    1|          0|
    |ap_reg_procdone_Erode_16_16_1080_1920_U0               |  1|    1|          0|
    |ap_reg_procdone_Mat2AXIvideo_32_1080_1920_16_U0        |  1|    1|          0|
    |ap_reg_procdone_Sobel_U0                               |  1|    1|          0|
    |ap_reg_procdone_init_1_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_2_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_3_U0                              |  1|    1|          0|
    |ap_reg_procdone_init_U0                                |  1|    1|          0|
    |ap_reg_ready_AXIvideo2Mat_32_1080_1920_16_U0_ap_ready  |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_channel_full_n               |  1|    1|          0|
    |ap_reg_ready_img_0_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_channel_full_n               |  1|    1|          0|
    |ap_reg_ready_img_0_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_1_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_2_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_cols_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_img_3_rows_V_full_n                       |  1|    1|          0|
    |ap_reg_ready_init_1_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_2_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_3_U0_ap_ready                        |  1|    1|          0|
    |ap_reg_ready_init_U0_ap_ready                          |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  | 24|   24|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|input_V_data_V_dout     |  in |   32|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_empty_n  |  in |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_data_V_read     | out |    1|   ap_fifo  |  input_V_data_V |    pointer   |
|input_V_keep_V_dout     |  in |    4|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_keep_V_read     | out |    1|   ap_fifo  |  input_V_keep_V |    pointer   |
|input_V_strb_V_dout     |  in |    4|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_strb_V_read     | out |    1|   ap_fifo  |  input_V_strb_V |    pointer   |
|input_V_user_V_dout     |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_empty_n  |  in |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_user_V_read     | out |    1|   ap_fifo  |  input_V_user_V |    pointer   |
|input_V_last_V_dout     |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_empty_n  |  in |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_last_V_read     | out |    1|   ap_fifo  |  input_V_last_V |    pointer   |
|input_V_id_V_dout       |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_empty_n    |  in |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_id_V_read       | out |    1|   ap_fifo  |   input_V_id_V  |    pointer   |
|input_V_dest_V_dout     |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|input_V_dest_V_read     | out |    1|   ap_fifo  |  input_V_dest_V |    pointer   |
|output_V_data_V_din     | out |   32|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_full_n  |  in |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_data_V_write   | out |    1|   ap_fifo  | output_V_data_V |    pointer   |
|output_V_keep_V_din     | out |    4|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_full_n  |  in |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_keep_V_write   | out |    1|   ap_fifo  | output_V_keep_V |    pointer   |
|output_V_strb_V_din     | out |    4|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_full_n  |  in |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_strb_V_write   | out |    1|   ap_fifo  | output_V_strb_V |    pointer   |
|output_V_user_V_din     | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_full_n  |  in |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_user_V_write   | out |    1|   ap_fifo  | output_V_user_V |    pointer   |
|output_V_last_V_din     | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_full_n  |  in |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_last_V_write   | out |    1|   ap_fifo  | output_V_last_V |    pointer   |
|output_V_id_V_din       | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_full_n    |  in |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_id_V_write     | out |    1|   ap_fifo  |  output_V_id_V  |    pointer   |
|output_V_dest_V_din     | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_full_n  |  in |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|output_V_dest_V_write   | out |    1|   ap_fifo  | output_V_dest_V |    pointer   |
|rows                    |  in |   32|  ap_stable |       rows      |    scalar    |
|cols                    |  in |   32|  ap_stable |       cols      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_start                |  in |    1| ap_ctrl_hs | image_processor | return value |
|ap_done                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | image_processor | return value |
|ap_ready                | out |    1| ap_ctrl_hs | image_processor | return value |
+------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: cols_read [1/1] 0.00ns
entry:15  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) ; <i32> [#uses=4]

ST_1: rows_read [1/1] 0.00ns
entry:16  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) ; <i32> [#uses=4]

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
entry:17  %img_0_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_0_data_stream_1_V [1/1] 0.00ns
entry:20  %img_0_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_0_data_stream_2_V [1/1] 0.00ns
entry:23  %img_0_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
entry:26  %img_1_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_1_V [1/1] 0.00ns
entry:29  %img_1_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_1_data_stream_2_V [1/1] 0.00ns
entry:32  %img_1_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_2_data_stream_0_V [1/1] 0.00ns
entry:35  %img_2_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_2_data_stream_1_V [1/1] 0.00ns
entry:38  %img_2_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_2_data_stream_2_V [1/1] 0.00ns
entry:41  %img_2_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_3_data_stream_0_V [1/1] 0.00ns
entry:44  %img_3_data_stream_0_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_3_data_stream_1_V [1/1] 0.00ns
entry:47  %img_3_data_stream_1_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: img_3_data_stream_2_V [1/1] 0.00ns
entry:50  %img_3_data_stream_2_V = alloca i8, align 1     ; <i8*> [#uses=5]

ST_1: call_ret [1/1] 0.00ns
entry:60  %call_ret = call fastcc %"hls::Mat<1080, 1920, 16>::init_ret" @init(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init_ret"> [#uses=4]

ST_1: img_0_rows_V [1/1] 0.00ns
entry:61  %img_0_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 0 ; <i12> [#uses=1]

ST_1: img_0_rows_V_channel [1/1] 0.00ns
entry:62  %img_0_rows_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 1 ; <i12> [#uses=1]

ST_1: img_0_cols_V [1/1] 0.00ns
entry:63  %img_0_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 2 ; <i12> [#uses=1]

ST_1: img_0_cols_V_channel [1/1] 0.00ns
entry:64  %img_0_cols_V_channel = extractvalue %"hls::Mat<1080, 1920, 16>::init_ret" %call_ret, 3 ; <i12> [#uses=1]

ST_1: stg_30 [2/2] 0.00ns
entry:74  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_31 [1/2] 0.00ns
entry:74  call fastcc void @"AXIvideo2Mat<32,1080,1920,16>"(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, i12 %img_0_rows_V, i12 %img_0_cols_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: stg_32 [2/2] 0.00ns
entry:75  call fastcc void @"CvtColor<0,16,16,1080,1920>"(i12 %img_0_rows_V_channel, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: stg_33 [1/2] 0.00ns
entry:75  call fastcc void @"CvtColor<0,16,16,1080,1920>"(i12 %img_0_rows_V_channel, i12 %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)


 <State 5>: 0.00ns
ST_5: call_ret1 [1/1] 0.00ns
entry:65  %call_ret1 = call fastcc %"hls::Mat<1080, 1920, 16>::init.1_ret" @init.1(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init.1_ret"> [#uses=2]

ST_5: img_1_rows_V [1/1] 0.00ns
entry:66  %img_1_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret1, 0 ; <i12> [#uses=1]

ST_5: img_1_cols_V [1/1] 0.00ns
entry:67  %img_1_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret1, 1 ; <i12> [#uses=1]

ST_5: call_ret2 [1/1] 0.00ns
entry:68  %call_ret2 = call fastcc %"hls::Mat<1080, 1920, 16>::init.1_ret" @init.2(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init.1_ret"> [#uses=2]

ST_5: img_2_rows_V [1/1] 0.00ns
entry:69  %img_2_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret2, 0 ; <i12> [#uses=1]

ST_5: img_2_cols_V [1/1] 0.00ns
entry:70  %img_2_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret2, 1 ; <i12> [#uses=1]

ST_5: call_ret3 [1/1] 0.00ns
entry:71  %call_ret3 = call fastcc %"hls::Mat<1080, 1920, 16>::init.1_ret" @init.3(i32 %rows_read, i32 %cols_read) ; <%"hls::Mat<1080, 1920, 16>::init.1_ret"> [#uses=2]

ST_5: img_3_rows_V [1/1] 0.00ns
entry:72  %img_3_rows_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret3, 0 ; <i12> [#uses=1]

ST_5: img_3_cols_V [1/1] 0.00ns
entry:73  %img_3_cols_V = extractvalue %"hls::Mat<1080, 1920, 16>::init.1_ret" %call_ret3, 1 ; <i12> [#uses=1]

ST_5: stg_43 [2/2] 0.00ns
entry:76  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 6>: 0.00ns
ST_6: stg_44 [1/2] 0.00ns
entry:76  call fastcc void @Sobel(i12 %img_1_rows_V, i12 %img_1_cols_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V)


 <State 7>: 0.00ns
ST_7: stg_45 [2/2] 0.00ns
entry:77  call fastcc void @"Erode<16,16,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 8>: 0.00ns
ST_8: stg_46 [1/2] 0.00ns
entry:77  call fastcc void @"Erode<16,16,1080,1920>"(i12 %img_2_rows_V, i12 %img_2_cols_V, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_2_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V)


 <State 9>: 1.89ns
ST_9: stg_47 [2/2] 1.89ns
entry:78  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)


 <State 10>: 0.00ns
ST_10: stg_48 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str20) nounwind

ST_10: empty [1/1] 0.00ns
entry:1  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_dest_V, [8 x i8]* @str77, i32 0, i32 0, [8 x i8]* @str77) ; <i32> [#uses=0]

ST_10: empty_38 [1/1] 0.00ns
entry:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_id_V, [8 x i8]* @str76, i32 0, i32 0, [8 x i8]* @str76) ; <i32> [#uses=0]

ST_10: empty_39 [1/1] 0.00ns
entry:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_last_V, [8 x i8]* @str75, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_10: empty_40 [1/1] 0.00ns
entry:4  %empty_40 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %output_V_user_V, [8 x i8]* @str74, i32 0, i32 0, [8 x i8]* @str74) ; <i32> [#uses=0]

ST_10: empty_41 [1/1] 0.00ns
entry:5  %empty_41 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_strb_V, [8 x i8]* @str73, i32 0, i32 0, [8 x i8]* @str73) ; <i32> [#uses=0]

ST_10: empty_42 [1/1] 0.00ns
entry:6  %empty_42 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %output_V_keep_V, [8 x i8]* @str72, i32 0, i32 0, [8 x i8]* @str72) ; <i32> [#uses=0]

ST_10: empty_43 [1/1] 0.00ns
entry:7  %empty_43 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %output_V_data_V, [8 x i8]* @str71, i32 0, i32 0, [8 x i8]* @str71) ; <i32> [#uses=0]

ST_10: empty_44 [1/1] 0.00ns
entry:8  %empty_44 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_dest_V, [8 x i8]* @str70, i32 0, i32 0, [8 x i8]* @str70) ; <i32> [#uses=0]

ST_10: empty_45 [1/1] 0.00ns
entry:9  %empty_45 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_id_V, [8 x i8]* @str69, i32 0, i32 0, [8 x i8]* @str69) ; <i32> [#uses=0]

ST_10: empty_46 [1/1] 0.00ns
entry:10  %empty_46 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_last_V, [8 x i8]* @str68, i32 0, i32 0, [8 x i8]* @str68) ; <i32> [#uses=0]

ST_10: empty_47 [1/1] 0.00ns
entry:11  %empty_47 = call i32 (...)* @_ssdm_op_SpecFifo(i1* %input_V_user_V, [8 x i8]* @str67, i32 0, i32 0, [8 x i8]* @str67) ; <i32> [#uses=0]

ST_10: empty_48 [1/1] 0.00ns
entry:12  %empty_48 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_strb_V, [8 x i8]* @str66, i32 0, i32 0, [8 x i8]* @str66) ; <i32> [#uses=0]

ST_10: empty_49 [1/1] 0.00ns
entry:13  %empty_49 = call i32 (...)* @_ssdm_op_SpecFifo(i4* %input_V_keep_V, [8 x i8]* @str65, i32 0, i32 0, [8 x i8]* @str65) ; <i32> [#uses=0]

ST_10: empty_50 [1/1] 0.00ns
entry:14  %empty_50 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %input_V_data_V, [8 x i8]* @str, i32 0, i32 0, [8 x i8]* @str) ; <i32> [#uses=0]

ST_10: empty_51 [1/1] 0.00ns
entry:18  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str135, i32 1, [1 x i8]* @str136, [1 x i8]* @str136, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V) ; <i32> [#uses=0]

ST_10: empty_52 [1/1] 0.00ns
entry:19  %empty_52 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_0_V, [8 x i8]* @str137, i32 0, i32 0, [8 x i8]* @str137) ; <i32> [#uses=0]

ST_10: empty_53 [1/1] 0.00ns
entry:21  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str138, i32 1, [1 x i8]* @str139, [1 x i8]* @str139, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V) ; <i32> [#uses=0]

ST_10: empty_54 [1/1] 0.00ns
entry:22  %empty_54 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_1_V, [8 x i8]* @str140, i32 0, i32 0, [8 x i8]* @str140) ; <i32> [#uses=0]

ST_10: empty_55 [1/1] 0.00ns
entry:24  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str141, i32 1, [1 x i8]* @str142, [1 x i8]* @str142, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V) ; <i32> [#uses=0]

ST_10: empty_56 [1/1] 0.00ns
entry:25  %empty_56 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_0_data_stream_2_V, [8 x i8]* @str143, i32 0, i32 0, [8 x i8]* @str143) ; <i32> [#uses=0]

ST_10: empty_57 [1/1] 0.00ns
entry:27  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str144, i32 1, [1 x i8]* @str145, [1 x i8]* @str145, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V) ; <i32> [#uses=0]

ST_10: empty_58 [1/1] 0.00ns
entry:28  %empty_58 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_0_V, [8 x i8]* @str146, i32 0, i32 0, [8 x i8]* @str146) ; <i32> [#uses=0]

ST_10: empty_59 [1/1] 0.00ns
entry:30  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str147, i32 1, [1 x i8]* @str148, [1 x i8]* @str148, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V) ; <i32> [#uses=0]

ST_10: empty_60 [1/1] 0.00ns
entry:31  %empty_60 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_1_V, [8 x i8]* @str149, i32 0, i32 0, [8 x i8]* @str149) ; <i32> [#uses=0]

ST_10: empty_61 [1/1] 0.00ns
entry:33  %empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str150, i32 1, [1 x i8]* @str151, [1 x i8]* @str151, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V) ; <i32> [#uses=0]

ST_10: empty_62 [1/1] 0.00ns
entry:34  %empty_62 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_1_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, [8 x i8]* @str152) ; <i32> [#uses=0]

ST_10: empty_63 [1/1] 0.00ns
entry:36  %empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str153, i32 1, [1 x i8]* @str154, [1 x i8]* @str154, i32 1, i32 1, i8* %img_2_data_stream_0_V, i8* %img_2_data_stream_0_V) ; <i32> [#uses=0]

ST_10: empty_64 [1/1] 0.00ns
entry:37  %empty_64 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_0_V, [8 x i8]* @str155, i32 0, i32 0, [8 x i8]* @str155) ; <i32> [#uses=0]

ST_10: empty_65 [1/1] 0.00ns
entry:39  %empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str156, i32 1, [1 x i8]* @str157, [1 x i8]* @str157, i32 1, i32 1, i8* %img_2_data_stream_1_V, i8* %img_2_data_stream_1_V) ; <i32> [#uses=0]

ST_10: empty_66 [1/1] 0.00ns
entry:40  %empty_66 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_1_V, [8 x i8]* @str158, i32 0, i32 0, [8 x i8]* @str158) ; <i32> [#uses=0]

ST_10: empty_67 [1/1] 0.00ns
entry:42  %empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str159, i32 1, [1 x i8]* @str160, [1 x i8]* @str160, i32 1, i32 1, i8* %img_2_data_stream_2_V, i8* %img_2_data_stream_2_V) ; <i32> [#uses=0]

ST_10: empty_68 [1/1] 0.00ns
entry:43  %empty_68 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_2_data_stream_2_V, [8 x i8]* @str161, i32 0, i32 0, [8 x i8]* @str161) ; <i32> [#uses=0]

ST_10: empty_69 [1/1] 0.00ns
entry:45  %empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str162, i32 1, [1 x i8]* @str163, [1 x i8]* @str163, i32 1, i32 1, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_0_V) ; <i32> [#uses=0]

ST_10: empty_70 [1/1] 0.00ns
entry:46  %empty_70 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_0_V, [8 x i8]* @str164, i32 0, i32 0, [8 x i8]* @str164) ; <i32> [#uses=0]

ST_10: empty_71 [1/1] 0.00ns
entry:48  %empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str165, i32 1, [1 x i8]* @str166, [1 x i8]* @str166, i32 1, i32 1, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_1_V) ; <i32> [#uses=0]

ST_10: empty_72 [1/1] 0.00ns
entry:49  %empty_72 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_1_V, [8 x i8]* @str167, i32 0, i32 0, [8 x i8]* @str167) ; <i32> [#uses=0]

ST_10: empty_73 [1/1] 0.00ns
entry:51  %empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str168, i32 1, [1 x i8]* @str169, [1 x i8]* @str169, i32 1, i32 1, i8* %img_3_data_stream_2_V, i8* %img_3_data_stream_2_V) ; <i32> [#uses=0]

ST_10: empty_74 [1/1] 0.00ns
entry:52  %empty_74 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %img_3_data_stream_2_V, [8 x i8]* @str170, i32 0, i32 0, [8 x i8]* @str170) ; <i32> [#uses=0]

ST_10: stg_87 [1/1] 0.00ns
entry:53  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_data_V, i4* %input_V_keep_V, i4* %input_V_strb_V, i1* %input_V_user_V, i1* %input_V_last_V, i1* %input_V_id_V, i1* %input_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str41, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str42)

ST_10: stg_88 [1/1] 0.00ns
entry:54  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str41, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [26 x i8]* @p_str43)

ST_10: stg_89 [1/1] 0.00ns
entry:55  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str20, [10 x i8]* @p_str44, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str45)

ST_10: stg_90 [1/1] 0.00ns
entry:56  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str20, [10 x i8]* @p_str44, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str45)

ST_10: stg_91 [1/1] 0.00ns
entry:57  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str20, [10 x i8]* @p_str44, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str45)

ST_10: stg_92 [1/1] 0.00ns
entry:58  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [10 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str20) nounwind

ST_10: stg_93 [1/1] 0.00ns
entry:59  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [10 x i8]* @p_str46, i32 0, i32 0, [1 x i8]* @p_str20) nounwind

ST_10: stg_94 [1/2] 0.00ns
entry:78  call fastcc void @"Mat2AXIvideo<32,1080,1920,16>"(i12 %img_3_rows_V, i12 %img_3_cols_V, i8* %img_3_data_stream_0_V, i8* %img_3_data_stream_1_V, i8* %img_3_data_stream_2_V, i32* %output_V_data_V, i4* %output_V_keep_V, i4* %output_V_strb_V, i1* %output_V_user_V, i1* %output_V_last_V, i1* %output_V_id_V, i1* %output_V_dest_V)

ST_10: stg_95 [1/1] 0.00ns
entry:79  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x5181330; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_keep_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x6514830; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_strb_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x49fc670; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_user_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x51774b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_last_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4776310; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_id_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x44b73c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_V_dest_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x479f930; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x636acc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x60a1660; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x6582b50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x60b1050; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x6563ad0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x539bd30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x5462a40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5137fc0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x53cfd90; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read             (wireread            ) [ 00111100000]
rows_read             (wireread            ) [ 00111100000]
img_0_data_stream_0_V (alloca              ) [ 01111111111]
img_0_data_stream_1_V (alloca              ) [ 01111111111]
img_0_data_stream_2_V (alloca              ) [ 01111111111]
img_1_data_stream_0_V (alloca              ) [ 00111111111]
img_1_data_stream_1_V (alloca              ) [ 00111111111]
img_1_data_stream_2_V (alloca              ) [ 00111111111]
img_2_data_stream_0_V (alloca              ) [ 00111111111]
img_2_data_stream_1_V (alloca              ) [ 00111111111]
img_2_data_stream_2_V (alloca              ) [ 00111111111]
img_3_data_stream_0_V (alloca              ) [ 00111111111]
img_3_data_stream_1_V (alloca              ) [ 00111111111]
img_3_data_stream_2_V (alloca              ) [ 00111111111]
call_ret              (call                ) [ 00000000000]
img_0_rows_V          (extractvalue        ) [ 00100000000]
img_0_rows_V_channel  (extractvalue        ) [ 00111000000]
img_0_cols_V          (extractvalue        ) [ 00100000000]
img_0_cols_V_channel  (extractvalue        ) [ 00111000000]
stg_31                (call                ) [ 00000000000]
stg_33                (call                ) [ 00000000000]
call_ret1             (call                ) [ 00000000000]
img_1_rows_V          (extractvalue        ) [ 00000010000]
img_1_cols_V          (extractvalue        ) [ 00000010000]
call_ret2             (call                ) [ 00000000000]
img_2_rows_V          (extractvalue        ) [ 00000011100]
img_2_cols_V          (extractvalue        ) [ 00000011100]
call_ret3             (call                ) [ 00000000000]
img_3_rows_V          (extractvalue        ) [ 00000011111]
img_3_cols_V          (extractvalue        ) [ 00000011111]
stg_44                (call                ) [ 00000000000]
stg_46                (call                ) [ 00000000000]
stg_48                (specdataflowpipeline) [ 00000000000]
empty                 (specfifo            ) [ 00000000000]
empty_38              (specfifo            ) [ 00000000000]
empty_39              (specfifo            ) [ 00000000000]
empty_40              (specfifo            ) [ 00000000000]
empty_41              (specfifo            ) [ 00000000000]
empty_42              (specfifo            ) [ 00000000000]
empty_43              (specfifo            ) [ 00000000000]
empty_44              (specfifo            ) [ 00000000000]
empty_45              (specfifo            ) [ 00000000000]
empty_46              (specfifo            ) [ 00000000000]
empty_47              (specfifo            ) [ 00000000000]
empty_48              (specfifo            ) [ 00000000000]
empty_49              (specfifo            ) [ 00000000000]
empty_50              (specfifo            ) [ 00000000000]
empty_51              (specchannel         ) [ 00000000000]
empty_52              (specfifo            ) [ 00000000000]
empty_53              (specchannel         ) [ 00000000000]
empty_54              (specfifo            ) [ 00000000000]
empty_55              (specchannel         ) [ 00000000000]
empty_56              (specfifo            ) [ 00000000000]
empty_57              (specchannel         ) [ 00000000000]
empty_58              (specfifo            ) [ 00000000000]
empty_59              (specchannel         ) [ 00000000000]
empty_60              (specfifo            ) [ 00000000000]
empty_61              (specchannel         ) [ 00000000000]
empty_62              (specfifo            ) [ 00000000000]
empty_63              (specchannel         ) [ 00000000000]
empty_64              (specfifo            ) [ 00000000000]
empty_65              (specchannel         ) [ 00000000000]
empty_66              (specfifo            ) [ 00000000000]
empty_67              (specchannel         ) [ 00000000000]
empty_68              (specfifo            ) [ 00000000000]
empty_69              (specchannel         ) [ 00000000000]
empty_70              (specfifo            ) [ 00000000000]
empty_71              (specchannel         ) [ 00000000000]
empty_72              (specfifo            ) [ 00000000000]
empty_73              (specchannel         ) [ 00000000000]
empty_74              (specfifo            ) [ 00000000000]
stg_87                (specifcore          ) [ 00000000000]
stg_88                (specifcore          ) [ 00000000000]
stg_89                (specifcore          ) [ 00000000000]
stg_90                (specifcore          ) [ 00000000000]
stg_91                (specifcore          ) [ 00000000000]
stg_92                (specwire            ) [ 00000000000]
stg_93                (specwire            ) [ 00000000000]
stg_94                (call                ) [ 00000000000]
stg_95                (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CvtColor<0,16,16,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Erode<16,16,1080,1920>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2AXIvideo<32,1080,1920,16>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str77"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str76"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str74"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str73"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str72"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str71"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str70"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str69"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str68"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str67"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str66"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str65"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str138"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str139"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str142"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str147"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str148"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str150"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str151"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str153"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str154"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str155"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str156"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str157"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str158"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str159"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str160"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str162"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str163"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str165"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str166"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str167"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str168"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str169"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str170"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="img_0_data_stream_0_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_0_data_stream_1_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="img_0_data_stream_2_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="img_1_data_stream_0_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="img_1_data_stream_1_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="img_1_data_stream_2_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="img_2_data_stream_0_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="img_2_data_stream_1_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="img_2_data_stream_2_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_2_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="img_3_data_stream_0_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="img_3_data_stream_1_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="img_3_data_stream_2_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_3_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="cols_read_wireread_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="rows_read_wireread_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_Erode_16_16_1080_1920_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="2"/>
<pin id="246" dir="0" index="2" bw="12" slack="2"/>
<pin id="247" dir="0" index="3" bw="8" slack="6"/>
<pin id="248" dir="0" index="4" bw="8" slack="6"/>
<pin id="249" dir="0" index="5" bw="8" slack="6"/>
<pin id="250" dir="0" index="6" bw="8" slack="6"/>
<pin id="251" dir="0" index="7" bw="8" slack="6"/>
<pin id="252" dir="0" index="8" bw="8" slack="6"/>
<pin id="253" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_45/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_Sobel_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="12" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="0" index="3" bw="8" slack="4"/>
<pin id="260" dir="0" index="4" bw="8" slack="4"/>
<pin id="261" dir="0" index="5" bw="8" slack="4"/>
<pin id="262" dir="0" index="6" bw="8" slack="4"/>
<pin id="263" dir="0" index="7" bw="8" slack="4"/>
<pin id="264" dir="0" index="8" bw="8" slack="4"/>
<pin id="265" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_43/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_CvtColor_0_16_16_1080_1920_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="2"/>
<pin id="270" dir="0" index="2" bw="12" slack="2"/>
<pin id="271" dir="0" index="3" bw="8" slack="2"/>
<pin id="272" dir="0" index="4" bw="8" slack="2"/>
<pin id="273" dir="0" index="5" bw="8" slack="2"/>
<pin id="274" dir="0" index="6" bw="8" slack="2"/>
<pin id="275" dir="0" index="7" bw="8" slack="2"/>
<pin id="276" dir="0" index="8" bw="8" slack="2"/>
<pin id="277" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_32/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_AXIvideo2Mat_32_1080_1920_16_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="0" index="3" bw="4" slack="0"/>
<pin id="284" dir="0" index="4" bw="1" slack="0"/>
<pin id="285" dir="0" index="5" bw="1" slack="0"/>
<pin id="286" dir="0" index="6" bw="1" slack="0"/>
<pin id="287" dir="0" index="7" bw="1" slack="0"/>
<pin id="288" dir="0" index="8" bw="12" slack="0"/>
<pin id="289" dir="0" index="9" bw="12" slack="0"/>
<pin id="290" dir="0" index="10" bw="8" slack="0"/>
<pin id="291" dir="0" index="11" bw="8" slack="0"/>
<pin id="292" dir="0" index="12" bw="8" slack="0"/>
<pin id="293" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_30/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_Mat2AXIvideo_32_1080_1920_16_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="4"/>
<pin id="305" dir="0" index="2" bw="12" slack="4"/>
<pin id="306" dir="0" index="3" bw="8" slack="8"/>
<pin id="307" dir="0" index="4" bw="8" slack="8"/>
<pin id="308" dir="0" index="5" bw="8" slack="8"/>
<pin id="309" dir="0" index="6" bw="32" slack="0"/>
<pin id="310" dir="0" index="7" bw="4" slack="0"/>
<pin id="311" dir="0" index="8" bw="4" slack="0"/>
<pin id="312" dir="0" index="9" bw="1" slack="0"/>
<pin id="313" dir="0" index="10" bw="1" slack="0"/>
<pin id="314" dir="0" index="11" bw="1" slack="0"/>
<pin id="315" dir="0" index="12" bw="1" slack="0"/>
<pin id="316" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_47/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="call_ret_init_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="48" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="call_ret1_init_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="4"/>
<pin id="336" dir="0" index="2" bw="32" slack="4"/>
<pin id="337" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="call_ret2_init_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="4"/>
<pin id="342" dir="0" index="2" bw="32" slack="4"/>
<pin id="343" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret2/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="call_ret3_init_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="24" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="4"/>
<pin id="348" dir="0" index="2" bw="32" slack="4"/>
<pin id="349" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="call_ret3/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="img_0_rows_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="48" slack="0"/>
<pin id="353" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_rows_V/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="img_0_rows_V_channel_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="48" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="img_0_cols_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="48" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_cols_V/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="img_0_cols_V_channel_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="48" slack="0"/>
<pin id="367" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_0_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="img_1_rows_V_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_1_rows_V/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="img_1_cols_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_1_cols_V/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="img_2_rows_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="0"/>
<pin id="381" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_2_rows_V/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="img_2_cols_V_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="24" slack="0"/>
<pin id="385" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_2_cols_V/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="img_3_rows_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="24" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_3_rows_V/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="img_3_cols_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="img_3_cols_V/5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="cols_read_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="4"/>
<pin id="397" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="rows_read_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="4"/>
<pin id="404" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="img_0_data_stream_0_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="415" class="1005" name="img_0_data_stream_1_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_1_V "/>
</bind>
</comp>

<comp id="421" class="1005" name="img_0_data_stream_2_V_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_0_data_stream_2_V "/>
</bind>
</comp>

<comp id="427" class="1005" name="img_1_data_stream_0_V_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="2"/>
<pin id="429" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

<comp id="433" class="1005" name="img_1_data_stream_1_V_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="2"/>
<pin id="435" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_1_V "/>
</bind>
</comp>

<comp id="439" class="1005" name="img_1_data_stream_2_V_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2"/>
<pin id="441" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_1_data_stream_2_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="img_2_data_stream_0_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="4"/>
<pin id="447" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_0_V "/>
</bind>
</comp>

<comp id="451" class="1005" name="img_2_data_stream_1_V_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="4"/>
<pin id="453" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_1_V "/>
</bind>
</comp>

<comp id="457" class="1005" name="img_2_data_stream_2_V_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="4"/>
<pin id="459" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="img_2_data_stream_2_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="img_3_data_stream_0_V_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="6"/>
<pin id="465" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_0_V "/>
</bind>
</comp>

<comp id="469" class="1005" name="img_3_data_stream_1_V_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="6"/>
<pin id="471" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_1_V "/>
</bind>
</comp>

<comp id="475" class="1005" name="img_3_data_stream_2_V_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="6"/>
<pin id="477" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="img_3_data_stream_2_V "/>
</bind>
</comp>

<comp id="481" class="1005" name="img_0_rows_V_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="1"/>
<pin id="483" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V "/>
</bind>
</comp>

<comp id="486" class="1005" name="img_0_rows_V_channel_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="2"/>
<pin id="488" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel "/>
</bind>
</comp>

<comp id="491" class="1005" name="img_0_cols_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="1"/>
<pin id="493" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V "/>
</bind>
</comp>

<comp id="496" class="1005" name="img_0_cols_V_channel_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="2"/>
<pin id="498" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel "/>
</bind>
</comp>

<comp id="501" class="1005" name="img_1_rows_V_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="1"/>
<pin id="503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_1_rows_V "/>
</bind>
</comp>

<comp id="506" class="1005" name="img_1_cols_V_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="1"/>
<pin id="508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_1_cols_V "/>
</bind>
</comp>

<comp id="511" class="1005" name="img_2_rows_V_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="2"/>
<pin id="513" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_2_rows_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="img_2_cols_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="12" slack="2"/>
<pin id="518" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img_2_cols_V "/>
</bind>
</comp>

<comp id="521" class="1005" name="img_3_rows_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="4"/>
<pin id="523" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_3_rows_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="img_3_cols_V_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="4"/>
<pin id="528" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="img_3_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="279" pin=5"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="279" pin=6"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="279" pin=7"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="320"><net_src comp="18" pin="0"/><net_sink comp="302" pin=8"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="302" pin=9"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="302" pin=10"/></net>

<net id="323"><net_src comp="24" pin="0"/><net_sink comp="302" pin=11"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="302" pin=12"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="236" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="230" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="325" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="359"><net_src comp="325" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="325" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="279" pin=9"/></net>

<net id="368"><net_src comp="325" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="333" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="377"><net_src comp="333" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="382"><net_src comp="339" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="339" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="345" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="345" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="230" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="405"><net_src comp="236" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="412"><net_src comp="182" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="279" pin=10"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="267" pin=3"/></net>

<net id="418"><net_src comp="186" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="279" pin=11"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="424"><net_src comp="190" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="279" pin=12"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="430"><net_src comp="194" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="267" pin=6"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="436"><net_src comp="198" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="267" pin=7"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="442"><net_src comp="202" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="267" pin=8"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="448"><net_src comp="206" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="255" pin=6"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="243" pin=3"/></net>

<net id="454"><net_src comp="210" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="255" pin=7"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="460"><net_src comp="214" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="255" pin=8"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="243" pin=5"/></net>

<net id="466"><net_src comp="218" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="243" pin=6"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="302" pin=3"/></net>

<net id="472"><net_src comp="222" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="243" pin=7"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="478"><net_src comp="226" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="243" pin=8"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="302" pin=5"/></net>

<net id="484"><net_src comp="351" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="489"><net_src comp="356" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="494"><net_src comp="360" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="279" pin=9"/></net>

<net id="499"><net_src comp="365" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="504"><net_src comp="369" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="509"><net_src comp="374" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="514"><net_src comp="379" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="519"><net_src comp="383" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="524"><net_src comp="387" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="529"><net_src comp="391" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="302" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V_data_V | {9 10 }
	Port: output_V_keep_V | {9 10 }
	Port: output_V_strb_V | {9 10 }
	Port: output_V_user_V | {9 10 }
	Port: output_V_last_V | {9 10 }
	Port: output_V_id_V | {9 10 }
	Port: output_V_dest_V | {9 10 }
  - Chain level:
	State 1
		img_0_rows_V : 1
		img_0_rows_V_channel : 1
		img_0_cols_V : 1
		img_0_cols_V_channel : 1
		stg_30 : 2
	State 2
	State 3
	State 4
	State 5
		img_1_rows_V : 1
		img_1_cols_V : 1
		img_2_rows_V : 1
		img_2_cols_V : 1
		img_3_rows_V : 1
		img_3_cols_V : 1
		stg_43 : 2
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |     grp_Erode_16_16_1080_1920_s_fu_243    |    9    |    0    | 42.7634 |   2010  |   2227  |
|          |              grp_Sobel_fu_255             |    9    |    0    | 23.9588 |   1640  |   1825  |
|          |  grp_CvtColor_0_16_16_1080_1920_s_fu_267  |    0    |    3    |  4.182  |   354   |   164   |
|          | grp_AXIvideo2Mat_32_1080_1920_16_s_fu_279 |    0    |    0    |  4.169  |   279   |    86   |
|   call   | grp_Mat2AXIvideo_32_1080_1920_16_s_fu_302 |    0    |    0    |    0    |    88   |    80   |
|          |            call_ret_init_fu_325           |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret1_init_1_fu_333          |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret2_init_2_fu_339          |    0    |    0    |    0    |    0    |    0    |
|          |          call_ret3_init_3_fu_345          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
| wireread |         cols_read_wireread_fu_230         |    0    |    0    |    0    |    0    |    0    |
|          |         rows_read_wireread_fu_236         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|          |            img_0_rows_V_fu_351            |    0    |    0    |    0    |    0    |    0    |
|          |        img_0_rows_V_channel_fu_356        |    0    |    0    |    0    |    0    |    0    |
|          |            img_0_cols_V_fu_360            |    0    |    0    |    0    |    0    |    0    |
|          |        img_0_cols_V_channel_fu_365        |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            img_1_rows_V_fu_369            |    0    |    0    |    0    |    0    |    0    |
|          |            img_1_cols_V_fu_374            |    0    |    0    |    0    |    0    |    0    |
|          |            img_2_rows_V_fu_379            |    0    |    0    |    0    |    0    |    0    |
|          |            img_2_cols_V_fu_383            |    0    |    0    |    0    |    0    |    0    |
|          |            img_3_rows_V_fu_387            |    0    |    0    |    0    |    0    |    0    |
|          |            img_3_cols_V_fu_391            |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                           |    18   |    3    | 75.0731 |   4371  |   4382  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      cols_read_reg_395      |   32   |
| img_0_cols_V_channel_reg_496|   12   |
|     img_0_cols_V_reg_491    |   12   |
|img_0_data_stream_0_V_reg_409|    8   |
|img_0_data_stream_1_V_reg_415|    8   |
|img_0_data_stream_2_V_reg_421|    8   |
| img_0_rows_V_channel_reg_486|   12   |
|     img_0_rows_V_reg_481    |   12   |
|     img_1_cols_V_reg_506    |   12   |
|img_1_data_stream_0_V_reg_427|    8   |
|img_1_data_stream_1_V_reg_433|    8   |
|img_1_data_stream_2_V_reg_439|    8   |
|     img_1_rows_V_reg_501    |   12   |
|     img_2_cols_V_reg_516    |   12   |
|img_2_data_stream_0_V_reg_445|    8   |
|img_2_data_stream_1_V_reg_451|    8   |
|img_2_data_stream_2_V_reg_457|    8   |
|     img_2_rows_V_reg_511    |   12   |
|     img_3_cols_V_reg_526    |   12   |
|img_3_data_stream_0_V_reg_463|    8   |
|img_3_data_stream_1_V_reg_469|    8   |
|img_3_data_stream_2_V_reg_475|    8   |
|     img_3_rows_V_reg_521    |   12   |
|      rows_read_reg_402      |   32   |
+-----------------------------+--------+
|            Total            |   280  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_Sobel_fu_255             |  p1  |   2  |  12  |   24   ||    12   |
|              grp_Sobel_fu_255             |  p2  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_279 |  p8  |   2  |  12  |   24   ||    12   |
| grp_AXIvideo2Mat_32_1080_1920_16_s_fu_279 |  p9  |   2  |  12  |   24   ||    12   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   96   ||  5.568  ||    48   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   18   |    3   |   75   |  4371  |  4382  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    5   |    -   |   48   |
|  Register |    -   |    -   |    -   |   280  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   18   |    3   |   80   |  4651  |  4430  |
+-----------+--------+--------+--------+--------+--------+
