$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Tue Mar 21 20:59:45 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! ain $end
$var reg 1 " bin $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , cout~output_o $end
$var wire 1 - sum~output_o $end
$var wire 1 . bin~input_o $end
$var wire 1 / cin~input_o $end
$var wire 1 0 ain~input_o $end
$var wire 1 1 cout~0_combout $end
$var wire 1 2 sum~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
0&
1'
x(
1)
1*
1+
0,
1-
1.
0/
00
01
12
$end
#10000
1!
0"
10
0.
#20000
0!
00
02
0-
0%
#30000
1"
1!
1.
10
11
1,
1$
#40000
0"
0!
0.
00
01
0,
0$
#1000000
