

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s'
================================================================
* Date:           Sun Feb  9 19:22:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.279 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%padding_mask_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 7 'read' 'padding_mask_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%padding_mask_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 8 'read' 'padding_mask_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%padding_mask_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 9 'read' 'padding_mask_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%padding_mask_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 10 'read' 'padding_mask_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%padding_mask_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 11 'read' 'padding_mask_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%padding_mask_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 12 'read' 'padding_mask_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%padding_mask_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 13 'read' 'padding_mask_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%padding_mask_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %padding_mask_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 14 'read' 'padding_mask_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_15_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 15 'read' 'kernel_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_14_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 16 'read' 'kernel_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_13_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 17 'read' 'kernel_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_12_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 18 'read' 'kernel_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_11_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 19 'read' 'kernel_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_10_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 20 'read' 'kernel_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_9_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 21 'read' 'kernel_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_8_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 22 'read' 'kernel_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_7_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 23 'read' 'kernel_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_6_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 24 'read' 'kernel_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_5_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 25 'read' 'kernel_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_4_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 26 'read' 'kernel_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_3_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_3_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 27 'read' 'kernel_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_2_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_2_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 28 'read' 'kernel_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_1_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_1_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 29 'read' 'kernel_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_0_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %kernel_0_val" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 30 'read' 'kernel_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i13 %kernel_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 31 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln189_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 32 'sext' 'sext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.89ns)   --->   "%mul_ln189 = mul i26 %sext_ln189_1, i26 %sext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 33 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln189_2 = sext i13 %kernel_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 34 'sext' 'sext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.89ns)   --->   "%mul_ln189_1 = mul i26 %sext_ln189_1, i26 %sext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 35 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln189_3 = sext i13 %kernel_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 36 'sext' 'sext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln189_4 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 37 'sext' 'sext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.89ns)   --->   "%mul_ln189_2 = mul i26 %sext_ln189_4, i26 %sext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 38 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln189_5 = sext i13 %kernel_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 39 'sext' 'sext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln189_3 = mul i26 %sext_ln189_4, i26 %sext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 40 'mul' 'mul_ln189_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln189_6 = sext i13 %kernel_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 41 'sext' 'sext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln189_7 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 42 'sext' 'sext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.89ns)   --->   "%mul_ln189_4 = mul i26 %sext_ln189_7, i26 %sext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 43 'mul' 'mul_ln189_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln189_8 = sext i13 %kernel_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 44 'sext' 'sext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.89ns)   --->   "%mul_ln189_5 = mul i26 %sext_ln189_7, i26 %sext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 45 'mul' 'mul_ln189_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln189_9 = sext i13 %kernel_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 46 'sext' 'sext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln189_10 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 47 'sext' 'sext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.89ns)   --->   "%mul_ln189_6 = mul i26 %sext_ln189_10, i26 %sext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'mul' 'mul_ln189_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln189_11 = sext i13 %kernel_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 49 'sext' 'sext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.89ns)   --->   "%mul_ln189_7 = mul i26 %sext_ln189_10, i26 %sext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 50 'mul' 'mul_ln189_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln189_12 = sext i13 %kernel_8_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 51 'sext' 'sext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln189_13 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 52 'sext' 'sext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.89ns)   --->   "%mul_ln189_8 = mul i26 %sext_ln189_13, i26 %sext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 53 'mul' 'mul_ln189_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln189_14 = sext i13 %kernel_9_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 54 'sext' 'sext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.89ns)   --->   "%mul_ln189_9 = mul i26 %sext_ln189_13, i26 %sext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 55 'mul' 'mul_ln189_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln189_15 = sext i13 %kernel_10_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 56 'sext' 'sext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln189_16 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 57 'sext' 'sext_ln189_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.89ns)   --->   "%mul_ln189_10 = mul i26 %sext_ln189_16, i26 %sext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 58 'mul' 'mul_ln189_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln189_17 = sext i13 %kernel_11_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 59 'sext' 'sext_ln189_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.89ns)   --->   "%mul_ln189_11 = mul i26 %sext_ln189_16, i26 %sext_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 60 'mul' 'mul_ln189_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln189_18 = sext i13 %kernel_12_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'sext' 'sext_ln189_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln189_19 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 62 'sext' 'sext_ln189_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.89ns)   --->   "%mul_ln189_12 = mul i26 %sext_ln189_19, i26 %sext_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 63 'mul' 'mul_ln189_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln189_20 = sext i13 %kernel_13_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 64 'sext' 'sext_ln189_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.89ns)   --->   "%mul_ln189_13 = mul i26 %sext_ln189_19, i26 %sext_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'mul' 'mul_ln189_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln189_21 = sext i13 %kernel_14_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 66 'sext' 'sext_ln189_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln189_22 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 67 'sext' 'sext_ln189_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.89ns)   --->   "%mul_ln189_14 = mul i26 %sext_ln189_22, i26 %sext_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 68 'mul' 'mul_ln189_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln189_23 = sext i13 %kernel_15_val_read" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 69 'sext' 'sext_ln189_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.89ns)   --->   "%mul_ln189_15 = mul i26 %sext_ln189_22, i26 %sext_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 70 'mul' 'mul_ln189_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.27>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i26 %mul_ln189" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 71 'sext' 'sext_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i13 %padding_mask_0_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 72 'sext' 'sext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.73ns)   --->   "%mul_ln190 = mul i39 %sext_ln190, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 73 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 74 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 75 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 76 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 77 'bitselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i39 %mul_ln190" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 78 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln189 = icmp_ne  i17 %trunc_ln189, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 79 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%or_ln189 = or i1 %tmp_1648, i1 %icmp_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 80 'or' 'or_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%and_ln189 = and i1 %or_ln189, i1 %tmp_1649" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 81 'and' 'and_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln189)   --->   "%zext_ln189 = zext i1 %and_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 82 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189 = add i13 %trunc_ln, i13 %zext_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 83 'add' 'add_ln189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 84 'bitselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 85 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%icmp_ln189_1 = icmp_eq  i7 %tmp_8, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 86 'icmp' 'icmp_ln189_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 87 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%icmp_ln189_2 = icmp_eq  i8 %tmp_s, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 88 'icmp' 'icmp_ln189_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln189_3 = icmp_eq  i8 %tmp_s, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 89 'icmp' 'icmp_ln189_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln190_2 = sext i26 %mul_ln189_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 90 'sext' 'sext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln190_3 = sext i13 %padding_mask_1_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 91 'sext' 'sext_ln190_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.73ns)   --->   "%mul_ln190_1 = mul i39 %sext_ln190_2, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 92 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 93 'bitselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%trunc_ln189_1 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_1, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 94 'partselect' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 95 'bitselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 96 'bitselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln189_16 = trunc i39 %mul_ln190_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 97 'trunc' 'trunc_ln189_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln189_4 = icmp_ne  i17 %trunc_ln189_16, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 98 'icmp' 'icmp_ln189_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%or_ln189_3 = or i1 %tmp_1654, i1 %icmp_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'or' 'or_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%and_ln189_7 = and i1 %or_ln189_3, i1 %tmp_1655" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 100 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_1)   --->   "%zext_ln189_1 = zext i1 %and_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_1 = add i13 %trunc_ln189_1, i13 %zext_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 102 'add' 'add_ln189_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_1, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 103 'bitselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_1, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 104 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.70ns)   --->   "%icmp_ln189_5 = icmp_eq  i7 %tmp_635, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 105 'icmp' 'icmp_ln189_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_1, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 106 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.70ns)   --->   "%icmp_ln189_6 = icmp_eq  i8 %tmp_636, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 107 'icmp' 'icmp_ln189_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln189_7 = icmp_eq  i8 %tmp_636, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 108 'icmp' 'icmp_ln189_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln190_4 = sext i26 %mul_ln189_2" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 109 'sext' 'sext_ln190_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.73ns)   --->   "%mul_ln190_2 = mul i39 %sext_ln190_4, i39 %sext_ln190_1" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 110 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 111 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%trunc_ln189_2 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_2, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 112 'partselect' 'trunc_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 113 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 114 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln189_17 = trunc i39 %mul_ln190_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 115 'trunc' 'trunc_ln189_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.79ns)   --->   "%icmp_ln189_8 = icmp_ne  i17 %trunc_ln189_17, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 116 'icmp' 'icmp_ln189_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%or_ln189_6 = or i1 %tmp_1677, i1 %icmp_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 117 'or' 'or_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%and_ln189_14 = and i1 %or_ln189_6, i1 %tmp_1678" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 118 'and' 'and_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_2)   --->   "%zext_ln189_2 = zext i1 %and_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 119 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_2 = add i13 %trunc_ln189_2, i13 %zext_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 120 'add' 'add_ln189_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_2, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 121 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_642 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_2, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 122 'partselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.70ns)   --->   "%icmp_ln189_9 = icmp_eq  i7 %tmp_642, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 123 'icmp' 'icmp_ln189_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_2, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 124 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.70ns)   --->   "%icmp_ln189_10 = icmp_eq  i8 %tmp_643, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 125 'icmp' 'icmp_ln189_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln189_11 = icmp_eq  i8 %tmp_643, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 126 'icmp' 'icmp_ln189_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln190_5 = sext i26 %mul_ln189_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 127 'sext' 'sext_ln190_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.73ns)   --->   "%mul_ln190_3 = mul i39 %sext_ln190_5, i39 %sext_ln190_3" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 128 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 129 'bitselect' 'tmp_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%trunc_ln189_3 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_3, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 130 'partselect' 'trunc_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 131 'bitselect' 'tmp_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 132 'bitselect' 'tmp_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln189_18 = trunc i39 %mul_ln190_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 133 'trunc' 'trunc_ln189_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.79ns)   --->   "%icmp_ln189_12 = icmp_ne  i17 %trunc_ln189_18, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 134 'icmp' 'icmp_ln189_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%or_ln189_9 = or i1 %tmp_1683, i1 %icmp_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 135 'or' 'or_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%and_ln189_21 = and i1 %or_ln189_9, i1 %tmp_1684" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 136 'and' 'and_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_3)   --->   "%zext_ln189_3 = zext i1 %and_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 137 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_3 = add i13 %trunc_ln189_3, i13 %zext_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 138 'add' 'add_ln189_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_3, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 139 'bitselect' 'tmp_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_644 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_3, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 140 'partselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.70ns)   --->   "%icmp_ln189_13 = icmp_eq  i7 %tmp_644, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 141 'icmp' 'icmp_ln189_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_3, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 142 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln189_14 = icmp_eq  i8 %tmp_645, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 143 'icmp' 'icmp_ln189_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.70ns)   --->   "%icmp_ln189_15 = icmp_eq  i8 %tmp_645, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 144 'icmp' 'icmp_ln189_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln190_6 = sext i26 %mul_ln189_4" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 145 'sext' 'sext_ln190_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln190_7 = sext i13 %padding_mask_2_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 146 'sext' 'sext_ln190_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (2.73ns)   --->   "%mul_ln190_4 = mul i39 %sext_ln190_6, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 147 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 148 'bitselect' 'tmp_1705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%trunc_ln189_4 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_4, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 149 'partselect' 'trunc_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 150 'bitselect' 'tmp_1706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%tmp_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 151 'bitselect' 'tmp_1707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln189_19 = trunc i39 %mul_ln190_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 152 'trunc' 'trunc_ln189_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.79ns)   --->   "%icmp_ln189_16 = icmp_ne  i17 %trunc_ln189_19, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 153 'icmp' 'icmp_ln189_16' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%or_ln189_12 = or i1 %tmp_1706, i1 %icmp_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 154 'or' 'or_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%and_ln189_28 = and i1 %or_ln189_12, i1 %tmp_1707" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 155 'and' 'and_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_4)   --->   "%zext_ln189_4 = zext i1 %and_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 156 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_4 = add i13 %trunc_ln189_4, i13 %zext_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 157 'add' 'add_ln189_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_4, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 158 'bitselect' 'tmp_1709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_651 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_4, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 159 'partselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln189_17 = icmp_eq  i7 %tmp_651, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 160 'icmp' 'icmp_ln189_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_4, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 161 'partselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln189_18 = icmp_eq  i8 %tmp_652, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 162 'icmp' 'icmp_ln189_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln189_19 = icmp_eq  i8 %tmp_652, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 163 'icmp' 'icmp_ln189_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln190_8 = sext i26 %mul_ln189_5" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 164 'sext' 'sext_ln190_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln190_9 = sext i13 %padding_mask_3_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 165 'sext' 'sext_ln190_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (2.73ns)   --->   "%mul_ln190_5 = mul i39 %sext_ln190_8, i39 %sext_ln190_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 166 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 167 'bitselect' 'tmp_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%trunc_ln189_5 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_5, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 168 'partselect' 'trunc_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 169 'bitselect' 'tmp_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 170 'bitselect' 'tmp_1713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln189_20 = trunc i39 %mul_ln190_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 171 'trunc' 'trunc_ln189_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.79ns)   --->   "%icmp_ln189_20 = icmp_ne  i17 %trunc_ln189_20, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 172 'icmp' 'icmp_ln189_20' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%or_ln189_15 = or i1 %tmp_1712, i1 %icmp_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 173 'or' 'or_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%and_ln189_35 = and i1 %or_ln189_15, i1 %tmp_1713" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 174 'and' 'and_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_5)   --->   "%zext_ln189_5 = zext i1 %and_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 175 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_5 = add i13 %trunc_ln189_5, i13 %zext_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 176 'add' 'add_ln189_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_5, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 177 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_5, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 178 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.70ns)   --->   "%icmp_ln189_21 = icmp_eq  i7 %tmp_653, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 179 'icmp' 'icmp_ln189_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_654 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_5, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 180 'partselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln189_22 = icmp_eq  i8 %tmp_654, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 181 'icmp' 'icmp_ln189_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.70ns)   --->   "%icmp_ln189_23 = icmp_eq  i8 %tmp_654, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 182 'icmp' 'icmp_ln189_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln190_10 = sext i26 %mul_ln189_6" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 183 'sext' 'sext_ln190_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (2.73ns)   --->   "%mul_ln190_6 = mul i39 %sext_ln190_10, i39 %sext_ln190_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 184 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 185 'bitselect' 'tmp_1734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%trunc_ln189_6 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_6, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 186 'partselect' 'trunc_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 187 'bitselect' 'tmp_1735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 188 'bitselect' 'tmp_1736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln189_21 = trunc i39 %mul_ln190_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 189 'trunc' 'trunc_ln189_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln189_24 = icmp_ne  i17 %trunc_ln189_21, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 190 'icmp' 'icmp_ln189_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%or_ln189_18 = or i1 %tmp_1735, i1 %icmp_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'or' 'or_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%and_ln189_42 = and i1 %or_ln189_18, i1 %tmp_1736" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 192 'and' 'and_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_6)   --->   "%zext_ln189_6 = zext i1 %and_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'zext' 'zext_ln189_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_6 = add i13 %trunc_ln189_6, i13 %zext_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 194 'add' 'add_ln189_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_6, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 195 'bitselect' 'tmp_1738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_660 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_6, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 196 'partselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.70ns)   --->   "%icmp_ln189_25 = icmp_eq  i7 %tmp_660, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 197 'icmp' 'icmp_ln189_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_6, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 198 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln189_26 = icmp_eq  i8 %tmp_661, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 199 'icmp' 'icmp_ln189_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.70ns)   --->   "%icmp_ln189_27 = icmp_eq  i8 %tmp_661, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 200 'icmp' 'icmp_ln189_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln190_11 = sext i26 %mul_ln189_7" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 201 'sext' 'sext_ln190_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.73ns)   --->   "%mul_ln190_7 = mul i39 %sext_ln190_11, i39 %sext_ln190_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 202 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 203 'bitselect' 'tmp_1740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%trunc_ln189_7 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_7, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 204 'partselect' 'trunc_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 205 'bitselect' 'tmp_1741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%tmp_1742 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 206 'bitselect' 'tmp_1742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln189_22 = trunc i39 %mul_ln190_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 207 'trunc' 'trunc_ln189_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.79ns)   --->   "%icmp_ln189_28 = icmp_ne  i17 %trunc_ln189_22, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 208 'icmp' 'icmp_ln189_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%or_ln189_21 = or i1 %tmp_1741, i1 %icmp_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 209 'or' 'or_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%and_ln189_49 = and i1 %or_ln189_21, i1 %tmp_1742" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 210 'and' 'and_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_7)   --->   "%zext_ln189_7 = zext i1 %and_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 211 'zext' 'zext_ln189_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_7 = add i13 %trunc_ln189_7, i13 %zext_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 212 'add' 'add_ln189_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_1744 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_7, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 213 'bitselect' 'tmp_1744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_662 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_7, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 214 'partselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln189_29 = icmp_eq  i7 %tmp_662, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 215 'icmp' 'icmp_ln189_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_663 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_7, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 216 'partselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.70ns)   --->   "%icmp_ln189_30 = icmp_eq  i8 %tmp_663, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 217 'icmp' 'icmp_ln189_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.70ns)   --->   "%icmp_ln189_31 = icmp_eq  i8 %tmp_663, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 218 'icmp' 'icmp_ln189_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln190_12 = sext i26 %mul_ln189_8" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 219 'sext' 'sext_ln190_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln190_13 = sext i13 %padding_mask_4_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 220 'sext' 'sext_ln190_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (2.73ns)   --->   "%mul_ln190_8 = mul i39 %sext_ln190_12, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 221 'mul' 'mul_ln190_8' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 222 'bitselect' 'tmp_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%trunc_ln189_8 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_8, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 223 'partselect' 'trunc_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 224 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 225 'bitselect' 'tmp_1765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln189_23 = trunc i39 %mul_ln190_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 226 'trunc' 'trunc_ln189_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.79ns)   --->   "%icmp_ln189_32 = icmp_ne  i17 %trunc_ln189_23, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 227 'icmp' 'icmp_ln189_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%or_ln189_24 = or i1 %tmp_1764, i1 %icmp_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 228 'or' 'or_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%and_ln189_56 = and i1 %or_ln189_24, i1 %tmp_1765" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 229 'and' 'and_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_8)   --->   "%zext_ln189_8 = zext i1 %and_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 230 'zext' 'zext_ln189_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_8 = add i13 %trunc_ln189_8, i13 %zext_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 231 'add' 'add_ln189_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_8, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 232 'bitselect' 'tmp_1767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_8, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 233 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln189_33 = icmp_eq  i7 %tmp_669, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 234 'icmp' 'icmp_ln189_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_670 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_8, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 235 'partselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.70ns)   --->   "%icmp_ln189_34 = icmp_eq  i8 %tmp_670, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 236 'icmp' 'icmp_ln189_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.70ns)   --->   "%icmp_ln189_35 = icmp_eq  i8 %tmp_670, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 237 'icmp' 'icmp_ln189_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln190_14 = sext i26 %mul_ln189_9" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 238 'sext' 'sext_ln190_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln190_15 = sext i13 %padding_mask_5_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 239 'sext' 'sext_ln190_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (2.73ns)   --->   "%mul_ln190_9 = mul i39 %sext_ln190_14, i39 %sext_ln190_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 240 'mul' 'mul_ln190_9' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 241 'bitselect' 'tmp_1769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%trunc_ln189_9 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_9, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 242 'partselect' 'trunc_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 243 'bitselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 244 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln189_24 = trunc i39 %mul_ln190_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 245 'trunc' 'trunc_ln189_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.79ns)   --->   "%icmp_ln189_36 = icmp_ne  i17 %trunc_ln189_24, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 246 'icmp' 'icmp_ln189_36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%or_ln189_27 = or i1 %tmp_1770, i1 %icmp_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 247 'or' 'or_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%and_ln189_63 = and i1 %or_ln189_27, i1 %tmp_1771" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 248 'and' 'and_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_9)   --->   "%zext_ln189_9 = zext i1 %and_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 249 'zext' 'zext_ln189_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_9 = add i13 %trunc_ln189_9, i13 %zext_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 250 'add' 'add_ln189_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_9, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 251 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_9, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 252 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.70ns)   --->   "%icmp_ln189_37 = icmp_eq  i7 %tmp_671, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 253 'icmp' 'icmp_ln189_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_9, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 254 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln189_38 = icmp_eq  i8 %tmp_672, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 255 'icmp' 'icmp_ln189_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.70ns)   --->   "%icmp_ln189_39 = icmp_eq  i8 %tmp_672, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 256 'icmp' 'icmp_ln189_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln190_16 = sext i26 %mul_ln189_10" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 257 'sext' 'sext_ln190_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (2.73ns)   --->   "%mul_ln190_10 = mul i39 %sext_ln190_16, i39 %sext_ln190_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 258 'mul' 'mul_ln190_10' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 259 'bitselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%trunc_ln189_s = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_10, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 260 'partselect' 'trunc_ln189_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_1793 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 261 'bitselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%tmp_1794 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 262 'bitselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln189_25 = trunc i39 %mul_ln190_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 263 'trunc' 'trunc_ln189_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.79ns)   --->   "%icmp_ln189_40 = icmp_ne  i17 %trunc_ln189_25, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 264 'icmp' 'icmp_ln189_40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%or_ln189_30 = or i1 %tmp_1793, i1 %icmp_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 265 'or' 'or_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%and_ln189_70 = and i1 %or_ln189_30, i1 %tmp_1794" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 266 'and' 'and_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_10)   --->   "%zext_ln189_10 = zext i1 %and_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 267 'zext' 'zext_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_10 = add i13 %trunc_ln189_s, i13 %zext_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 268 'add' 'add_ln189_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_1796 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_10, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 269 'bitselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_10, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 270 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.70ns)   --->   "%icmp_ln189_41 = icmp_eq  i7 %tmp_678, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 271 'icmp' 'icmp_ln189_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_10, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 272 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln189_42 = icmp_eq  i8 %tmp_679, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 273 'icmp' 'icmp_ln189_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.70ns)   --->   "%icmp_ln189_43 = icmp_eq  i8 %tmp_679, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 274 'icmp' 'icmp_ln189_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln190_17 = sext i26 %mul_ln189_11" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 275 'sext' 'sext_ln190_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (2.73ns)   --->   "%mul_ln190_11 = mul i39 %sext_ln190_17, i39 %sext_ln190_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 276 'mul' 'mul_ln190_11' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_1798 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 277 'bitselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%trunc_ln189_10 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_11, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 278 'partselect' 'trunc_ln189_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 279 'bitselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%tmp_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 280 'bitselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln189_26 = trunc i39 %mul_ln190_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 281 'trunc' 'trunc_ln189_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.79ns)   --->   "%icmp_ln189_44 = icmp_ne  i17 %trunc_ln189_26, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 282 'icmp' 'icmp_ln189_44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%or_ln189_33 = or i1 %tmp_1799, i1 %icmp_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 283 'or' 'or_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%and_ln189_77 = and i1 %or_ln189_33, i1 %tmp_1800" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 284 'and' 'and_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_11)   --->   "%zext_ln189_11 = zext i1 %and_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 285 'zext' 'zext_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_11 = add i13 %trunc_ln189_10, i13 %zext_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 286 'add' 'add_ln189_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_1802 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_11, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 287 'bitselect' 'tmp_1802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_11, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 288 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.70ns)   --->   "%icmp_ln189_45 = icmp_eq  i7 %tmp_680, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 289 'icmp' 'icmp_ln189_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_11, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 290 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.70ns)   --->   "%icmp_ln189_46 = icmp_eq  i8 %tmp_681, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 291 'icmp' 'icmp_ln189_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.70ns)   --->   "%icmp_ln189_47 = icmp_eq  i8 %tmp_681, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 292 'icmp' 'icmp_ln189_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln190_18 = sext i26 %mul_ln189_12" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 293 'sext' 'sext_ln190_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln190_19 = sext i13 %padding_mask_6_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 294 'sext' 'sext_ln190_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (2.73ns)   --->   "%mul_ln190_12 = mul i39 %sext_ln190_18, i39 %sext_ln190_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 295 'mul' 'mul_ln190_12' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_1821 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 296 'bitselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%trunc_ln189_11 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_12, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 297 'partselect' 'trunc_ln189_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_1822 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 298 'bitselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%tmp_1823 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 299 'bitselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln189_27 = trunc i39 %mul_ln190_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 300 'trunc' 'trunc_ln189_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.79ns)   --->   "%icmp_ln189_48 = icmp_ne  i17 %trunc_ln189_27, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 301 'icmp' 'icmp_ln189_48' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%or_ln189_36 = or i1 %tmp_1822, i1 %icmp_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 302 'or' 'or_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%and_ln189_84 = and i1 %or_ln189_36, i1 %tmp_1823" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 303 'and' 'and_ln189_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_12)   --->   "%zext_ln189_12 = zext i1 %and_ln189_84" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 304 'zext' 'zext_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_12 = add i13 %trunc_ln189_11, i13 %zext_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 305 'add' 'add_ln189_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_12, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 306 'bitselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_12, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 307 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln189_49 = icmp_eq  i7 %tmp_687, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 308 'icmp' 'icmp_ln189_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_688 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_12, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 309 'partselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln189_50 = icmp_eq  i8 %tmp_688, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 310 'icmp' 'icmp_ln189_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln189_51 = icmp_eq  i8 %tmp_688, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 311 'icmp' 'icmp_ln189_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln190_20 = sext i26 %mul_ln189_13" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 312 'sext' 'sext_ln190_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln190_21 = sext i13 %padding_mask_7_val_read" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 313 'sext' 'sext_ln190_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (2.73ns)   --->   "%mul_ln190_13 = mul i39 %sext_ln190_20, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 314 'mul' 'mul_ln190_13' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 315 'bitselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%trunc_ln189_12 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_13, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 316 'partselect' 'trunc_ln189_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_1828 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 317 'bitselect' 'tmp_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%tmp_1829 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 318 'bitselect' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln189_28 = trunc i39 %mul_ln190_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 319 'trunc' 'trunc_ln189_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.79ns)   --->   "%icmp_ln189_52 = icmp_ne  i17 %trunc_ln189_28, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'icmp' 'icmp_ln189_52' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%or_ln189_39 = or i1 %tmp_1828, i1 %icmp_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 321 'or' 'or_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%and_ln189_91 = and i1 %or_ln189_39, i1 %tmp_1829" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 322 'and' 'and_ln189_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_13)   --->   "%zext_ln189_13 = zext i1 %and_ln189_91" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 323 'zext' 'zext_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_13 = add i13 %trunc_ln189_12, i13 %zext_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 324 'add' 'add_ln189_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_1831 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_13, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 325 'bitselect' 'tmp_1831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_13, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 326 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln189_53 = icmp_eq  i7 %tmp_689, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 327 'icmp' 'icmp_ln189_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_13, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 328 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln189_54 = icmp_eq  i8 %tmp_690, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 329 'icmp' 'icmp_ln189_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln189_55 = icmp_eq  i8 %tmp_690, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 330 'icmp' 'icmp_ln189_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln190_22 = sext i26 %mul_ln189_14" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 331 'sext' 'sext_ln190_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (2.73ns)   --->   "%mul_ln190_14 = mul i39 %sext_ln190_22, i39 %sext_ln190_19" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 332 'mul' 'mul_ln190_14' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 333 'bitselect' 'tmp_1850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%trunc_ln189_13 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_14, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 334 'partselect' 'trunc_ln189_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_1851 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 335 'bitselect' 'tmp_1851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%tmp_1852 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 336 'bitselect' 'tmp_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln189_29 = trunc i39 %mul_ln190_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 337 'trunc' 'trunc_ln189_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.79ns)   --->   "%icmp_ln189_56 = icmp_ne  i17 %trunc_ln189_29, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 338 'icmp' 'icmp_ln189_56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%or_ln189_42 = or i1 %tmp_1851, i1 %icmp_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 339 'or' 'or_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%and_ln189_98 = and i1 %or_ln189_42, i1 %tmp_1852" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 340 'and' 'and_ln189_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_14)   --->   "%zext_ln189_14 = zext i1 %and_ln189_98" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 341 'zext' 'zext_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_14 = add i13 %trunc_ln189_13, i13 %zext_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 342 'add' 'add_ln189_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_1854 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_14, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 343 'bitselect' 'tmp_1854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_696 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_14, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 344 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.70ns)   --->   "%icmp_ln189_57 = icmp_eq  i7 %tmp_696, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 345 'icmp' 'icmp_ln189_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_14, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 346 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.70ns)   --->   "%icmp_ln189_58 = icmp_eq  i8 %tmp_697, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 347 'icmp' 'icmp_ln189_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln189_59 = icmp_eq  i8 %tmp_697, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 348 'icmp' 'icmp_ln189_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln190_23 = sext i26 %mul_ln189_15" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 349 'sext' 'sext_ln190_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (2.73ns)   --->   "%mul_ln190_15 = mul i39 %sext_ln190_23, i39 %sext_ln190_21" [firmware/nnet_utils/nnet_hept.h:190]   --->   Operation 350 'mul' 'mul_ln190_15' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_1856 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 351 'bitselect' 'tmp_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%trunc_ln189_14 = partselect i13 @_ssdm_op_PartSelect.i13.i39.i32.i32, i39 %mul_ln190_15, i32 18, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 352 'partselect' 'trunc_ln189_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 353 'bitselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%tmp_1858 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 354 'bitselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln189_30 = trunc i39 %mul_ln190_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 355 'trunc' 'trunc_ln189_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.79ns)   --->   "%icmp_ln189_60 = icmp_ne  i17 %trunc_ln189_30, i17 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 356 'icmp' 'icmp_ln189_60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%or_ln189_45 = or i1 %tmp_1857, i1 %icmp_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 357 'or' 'or_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%and_ln189_105 = and i1 %or_ln189_45, i1 %tmp_1858" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 358 'and' 'and_ln189_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln189_15)   --->   "%zext_ln189_15 = zext i1 %and_ln189_105" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 359 'zext' 'zext_ln189_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln189_15 = add i13 %trunc_ln189_14, i13 %zext_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 360 'add' 'add_ln189_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln189_15, i32 12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 361 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_698 = partselect i7 @_ssdm_op_PartSelect.i7.i39.i32.i32, i39 %mul_ln190_15, i32 32, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 362 'partselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.70ns)   --->   "%icmp_ln189_61 = icmp_eq  i7 %tmp_698, i7 127" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 363 'icmp' 'icmp_ln189_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_699 = partselect i8 @_ssdm_op_PartSelect.i8.i39.i32.i32, i39 %mul_ln190_15, i32 31, i32 38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 364 'partselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.70ns)   --->   "%icmp_ln189_62 = icmp_eq  i8 %tmp_699, i8 255" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 365 'icmp' 'icmp_ln189_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.70ns)   --->   "%icmp_ln189_63 = icmp_eq  i8 %tmp_699, i8 0" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 366 'icmp' 'icmp_ln189_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.84>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 367 'bitselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln189 = xor i1 %tmp_1651, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 368 'xor' 'xor_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %tmp_1650, i1 %xor_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 369 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%select_ln189 = select i1 %and_ln189_1, i1 %icmp_ln189_2, i1 %icmp_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 370 'select' 'select_ln189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 371 'bitselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%xor_ln189_64 = xor i1 %tmp_1652, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 372 'xor' 'xor_ln189_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%and_ln189_2 = and i1 %icmp_ln189_1, i1 %xor_ln189_64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 373 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_5)   --->   "%select_ln189_1 = select i1 %and_ln189_1, i1 %and_ln189_2, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 374 'select' 'select_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_3 = and i1 %and_ln189_1, i1 %icmp_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 375 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_1 = xor i1 %select_ln189, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 376 'xor' 'xor_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%or_ln189_1 = or i1 %tmp_1651, i1 %xor_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 377 'or' 'or_ln189_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_4)   --->   "%xor_ln189_2 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 378 'xor' 'xor_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_4 = and i1 %or_ln189_1, i1 %xor_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 379 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_5 = and i1 %tmp_1651, i1 %select_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 380 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%or_ln189_48 = or i1 %and_ln189_3, i1 %and_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 381 'or' 'or_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%xor_ln189_3 = xor i1 %or_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 382 'xor' 'xor_ln189_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_2)   --->   "%and_ln189_6 = and i1 %tmp, i1 %xor_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 383 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_16)   --->   "%select_ln189_2 = select i1 %and_ln189_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 384 'select' 'select_ln189_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_2 = or i1 %and_ln189_4, i1 %and_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 385 'or' 'or_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_16 = select i1 %or_ln189_2, i13 %select_ln189_2, i13 %add_ln189" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 386 'select' 'masked_kernel_16' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 387 'bitselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%xor_ln189_4 = xor i1 %tmp_1657, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 388 'xor' 'xor_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %tmp_1656, i1 %xor_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 389 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%select_ln189_4 = select i1 %and_ln189_8, i1 %icmp_ln189_6, i1 %icmp_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 390 'select' 'select_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_1, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 391 'bitselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%xor_ln189_65 = xor i1 %tmp_1658, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 392 'xor' 'xor_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%and_ln189_9 = and i1 %icmp_ln189_5, i1 %xor_ln189_65" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 393 'and' 'and_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_12)   --->   "%select_ln189_5 = select i1 %and_ln189_8, i1 %and_ln189_9, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 394 'select' 'select_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_10 = and i1 %and_ln189_8, i1 %icmp_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 395 'and' 'and_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_5 = xor i1 %select_ln189_4, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 396 'xor' 'xor_ln189_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%or_ln189_4 = or i1 %tmp_1657, i1 %xor_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 397 'or' 'or_ln189_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_11)   --->   "%xor_ln189_6 = xor i1 %tmp_1653, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 398 'xor' 'xor_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_11 = and i1 %or_ln189_4, i1 %xor_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 399 'and' 'and_ln189_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_12 = and i1 %tmp_1657, i1 %select_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 400 'and' 'and_ln189_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%or_ln189_49 = or i1 %and_ln189_10, i1 %and_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 401 'or' 'or_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%xor_ln189_7 = xor i1 %or_ln189_49, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 402 'xor' 'xor_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_5)   --->   "%and_ln189_13 = and i1 %tmp_1653, i1 %xor_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 403 'and' 'and_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel)   --->   "%select_ln189_6 = select i1 %and_ln189_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 404 'select' 'select_ln189_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_5 = or i1 %and_ln189_11, i1 %and_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 405 'or' 'or_ln189_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel = select i1 %or_ln189_5, i13 %select_ln189_6, i13 %add_ln189_1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 406 'select' 'masked_kernel' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 407 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_15)   --->   "%xor_ln189_8 = xor i1 %tmp_1680, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 408 'xor' 'xor_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_15 = and i1 %tmp_1679, i1 %xor_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 409 'and' 'and_ln189_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%select_ln189_8 = select i1 %and_ln189_15, i1 %icmp_ln189_10, i1 %icmp_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 410 'select' 'select_ln189_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_2, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 411 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%xor_ln189_66 = xor i1 %tmp_1681, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 412 'xor' 'xor_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%and_ln189_16 = and i1 %icmp_ln189_9, i1 %xor_ln189_66" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 413 'and' 'and_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_19)   --->   "%select_ln189_9 = select i1 %and_ln189_15, i1 %and_ln189_16, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 414 'select' 'select_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_17 = and i1 %and_ln189_15, i1 %icmp_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 415 'and' 'and_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_9 = xor i1 %select_ln189_8, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 416 'xor' 'xor_ln189_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%or_ln189_7 = or i1 %tmp_1680, i1 %xor_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 417 'or' 'or_ln189_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_18)   --->   "%xor_ln189_10 = xor i1 %tmp_1676, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 418 'xor' 'xor_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_18 = and i1 %or_ln189_7, i1 %xor_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 419 'and' 'and_ln189_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_19 = and i1 %tmp_1680, i1 %select_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 420 'and' 'and_ln189_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%or_ln189_50 = or i1 %and_ln189_17, i1 %and_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 421 'or' 'or_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%xor_ln189_11 = xor i1 %or_ln189_50, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 422 'xor' 'xor_ln189_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_8)   --->   "%and_ln189_20 = and i1 %tmp_1676, i1 %xor_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 423 'and' 'and_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_17)   --->   "%select_ln189_10 = select i1 %and_ln189_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 424 'select' 'select_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_8 = or i1 %and_ln189_18, i1 %and_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 425 'or' 'or_ln189_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_17 = select i1 %or_ln189_8, i13 %select_ln189_10, i13 %add_ln189_2" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 426 'select' 'masked_kernel_17' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 427 'bitselect' 'tmp_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_22)   --->   "%xor_ln189_12 = xor i1 %tmp_1686, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 428 'xor' 'xor_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_22 = and i1 %tmp_1685, i1 %xor_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 429 'and' 'and_ln189_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%select_ln189_12 = select i1 %and_ln189_22, i1 %icmp_ln189_14, i1 %icmp_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 430 'select' 'select_ln189_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_3, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 431 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%xor_ln189_67 = xor i1 %tmp_1687, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 432 'xor' 'xor_ln189_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%and_ln189_23 = and i1 %icmp_ln189_13, i1 %xor_ln189_67" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 433 'and' 'and_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_26)   --->   "%select_ln189_13 = select i1 %and_ln189_22, i1 %and_ln189_23, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 434 'select' 'select_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_24 = and i1 %and_ln189_22, i1 %icmp_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 435 'and' 'and_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_13 = xor i1 %select_ln189_12, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'xor' 'xor_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%or_ln189_10 = or i1 %tmp_1686, i1 %xor_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 437 'or' 'or_ln189_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_25)   --->   "%xor_ln189_14 = xor i1 %tmp_1682, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 438 'xor' 'xor_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_25 = and i1 %or_ln189_10, i1 %xor_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 439 'and' 'and_ln189_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_26 = and i1 %tmp_1686, i1 %select_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 440 'and' 'and_ln189_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%or_ln189_51 = or i1 %and_ln189_24, i1 %and_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 441 'or' 'or_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%xor_ln189_15 = xor i1 %or_ln189_51, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 442 'xor' 'xor_ln189_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_11)   --->   "%and_ln189_27 = and i1 %tmp_1682, i1 %xor_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 443 'and' 'and_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_3)   --->   "%select_ln189_14 = select i1 %and_ln189_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 444 'select' 'select_ln189_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_11 = or i1 %and_ln189_25, i1 %and_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 445 'or' 'or_ln189_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_3 = select i1 %or_ln189_11, i13 %select_ln189_14, i13 %add_ln189_3" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 446 'select' 'masked_kernel_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 447 'bitselect' 'tmp_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_29)   --->   "%xor_ln189_16 = xor i1 %tmp_1709, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 448 'xor' 'xor_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_29 = and i1 %tmp_1708, i1 %xor_ln189_16" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 449 'and' 'and_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%select_ln189_16 = select i1 %and_ln189_29, i1 %icmp_ln189_18, i1 %icmp_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 450 'select' 'select_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%tmp_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_4, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 451 'bitselect' 'tmp_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%xor_ln189_68 = xor i1 %tmp_1710, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 452 'xor' 'xor_ln189_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%and_ln189_30 = and i1 %icmp_ln189_17, i1 %xor_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 453 'and' 'and_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_33)   --->   "%select_ln189_17 = select i1 %and_ln189_29, i1 %and_ln189_30, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 454 'select' 'select_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_31 = and i1 %and_ln189_29, i1 %icmp_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 455 'and' 'and_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_17 = xor i1 %select_ln189_16, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 456 'xor' 'xor_ln189_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%or_ln189_13 = or i1 %tmp_1709, i1 %xor_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 457 'or' 'or_ln189_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_32)   --->   "%xor_ln189_18 = xor i1 %tmp_1705, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 458 'xor' 'xor_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_32 = and i1 %or_ln189_13, i1 %xor_ln189_18" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 459 'and' 'and_ln189_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_33 = and i1 %tmp_1709, i1 %select_ln189_17" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 460 'and' 'and_ln189_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%or_ln189_52 = or i1 %and_ln189_31, i1 %and_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 461 'or' 'or_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%xor_ln189_19 = xor i1 %or_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 462 'xor' 'xor_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_14)   --->   "%and_ln189_34 = and i1 %tmp_1705, i1 %xor_ln189_19" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 463 'and' 'and_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_18)   --->   "%select_ln189_18 = select i1 %and_ln189_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 464 'select' 'select_ln189_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_14 = or i1 %and_ln189_32, i1 %and_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 465 'or' 'or_ln189_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_18 = select i1 %or_ln189_14, i13 %select_ln189_18, i13 %add_ln189_4" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 466 'select' 'masked_kernel_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 467 'bitselect' 'tmp_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_36)   --->   "%xor_ln189_20 = xor i1 %tmp_1715, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 468 'xor' 'xor_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_36 = and i1 %tmp_1714, i1 %xor_ln189_20" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 469 'and' 'and_ln189_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%select_ln189_20 = select i1 %and_ln189_36, i1 %icmp_ln189_22, i1 %icmp_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 470 'select' 'select_ln189_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_5, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 471 'bitselect' 'tmp_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%xor_ln189_69 = xor i1 %tmp_1716, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 472 'xor' 'xor_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%and_ln189_37 = and i1 %icmp_ln189_21, i1 %xor_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 473 'and' 'and_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_40)   --->   "%select_ln189_21 = select i1 %and_ln189_36, i1 %and_ln189_37, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 474 'select' 'select_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_38 = and i1 %and_ln189_36, i1 %icmp_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 475 'and' 'and_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_21 = xor i1 %select_ln189_20, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 476 'xor' 'xor_ln189_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%or_ln189_16 = or i1 %tmp_1715, i1 %xor_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 477 'or' 'or_ln189_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_39)   --->   "%xor_ln189_22 = xor i1 %tmp_1711, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 478 'xor' 'xor_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_39 = and i1 %or_ln189_16, i1 %xor_ln189_22" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 479 'and' 'and_ln189_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_40 = and i1 %tmp_1715, i1 %select_ln189_21" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 480 'and' 'and_ln189_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%or_ln189_53 = or i1 %and_ln189_38, i1 %and_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 481 'or' 'or_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%xor_ln189_23 = xor i1 %or_ln189_53, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 482 'xor' 'xor_ln189_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_17)   --->   "%and_ln189_41 = and i1 %tmp_1711, i1 %xor_ln189_23" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 483 'and' 'and_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_5)   --->   "%select_ln189_22 = select i1 %and_ln189_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 484 'select' 'select_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_17 = or i1 %and_ln189_39, i1 %and_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 485 'or' 'or_ln189_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_5 = select i1 %or_ln189_17, i13 %select_ln189_22, i13 %add_ln189_5" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 486 'select' 'masked_kernel_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 487 'bitselect' 'tmp_1737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_43)   --->   "%xor_ln189_24 = xor i1 %tmp_1738, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 488 'xor' 'xor_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_43 = and i1 %tmp_1737, i1 %xor_ln189_24" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 489 'and' 'and_ln189_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%select_ln189_24 = select i1 %and_ln189_43, i1 %icmp_ln189_26, i1 %icmp_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 490 'select' 'select_ln189_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_6, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 491 'bitselect' 'tmp_1739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%xor_ln189_70 = xor i1 %tmp_1739, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 492 'xor' 'xor_ln189_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%and_ln189_44 = and i1 %icmp_ln189_25, i1 %xor_ln189_70" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 493 'and' 'and_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_47)   --->   "%select_ln189_25 = select i1 %and_ln189_43, i1 %and_ln189_44, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 494 'select' 'select_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_45 = and i1 %and_ln189_43, i1 %icmp_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 495 'and' 'and_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_25 = xor i1 %select_ln189_24, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 496 'xor' 'xor_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%or_ln189_19 = or i1 %tmp_1738, i1 %xor_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 497 'or' 'or_ln189_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_46)   --->   "%xor_ln189_26 = xor i1 %tmp_1734, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 498 'xor' 'xor_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_46 = and i1 %or_ln189_19, i1 %xor_ln189_26" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 499 'and' 'and_ln189_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_47 = and i1 %tmp_1738, i1 %select_ln189_25" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 500 'and' 'and_ln189_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%or_ln189_54 = or i1 %and_ln189_45, i1 %and_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 501 'or' 'or_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%xor_ln189_27 = xor i1 %or_ln189_54, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 502 'xor' 'xor_ln189_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_20)   --->   "%and_ln189_48 = and i1 %tmp_1734, i1 %xor_ln189_27" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 503 'and' 'and_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_19)   --->   "%select_ln189_26 = select i1 %and_ln189_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 504 'select' 'select_ln189_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_20 = or i1 %and_ln189_46, i1 %and_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 505 'or' 'or_ln189_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_19 = select i1 %or_ln189_20, i13 %select_ln189_26, i13 %add_ln189_6" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 506 'select' 'masked_kernel_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 507 'bitselect' 'tmp_1743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_50)   --->   "%xor_ln189_28 = xor i1 %tmp_1744, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 508 'xor' 'xor_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_50 = and i1 %tmp_1743, i1 %xor_ln189_28" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 509 'and' 'and_ln189_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%select_ln189_28 = select i1 %and_ln189_50, i1 %icmp_ln189_30, i1 %icmp_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 510 'select' 'select_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_7, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 511 'bitselect' 'tmp_1745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%xor_ln189_71 = xor i1 %tmp_1745, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 512 'xor' 'xor_ln189_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%and_ln189_51 = and i1 %icmp_ln189_29, i1 %xor_ln189_71" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 513 'and' 'and_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_54)   --->   "%select_ln189_29 = select i1 %and_ln189_50, i1 %and_ln189_51, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 514 'select' 'select_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_52 = and i1 %and_ln189_50, i1 %icmp_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 515 'and' 'and_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_29 = xor i1 %select_ln189_28, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 516 'xor' 'xor_ln189_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%or_ln189_22 = or i1 %tmp_1744, i1 %xor_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 517 'or' 'or_ln189_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_53)   --->   "%xor_ln189_30 = xor i1 %tmp_1740, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 518 'xor' 'xor_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_53 = and i1 %or_ln189_22, i1 %xor_ln189_30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 519 'and' 'and_ln189_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_54 = and i1 %tmp_1744, i1 %select_ln189_29" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 520 'and' 'and_ln189_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%or_ln189_55 = or i1 %and_ln189_52, i1 %and_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 521 'or' 'or_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%xor_ln189_31 = xor i1 %or_ln189_55, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 522 'xor' 'xor_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_23)   --->   "%and_ln189_55 = and i1 %tmp_1740, i1 %xor_ln189_31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 523 'and' 'and_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_7)   --->   "%select_ln189_30 = select i1 %and_ln189_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 524 'select' 'select_ln189_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_23 = or i1 %and_ln189_53, i1 %and_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 525 'or' 'or_ln189_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_7 = select i1 %or_ln189_23, i13 %select_ln189_30, i13 %add_ln189_7" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 526 'select' 'masked_kernel_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 527 'bitselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_57)   --->   "%xor_ln189_32 = xor i1 %tmp_1767, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 528 'xor' 'xor_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_57 = and i1 %tmp_1766, i1 %xor_ln189_32" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 529 'and' 'and_ln189_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%select_ln189_32 = select i1 %and_ln189_57, i1 %icmp_ln189_34, i1 %icmp_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 530 'select' 'select_ln189_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_8, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 531 'bitselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%xor_ln189_72 = xor i1 %tmp_1768, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 532 'xor' 'xor_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%and_ln189_58 = and i1 %icmp_ln189_33, i1 %xor_ln189_72" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 533 'and' 'and_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_61)   --->   "%select_ln189_33 = select i1 %and_ln189_57, i1 %and_ln189_58, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 534 'select' 'select_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_59 = and i1 %and_ln189_57, i1 %icmp_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 535 'and' 'and_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_33 = xor i1 %select_ln189_32, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 536 'xor' 'xor_ln189_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%or_ln189_25 = or i1 %tmp_1767, i1 %xor_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 537 'or' 'or_ln189_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_60)   --->   "%xor_ln189_34 = xor i1 %tmp_1763, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 538 'xor' 'xor_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_60 = and i1 %or_ln189_25, i1 %xor_ln189_34" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 539 'and' 'and_ln189_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_61 = and i1 %tmp_1767, i1 %select_ln189_33" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 540 'and' 'and_ln189_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%or_ln189_56 = or i1 %and_ln189_59, i1 %and_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 541 'or' 'or_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%xor_ln189_35 = xor i1 %or_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 542 'xor' 'xor_ln189_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_26)   --->   "%and_ln189_62 = and i1 %tmp_1763, i1 %xor_ln189_35" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 543 'and' 'and_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_20)   --->   "%select_ln189_34 = select i1 %and_ln189_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 544 'select' 'select_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_26 = or i1 %and_ln189_60, i1 %and_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 545 'or' 'or_ln189_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_20 = select i1 %or_ln189_26, i13 %select_ln189_34, i13 %add_ln189_8" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 546 'select' 'masked_kernel_20' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 547 'bitselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_64)   --->   "%xor_ln189_36 = xor i1 %tmp_1773, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 548 'xor' 'xor_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_64 = and i1 %tmp_1772, i1 %xor_ln189_36" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 549 'and' 'and_ln189_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%select_ln189_36 = select i1 %and_ln189_64, i1 %icmp_ln189_38, i1 %icmp_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 550 'select' 'select_ln189_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_9, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 551 'bitselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%xor_ln189_73 = xor i1 %tmp_1774, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 552 'xor' 'xor_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%and_ln189_65 = and i1 %icmp_ln189_37, i1 %xor_ln189_73" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 553 'and' 'and_ln189_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_68)   --->   "%select_ln189_37 = select i1 %and_ln189_64, i1 %and_ln189_65, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 554 'select' 'select_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_66 = and i1 %and_ln189_64, i1 %icmp_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 555 'and' 'and_ln189_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_37 = xor i1 %select_ln189_36, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 556 'xor' 'xor_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%or_ln189_28 = or i1 %tmp_1773, i1 %xor_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 557 'or' 'or_ln189_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_67)   --->   "%xor_ln189_38 = xor i1 %tmp_1769, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 558 'xor' 'xor_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_67 = and i1 %or_ln189_28, i1 %xor_ln189_38" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 559 'and' 'and_ln189_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_68 = and i1 %tmp_1773, i1 %select_ln189_37" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 560 'and' 'and_ln189_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%or_ln189_57 = or i1 %and_ln189_66, i1 %and_ln189_68" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 561 'or' 'or_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%xor_ln189_39 = xor i1 %or_ln189_57, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 562 'xor' 'xor_ln189_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_29)   --->   "%and_ln189_69 = and i1 %tmp_1769, i1 %xor_ln189_39" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 563 'and' 'and_ln189_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_9)   --->   "%select_ln189_38 = select i1 %and_ln189_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 564 'select' 'select_ln189_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_29 = or i1 %and_ln189_67, i1 %and_ln189_69" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 565 'or' 'or_ln189_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_9 = select i1 %or_ln189_29, i13 %select_ln189_38, i13 %add_ln189_9" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 566 'select' 'masked_kernel_9' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%tmp_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 567 'bitselect' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_71)   --->   "%xor_ln189_40 = xor i1 %tmp_1796, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 568 'xor' 'xor_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_71 = and i1 %tmp_1795, i1 %xor_ln189_40" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 569 'and' 'and_ln189_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%select_ln189_40 = select i1 %and_ln189_71, i1 %icmp_ln189_42, i1 %icmp_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 570 'select' 'select_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%tmp_1797 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_10, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 571 'bitselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%xor_ln189_74 = xor i1 %tmp_1797, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'xor' 'xor_ln189_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%and_ln189_72 = and i1 %icmp_ln189_41, i1 %xor_ln189_74" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 573 'and' 'and_ln189_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_75)   --->   "%select_ln189_41 = select i1 %and_ln189_71, i1 %and_ln189_72, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 574 'select' 'select_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_73 = and i1 %and_ln189_71, i1 %icmp_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 575 'and' 'and_ln189_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_41 = xor i1 %select_ln189_40, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 576 'xor' 'xor_ln189_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%or_ln189_31 = or i1 %tmp_1796, i1 %xor_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 577 'or' 'or_ln189_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_74)   --->   "%xor_ln189_42 = xor i1 %tmp_1792, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 578 'xor' 'xor_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_74 = and i1 %or_ln189_31, i1 %xor_ln189_42" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 579 'and' 'and_ln189_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_75 = and i1 %tmp_1796, i1 %select_ln189_41" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 580 'and' 'and_ln189_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%or_ln189_58 = or i1 %and_ln189_73, i1 %and_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 581 'or' 'or_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%xor_ln189_43 = xor i1 %or_ln189_58, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 582 'xor' 'xor_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_32)   --->   "%and_ln189_76 = and i1 %tmp_1792, i1 %xor_ln189_43" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 583 'and' 'and_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_21)   --->   "%select_ln189_42 = select i1 %and_ln189_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 584 'select' 'select_ln189_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_32 = or i1 %and_ln189_74, i1 %and_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 585 'or' 'or_ln189_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_21 = select i1 %or_ln189_32, i13 %select_ln189_42, i13 %add_ln189_10" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 586 'select' 'masked_kernel_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%tmp_1801 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 587 'bitselect' 'tmp_1801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_78)   --->   "%xor_ln189_44 = xor i1 %tmp_1802, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 588 'xor' 'xor_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_78 = and i1 %tmp_1801, i1 %xor_ln189_44" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 589 'and' 'and_ln189_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%select_ln189_44 = select i1 %and_ln189_78, i1 %icmp_ln189_46, i1 %icmp_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 590 'select' 'select_ln189_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%tmp_1803 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_11, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 591 'bitselect' 'tmp_1803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%xor_ln189_75 = xor i1 %tmp_1803, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 592 'xor' 'xor_ln189_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%and_ln189_79 = and i1 %icmp_ln189_45, i1 %xor_ln189_75" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 593 'and' 'and_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_82)   --->   "%select_ln189_45 = select i1 %and_ln189_78, i1 %and_ln189_79, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 594 'select' 'select_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_80 = and i1 %and_ln189_78, i1 %icmp_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 595 'and' 'and_ln189_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_45 = xor i1 %select_ln189_44, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 596 'xor' 'xor_ln189_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%or_ln189_34 = or i1 %tmp_1802, i1 %xor_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 597 'or' 'or_ln189_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_81)   --->   "%xor_ln189_46 = xor i1 %tmp_1798, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 598 'xor' 'xor_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_81 = and i1 %or_ln189_34, i1 %xor_ln189_46" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 599 'and' 'and_ln189_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_82 = and i1 %tmp_1802, i1 %select_ln189_45" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 600 'and' 'and_ln189_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%or_ln189_59 = or i1 %and_ln189_80, i1 %and_ln189_82" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 601 'or' 'or_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%xor_ln189_47 = xor i1 %or_ln189_59, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 602 'xor' 'xor_ln189_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_35)   --->   "%and_ln189_83 = and i1 %tmp_1798, i1 %xor_ln189_47" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 603 'and' 'and_ln189_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_11)   --->   "%select_ln189_46 = select i1 %and_ln189_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 604 'select' 'select_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_35 = or i1 %and_ln189_81, i1 %and_ln189_83" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 605 'or' 'or_ln189_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_11 = select i1 %or_ln189_35, i13 %select_ln189_46, i13 %add_ln189_11" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 606 'select' 'masked_kernel_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%tmp_1824 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 607 'bitselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_85)   --->   "%xor_ln189_48 = xor i1 %tmp_1825, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 608 'xor' 'xor_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_85 = and i1 %tmp_1824, i1 %xor_ln189_48" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 609 'and' 'and_ln189_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%select_ln189_48 = select i1 %and_ln189_85, i1 %icmp_ln189_50, i1 %icmp_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 610 'select' 'select_ln189_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%tmp_1826 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_12, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 611 'bitselect' 'tmp_1826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%xor_ln189_76 = xor i1 %tmp_1826, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 612 'xor' 'xor_ln189_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%and_ln189_86 = and i1 %icmp_ln189_49, i1 %xor_ln189_76" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 613 'and' 'and_ln189_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_89)   --->   "%select_ln189_49 = select i1 %and_ln189_85, i1 %and_ln189_86, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 614 'select' 'select_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_87 = and i1 %and_ln189_85, i1 %icmp_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 615 'and' 'and_ln189_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_49 = xor i1 %select_ln189_48, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 616 'xor' 'xor_ln189_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%or_ln189_37 = or i1 %tmp_1825, i1 %xor_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 617 'or' 'or_ln189_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_88)   --->   "%xor_ln189_50 = xor i1 %tmp_1821, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 618 'xor' 'xor_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_88 = and i1 %or_ln189_37, i1 %xor_ln189_50" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 619 'and' 'and_ln189_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_89 = and i1 %tmp_1825, i1 %select_ln189_49" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 620 'and' 'and_ln189_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%or_ln189_60 = or i1 %and_ln189_87, i1 %and_ln189_89" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 621 'or' 'or_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%xor_ln189_51 = xor i1 %or_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 622 'xor' 'xor_ln189_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_38)   --->   "%and_ln189_90 = and i1 %tmp_1821, i1 %xor_ln189_51" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 623 'and' 'and_ln189_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_22)   --->   "%select_ln189_50 = select i1 %and_ln189_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 624 'select' 'select_ln189_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_38 = or i1 %and_ln189_88, i1 %and_ln189_90" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 625 'or' 'or_ln189_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_22 = select i1 %or_ln189_38, i13 %select_ln189_50, i13 %add_ln189_12" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 626 'select' 'masked_kernel_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%tmp_1830 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 627 'bitselect' 'tmp_1830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_92)   --->   "%xor_ln189_52 = xor i1 %tmp_1831, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 628 'xor' 'xor_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_92 = and i1 %tmp_1830, i1 %xor_ln189_52" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 629 'and' 'and_ln189_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%select_ln189_52 = select i1 %and_ln189_92, i1 %icmp_ln189_54, i1 %icmp_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 630 'select' 'select_ln189_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%tmp_1832 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_13, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 631 'bitselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%xor_ln189_77 = xor i1 %tmp_1832, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 632 'xor' 'xor_ln189_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%and_ln189_93 = and i1 %icmp_ln189_53, i1 %xor_ln189_77" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 633 'and' 'and_ln189_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_96)   --->   "%select_ln189_53 = select i1 %and_ln189_92, i1 %and_ln189_93, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 634 'select' 'select_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_94 = and i1 %and_ln189_92, i1 %icmp_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 635 'and' 'and_ln189_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_53 = xor i1 %select_ln189_52, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 636 'xor' 'xor_ln189_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%or_ln189_40 = or i1 %tmp_1831, i1 %xor_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 637 'or' 'or_ln189_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_95)   --->   "%xor_ln189_54 = xor i1 %tmp_1827, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 638 'xor' 'xor_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_95 = and i1 %or_ln189_40, i1 %xor_ln189_54" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 639 'and' 'and_ln189_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_96 = and i1 %tmp_1831, i1 %select_ln189_53" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 640 'and' 'and_ln189_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%or_ln189_61 = or i1 %and_ln189_94, i1 %and_ln189_96" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 641 'or' 'or_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%xor_ln189_55 = xor i1 %or_ln189_61, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 642 'xor' 'xor_ln189_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_41)   --->   "%and_ln189_97 = and i1 %tmp_1827, i1 %xor_ln189_55" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 643 'and' 'and_ln189_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_13)   --->   "%select_ln189_54 = select i1 %and_ln189_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 644 'select' 'select_ln189_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_41 = or i1 %and_ln189_95, i1 %and_ln189_97" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 645 'or' 'or_ln189_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_13 = select i1 %or_ln189_41, i13 %select_ln189_54, i13 %add_ln189_13" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 646 'select' 'masked_kernel_13' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%tmp_1853 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 647 'bitselect' 'tmp_1853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_99)   --->   "%xor_ln189_56 = xor i1 %tmp_1854, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 648 'xor' 'xor_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_99 = and i1 %tmp_1853, i1 %xor_ln189_56" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 649 'and' 'and_ln189_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%select_ln189_56 = select i1 %and_ln189_99, i1 %icmp_ln189_58, i1 %icmp_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 650 'select' 'select_ln189_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_14, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 651 'bitselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%xor_ln189_78 = xor i1 %tmp_1855, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 652 'xor' 'xor_ln189_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%and_ln189_100 = and i1 %icmp_ln189_57, i1 %xor_ln189_78" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 653 'and' 'and_ln189_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_103)   --->   "%select_ln189_57 = select i1 %and_ln189_99, i1 %and_ln189_100, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 654 'select' 'select_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_101 = and i1 %and_ln189_99, i1 %icmp_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 655 'and' 'and_ln189_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_57 = xor i1 %select_ln189_56, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 656 'xor' 'xor_ln189_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%or_ln189_43 = or i1 %tmp_1854, i1 %xor_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 657 'or' 'or_ln189_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_102)   --->   "%xor_ln189_58 = xor i1 %tmp_1850, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 658 'xor' 'xor_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_102 = and i1 %or_ln189_43, i1 %xor_ln189_58" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 659 'and' 'and_ln189_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_103 = and i1 %tmp_1854, i1 %select_ln189_57" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 660 'and' 'and_ln189_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%or_ln189_62 = or i1 %and_ln189_101, i1 %and_ln189_103" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 661 'or' 'or_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%xor_ln189_59 = xor i1 %or_ln189_62, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 662 'xor' 'xor_ln189_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_44)   --->   "%and_ln189_104 = and i1 %tmp_1850, i1 %xor_ln189_59" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 663 'and' 'and_ln189_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_23)   --->   "%select_ln189_58 = select i1 %and_ln189_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 664 'select' 'select_ln189_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_44 = or i1 %and_ln189_102, i1 %and_ln189_104" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 665 'or' 'or_ln189_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_23 = select i1 %or_ln189_44, i13 %select_ln189_58, i13 %add_ln189_14" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 666 'select' 'masked_kernel_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%tmp_1859 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 30" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 667 'bitselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_106)   --->   "%xor_ln189_60 = xor i1 %tmp_1860, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 668 'xor' 'xor_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_106 = and i1 %tmp_1859, i1 %xor_ln189_60" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 669 'and' 'and_ln189_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%select_ln189_60 = select i1 %and_ln189_106, i1 %icmp_ln189_62, i1 %icmp_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 670 'select' 'select_ln189_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%tmp_1861 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %mul_ln190_15, i32 31" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 671 'bitselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%xor_ln189_79 = xor i1 %tmp_1861, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 672 'xor' 'xor_ln189_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%and_ln189_107 = and i1 %icmp_ln189_61, i1 %xor_ln189_79" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 673 'and' 'and_ln189_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_110)   --->   "%select_ln189_61 = select i1 %and_ln189_106, i1 %and_ln189_107, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 674 'select' 'select_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_108 = and i1 %and_ln189_106, i1 %icmp_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 675 'and' 'and_ln189_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_61 = xor i1 %select_ln189_60, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 676 'xor' 'xor_ln189_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%or_ln189_46 = or i1 %tmp_1860, i1 %xor_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 677 'or' 'or_ln189_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_109)   --->   "%xor_ln189_62 = xor i1 %tmp_1856, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 678 'xor' 'xor_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_109 = and i1 %or_ln189_46, i1 %xor_ln189_62" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 679 'and' 'and_ln189_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln189_110 = and i1 %tmp_1860, i1 %select_ln189_61" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 680 'and' 'and_ln189_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%or_ln189_63 = or i1 %and_ln189_108, i1 %and_ln189_110" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 681 'or' 'or_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%xor_ln189_63 = xor i1 %or_ln189_63, i1 1" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 682 'xor' 'xor_ln189_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln189_47)   --->   "%and_ln189_111 = and i1 %tmp_1856, i1 %xor_ln189_63" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 683 'and' 'and_ln189_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_15)   --->   "%select_ln189_62 = select i1 %and_ln189_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 684 'select' 'select_ln189_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln189_47 = or i1 %and_ln189_109, i1 %and_ln189_111" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 685 'or' 'or_ln189_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.32ns) (out node of the LUT)   --->   "%masked_kernel_15 = select i1 %or_ln189_47, i13 %select_ln189_62, i13 %add_ln189_15" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 686 'select' 'masked_kernel_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i13 %masked_kernel_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 687 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 688 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 689 [1/1] (0.75ns)   --->   "%sum_416 = add i13 %masked_kernel, i13 %masked_kernel_16" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 689 'add' 'sum_416' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.75ns)   --->   "%add_ln191 = add i14 %sext_ln191_1, i14 %sext_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 690 'add' 'add_ln191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 691 'bitselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_416, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 692 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%xor_ln191 = xor i1 %tmp_1659, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 693 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%and_ln191 = and i1 %tmp_1660, i1 %xor_ln191" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 694 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%xor_ln191_1 = xor i1 %tmp_1659, i1 %tmp_1660" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 695 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node sum_417)   --->   "%select_ln191 = select i1 %and_ln191, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 696 'select' 'select_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 697 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_417 = select i1 %xor_ln191_1, i13 %select_ln191, i13 %sum_416" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 697 'select' 'sum_417' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_602 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_417, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 698 'partselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln193 = sext i11 %tmp_602" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 699 'sext' 'sext_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_417, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 700 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i13 %sum_417" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 701 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_637 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 702 'bitconcatenate' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.71ns)   --->   "%icmp_ln193 = icmp_eq  i9 %tmp_637, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 703 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.73ns)   --->   "%add_ln193 = add i12 %sext_ln193, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 704 'add' 'add_ln193' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln193 = select i1 %icmp_ln193, i12 %sext_ln193, i12 %add_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 705 'select' 'select_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 706 [1/1] (0.29ns) (out node of the LUT)   --->   "%index = select i1 %tmp_1661, i12 %select_ln193, i12 %sext_ln193" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 706 'select' 'index' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i12 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 707 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 708 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.30ns)   --->   "%index_16 = select i1 %tmp_1662, i11 0, i11 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 709 'select' 'index_16' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i11 %index_16" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 710 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_16, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 711 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.30ns)   --->   "%index_17 = select i1 %tmp_1663, i10 1023, i10 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 712 'select' 'index_17' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 713 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 714 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [2/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 715 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 716 'sext' 'sext_ln191_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 717 'sext' 'sext_ln191_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (0.75ns)   --->   "%sum_419 = add i13 %masked_kernel_3, i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 718 'add' 'sum_419' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln191_1 = add i14 %sext_ln191_3, i14 %sext_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 719 'add' 'add_ln191_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_1, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 720 'bitselect' 'tmp_1688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_419, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 721 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%xor_ln191_2 = xor i1 %tmp_1688, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 722 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%and_ln191_1 = and i1 %tmp_1689, i1 %xor_ln191_2" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 723 'and' 'and_ln191_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%xor_ln191_3 = xor i1 %tmp_1688, i1 %tmp_1689" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 724 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sum_420)   --->   "%select_ln191_2 = select i1 %and_ln191_1, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 725 'select' 'select_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_420 = select i1 %xor_ln191_3, i13 %select_ln191_2, i13 %sum_419" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 726 'select' 'sum_420' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_604 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_420, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 727 'partselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln193_1 = sext i11 %tmp_604" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 728 'sext' 'sext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_420, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 729 'bitselect' 'tmp_1690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %sum_420" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 730 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_646 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_3, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 731 'bitconcatenate' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.71ns)   --->   "%icmp_ln193_1 = icmp_eq  i9 %tmp_646, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 732 'icmp' 'icmp_ln193_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.73ns)   --->   "%add_ln193_1 = add i12 %sext_ln193_1, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 733 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node index_18)   --->   "%select_ln193_1 = select i1 %icmp_ln193_1, i12 %sext_ln193_1, i12 %add_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 734 'select' 'select_ln193_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 735 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_18 = select i1 %tmp_1690, i12 %select_ln193_1, i12 %sext_ln193_1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 735 'select' 'index_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i12 %index_18" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 736 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_18, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 737 'bitselect' 'tmp_1691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.30ns)   --->   "%index_19 = select i1 %tmp_1691, i11 0, i11 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 738 'select' 'index_19' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i11 %index_19" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 739 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_19, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 740 'bitselect' 'tmp_1692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.30ns)   --->   "%index_20 = select i1 %tmp_1692, i10 1023, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 741 'select' 'index_20' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 742 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 743 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 744 [2/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 744 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln191_4 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 745 'sext' 'sext_ln191_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln191_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 746 'sext' 'sext_ln191_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.75ns)   --->   "%sum_422 = add i13 %masked_kernel_5, i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 747 'add' 'sum_422' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 748 [1/1] (0.75ns)   --->   "%add_ln191_2 = add i14 %sext_ln191_5, i14 %sext_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 748 'add' 'add_ln191_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_2, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 749 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_422, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 750 'bitselect' 'tmp_1718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%xor_ln191_4 = xor i1 %tmp_1717, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 751 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%and_ln191_2 = and i1 %tmp_1718, i1 %xor_ln191_4" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 752 'and' 'and_ln191_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%xor_ln191_5 = xor i1 %tmp_1717, i1 %tmp_1718" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 753 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node sum_423)   --->   "%select_ln191_4 = select i1 %and_ln191_2, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 754 'select' 'select_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 755 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_423 = select i1 %xor_ln191_5, i13 %select_ln191_4, i13 %sum_422" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 755 'select' 'sum_423' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_606 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_423, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 756 'partselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln193_2 = sext i11 %tmp_606" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 757 'sext' 'sext_ln193_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node index_21)   --->   "%tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_423, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 758 'bitselect' 'tmp_1719' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i13 %sum_423" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 759 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_655 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_6, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 760 'bitconcatenate' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.71ns)   --->   "%icmp_ln193_2 = icmp_eq  i9 %tmp_655, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 761 'icmp' 'icmp_ln193_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.73ns)   --->   "%add_ln193_2 = add i12 %sext_ln193_2, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 762 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node index_21)   --->   "%select_ln193_2 = select i1 %icmp_ln193_2, i12 %sext_ln193_2, i12 %add_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 763 'select' 'select_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_21 = select i1 %tmp_1719, i12 %select_ln193_2, i12 %sext_ln193_2" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 764 'select' 'index_21' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i12 %index_21" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 765 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_21, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 766 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.30ns)   --->   "%index_22 = select i1 %tmp_1720, i11 0, i11 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 767 'select' 'index_22' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i11 %index_22" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 768 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_22, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 769 'bitselect' 'tmp_1721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.30ns)   --->   "%index_23 = select i1 %tmp_1721, i10 1023, i10 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 770 'select' 'index_23' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 771 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 772 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 772 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 773 [2/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 773 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 774 'sext' 'sext_ln191_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln191_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 775 'sext' 'sext_ln191_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 776 [1/1] (0.75ns)   --->   "%sum_425 = add i13 %masked_kernel_7, i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 776 'add' 'sum_425' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.75ns)   --->   "%add_ln191_3 = add i14 %sext_ln191_7, i14 %sext_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 777 'add' 'add_ln191_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_1746 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_3, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 778 'bitselect' 'tmp_1746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_1747 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_425, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 779 'bitselect' 'tmp_1747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%xor_ln191_6 = xor i1 %tmp_1746, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 780 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%and_ln191_3 = and i1 %tmp_1747, i1 %xor_ln191_6" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 781 'and' 'and_ln191_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%xor_ln191_7 = xor i1 %tmp_1746, i1 %tmp_1747" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 782 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node sum_426)   --->   "%select_ln191_6 = select i1 %and_ln191_3, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 783 'select' 'select_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_426 = select i1 %xor_ln191_7, i13 %select_ln191_6, i13 %sum_425" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 784 'select' 'sum_426' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_608 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_426, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 785 'partselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln193_3 = sext i11 %tmp_608" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 786 'sext' 'sext_ln193_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node index_24)   --->   "%tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_426, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 787 'bitselect' 'tmp_1748' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %sum_426" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 788 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_664 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_9, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 789 'bitconcatenate' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.71ns)   --->   "%icmp_ln193_3 = icmp_eq  i9 %tmp_664, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 790 'icmp' 'icmp_ln193_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 791 [1/1] (0.73ns)   --->   "%add_ln193_3 = add i12 %sext_ln193_3, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 791 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node index_24)   --->   "%select_ln193_3 = select i1 %icmp_ln193_3, i12 %sext_ln193_3, i12 %add_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 792 'select' 'select_ln193_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 793 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_24 = select i1 %tmp_1748, i12 %select_ln193_3, i12 %sext_ln193_3" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 793 'select' 'index_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i12 %index_24" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 794 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_1749 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_24, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 795 'bitselect' 'tmp_1749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 796 [1/1] (0.30ns)   --->   "%index_25 = select i1 %tmp_1749, i11 0, i11 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 796 'select' 'index_25' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i11 %index_25" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 797 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_25, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 798 'bitselect' 'tmp_1750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 799 [1/1] (0.30ns)   --->   "%index_26 = select i1 %tmp_1750, i10 1023, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 799 'select' 'index_26' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_26" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 800 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 801 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 801 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 802 [2/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 802 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i13 %masked_kernel_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 803 'sext' 'sext_ln191_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln191_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 804 'sext' 'sext_ln191_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 805 [1/1] (0.75ns)   --->   "%sum_428 = add i13 %masked_kernel_9, i13 %masked_kernel_20" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 805 'add' 'sum_428' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.75ns)   --->   "%add_ln191_4 = add i14 %sext_ln191_9, i14 %sext_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 806 'add' 'add_ln191_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_4, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 807 'bitselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_428, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 808 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%xor_ln191_8 = xor i1 %tmp_1775, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 809 'xor' 'xor_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%and_ln191_4 = and i1 %tmp_1776, i1 %xor_ln191_8" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 810 'and' 'and_ln191_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%xor_ln191_9 = xor i1 %tmp_1775, i1 %tmp_1776" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 811 'xor' 'xor_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node sum_429)   --->   "%select_ln191_8 = select i1 %and_ln191_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 812 'select' 'select_ln191_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_429 = select i1 %xor_ln191_9, i13 %select_ln191_8, i13 %sum_428" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 813 'select' 'sum_429' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_429, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 814 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln193_4 = sext i11 %tmp_610" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 815 'sext' 'sext_ln193_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node index_27)   --->   "%tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_429, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 816 'bitselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i13 %sum_429" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 817 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_673 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_12, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 818 'bitconcatenate' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 819 [1/1] (0.71ns)   --->   "%icmp_ln193_4 = icmp_eq  i9 %tmp_673, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 819 'icmp' 'icmp_ln193_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.73ns)   --->   "%add_ln193_4 = add i12 %sext_ln193_4, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 820 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node index_27)   --->   "%select_ln193_4 = select i1 %icmp_ln193_4, i12 %sext_ln193_4, i12 %add_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 821 'select' 'select_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_27 = select i1 %tmp_1777, i12 %select_ln193_4, i12 %sext_ln193_4" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 822 'select' 'index_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i12 %index_27" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 823 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_27, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 824 'bitselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 825 [1/1] (0.30ns)   --->   "%index_28 = select i1 %tmp_1778, i11 0, i11 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 825 'select' 'index_28' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i11 %index_28" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 826 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_28, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 827 'bitselect' 'tmp_1779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 828 [1/1] (0.30ns)   --->   "%index_29 = select i1 %tmp_1779, i10 1023, i10 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 828 'select' 'index_29' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_29" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 829 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 830 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [2/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 831 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 832 'sext' 'sext_ln191_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 833 'sext' 'sext_ln191_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 834 [1/1] (0.75ns)   --->   "%sum_431 = add i13 %masked_kernel_11, i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 834 'add' 'sum_431' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.75ns)   --->   "%add_ln191_5 = add i14 %sext_ln191_11, i14 %sext_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 835 'add' 'add_ln191_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_1804 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_5, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 836 'bitselect' 'tmp_1804' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_1805 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_431, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 837 'bitselect' 'tmp_1805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%xor_ln191_10 = xor i1 %tmp_1804, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 838 'xor' 'xor_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%and_ln191_5 = and i1 %tmp_1805, i1 %xor_ln191_10" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 839 'and' 'and_ln191_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%xor_ln191_11 = xor i1 %tmp_1804, i1 %tmp_1805" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 840 'xor' 'xor_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node sum_432)   --->   "%select_ln191_10 = select i1 %and_ln191_5, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 841 'select' 'select_ln191_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_432 = select i1 %xor_ln191_11, i13 %select_ln191_10, i13 %sum_431" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 842 'select' 'sum_432' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_432, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 843 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln193_5 = sext i11 %tmp_612" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 844 'sext' 'sext_ln193_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node index_30)   --->   "%tmp_1806 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_432, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 845 'bitselect' 'tmp_1806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i13 %sum_432" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 846 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_682 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_15, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 847 'bitconcatenate' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.71ns)   --->   "%icmp_ln193_5 = icmp_eq  i9 %tmp_682, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 848 'icmp' 'icmp_ln193_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 849 [1/1] (0.73ns)   --->   "%add_ln193_5 = add i12 %sext_ln193_5, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 849 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node index_30)   --->   "%select_ln193_5 = select i1 %icmp_ln193_5, i12 %sext_ln193_5, i12 %add_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 850 'select' 'select_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_30 = select i1 %tmp_1806, i12 %select_ln193_5, i12 %sext_ln193_5" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 851 'select' 'index_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i12 %index_30" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 852 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_1807 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_30, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 853 'bitselect' 'tmp_1807' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 854 [1/1] (0.30ns)   --->   "%index_31 = select i1 %tmp_1807, i11 0, i11 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 854 'select' 'index_31' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i11 %index_31" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 855 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_1808 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_31, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 856 'bitselect' 'tmp_1808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.30ns)   --->   "%index_32 = select i1 %tmp_1808, i10 1023, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 857 'select' 'index_32' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_32" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 858 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 859 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 860 [2/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 860 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln191_12 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 861 'sext' 'sext_ln191_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln191_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 862 'sext' 'sext_ln191_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.75ns)   --->   "%sum_434 = add i13 %masked_kernel_13, i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 863 'add' 'sum_434' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 864 [1/1] (0.75ns)   --->   "%add_ln191_6 = add i14 %sext_ln191_13, i14 %sext_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 864 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_1833 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_6, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 865 'bitselect' 'tmp_1833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_1834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_434, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 866 'bitselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%xor_ln191_12 = xor i1 %tmp_1833, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 867 'xor' 'xor_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%and_ln191_6 = and i1 %tmp_1834, i1 %xor_ln191_12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 868 'and' 'and_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%xor_ln191_13 = xor i1 %tmp_1833, i1 %tmp_1834" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 869 'xor' 'xor_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node sum_435)   --->   "%select_ln191_12 = select i1 %and_ln191_6, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 870 'select' 'select_ln191_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 871 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_435 = select i1 %xor_ln191_13, i13 %select_ln191_12, i13 %sum_434" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 871 'select' 'sum_435' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_435, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 872 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln193_6 = sext i11 %tmp_614" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 873 'sext' 'sext_ln193_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node index_33)   --->   "%tmp_1835 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_435, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 874 'bitselect' 'tmp_1835' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i13 %sum_435" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 875 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_691 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_18, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 876 'bitconcatenate' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.71ns)   --->   "%icmp_ln193_6 = icmp_eq  i9 %tmp_691, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 877 'icmp' 'icmp_ln193_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.73ns)   --->   "%add_ln193_6 = add i12 %sext_ln193_6, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 878 'add' 'add_ln193_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node index_33)   --->   "%select_ln193_6 = select i1 %icmp_ln193_6, i12 %sext_ln193_6, i12 %add_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 879 'select' 'select_ln193_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 880 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_33 = select i1 %tmp_1835, i12 %select_ln193_6, i12 %sext_ln193_6" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 880 'select' 'index_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i12 %index_33" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 881 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_1836 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_33, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 882 'bitselect' 'tmp_1836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.30ns)   --->   "%index_34 = select i1 %tmp_1836, i11 0, i11 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 883 'select' 'index_34' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i11 %index_34" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 884 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_1837 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_34, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 885 'bitselect' 'tmp_1837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.30ns)   --->   "%index_35 = select i1 %tmp_1837, i10 1023, i10 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 886 'select' 'index_35' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_35" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 887 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 888 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 889 [2/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 889 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 890 'sext' 'sext_ln191_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln191_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 891 'sext' 'sext_ln191_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.75ns)   --->   "%sum_437 = add i13 %masked_kernel_15, i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 892 'add' 'sum_437' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 893 [1/1] (0.75ns)   --->   "%add_ln191_7 = add i14 %sext_ln191_15, i14 %sext_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 893 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln191_7, i32 13" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 894 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_1863 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_437, i32 12" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 895 'bitselect' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%xor_ln191_14 = xor i1 %tmp_1862, i1 1" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 896 'xor' 'xor_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%and_ln191_7 = and i1 %tmp_1863, i1 %xor_ln191_14" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 897 'and' 'and_ln191_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%xor_ln191_15 = xor i1 %tmp_1862, i1 %tmp_1863" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 898 'xor' 'xor_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node sum_438)   --->   "%select_ln191_14 = select i1 %and_ln191_7, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 899 'select' 'select_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 900 [1/1] (0.32ns) (out node of the LUT)   --->   "%sum_438 = select i1 %xor_ln191_15, i13 %select_ln191_14, i13 %sum_437" [firmware/nnet_utils/nnet_hept.h:191]   --->   Operation 900 'select' 'sum_438' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sum_438, i32 2, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 901 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln193_7 = sext i11 %tmp_616" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 902 'sext' 'sext_ln193_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node index_36)   --->   "%tmp_1864 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %sum_438, i32 12" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 903 'bitselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i13 %sum_438" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 904 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_700 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln193_21, i7 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 905 'bitconcatenate' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 906 [1/1] (0.71ns)   --->   "%icmp_ln193_7 = icmp_eq  i9 %tmp_700, i9 0" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 906 'icmp' 'icmp_ln193_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 907 [1/1] (0.73ns)   --->   "%add_ln193_7 = add i12 %sext_ln193_7, i12 1" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 907 'add' 'add_ln193_7' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node index_36)   --->   "%select_ln193_7 = select i1 %icmp_ln193_7, i12 %sext_ln193_7, i12 %add_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 908 'select' 'select_ln193_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 909 [1/1] (0.29ns) (out node of the LUT)   --->   "%index_36 = select i1 %tmp_1864, i12 %select_ln193_7, i12 %sext_ln193_7" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 909 'select' 'index_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i12 %index_36" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 910 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %index_36, i32 11" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 911 'bitselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.30ns)   --->   "%index_37 = select i1 %tmp_1865, i11 0, i11 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 912 'select' 'index_37' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i11 %index_37" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 913 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_1866 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_37, i32 10" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 914 'bitselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.30ns)   --->   "%index_38 = select i1 %tmp_1866, i10 1023, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 915 'select' 'index_38' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_38" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 916 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64 0, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 917 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 918 [2/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 918 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.17>
ST_5 : Operation 919 [1/2] (1.17ns)   --->   "%denom = load i10 %inv_table_addr" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 919 'load' 'denom' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 920 [1/2] (1.17ns)   --->   "%denom_1 = load i10 %inv_table_addr_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 920 'load' 'denom_1' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 921 [1/2] (1.17ns)   --->   "%denom_2 = load i10 %inv_table_addr_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 921 'load' 'denom_2' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 922 [1/2] (1.17ns)   --->   "%denom_3 = load i10 %inv_table_addr_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 922 'load' 'denom_3' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 923 [1/2] (1.17ns)   --->   "%denom_4 = load i10 %inv_table_addr_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 923 'load' 'denom_4' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 924 [1/2] (1.17ns)   --->   "%denom_5 = load i10 %inv_table_addr_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 924 'load' 'denom_5' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 925 [1/2] (1.17ns)   --->   "%denom_6 = load i10 %inv_table_addr_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 925 'load' 'denom_6' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_5 : Operation 926 [1/2] (1.17ns)   --->   "%denom_7 = load i10 %inv_table_addr_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 926 'load' 'denom_7' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i13 %masked_kernel_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 927 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i11 %denom" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 928 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (1.89ns)   --->   "%mul_ln199 = mul i24 %zext_ln199, i24 %sext_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 929 'mul' 'mul_ln199' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 930 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%trunc_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 931 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 932 'bitselect' 'tmp_1665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 933 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln199 = trunc i24 %mul_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 934 'trunc' 'trunc_ln199' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.70ns)   --->   "%icmp_ln199 = icmp_ne  i5 %trunc_ln199, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 935 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 936 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%or_ln199 = or i1 %tmp_1665, i1 %icmp_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 937 'or' 'or_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%and_ln199 = and i1 %or_ln199, i1 %tmp_1666" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 938 'and' 'and_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln199)   --->   "%zext_ln199_1 = zext i1 %and_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 939 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199 = add i13 %trunc_ln5, i13 %zext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 940 'add' 'add_ln199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 941 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_1)   --->   "%xor_ln199 = xor i1 %tmp_1668, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 942 'xor' 'xor_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 943 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_1 = and i1 %tmp_1667, i1 %xor_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 943 'and' 'and_ln199_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 944 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 945 [1/1] (0.70ns)   --->   "%icmp_ln199_1 = icmp_eq  i4 %tmp_638, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 945 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 946 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 947 [1/1] (0.70ns)   --->   "%icmp_ln199_2 = icmp_eq  i5 %tmp_639, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 947 'icmp' 'icmp_ln199_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 948 [1/1] (0.70ns)   --->   "%icmp_ln199_3 = icmp_eq  i5 %tmp_639, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 948 'icmp' 'icmp_ln199_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%select_ln199 = select i1 %and_ln199_1, i1 %icmp_ln199_2, i1 %icmp_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 949 'select' 'select_ln199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 950 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%xor_ln199_64 = xor i1 %tmp_1669, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 951 'xor' 'xor_ln199_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%and_ln199_2 = and i1 %icmp_ln199_1, i1 %xor_ln199_64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 952 'and' 'and_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_5)   --->   "%select_ln199_1 = select i1 %and_ln199_1, i1 %and_ln199_2, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 953 'select' 'select_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_3 = and i1 %and_ln199_1, i1 %icmp_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 954 'and' 'and_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_1 = xor i1 %select_ln199, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 955 'xor' 'xor_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%or_ln199_1 = or i1 %tmp_1668, i1 %xor_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 956 'or' 'or_ln199_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_4)   --->   "%xor_ln199_2 = xor i1 %tmp_1664, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 957 'xor' 'xor_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 958 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_4 = and i1 %or_ln199_1, i1 %xor_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 958 'and' 'and_ln199_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 959 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_5 = and i1 %tmp_1668, i1 %select_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 959 'and' 'and_ln199_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%or_ln199_48 = or i1 %and_ln199_3, i1 %and_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 960 'or' 'or_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%xor_ln199_3 = xor i1 %or_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 961 'xor' 'xor_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_2)   --->   "%and_ln199_6 = and i1 %tmp_1664, i1 %xor_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 962 'and' 'and_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_3)   --->   "%select_ln199_2 = select i1 %and_ln199_4, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 963 'select' 'select_ln199_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 964 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_2 = or i1 %and_ln199_4, i1 %and_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 964 'or' 'or_ln199_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_3 = select i1 %or_ln199_2, i13 %select_ln199_2, i13 %add_ln199" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 965 'select' 'select_ln199_3' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i13 %masked_kernel" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 966 'sext' 'sext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 967 [1/1] (1.89ns)   --->   "%mul_ln199_1 = mul i24 %zext_ln199, i24 %sext_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 967 'mul' 'mul_ln199_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 968 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%trunc_ln199_1 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_1, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 969 'partselect' 'trunc_ln199_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 970 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 971 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln199_16 = trunc i24 %mul_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 972 'trunc' 'trunc_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 973 [1/1] (0.70ns)   --->   "%icmp_ln199_4 = icmp_ne  i5 %trunc_ln199_16, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 973 'icmp' 'icmp_ln199_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 974 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%or_ln199_3 = or i1 %tmp_1671, i1 %icmp_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 975 'or' 'or_ln199_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%and_ln199_7 = and i1 %or_ln199_3, i1 %tmp_1672" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 976 'and' 'and_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_1)   --->   "%zext_ln199_2 = zext i1 %and_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 977 'zext' 'zext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 978 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_1 = add i13 %trunc_ln199_1, i13 %zext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 978 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_1, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 979 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_8)   --->   "%xor_ln199_4 = xor i1 %tmp_1674, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 980 'xor' 'xor_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_8 = and i1 %tmp_1673, i1 %xor_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 981 'and' 'and_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_640 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_1, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 982 'partselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 983 [1/1] (0.70ns)   --->   "%icmp_ln199_5 = icmp_eq  i4 %tmp_640, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 983 'icmp' 'icmp_ln199_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_641 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_1, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 984 'partselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 985 [1/1] (0.70ns)   --->   "%icmp_ln199_6 = icmp_eq  i5 %tmp_641, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 985 'icmp' 'icmp_ln199_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.70ns)   --->   "%icmp_ln199_7 = icmp_eq  i5 %tmp_641, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 986 'icmp' 'icmp_ln199_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%select_ln199_4 = select i1 %and_ln199_8, i1 %icmp_ln199_6, i1 %icmp_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 987 'select' 'select_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_1, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 988 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%xor_ln199_65 = xor i1 %tmp_1675, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 989 'xor' 'xor_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%and_ln199_9 = and i1 %icmp_ln199_5, i1 %xor_ln199_65" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 990 'and' 'and_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_12)   --->   "%select_ln199_5 = select i1 %and_ln199_8, i1 %and_ln199_9, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 991 'select' 'select_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_10 = and i1 %and_ln199_8, i1 %icmp_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 992 'and' 'and_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_5 = xor i1 %select_ln199_4, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 993 'xor' 'xor_ln199_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%or_ln199_4 = or i1 %tmp_1674, i1 %xor_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 994 'or' 'or_ln199_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_11)   --->   "%xor_ln199_6 = xor i1 %tmp_1670, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 995 'xor' 'xor_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 996 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_11 = and i1 %or_ln199_4, i1 %xor_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 996 'and' 'and_ln199_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 997 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_12 = and i1 %tmp_1674, i1 %select_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 997 'and' 'and_ln199_12' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%or_ln199_49 = or i1 %and_ln199_10, i1 %and_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 998 'or' 'or_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%xor_ln199_7 = xor i1 %or_ln199_49, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 999 'xor' 'xor_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_5)   --->   "%and_ln199_13 = and i1 %tmp_1670, i1 %xor_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1000 'and' 'and_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_7)   --->   "%select_ln199_6 = select i1 %and_ln199_11, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1001 'select' 'select_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1002 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_5 = or i1 %and_ln199_11, i1 %and_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1002 'or' 'or_ln199_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1003 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_7 = select i1 %or_ln199_5, i13 %select_ln199_6, i13 %add_ln199_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1003 'select' 'select_ln199_7' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i13 %masked_kernel_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1004 'sext' 'sext_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1005 [1/1] (0.00ns)   --->   "%zext_ln199_3 = zext i11 %denom_1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1005 'zext' 'zext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1006 [1/1] (1.89ns)   --->   "%mul_ln199_2 = mul i24 %zext_ln199_3, i24 %sext_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1006 'mul' 'mul_ln199_2' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1007 'bitselect' 'tmp_1693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%trunc_ln199_2 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_2, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1008 'partselect' 'trunc_ln199_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1009 'bitselect' 'tmp_1694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%tmp_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1010 'bitselect' 'tmp_1695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln199_17 = trunc i24 %mul_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1011 'trunc' 'trunc_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1012 [1/1] (0.70ns)   --->   "%icmp_ln199_8 = icmp_ne  i5 %trunc_ln199_17, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1012 'icmp' 'icmp_ln199_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%tmp_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1013 'bitselect' 'tmp_1696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%or_ln199_6 = or i1 %tmp_1694, i1 %icmp_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1014 'or' 'or_ln199_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%and_ln199_14 = and i1 %or_ln199_6, i1 %tmp_1695" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1015 'and' 'and_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_2)   --->   "%zext_ln199_4 = zext i1 %and_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1016 'zext' 'zext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1017 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_2 = add i13 %trunc_ln199_2, i13 %zext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1017 'add' 'add_ln199_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/1] (0.00ns)   --->   "%tmp_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_2, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1018 'bitselect' 'tmp_1697' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_15)   --->   "%xor_ln199_8 = xor i1 %tmp_1697, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1019 'xor' 'xor_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_15 = and i1 %tmp_1696, i1 %xor_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1020 'and' 'and_ln199_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_647 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_2, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1021 'partselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (0.70ns)   --->   "%icmp_ln199_9 = icmp_eq  i4 %tmp_647, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1022 'icmp' 'icmp_ln199_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_648 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_2, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1023 'partselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1024 [1/1] (0.70ns)   --->   "%icmp_ln199_10 = icmp_eq  i5 %tmp_648, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1024 'icmp' 'icmp_ln199_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.70ns)   --->   "%icmp_ln199_11 = icmp_eq  i5 %tmp_648, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1025 'icmp' 'icmp_ln199_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%select_ln199_8 = select i1 %and_ln199_15, i1 %icmp_ln199_10, i1 %icmp_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1026 'select' 'select_ln199_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%tmp_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_2, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1027 'bitselect' 'tmp_1698' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%xor_ln199_66 = xor i1 %tmp_1698, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1028 'xor' 'xor_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%and_ln199_16 = and i1 %icmp_ln199_9, i1 %xor_ln199_66" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1029 'and' 'and_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_19)   --->   "%select_ln199_9 = select i1 %and_ln199_15, i1 %and_ln199_16, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1030 'select' 'select_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_17 = and i1 %and_ln199_15, i1 %icmp_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1031 'and' 'and_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_9 = xor i1 %select_ln199_8, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1032 'xor' 'xor_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%or_ln199_7 = or i1 %tmp_1697, i1 %xor_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1033 'or' 'or_ln199_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_18)   --->   "%xor_ln199_10 = xor i1 %tmp_1693, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1034 'xor' 'xor_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_18 = and i1 %or_ln199_7, i1 %xor_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1035 'and' 'and_ln199_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_19 = and i1 %tmp_1697, i1 %select_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1036 'and' 'and_ln199_19' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%or_ln199_50 = or i1 %and_ln199_17, i1 %and_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1037 'or' 'or_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%xor_ln199_11 = xor i1 %or_ln199_50, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1038 'xor' 'xor_ln199_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_8)   --->   "%and_ln199_20 = and i1 %tmp_1693, i1 %xor_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1039 'and' 'and_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_11)   --->   "%select_ln199_10 = select i1 %and_ln199_18, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1040 'select' 'select_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1041 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_8 = or i1 %and_ln199_18, i1 %and_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1041 'or' 'or_ln199_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_11 = select i1 %or_ln199_8, i13 %select_ln199_10, i13 %add_ln199_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1042 'select' 'select_ln199_11' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln199_3 = sext i13 %masked_kernel_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1043 'sext' 'sext_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1044 [1/1] (1.89ns)   --->   "%mul_ln199_3 = mul i24 %zext_ln199_3, i24 %sext_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1044 'mul' 'mul_ln199_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1045 'bitselect' 'tmp_1699' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%trunc_ln199_3 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_3, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1046 'partselect' 'trunc_ln199_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1047 'bitselect' 'tmp_1700' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1048 'bitselect' 'tmp_1701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln199_18 = trunc i24 %mul_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1049 'trunc' 'trunc_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1050 [1/1] (0.70ns)   --->   "%icmp_ln199_12 = icmp_ne  i5 %trunc_ln199_18, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1050 'icmp' 'icmp_ln199_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%tmp_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1051 'bitselect' 'tmp_1702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%or_ln199_9 = or i1 %tmp_1700, i1 %icmp_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1052 'or' 'or_ln199_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%and_ln199_21 = and i1 %or_ln199_9, i1 %tmp_1701" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1053 'and' 'and_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_3)   --->   "%zext_ln199_5 = zext i1 %and_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1054 'zext' 'zext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1055 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_3 = add i13 %trunc_ln199_3, i13 %zext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1055 'add' 'add_ln199_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_3, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1056 'bitselect' 'tmp_1703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_22)   --->   "%xor_ln199_12 = xor i1 %tmp_1703, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1057 'xor' 'xor_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1058 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_22 = and i1 %tmp_1702, i1 %xor_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1058 'and' 'and_ln199_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_649 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_3, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1059 'partselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1060 [1/1] (0.70ns)   --->   "%icmp_ln199_13 = icmp_eq  i4 %tmp_649, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1060 'icmp' 'icmp_ln199_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_650 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_3, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1061 'partselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1062 [1/1] (0.70ns)   --->   "%icmp_ln199_14 = icmp_eq  i5 %tmp_650, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1062 'icmp' 'icmp_ln199_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.70ns)   --->   "%icmp_ln199_15 = icmp_eq  i5 %tmp_650, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1063 'icmp' 'icmp_ln199_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%select_ln199_12 = select i1 %and_ln199_22, i1 %icmp_ln199_14, i1 %icmp_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1064 'select' 'select_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%tmp_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_3, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1065 'bitselect' 'tmp_1704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%xor_ln199_67 = xor i1 %tmp_1704, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1066 'xor' 'xor_ln199_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%and_ln199_23 = and i1 %icmp_ln199_13, i1 %xor_ln199_67" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1067 'and' 'and_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_26)   --->   "%select_ln199_13 = select i1 %and_ln199_22, i1 %and_ln199_23, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1068 'select' 'select_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_24 = and i1 %and_ln199_22, i1 %icmp_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1069 'and' 'and_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_13 = xor i1 %select_ln199_12, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1070 'xor' 'xor_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%or_ln199_10 = or i1 %tmp_1703, i1 %xor_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1071 'or' 'or_ln199_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_25)   --->   "%xor_ln199_14 = xor i1 %tmp_1699, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1072 'xor' 'xor_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_25 = and i1 %or_ln199_10, i1 %xor_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1073 'and' 'and_ln199_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_26 = and i1 %tmp_1703, i1 %select_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1074 'and' 'and_ln199_26' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%or_ln199_51 = or i1 %and_ln199_24, i1 %and_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1075 'or' 'or_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%xor_ln199_15 = xor i1 %or_ln199_51, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1076 'xor' 'xor_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_11)   --->   "%and_ln199_27 = and i1 %tmp_1699, i1 %xor_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1077 'and' 'and_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_15)   --->   "%select_ln199_14 = select i1 %and_ln199_25, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1078 'select' 'select_ln199_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1079 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_11 = or i1 %and_ln199_25, i1 %and_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1079 'or' 'or_ln199_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1080 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_15 = select i1 %or_ln199_11, i13 %select_ln199_14, i13 %add_ln199_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1080 'select' 'select_ln199_15' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln199_4 = sext i13 %masked_kernel_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1081 'sext' 'sext_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln199_6 = zext i11 %denom_2" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1082 'zext' 'zext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1083 [1/1] (1.89ns)   --->   "%mul_ln199_4 = mul i24 %zext_ln199_6, i24 %sext_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1083 'mul' 'mul_ln199_4' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1084 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%trunc_ln199_4 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_4, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1085 'partselect' 'trunc_ln199_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1086 'bitselect' 'tmp_1723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1087 'bitselect' 'tmp_1724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln199_19 = trunc i24 %mul_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1088 'trunc' 'trunc_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1089 [1/1] (0.70ns)   --->   "%icmp_ln199_16 = icmp_ne  i5 %trunc_ln199_19, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1089 'icmp' 'icmp_ln199_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1090 'bitselect' 'tmp_1725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%or_ln199_12 = or i1 %tmp_1723, i1 %icmp_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1091 'or' 'or_ln199_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%and_ln199_28 = and i1 %or_ln199_12, i1 %tmp_1724" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1092 'and' 'and_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_4)   --->   "%zext_ln199_7 = zext i1 %and_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1093 'zext' 'zext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1094 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_4 = add i13 %trunc_ln199_4, i13 %zext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1094 'add' 'add_ln199_4' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_4, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1095 'bitselect' 'tmp_1726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_29)   --->   "%xor_ln199_16 = xor i1 %tmp_1726, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1096 'xor' 'xor_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_29 = and i1 %tmp_1725, i1 %xor_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1097 'and' 'and_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_656 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_4, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1098 'partselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1099 [1/1] (0.70ns)   --->   "%icmp_ln199_17 = icmp_eq  i4 %tmp_656, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1099 'icmp' 'icmp_ln199_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_4, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1100 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1101 [1/1] (0.70ns)   --->   "%icmp_ln199_18 = icmp_eq  i5 %tmp_657, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1101 'icmp' 'icmp_ln199_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1102 [1/1] (0.70ns)   --->   "%icmp_ln199_19 = icmp_eq  i5 %tmp_657, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1102 'icmp' 'icmp_ln199_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%select_ln199_16 = select i1 %and_ln199_29, i1 %icmp_ln199_18, i1 %icmp_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1103 'select' 'select_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_4, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1104 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%xor_ln199_68 = xor i1 %tmp_1727, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1105 'xor' 'xor_ln199_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%and_ln199_30 = and i1 %icmp_ln199_17, i1 %xor_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1106 'and' 'and_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_33)   --->   "%select_ln199_17 = select i1 %and_ln199_29, i1 %and_ln199_30, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1107 'select' 'select_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_31 = and i1 %and_ln199_29, i1 %icmp_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1108 'and' 'and_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_17 = xor i1 %select_ln199_16, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1109 'xor' 'xor_ln199_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%or_ln199_13 = or i1 %tmp_1726, i1 %xor_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1110 'or' 'or_ln199_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_32)   --->   "%xor_ln199_18 = xor i1 %tmp_1722, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1111 'xor' 'xor_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1112 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_32 = and i1 %or_ln199_13, i1 %xor_ln199_18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1112 'and' 'and_ln199_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_33 = and i1 %tmp_1726, i1 %select_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1113 'and' 'and_ln199_33' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%or_ln199_52 = or i1 %and_ln199_31, i1 %and_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1114 'or' 'or_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%xor_ln199_19 = xor i1 %or_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1115 'xor' 'xor_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_14)   --->   "%and_ln199_34 = and i1 %tmp_1722, i1 %xor_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1116 'and' 'and_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_19)   --->   "%select_ln199_18 = select i1 %and_ln199_32, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1117 'select' 'select_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1118 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_14 = or i1 %and_ln199_32, i1 %and_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1118 'or' 'or_ln199_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_19 = select i1 %or_ln199_14, i13 %select_ln199_18, i13 %add_ln199_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1119 'select' 'select_ln199_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln199_5 = sext i13 %masked_kernel_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1120 'sext' 'sext_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1121 [1/1] (1.89ns)   --->   "%mul_ln199_5 = mul i24 %zext_ln199_6, i24 %sext_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1121 'mul' 'mul_ln199_5' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1122 'bitselect' 'tmp_1728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%trunc_ln199_5 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_5, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1123 'partselect' 'trunc_ln199_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1124 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1125 'bitselect' 'tmp_1730' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln199_20 = trunc i24 %mul_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1126 'trunc' 'trunc_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1127 [1/1] (0.70ns)   --->   "%icmp_ln199_20 = icmp_ne  i5 %trunc_ln199_20, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1127 'icmp' 'icmp_ln199_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1128 'bitselect' 'tmp_1731' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%or_ln199_15 = or i1 %tmp_1729, i1 %icmp_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1129 'or' 'or_ln199_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%and_ln199_35 = and i1 %or_ln199_15, i1 %tmp_1730" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1130 'and' 'and_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_5)   --->   "%zext_ln199_8 = zext i1 %and_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1131 'zext' 'zext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1132 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_5 = add i13 %trunc_ln199_5, i13 %zext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1132 'add' 'add_ln199_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_5, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1133 'bitselect' 'tmp_1732' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_36)   --->   "%xor_ln199_20 = xor i1 %tmp_1732, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1134 'xor' 'xor_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_36 = and i1 %tmp_1731, i1 %xor_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1135 'and' 'and_ln199_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_5, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1136 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1137 [1/1] (0.70ns)   --->   "%icmp_ln199_21 = icmp_eq  i4 %tmp_658, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1137 'icmp' 'icmp_ln199_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_5, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1138 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1139 [1/1] (0.70ns)   --->   "%icmp_ln199_22 = icmp_eq  i5 %tmp_659, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1139 'icmp' 'icmp_ln199_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1140 [1/1] (0.70ns)   --->   "%icmp_ln199_23 = icmp_eq  i5 %tmp_659, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1140 'icmp' 'icmp_ln199_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%select_ln199_20 = select i1 %and_ln199_36, i1 %icmp_ln199_22, i1 %icmp_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1141 'select' 'select_ln199_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_5, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1142 'bitselect' 'tmp_1733' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1143 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%xor_ln199_69 = xor i1 %tmp_1733, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1143 'xor' 'xor_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%and_ln199_37 = and i1 %icmp_ln199_21, i1 %xor_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1144 'and' 'and_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_40)   --->   "%select_ln199_21 = select i1 %and_ln199_36, i1 %and_ln199_37, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1145 'select' 'select_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_38 = and i1 %and_ln199_36, i1 %icmp_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1146 'and' 'and_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_21 = xor i1 %select_ln199_20, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1147 'xor' 'xor_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%or_ln199_16 = or i1 %tmp_1732, i1 %xor_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1148 'or' 'or_ln199_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_39)   --->   "%xor_ln199_22 = xor i1 %tmp_1728, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1149 'xor' 'xor_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1150 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_39 = and i1 %or_ln199_16, i1 %xor_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1150 'and' 'and_ln199_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1151 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_40 = and i1 %tmp_1732, i1 %select_ln199_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1151 'and' 'and_ln199_40' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%or_ln199_53 = or i1 %and_ln199_38, i1 %and_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1152 'or' 'or_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%xor_ln199_23 = xor i1 %or_ln199_53, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1153 'xor' 'xor_ln199_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_17)   --->   "%and_ln199_41 = and i1 %tmp_1728, i1 %xor_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1154 'and' 'and_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_23)   --->   "%select_ln199_22 = select i1 %and_ln199_39, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1155 'select' 'select_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1156 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_17 = or i1 %and_ln199_39, i1 %and_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1156 'or' 'or_ln199_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1157 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_23 = select i1 %or_ln199_17, i13 %select_ln199_22, i13 %add_ln199_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1157 'select' 'select_ln199_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln199_6 = sext i13 %masked_kernel_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1158 'sext' 'sext_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln199_9 = zext i11 %denom_3" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1159 'zext' 'zext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1160 [1/1] (1.89ns)   --->   "%mul_ln199_6 = mul i24 %zext_ln199_9, i24 %sext_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1160 'mul' 'mul_ln199_6' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_1751 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1161 'bitselect' 'tmp_1751' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%trunc_ln199_6 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_6, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1162 'partselect' 'trunc_ln199_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_1752 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1163 'bitselect' 'tmp_1752' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%tmp_1753 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1164 'bitselect' 'tmp_1753' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln199_21 = trunc i24 %mul_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1165 'trunc' 'trunc_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1166 [1/1] (0.70ns)   --->   "%icmp_ln199_24 = icmp_ne  i5 %trunc_ln199_21, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1166 'icmp' 'icmp_ln199_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%tmp_1754 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1167 'bitselect' 'tmp_1754' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%or_ln199_18 = or i1 %tmp_1752, i1 %icmp_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1168 'or' 'or_ln199_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%and_ln199_42 = and i1 %or_ln199_18, i1 %tmp_1753" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1169 'and' 'and_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_6)   --->   "%zext_ln199_10 = zext i1 %and_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1170 'zext' 'zext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1171 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_6 = add i13 %trunc_ln199_6, i13 %zext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1171 'add' 'add_ln199_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_6, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1172 'bitselect' 'tmp_1755' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_43)   --->   "%xor_ln199_24 = xor i1 %tmp_1755, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1173 'xor' 'xor_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_43 = and i1 %tmp_1754, i1 %xor_ln199_24" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1174 'and' 'and_ln199_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_665 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_6, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1175 'partselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1176 [1/1] (0.70ns)   --->   "%icmp_ln199_25 = icmp_eq  i4 %tmp_665, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1176 'icmp' 'icmp_ln199_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_666 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_6, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1177 'partselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1178 [1/1] (0.70ns)   --->   "%icmp_ln199_26 = icmp_eq  i5 %tmp_666, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1178 'icmp' 'icmp_ln199_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/1] (0.70ns)   --->   "%icmp_ln199_27 = icmp_eq  i5 %tmp_666, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1179 'icmp' 'icmp_ln199_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%select_ln199_24 = select i1 %and_ln199_43, i1 %icmp_ln199_26, i1 %icmp_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1180 'select' 'select_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%tmp_1756 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_6, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1181 'bitselect' 'tmp_1756' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%xor_ln199_70 = xor i1 %tmp_1756, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1182 'xor' 'xor_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%and_ln199_44 = and i1 %icmp_ln199_25, i1 %xor_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1183 'and' 'and_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_47)   --->   "%select_ln199_25 = select i1 %and_ln199_43, i1 %and_ln199_44, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1184 'select' 'select_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_45 = and i1 %and_ln199_43, i1 %icmp_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1185 'and' 'and_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_25 = xor i1 %select_ln199_24, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1186 'xor' 'xor_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%or_ln199_19 = or i1 %tmp_1755, i1 %xor_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1187 'or' 'or_ln199_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_46)   --->   "%xor_ln199_26 = xor i1 %tmp_1751, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1188 'xor' 'xor_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_46 = and i1 %or_ln199_19, i1 %xor_ln199_26" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1189 'and' 'and_ln199_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_47 = and i1 %tmp_1755, i1 %select_ln199_25" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1190 'and' 'and_ln199_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%or_ln199_54 = or i1 %and_ln199_45, i1 %and_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1191 'or' 'or_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%xor_ln199_27 = xor i1 %or_ln199_54, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1192 'xor' 'xor_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_20)   --->   "%and_ln199_48 = and i1 %tmp_1751, i1 %xor_ln199_27" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1193 'and' 'and_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_27)   --->   "%select_ln199_26 = select i1 %and_ln199_46, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1194 'select' 'select_ln199_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1195 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_20 = or i1 %and_ln199_46, i1 %and_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1195 'or' 'or_ln199_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1196 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_27 = select i1 %or_ln199_20, i13 %select_ln199_26, i13 %add_ln199_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1196 'select' 'select_ln199_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln199_7 = sext i13 %masked_kernel_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1197 'sext' 'sext_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1198 [1/1] (1.89ns)   --->   "%mul_ln199_7 = mul i24 %zext_ln199_9, i24 %sext_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1198 'mul' 'mul_ln199_7' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1199 'bitselect' 'tmp_1757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%trunc_ln199_7 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_7, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1200 'partselect' 'trunc_ln199_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_1758 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1201 'bitselect' 'tmp_1758' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%tmp_1759 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1202 'bitselect' 'tmp_1759' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln199_22 = trunc i24 %mul_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1203 'trunc' 'trunc_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1204 [1/1] (0.70ns)   --->   "%icmp_ln199_28 = icmp_ne  i5 %trunc_ln199_22, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1204 'icmp' 'icmp_ln199_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%tmp_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1205 'bitselect' 'tmp_1760' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%or_ln199_21 = or i1 %tmp_1758, i1 %icmp_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1206 'or' 'or_ln199_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%and_ln199_49 = and i1 %or_ln199_21, i1 %tmp_1759" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1207 'and' 'and_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_7)   --->   "%zext_ln199_11 = zext i1 %and_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1208 'zext' 'zext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1209 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_7 = add i13 %trunc_ln199_7, i13 %zext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1209 'add' 'add_ln199_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_1761 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_7, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1210 'bitselect' 'tmp_1761' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_50)   --->   "%xor_ln199_28 = xor i1 %tmp_1761, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1211 'xor' 'xor_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1212 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_50 = and i1 %tmp_1760, i1 %xor_ln199_28" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1212 'and' 'and_ln199_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_667 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_7, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1213 'partselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1214 [1/1] (0.70ns)   --->   "%icmp_ln199_29 = icmp_eq  i4 %tmp_667, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1214 'icmp' 'icmp_ln199_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_668 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_7, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1215 'partselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1216 [1/1] (0.70ns)   --->   "%icmp_ln199_30 = icmp_eq  i5 %tmp_668, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1216 'icmp' 'icmp_ln199_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1217 [1/1] (0.70ns)   --->   "%icmp_ln199_31 = icmp_eq  i5 %tmp_668, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1217 'icmp' 'icmp_ln199_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%select_ln199_28 = select i1 %and_ln199_50, i1 %icmp_ln199_30, i1 %icmp_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1218 'select' 'select_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_7, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1219 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%xor_ln199_71 = xor i1 %tmp_1762, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1220 'xor' 'xor_ln199_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%and_ln199_51 = and i1 %icmp_ln199_29, i1 %xor_ln199_71" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1221 'and' 'and_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_54)   --->   "%select_ln199_29 = select i1 %and_ln199_50, i1 %and_ln199_51, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1222 'select' 'select_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_52 = and i1 %and_ln199_50, i1 %icmp_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1223 'and' 'and_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_29 = xor i1 %select_ln199_28, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1224 'xor' 'xor_ln199_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%or_ln199_22 = or i1 %tmp_1761, i1 %xor_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1225 'or' 'or_ln199_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_53)   --->   "%xor_ln199_30 = xor i1 %tmp_1757, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1226 'xor' 'xor_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1227 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_53 = and i1 %or_ln199_22, i1 %xor_ln199_30" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1227 'and' 'and_ln199_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1228 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_54 = and i1 %tmp_1761, i1 %select_ln199_29" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1228 'and' 'and_ln199_54' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%or_ln199_55 = or i1 %and_ln199_52, i1 %and_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1229 'or' 'or_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%xor_ln199_31 = xor i1 %or_ln199_55, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1230 'xor' 'xor_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_23)   --->   "%and_ln199_55 = and i1 %tmp_1757, i1 %xor_ln199_31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1231 'and' 'and_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_31)   --->   "%select_ln199_30 = select i1 %and_ln199_53, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1232 'select' 'select_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1233 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_23 = or i1 %and_ln199_53, i1 %and_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1233 'or' 'or_ln199_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1234 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_31 = select i1 %or_ln199_23, i13 %select_ln199_30, i13 %add_ln199_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1234 'select' 'select_ln199_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln199_8 = sext i13 %masked_kernel_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1235 'sext' 'sext_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln199_12 = zext i11 %denom_4" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1236 'zext' 'zext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1237 [1/1] (1.89ns)   --->   "%mul_ln199_8 = mul i24 %zext_ln199_12, i24 %sext_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1237 'mul' 'mul_ln199_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1238 'bitselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%trunc_ln199_8 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_8, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1239 'partselect' 'trunc_ln199_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1240 'bitselect' 'tmp_1781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1241 'bitselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln199_23 = trunc i24 %mul_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1242 'trunc' 'trunc_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1243 [1/1] (0.70ns)   --->   "%icmp_ln199_32 = icmp_ne  i5 %trunc_ln199_23, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1243 'icmp' 'icmp_ln199_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1244 'bitselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%or_ln199_24 = or i1 %tmp_1781, i1 %icmp_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1245 'or' 'or_ln199_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%and_ln199_56 = and i1 %or_ln199_24, i1 %tmp_1782" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1246 'and' 'and_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_8)   --->   "%zext_ln199_13 = zext i1 %and_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1247 'zext' 'zext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1248 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_8 = add i13 %trunc_ln199_8, i13 %zext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1248 'add' 'add_ln199_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_8, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1249 'bitselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_57)   --->   "%xor_ln199_32 = xor i1 %tmp_1784, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1250 'xor' 'xor_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1251 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_57 = and i1 %tmp_1783, i1 %xor_ln199_32" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1251 'and' 'and_ln199_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_674 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_8, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1252 'partselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1253 [1/1] (0.70ns)   --->   "%icmp_ln199_33 = icmp_eq  i4 %tmp_674, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1253 'icmp' 'icmp_ln199_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_8, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1254 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1255 [1/1] (0.70ns)   --->   "%icmp_ln199_34 = icmp_eq  i5 %tmp_675, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1255 'icmp' 'icmp_ln199_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1256 [1/1] (0.70ns)   --->   "%icmp_ln199_35 = icmp_eq  i5 %tmp_675, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1256 'icmp' 'icmp_ln199_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%select_ln199_32 = select i1 %and_ln199_57, i1 %icmp_ln199_34, i1 %icmp_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1257 'select' 'select_ln199_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_8, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1258 'bitselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%xor_ln199_72 = xor i1 %tmp_1785, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1259 'xor' 'xor_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%and_ln199_58 = and i1 %icmp_ln199_33, i1 %xor_ln199_72" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1260 'and' 'and_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_61)   --->   "%select_ln199_33 = select i1 %and_ln199_57, i1 %and_ln199_58, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1261 'select' 'select_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_59 = and i1 %and_ln199_57, i1 %icmp_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1262 'and' 'and_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_33 = xor i1 %select_ln199_32, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1263 'xor' 'xor_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%or_ln199_25 = or i1 %tmp_1784, i1 %xor_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1264 'or' 'or_ln199_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_60)   --->   "%xor_ln199_34 = xor i1 %tmp_1780, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1265 'xor' 'xor_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_60 = and i1 %or_ln199_25, i1 %xor_ln199_34" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1266 'and' 'and_ln199_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1267 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_61 = and i1 %tmp_1784, i1 %select_ln199_33" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1267 'and' 'and_ln199_61' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%or_ln199_56 = or i1 %and_ln199_59, i1 %and_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1268 'or' 'or_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%xor_ln199_35 = xor i1 %or_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1269 'xor' 'xor_ln199_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_26)   --->   "%and_ln199_62 = and i1 %tmp_1780, i1 %xor_ln199_35" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1270 'and' 'and_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_35)   --->   "%select_ln199_34 = select i1 %and_ln199_60, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1271 'select' 'select_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1272 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_26 = or i1 %and_ln199_60, i1 %and_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1272 'or' 'or_ln199_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1273 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_35 = select i1 %or_ln199_26, i13 %select_ln199_34, i13 %add_ln199_8" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1273 'select' 'select_ln199_35' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln199_9 = sext i13 %masked_kernel_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1274 'sext' 'sext_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1275 [1/1] (1.89ns)   --->   "%mul_ln199_9 = mul i24 %zext_ln199_12, i24 %sext_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1275 'mul' 'mul_ln199_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1276 'bitselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%trunc_ln199_9 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_9, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1277 'partselect' 'trunc_ln199_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1278 'bitselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1279 'bitselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln199_24 = trunc i24 %mul_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1280 'trunc' 'trunc_ln199_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1281 [1/1] (0.70ns)   --->   "%icmp_ln199_36 = icmp_ne  i5 %trunc_ln199_24, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1281 'icmp' 'icmp_ln199_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1282 'bitselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%or_ln199_27 = or i1 %tmp_1787, i1 %icmp_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1283 'or' 'or_ln199_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%and_ln199_63 = and i1 %or_ln199_27, i1 %tmp_1788" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1284 'and' 'and_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_9)   --->   "%zext_ln199_14 = zext i1 %and_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1285 'zext' 'zext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1286 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_9 = add i13 %trunc_ln199_9, i13 %zext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1286 'add' 'add_ln199_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_9, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1287 'bitselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_64)   --->   "%xor_ln199_36 = xor i1 %tmp_1790, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1288 'xor' 'xor_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1289 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_64 = and i1 %tmp_1789, i1 %xor_ln199_36" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1289 'and' 'and_ln199_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_9, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1290 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1291 [1/1] (0.70ns)   --->   "%icmp_ln199_37 = icmp_eq  i4 %tmp_676, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1291 'icmp' 'icmp_ln199_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_9, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1292 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1293 [1/1] (0.70ns)   --->   "%icmp_ln199_38 = icmp_eq  i5 %tmp_677, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1293 'icmp' 'icmp_ln199_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1294 [1/1] (0.70ns)   --->   "%icmp_ln199_39 = icmp_eq  i5 %tmp_677, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1294 'icmp' 'icmp_ln199_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%select_ln199_36 = select i1 %and_ln199_64, i1 %icmp_ln199_38, i1 %icmp_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1295 'select' 'select_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_9, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1296 'bitselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%xor_ln199_73 = xor i1 %tmp_1791, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1297 'xor' 'xor_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%and_ln199_65 = and i1 %icmp_ln199_37, i1 %xor_ln199_73" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1298 'and' 'and_ln199_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_68)   --->   "%select_ln199_37 = select i1 %and_ln199_64, i1 %and_ln199_65, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1299 'select' 'select_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_66 = and i1 %and_ln199_64, i1 %icmp_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1300 'and' 'and_ln199_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_37 = xor i1 %select_ln199_36, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1301 'xor' 'xor_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%or_ln199_28 = or i1 %tmp_1790, i1 %xor_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1302 'or' 'or_ln199_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_67)   --->   "%xor_ln199_38 = xor i1 %tmp_1786, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1303 'xor' 'xor_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1304 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_67 = and i1 %or_ln199_28, i1 %xor_ln199_38" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1304 'and' 'and_ln199_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1305 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_68 = and i1 %tmp_1790, i1 %select_ln199_37" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1305 'and' 'and_ln199_68' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%or_ln199_57 = or i1 %and_ln199_66, i1 %and_ln199_68" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1306 'or' 'or_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%xor_ln199_39 = xor i1 %or_ln199_57, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1307 'xor' 'xor_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_29)   --->   "%and_ln199_69 = and i1 %tmp_1786, i1 %xor_ln199_39" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1308 'and' 'and_ln199_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_39)   --->   "%select_ln199_38 = select i1 %and_ln199_67, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1309 'select' 'select_ln199_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1310 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_29 = or i1 %and_ln199_67, i1 %and_ln199_69" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1310 'or' 'or_ln199_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1311 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_39 = select i1 %or_ln199_29, i13 %select_ln199_38, i13 %add_ln199_9" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1311 'select' 'select_ln199_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln199_10 = sext i13 %masked_kernel_21" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1312 'sext' 'sext_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln199_15 = zext i11 %denom_5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1313 'zext' 'zext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1314 [1/1] (1.89ns)   --->   "%mul_ln199_10 = mul i24 %zext_ln199_15, i24 %sext_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1314 'mul' 'mul_ln199_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_1809 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1315 'bitselect' 'tmp_1809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%trunc_ln199_s = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_10, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1316 'partselect' 'trunc_ln199_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_1810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1317 'bitselect' 'tmp_1810' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%tmp_1811 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1318 'bitselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln199_25 = trunc i24 %mul_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1319 'trunc' 'trunc_ln199_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1320 [1/1] (0.70ns)   --->   "%icmp_ln199_40 = icmp_ne  i5 %trunc_ln199_25, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1320 'icmp' 'icmp_ln199_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%tmp_1812 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1321 'bitselect' 'tmp_1812' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%or_ln199_30 = or i1 %tmp_1810, i1 %icmp_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1322 'or' 'or_ln199_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%and_ln199_70 = and i1 %or_ln199_30, i1 %tmp_1811" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1323 'and' 'and_ln199_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_10)   --->   "%zext_ln199_16 = zext i1 %and_ln199_70" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1324 'zext' 'zext_ln199_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1325 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_10 = add i13 %trunc_ln199_s, i13 %zext_ln199_16" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1325 'add' 'add_ln199_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_1813 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_10, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1326 'bitselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_71)   --->   "%xor_ln199_40 = xor i1 %tmp_1813, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1327 'xor' 'xor_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1328 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_71 = and i1 %tmp_1812, i1 %xor_ln199_40" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1328 'and' 'and_ln199_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_10, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1329 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1330 [1/1] (0.70ns)   --->   "%icmp_ln199_41 = icmp_eq  i4 %tmp_683, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1330 'icmp' 'icmp_ln199_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_10, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1331 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1332 [1/1] (0.70ns)   --->   "%icmp_ln199_42 = icmp_eq  i5 %tmp_684, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1332 'icmp' 'icmp_ln199_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1333 [1/1] (0.70ns)   --->   "%icmp_ln199_43 = icmp_eq  i5 %tmp_684, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1333 'icmp' 'icmp_ln199_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%select_ln199_40 = select i1 %and_ln199_71, i1 %icmp_ln199_42, i1 %icmp_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1334 'select' 'select_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%tmp_1814 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_10, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1335 'bitselect' 'tmp_1814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%xor_ln199_74 = xor i1 %tmp_1814, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1336 'xor' 'xor_ln199_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%and_ln199_72 = and i1 %icmp_ln199_41, i1 %xor_ln199_74" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1337 'and' 'and_ln199_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_75)   --->   "%select_ln199_41 = select i1 %and_ln199_71, i1 %and_ln199_72, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1338 'select' 'select_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_73 = and i1 %and_ln199_71, i1 %icmp_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1339 'and' 'and_ln199_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_41 = xor i1 %select_ln199_40, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1340 'xor' 'xor_ln199_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%or_ln199_31 = or i1 %tmp_1813, i1 %xor_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1341 'or' 'or_ln199_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_74)   --->   "%xor_ln199_42 = xor i1 %tmp_1809, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1342 'xor' 'xor_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1343 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_74 = and i1 %or_ln199_31, i1 %xor_ln199_42" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1343 'and' 'and_ln199_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1344 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_75 = and i1 %tmp_1813, i1 %select_ln199_41" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1344 'and' 'and_ln199_75' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%or_ln199_58 = or i1 %and_ln199_73, i1 %and_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1345 'or' 'or_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%xor_ln199_43 = xor i1 %or_ln199_58, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1346 'xor' 'xor_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_32)   --->   "%and_ln199_76 = and i1 %tmp_1809, i1 %xor_ln199_43" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1347 'and' 'and_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_43)   --->   "%select_ln199_42 = select i1 %and_ln199_74, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1348 'select' 'select_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1349 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_32 = or i1 %and_ln199_74, i1 %and_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1349 'or' 'or_ln199_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1350 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_43 = select i1 %or_ln199_32, i13 %select_ln199_42, i13 %add_ln199_10" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1350 'select' 'select_ln199_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln199_11 = sext i13 %masked_kernel_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1351 'sext' 'sext_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1352 [1/1] (1.89ns)   --->   "%mul_ln199_11 = mul i24 %zext_ln199_15, i24 %sext_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1352 'mul' 'mul_ln199_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_1815 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1353 'bitselect' 'tmp_1815' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%trunc_ln199_10 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_11, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1354 'partselect' 'trunc_ln199_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_1816 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1355 'bitselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%tmp_1817 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1356 'bitselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln199_26 = trunc i24 %mul_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1357 'trunc' 'trunc_ln199_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1358 [1/1] (0.70ns)   --->   "%icmp_ln199_44 = icmp_ne  i5 %trunc_ln199_26, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1358 'icmp' 'icmp_ln199_44' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1359 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%or_ln199_33 = or i1 %tmp_1816, i1 %icmp_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1360 'or' 'or_ln199_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%and_ln199_77 = and i1 %or_ln199_33, i1 %tmp_1817" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1361 'and' 'and_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_11)   --->   "%zext_ln199_17 = zext i1 %and_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1362 'zext' 'zext_ln199_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1363 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_11 = add i13 %trunc_ln199_10, i13 %zext_ln199_17" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1363 'add' 'add_ln199_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_1819 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_11, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1364 'bitselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_78)   --->   "%xor_ln199_44 = xor i1 %tmp_1819, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1365 'xor' 'xor_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1366 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_78 = and i1 %tmp_1818, i1 %xor_ln199_44" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1366 'and' 'and_ln199_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_11, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1367 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1368 [1/1] (0.70ns)   --->   "%icmp_ln199_45 = icmp_eq  i4 %tmp_685, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1368 'icmp' 'icmp_ln199_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_11, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1369 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1370 [1/1] (0.70ns)   --->   "%icmp_ln199_46 = icmp_eq  i5 %tmp_686, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1370 'icmp' 'icmp_ln199_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1371 [1/1] (0.70ns)   --->   "%icmp_ln199_47 = icmp_eq  i5 %tmp_686, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1371 'icmp' 'icmp_ln199_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%select_ln199_44 = select i1 %and_ln199_78, i1 %icmp_ln199_46, i1 %icmp_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1372 'select' 'select_ln199_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_11, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1373 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%xor_ln199_75 = xor i1 %tmp_1820, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1374 'xor' 'xor_ln199_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%and_ln199_79 = and i1 %icmp_ln199_45, i1 %xor_ln199_75" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1375 'and' 'and_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_82)   --->   "%select_ln199_45 = select i1 %and_ln199_78, i1 %and_ln199_79, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1376 'select' 'select_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_80 = and i1 %and_ln199_78, i1 %icmp_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1377 'and' 'and_ln199_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_45 = xor i1 %select_ln199_44, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1378 'xor' 'xor_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%or_ln199_34 = or i1 %tmp_1819, i1 %xor_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1379 'or' 'or_ln199_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_81)   --->   "%xor_ln199_46 = xor i1 %tmp_1815, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1380 'xor' 'xor_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1381 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_81 = and i1 %or_ln199_34, i1 %xor_ln199_46" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1381 'and' 'and_ln199_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_82 = and i1 %tmp_1819, i1 %select_ln199_45" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1382 'and' 'and_ln199_82' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%or_ln199_59 = or i1 %and_ln199_80, i1 %and_ln199_82" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1383 'or' 'or_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%xor_ln199_47 = xor i1 %or_ln199_59, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1384 'xor' 'xor_ln199_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_35)   --->   "%and_ln199_83 = and i1 %tmp_1815, i1 %xor_ln199_47" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1385 'and' 'and_ln199_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_47)   --->   "%select_ln199_46 = select i1 %and_ln199_81, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1386 'select' 'select_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1387 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_35 = or i1 %and_ln199_81, i1 %and_ln199_83" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1387 'or' 'or_ln199_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1388 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_47 = select i1 %or_ln199_35, i13 %select_ln199_46, i13 %add_ln199_11" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1388 'select' 'select_ln199_47' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln199_12 = sext i13 %masked_kernel_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1389 'sext' 'sext_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln199_18 = zext i11 %denom_6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1390 'zext' 'zext_ln199_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1391 [1/1] (1.89ns)   --->   "%mul_ln199_12 = mul i24 %zext_ln199_18, i24 %sext_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1391 'mul' 'mul_ln199_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_1838 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1392 'bitselect' 'tmp_1838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%trunc_ln199_11 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_12, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1393 'partselect' 'trunc_ln199_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_1839 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1394 'bitselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%tmp_1840 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1395 'bitselect' 'tmp_1840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln199_27 = trunc i24 %mul_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1396 'trunc' 'trunc_ln199_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1397 [1/1] (0.70ns)   --->   "%icmp_ln199_48 = icmp_ne  i5 %trunc_ln199_27, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1397 'icmp' 'icmp_ln199_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%tmp_1841 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1398 'bitselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%or_ln199_36 = or i1 %tmp_1839, i1 %icmp_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1399 'or' 'or_ln199_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%and_ln199_84 = and i1 %or_ln199_36, i1 %tmp_1840" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1400 'and' 'and_ln199_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_12)   --->   "%zext_ln199_19 = zext i1 %and_ln199_84" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1401 'zext' 'zext_ln199_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1402 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_12 = add i13 %trunc_ln199_11, i13 %zext_ln199_19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1402 'add' 'add_ln199_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_1842 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_12, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1403 'bitselect' 'tmp_1842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_85)   --->   "%xor_ln199_48 = xor i1 %tmp_1842, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1404 'xor' 'xor_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_85 = and i1 %tmp_1841, i1 %xor_ln199_48" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1405 'and' 'and_ln199_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_692 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_12, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1406 'partselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1407 [1/1] (0.70ns)   --->   "%icmp_ln199_49 = icmp_eq  i4 %tmp_692, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1407 'icmp' 'icmp_ln199_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_12, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1408 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1409 [1/1] (0.70ns)   --->   "%icmp_ln199_50 = icmp_eq  i5 %tmp_693, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1409 'icmp' 'icmp_ln199_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1410 [1/1] (0.70ns)   --->   "%icmp_ln199_51 = icmp_eq  i5 %tmp_693, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1410 'icmp' 'icmp_ln199_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%select_ln199_48 = select i1 %and_ln199_85, i1 %icmp_ln199_50, i1 %icmp_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1411 'select' 'select_ln199_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%tmp_1843 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_12, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1412 'bitselect' 'tmp_1843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%xor_ln199_76 = xor i1 %tmp_1843, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1413 'xor' 'xor_ln199_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%and_ln199_86 = and i1 %icmp_ln199_49, i1 %xor_ln199_76" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1414 'and' 'and_ln199_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_89)   --->   "%select_ln199_49 = select i1 %and_ln199_85, i1 %and_ln199_86, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1415 'select' 'select_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_87 = and i1 %and_ln199_85, i1 %icmp_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1416 'and' 'and_ln199_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_49 = xor i1 %select_ln199_48, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1417 'xor' 'xor_ln199_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%or_ln199_37 = or i1 %tmp_1842, i1 %xor_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1418 'or' 'or_ln199_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_88)   --->   "%xor_ln199_50 = xor i1 %tmp_1838, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1419 'xor' 'xor_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1420 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_88 = and i1 %or_ln199_37, i1 %xor_ln199_50" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1420 'and' 'and_ln199_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1421 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_89 = and i1 %tmp_1842, i1 %select_ln199_49" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1421 'and' 'and_ln199_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%or_ln199_60 = or i1 %and_ln199_87, i1 %and_ln199_89" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1422 'or' 'or_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%xor_ln199_51 = xor i1 %or_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1423 'xor' 'xor_ln199_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_38)   --->   "%and_ln199_90 = and i1 %tmp_1838, i1 %xor_ln199_51" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1424 'and' 'and_ln199_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_51)   --->   "%select_ln199_50 = select i1 %and_ln199_88, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1425 'select' 'select_ln199_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1426 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_38 = or i1 %and_ln199_88, i1 %and_ln199_90" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1426 'or' 'or_ln199_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1427 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_51 = select i1 %or_ln199_38, i13 %select_ln199_50, i13 %add_ln199_12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1427 'select' 'select_ln199_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln199_13 = sext i13 %masked_kernel_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1428 'sext' 'sext_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (1.89ns)   --->   "%mul_ln199_13 = mul i24 %zext_ln199_18, i24 %sext_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1429 'mul' 'mul_ln199_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_1844 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1430 'bitselect' 'tmp_1844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%trunc_ln199_12 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_13, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1431 'partselect' 'trunc_ln199_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1432 'bitselect' 'tmp_1845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1433 'bitselect' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln199_28 = trunc i24 %mul_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1434 'trunc' 'trunc_ln199_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1435 [1/1] (0.70ns)   --->   "%icmp_ln199_52 = icmp_ne  i5 %trunc_ln199_28, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1435 'icmp' 'icmp_ln199_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%tmp_1847 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1436 'bitselect' 'tmp_1847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%or_ln199_39 = or i1 %tmp_1845, i1 %icmp_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1437 'or' 'or_ln199_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%and_ln199_91 = and i1 %or_ln199_39, i1 %tmp_1846" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1438 'and' 'and_ln199_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_13)   --->   "%zext_ln199_20 = zext i1 %and_ln199_91" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1439 'zext' 'zext_ln199_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_13 = add i13 %trunc_ln199_12, i13 %zext_ln199_20" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1440 'add' 'add_ln199_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_13, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1441 'bitselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_92)   --->   "%xor_ln199_52 = xor i1 %tmp_1848, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1442 'xor' 'xor_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1443 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_92 = and i1 %tmp_1847, i1 %xor_ln199_52" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1443 'and' 'and_ln199_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_13, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1444 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1445 [1/1] (0.70ns)   --->   "%icmp_ln199_53 = icmp_eq  i4 %tmp_694, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1445 'icmp' 'icmp_ln199_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_13, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1446 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1447 [1/1] (0.70ns)   --->   "%icmp_ln199_54 = icmp_eq  i5 %tmp_695, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1447 'icmp' 'icmp_ln199_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1448 [1/1] (0.70ns)   --->   "%icmp_ln199_55 = icmp_eq  i5 %tmp_695, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1448 'icmp' 'icmp_ln199_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%select_ln199_52 = select i1 %and_ln199_92, i1 %icmp_ln199_54, i1 %icmp_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1449 'select' 'select_ln199_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%tmp_1849 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_13, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1450 'bitselect' 'tmp_1849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%xor_ln199_77 = xor i1 %tmp_1849, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1451 'xor' 'xor_ln199_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%and_ln199_93 = and i1 %icmp_ln199_53, i1 %xor_ln199_77" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1452 'and' 'and_ln199_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_96)   --->   "%select_ln199_53 = select i1 %and_ln199_92, i1 %and_ln199_93, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1453 'select' 'select_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_94 = and i1 %and_ln199_92, i1 %icmp_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1454 'and' 'and_ln199_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_53 = xor i1 %select_ln199_52, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1455 'xor' 'xor_ln199_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%or_ln199_40 = or i1 %tmp_1848, i1 %xor_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1456 'or' 'or_ln199_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_95)   --->   "%xor_ln199_54 = xor i1 %tmp_1844, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1457 'xor' 'xor_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1458 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_95 = and i1 %or_ln199_40, i1 %xor_ln199_54" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1458 'and' 'and_ln199_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1459 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_96 = and i1 %tmp_1848, i1 %select_ln199_53" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1459 'and' 'and_ln199_96' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%or_ln199_61 = or i1 %and_ln199_94, i1 %and_ln199_96" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1460 'or' 'or_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%xor_ln199_55 = xor i1 %or_ln199_61, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1461 'xor' 'xor_ln199_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_41)   --->   "%and_ln199_97 = and i1 %tmp_1844, i1 %xor_ln199_55" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1462 'and' 'and_ln199_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_55)   --->   "%select_ln199_54 = select i1 %and_ln199_95, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1463 'select' 'select_ln199_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1464 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_41 = or i1 %and_ln199_95, i1 %and_ln199_97" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1464 'or' 'or_ln199_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1465 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_55 = select i1 %or_ln199_41, i13 %select_ln199_54, i13 %add_ln199_13" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1465 'select' 'select_ln199_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln199_14 = sext i13 %masked_kernel_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1466 'sext' 'sext_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln199_21 = zext i11 %denom_7" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1467 'zext' 'zext_ln199_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1468 [1/1] (1.89ns)   --->   "%mul_ln199_14 = mul i24 %zext_ln199_21, i24 %sext_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1468 'mul' 'mul_ln199_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1469 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%trunc_ln199_13 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_14, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1470 'partselect' 'trunc_ln199_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_1868 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1471 'bitselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1472 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1473 [1/1] (0.00ns)   --->   "%trunc_ln199_29 = trunc i24 %mul_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1473 'trunc' 'trunc_ln199_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1474 [1/1] (0.70ns)   --->   "%icmp_ln199_56 = icmp_ne  i5 %trunc_ln199_29, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1474 'icmp' 'icmp_ln199_56' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%tmp_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1475 'bitselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%or_ln199_42 = or i1 %tmp_1868, i1 %icmp_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1476 'or' 'or_ln199_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%and_ln199_98 = and i1 %or_ln199_42, i1 %tmp_1869" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1477 'and' 'and_ln199_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_14)   --->   "%zext_ln199_22 = zext i1 %and_ln199_98" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1478 'zext' 'zext_ln199_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1479 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_14 = add i13 %trunc_ln199_13, i13 %zext_ln199_22" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1479 'add' 'add_ln199_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_1871 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_14, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1480 'bitselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_99)   --->   "%xor_ln199_56 = xor i1 %tmp_1871, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1481 'xor' 'xor_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1482 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_99 = and i1 %tmp_1870, i1 %xor_ln199_56" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1482 'and' 'and_ln199_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_14, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1483 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1484 [1/1] (0.70ns)   --->   "%icmp_ln199_57 = icmp_eq  i4 %tmp_701, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1484 'icmp' 'icmp_ln199_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_702 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_14, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1485 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1486 [1/1] (0.70ns)   --->   "%icmp_ln199_58 = icmp_eq  i5 %tmp_702, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1486 'icmp' 'icmp_ln199_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1487 [1/1] (0.70ns)   --->   "%icmp_ln199_59 = icmp_eq  i5 %tmp_702, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1487 'icmp' 'icmp_ln199_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%select_ln199_56 = select i1 %and_ln199_99, i1 %icmp_ln199_58, i1 %icmp_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1488 'select' 'select_ln199_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%tmp_1872 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_14, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1489 'bitselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%xor_ln199_78 = xor i1 %tmp_1872, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1490 'xor' 'xor_ln199_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%and_ln199_100 = and i1 %icmp_ln199_57, i1 %xor_ln199_78" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1491 'and' 'and_ln199_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_103)   --->   "%select_ln199_57 = select i1 %and_ln199_99, i1 %and_ln199_100, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1492 'select' 'select_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_101 = and i1 %and_ln199_99, i1 %icmp_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1493 'and' 'and_ln199_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_57 = xor i1 %select_ln199_56, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1494 'xor' 'xor_ln199_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%or_ln199_43 = or i1 %tmp_1871, i1 %xor_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1495 'or' 'or_ln199_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_102)   --->   "%xor_ln199_58 = xor i1 %tmp_1867, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1496 'xor' 'xor_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1497 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_102 = and i1 %or_ln199_43, i1 %xor_ln199_58" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1497 'and' 'and_ln199_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1498 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_103 = and i1 %tmp_1871, i1 %select_ln199_57" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1498 'and' 'and_ln199_103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%or_ln199_62 = or i1 %and_ln199_101, i1 %and_ln199_103" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1499 'or' 'or_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%xor_ln199_59 = xor i1 %or_ln199_62, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1500 'xor' 'xor_ln199_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_44)   --->   "%and_ln199_104 = and i1 %tmp_1867, i1 %xor_ln199_59" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1501 'and' 'and_ln199_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_59)   --->   "%select_ln199_58 = select i1 %and_ln199_102, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1502 'select' 'select_ln199_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1503 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_44 = or i1 %and_ln199_102, i1 %and_ln199_104" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1503 'or' 'or_ln199_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1504 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_59 = select i1 %or_ln199_44, i13 %select_ln199_58, i13 %add_ln199_14" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1504 'select' 'select_ln199_59' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln199_15 = sext i13 %masked_kernel_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1505 'sext' 'sext_ln199_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1506 [1/1] (1.89ns)   --->   "%mul_ln199_15 = mul i24 %zext_ln199_21, i24 %sext_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1506 'mul' 'mul_ln199_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_1873 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1507 'bitselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%trunc_ln199_14 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %mul_ln199_15, i32 6, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1508 'partselect' 'trunc_ln199_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_1874 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 6" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1509 'bitselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%tmp_1875 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 5" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1510 'bitselect' 'tmp_1875' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln199_30 = trunc i24 %mul_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1511 'trunc' 'trunc_ln199_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1512 [1/1] (0.70ns)   --->   "%icmp_ln199_60 = icmp_ne  i5 %trunc_ln199_30, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1512 'icmp' 'icmp_ln199_60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%tmp_1876 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 18" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1513 'bitselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%or_ln199_45 = or i1 %tmp_1874, i1 %icmp_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1514 'or' 'or_ln199_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%and_ln199_105 = and i1 %or_ln199_45, i1 %tmp_1875" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1515 'and' 'and_ln199_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln199_15)   --->   "%zext_ln199_23 = zext i1 %and_ln199_105" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1516 'zext' 'zext_ln199_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1517 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln199_15 = add i13 %trunc_ln199_14, i13 %zext_ln199_23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1517 'add' 'add_ln199_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_1877 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln199_15, i32 12" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1518 'bitselect' 'tmp_1877' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_106)   --->   "%xor_ln199_60 = xor i1 %tmp_1877, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1519 'xor' 'xor_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1520 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln199_106 = and i1 %tmp_1876, i1 %xor_ln199_60" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1520 'and' 'and_ln199_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1521 [1/1] (0.00ns)   --->   "%tmp_703 = partselect i4 @_ssdm_op_PartSelect.i4.i24.i32.i32, i24 %mul_ln199_15, i32 20, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1521 'partselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1522 [1/1] (0.70ns)   --->   "%icmp_ln199_61 = icmp_eq  i4 %tmp_703, i4 15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1522 'icmp' 'icmp_ln199_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_704 = partselect i5 @_ssdm_op_PartSelect.i5.i24.i32.i32, i24 %mul_ln199_15, i32 19, i32 23" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1523 'partselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1524 [1/1] (0.70ns)   --->   "%icmp_ln199_62 = icmp_eq  i5 %tmp_704, i5 31" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1524 'icmp' 'icmp_ln199_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1525 [1/1] (0.70ns)   --->   "%icmp_ln199_63 = icmp_eq  i5 %tmp_704, i5 0" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1525 'icmp' 'icmp_ln199_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%select_ln199_60 = select i1 %and_ln199_106, i1 %icmp_ln199_62, i1 %icmp_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1526 'select' 'select_ln199_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%tmp_1878 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln199_15, i32 19" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1527 'bitselect' 'tmp_1878' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%xor_ln199_79 = xor i1 %tmp_1878, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1528 'xor' 'xor_ln199_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%and_ln199_107 = and i1 %icmp_ln199_61, i1 %xor_ln199_79" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1529 'and' 'and_ln199_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_110)   --->   "%select_ln199_61 = select i1 %and_ln199_106, i1 %and_ln199_107, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1530 'select' 'select_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_108 = and i1 %and_ln199_106, i1 %icmp_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1531 'and' 'and_ln199_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_61 = xor i1 %select_ln199_60, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1532 'xor' 'xor_ln199_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%or_ln199_46 = or i1 %tmp_1877, i1 %xor_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1533 'or' 'or_ln199_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln199_109)   --->   "%xor_ln199_62 = xor i1 %tmp_1873, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1534 'xor' 'xor_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1535 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_109 = and i1 %or_ln199_46, i1 %xor_ln199_62" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1535 'and' 'and_ln199_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1536 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln199_110 = and i1 %tmp_1877, i1 %select_ln199_61" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1536 'and' 'and_ln199_110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%or_ln199_63 = or i1 %and_ln199_108, i1 %and_ln199_110" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1537 'or' 'or_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%xor_ln199_63 = xor i1 %or_ln199_63, i1 1" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1538 'xor' 'xor_ln199_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node or_ln199_47)   --->   "%and_ln199_111 = and i1 %tmp_1873, i1 %xor_ln199_63" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1539 'and' 'and_ln199_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln199_63)   --->   "%select_ln199_62 = select i1 %and_ln199_109, i13 4095, i13 4096" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1540 'select' 'select_ln199_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1541 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln199_47 = or i1 %and_ln199_109, i1 %and_ln199_111" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1541 'or' 'or_ln199_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1542 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln199_63 = select i1 %or_ln199_47, i13 %select_ln199_62, i13 %add_ln199_15" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1542 'select' 'select_ln199_63' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1543 [1/1] (0.00ns)   --->   "%mrv = insertvalue i208 <undef>, i13 %select_ln199_3" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1543 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1544 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i208 %mrv, i13 %select_ln199_7" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1544 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1545 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i208 %mrv_1, i13 %select_ln199_11" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1545 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1546 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i208 %mrv_2, i13 %select_ln199_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1546 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1547 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i208 %mrv_3, i13 %select_ln199_19" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1547 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1548 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i208 %mrv_4, i13 %select_ln199_23" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1548 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1549 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i208 %mrv_5, i13 %select_ln199_27" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1549 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1550 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i208 %mrv_6, i13 %select_ln199_31" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1550 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1551 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i208 %mrv_7, i13 %select_ln199_35" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1551 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1552 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i208 %mrv_8, i13 %select_ln199_39" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1552 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1553 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i208 %mrv_9, i13 %select_ln199_43" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1553 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1554 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i208 %mrv_10, i13 %select_ln199_47" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1554 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1555 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i208 %mrv_11, i13 %select_ln199_51" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1555 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1556 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i208 %mrv_12, i13 %select_ln199_55" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1556 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1557 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i208 %mrv_13, i13 %select_ln199_59" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1557 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1558 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i208 %mrv_14, i13 %select_ln199_63" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1558 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1559 [1/1] (0.00ns)   --->   "%ret_ln204 = ret i208 %mrv_15" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 1559 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.892ns
The critical path consists of the following:
	wire read operation ('padding_mask_0_val_read', firmware/nnet_utils/nnet_hept.h:189) on port 'padding_mask_0_val' (firmware/nnet_utils/nnet_hept.h:189) [33]  (0.000 ns)
	'mul' operation 26 bit ('mul_ln189', firmware/nnet_utils/nnet_hept.h:189) [52]  (1.892 ns)

 <State 2>: 4.279ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln190', firmware/nnet_utils/nnet_hept.h:190) [55]  (2.733 ns)
	'icmp' operation 1 bit ('icmp_ln189', firmware/nnet_utils/nnet_hept.h:189) [61]  (0.791 ns)
	'or' operation 1 bit ('or_ln189', firmware/nnet_utils/nnet_hept.h:189) [63]  (0.000 ns)
	'and' operation 1 bit ('and_ln189', firmware/nnet_utils/nnet_hept.h:189) [64]  (0.000 ns)
	'add' operation 13 bit ('add_ln189', firmware/nnet_utils/nnet_hept.h:189) [66]  (0.755 ns)

 <State 3>: 0.843ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [69]  (0.122 ns)
	'select' operation 1 bit ('select_ln189_1', firmware/nnet_utils/nnet_hept.h:189) [79]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_5', firmware/nnet_utils/nnet_hept.h:189) [85]  (0.278 ns)
	'or' operation 1 bit ('or_ln189_48', firmware/nnet_utils/nnet_hept.h:189) [86]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln189_3', firmware/nnet_utils/nnet_hept.h:189) [87]  (0.000 ns)
	'and' operation 1 bit ('and_ln189_6', firmware/nnet_utils/nnet_hept.h:189) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln189_2', firmware/nnet_utils/nnet_hept.h:189) [90]  (0.122 ns)
	'select' operation 13 bit ('masked_kernel', firmware/nnet_utils/nnet_hept.h:189) [91]  (0.321 ns)

 <State 4>: 3.890ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln191', firmware/nnet_utils/nnet_hept.h:191) [136]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln191_1', firmware/nnet_utils/nnet_hept.h:191) [141]  (0.000 ns)
	'select' operation 13 bit ('sum', firmware/nnet_utils/nnet_hept.h:191) [143]  (0.321 ns)
	'add' operation 12 bit ('add_ln193', firmware/nnet_utils/nnet_hept.h:193) [150]  (0.735 ns)
	'select' operation 12 bit ('select_ln193', firmware/nnet_utils/nnet_hept.h:193) [151]  (0.000 ns)
	'select' operation 12 bit ('index', firmware/nnet_utils/nnet_hept.h:193) [152]  (0.299 ns)
	'select' operation 11 bit ('index', firmware/nnet_utils/nnet_hept.h:194) [155]  (0.301 ns)
	'select' operation 10 bit ('index', firmware/nnet_utils/nnet_hept.h:195) [158]  (0.303 ns)
	'getelementptr' operation 10 bit ('inv_table_addr', firmware/nnet_utils/nnet_hept.h:196) [160]  (0.000 ns)
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [161]  (1.177 ns)

 <State 5>: 1.177ns
The critical path consists of the following:
	'load' operation 11 bit ('denom', firmware/nnet_utils/nnet_hept.h:196) on array 'inv_table' [161]  (1.177 ns)

 <State 6>: 4.197ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln199', firmware/nnet_utils/nnet_hept.h:199) [164]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln199', firmware/nnet_utils/nnet_hept.h:199) [170]  (0.707 ns)
	'or' operation 1 bit ('or_ln199', firmware/nnet_utils/nnet_hept.h:199) [172]  (0.000 ns)
	'and' operation 1 bit ('and_ln199', firmware/nnet_utils/nnet_hept.h:199) [173]  (0.000 ns)
	'add' operation 13 bit ('add_ln199', firmware/nnet_utils/nnet_hept.h:199) [175]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln199', firmware/nnet_utils/nnet_hept.h:199) [177]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [178]  (0.122 ns)
	'select' operation 1 bit ('select_ln199', firmware/nnet_utils/nnet_hept.h:199) [184]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [190]  (0.000 ns)
	'or' operation 1 bit ('or_ln199_1', firmware/nnet_utils/nnet_hept.h:199) [191]  (0.000 ns)
	'and' operation 1 bit ('and_ln199_4', firmware/nnet_utils/nnet_hept.h:199) [193]  (0.278 ns)
	'or' operation 1 bit ('or_ln199_2', firmware/nnet_utils/nnet_hept.h:199) [199]  (0.122 ns)
	'select' operation 13 bit ('select_ln199_3', firmware/nnet_utils/nnet_hept.h:199) [200]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
