{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 4729,
      "stationName": "SEDEMAC Mechatronics Limited",
      "stationCity": "Pnq",
      "businessDomain": "Electronics",
      "problemBankId": 1928,
      "projectId": 3052,
      "semesterId": 2,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Intern, Electronic Hardware",
      "description": "<p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Title: Intern, Electronic Hardware</strong></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Description:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Represents hardware team as a single point of contact for cross functional engineering team for product specific hardware development initiatives</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines and manages changes to hardware product requirements and leads product feasibility assessment activities.</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Drives selection of major components considering competing constraints such as costing, performance, reliability, availability etc.</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Proactively assesses and de-risks high severity failure modes during the design phase to achieve industry leading product reliability</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Performs worst case design simulations / calculations &amp; prototype studies to ensure compliance to requirements</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines and communicates HW-SW, HW-Mechanical interface requirements and constraints (for example PCB sizing constraints)</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Assesses and communicates risks associated with design trade-offs</span></li></ul><p><br></p><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Skill sets:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Supports development of manufacturing SOPs (standard operating procedures) and EOL (end-of-line) test rigs</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Defines hardware verification plan and performs V&amp;V activities</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Leads design implementation activities working closely with ECAD/MCAD engineers</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Represents HW team for RCA activities and ensures implementation of CAPA during the complete HW product lifecycle</span></li></ul><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Traits expectation:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Proactively identifies and implements opportunities to minimize BOM cost and improve product robustness and reliability</span></li><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Technically mentors team members</span></li><li class=\"ql-align-justify\"><span style=\"background-color: rgb(255, 255, 255); color: rgb(0, 0, 0);\">Conducts internal product training &amp; sharing of LLBP and technical knowhow</span></li></ul><p class=\"ql-align-justify\"><strong style=\"color: rgb(0, 0, 0);\">Expected learning:&nbsp;</strong></p><ul><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Requirements analysis</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Product architecture definition, Component selection</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Design calculation &amp; simulation, Worst Case Analysis, Component derating</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Thermal analysis, Signal Integrity Analysis</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Functional/Piece Part FMEA, DRBFM</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">PCB design, DFM, DFT, DFR aspects</span></li><li class=\"ql-align-justify\"><span style=\"color: rgb(0, 0, 0);\">Usage of lab equipment like DSO/MSO, Function generators, Power supplies etc.</span></li></ul><p class=\"ql-align-justify\"><br></p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 30000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 30000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "manoj.kakade@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}