//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Driver 
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_52, texmode_independent
.address_size 32

	// .globl	CalculateStatisticalMapsGLMBayesian
.const .align 8 .b8 __internal_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry CalculateStatisticalMapsGLMBayesian(
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_0,
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_1,
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_2,
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_3,
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_4,
	.param .u32 .ptr .global .align 4 CalculateStatisticalMapsGLMBayesian_param_5,
	.param .u32 .ptr .shared .align 4 CalculateStatisticalMapsGLMBayesian_param_6,
	.param .u32 .ptr .shared .align 4 CalculateStatisticalMapsGLMBayesian_param_7,
	.param .u32 .ptr .shared .align 4 CalculateStatisticalMapsGLMBayesian_param_8,
	.param .u32 .ptr .shared .align 4 CalculateStatisticalMapsGLMBayesian_param_9,
	.param .u32 .ptr .shared .align 4 CalculateStatisticalMapsGLMBayesian_param_10,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_11,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_12,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_13,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_14,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_15,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_16,
	.param .u32 CalculateStatisticalMapsGLMBayesian_param_17
)
{
	.local .align 8 .b8 	__local_depot0[40];
	.reg .b32 	%SP;
	.reg .b32 	%SPL;
	.reg .pred 	%p<119>;
	.reg .f32 	%f<263>;
	.reg .b32 	%r<546>;
	.reg .f64 	%fd<553>;
	.reg .b64 	%rd<317>;


	mov.u32 	%r545, __local_depot0;
	cvta.local.u32 	%SP, %r545;
	ld.param.u32 	%r189, [CalculateStatisticalMapsGLMBayesian_param_0];
	ld.param.u32 	%r190, [CalculateStatisticalMapsGLMBayesian_param_1];
	ld.param.u32 	%r191, [CalculateStatisticalMapsGLMBayesian_param_2];
	ld.param.u32 	%r192, [CalculateStatisticalMapsGLMBayesian_param_3];
	ld.param.u32 	%r193, [CalculateStatisticalMapsGLMBayesian_param_4];
	ld.param.u32 	%r194, [CalculateStatisticalMapsGLMBayesian_param_5];
	ld.param.u32 	%r476, [CalculateStatisticalMapsGLMBayesian_param_6];
	ld.param.u32 	%r196, [CalculateStatisticalMapsGLMBayesian_param_7];
	ld.param.u32 	%r197, [CalculateStatisticalMapsGLMBayesian_param_8];
	ld.param.u32 	%r200, [CalculateStatisticalMapsGLMBayesian_param_11];
	ld.param.u32 	%r201, [CalculateStatisticalMapsGLMBayesian_param_12];
	ld.param.u32 	%r202, [CalculateStatisticalMapsGLMBayesian_param_13];
	ld.param.u32 	%r203, [CalculateStatisticalMapsGLMBayesian_param_14];
	ld.param.u32 	%r204, [CalculateStatisticalMapsGLMBayesian_param_15];
	ld.param.u32 	%r205, [CalculateStatisticalMapsGLMBayesian_param_16];
	ld.param.u32 	%r206, [CalculateStatisticalMapsGLMBayesian_param_17];
	add.u32 	%r207, %SP, 0;
	cvta.to.local.u32 	%r1, %r207;
	mov.u32 	%r208, %ctaid.x;
	mov.u32 	%r209, %ntid.x;
	mov.b32	%r210, %envreg3;
	mad.lo.s32 	%r2, %r208, %r209, %r210;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r2, %r3;
	mov.u32 	%r211, %ctaid.y;
	mov.u32 	%r212, %ntid.y;
	mov.b32	%r213, %envreg4;
	mad.lo.s32 	%r214, %r211, %r212, %r213;
	mov.u32 	%r215, %tid.y;
	add.s32 	%r5, %r214, %r215;
	mov.u32 	%r216, %ctaid.z;
	mov.u32 	%r217, %ntid.z;
	mov.b32	%r218, %envreg5;
	mad.lo.s32 	%r219, %r216, %r217, %r218;
	mov.u32 	%r220, %tid.z;
	add.s32 	%r221, %r219, %r220;
	setp.ge.s32	%p1, %r4, %r200;
	setp.ge.s32	%p2, %r5, %r201;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r221, %r202;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_127;

	mad.lo.s32 	%r222, %r206, %r201, %r5;
	mad.lo.s32 	%r6, %r222, %r200, %r4;
	shl.b32 	%r223, %r6, 2;
	add.s32 	%r224, %r193, %r223;
	ld.global.f32 	%f101, [%r224];
	setp.neu.f32	%p6, %f101, 0f3F800000;
	add.s32 	%r7, %r189, %r223;
	@%p6 bra 	BB0_126;
	bra.uni 	BB0_2;

BB0_126:
	mov.u32 	%r438, 0;
	st.global.u32 	[%r7], %r438;
	add.s32 	%r439, %r206, %r202;
	mad.lo.s32 	%r440, %r439, %r201, %r5;
	mad.lo.s32 	%r441, %r440, %r200, %r4;
	mul.lo.s32 	%r442, %r202, %r201;
	mul.lo.s32 	%r443, %r442, %r200;
	shl.b32 	%r444, %r443, 2;
	add.s32 	%r445, %r7, %r444;
	st.global.u32 	[%r445], %r438;
	add.s32 	%r446, %r445, %r444;
	st.global.u32 	[%r446], %r438;
	add.s32 	%r447, %r446, %r444;
	st.global.u32 	[%r447], %r438;
	add.s32 	%r448, %r447, %r444;
	st.global.u32 	[%r448], %r438;
	add.s32 	%r449, %r448, %r444;
	st.global.u32 	[%r449], %r438;
	add.s32 	%r451, %r190, %r223;
	st.global.u32 	[%r451], %r438;
	shl.b32 	%r452, %r441, 2;
	add.s32 	%r453, %r190, %r452;
	st.global.u32 	[%r453], %r438;
	add.s32 	%r454, %r191, %r223;
	st.global.u32 	[%r454], %r438;
	bra.uni 	BB0_127;

BB0_2:
	add.s32 	%r226, %r194, %r223;
	ld.global.u32 	%r479, [%r226];
	cvt.rn.f32.s32	%f1, %r205;
	mul.f32 	%f2, %f1, 0f3DCCCCCD;
	abs.f32 	%f102, %f2;
	mov.b32 	 %r227, %f2;
	and.b32  	%r228, %r227, -2147483648;
	or.b32  	%r229, %r228, 1056964608;
	mov.b32 	 %f103, %r229;
	add.f32 	%f104, %f2, %f103;
	cvt.rzi.f32.f32	%f105, %f104;
	setp.gt.f32	%p7, %f102, 0f4B000000;
	selp.f32	%f218, %f2, %f105, %p7;
	setp.geu.f32	%p8, %f102, 0f3F000000;
	@%p8 bra 	BB0_4;

	cvt.rzi.f32.f32	%f218, %f2;

BB0_4:
	cvt.rzi.s32.f32	%r9, %f218;
	mad.lo.s32 	%r230, %r5, %r200, %r4;
	shl.b32 	%r231, %r230, 2;
	add.s32 	%r232, %r192, %r231;
	ld.shared.f32 	%f219, [%r476];
	ld.global.f32 	%f220, [%r232];
	fma.rn.f32 	%f240, %f220, %f219, 0f00000000;
	shl.b32 	%r233, %r203, 2;
	add.s32 	%r234, %r476, %r233;
	ld.shared.f32 	%f114, [%r234];
	fma.rn.f32 	%f246, %f220, %f114, 0f00000000;
	fma.rn.f32 	%f234, %f220, %f220, 0f00000000;
	mov.f32 	%f228, 0f00000000;
	mov.f32 	%f227, %f228;
	mov.f32 	%f226, %f228;
	mov.f32 	%f225, %f228;
	mov.f32 	%f224, %f228;
	mov.f32 	%f223, %f228;
	mov.f32 	%f222, %f228;
	mov.f32 	%f221, %f228;
	setp.lt.s32	%p9, %r203, 2;
	@%p9 bra 	BB0_7;

	add.s32 	%r236, %r5, %r201;
	mad.lo.s32 	%r238, %r200, %r236, %r4;
	shl.b32 	%r239, %r238, 2;
	add.s32 	%r475, %r192, %r239;
	mul.lo.s32 	%r240, %r201, %r200;
	shl.b32 	%r12, %r240, 2;
	mov.f32 	%f228, 0f00000000;
	mov.f32 	%f227, %f228;
	mov.f32 	%f226, %f228;
	mov.f32 	%f225, %f228;
	mov.f32 	%f224, %f228;
	mov.f32 	%f223, %f228;
	mov.f32 	%f222, %f228;
	mov.f32 	%f221, %f228;
	mov.u32 	%r477, 1;
	mov.f32 	%f235, %f234;
	mov.f32 	%f241, %f240;
	mov.f32 	%f247, %f246;

BB0_6:
	mov.f32 	%f12, %f220;
	mov.f32 	%f11, %f219;
	mov.u32 	%r14, %r476;
	add.s32 	%r476, %r14, 4;
	ld.shared.f32 	%f219, [%r14+4];
	ld.global.f32 	%f220, [%r475];
	fma.rn.f32 	%f241, %f220, %f219, %f241;
	add.s32 	%r241, %r14, %r233;
	ld.shared.f32 	%f123, [%r241+4];
	fma.rn.f32 	%f247, %f220, %f123, %f247;
	fma.rn.f32 	%f224, %f12, %f219, %f224;
	fma.rn.f32 	%f223, %f12, %f123, %f223;
	fma.rn.f32 	%f227, %f220, %f11, %f227;
	ld.shared.f32 	%f124, [%r241];
	fma.rn.f32 	%f228, %f220, %f124, %f228;
	fma.rn.f32 	%f225, %f12, %f11, %f225;
	fma.rn.f32 	%f226, %f12, %f124, %f226;
	fma.rn.f32 	%f235, %f220, %f220, %f235;
	fma.rn.f32 	%f222, %f12, %f220, %f222;
	fma.rn.f32 	%f221, %f12, %f12, %f221;
	add.s32 	%r475, %r475, %r12;
	add.s32 	%r477, %r477, 1;
	setp.lt.s32	%p10, %r477, %r203;
	mov.f32 	%f234, %f235;
	mov.f32 	%f240, %f241;
	mov.f32 	%f246, %f247;
	@%p10 bra 	BB0_6;

BB0_7:
	mov.f32 	%f40, %f246;
	mov.f32 	%f41, %f240;
	mov.f32 	%f39, %f234;
	add.s32 	%r19, %r9, %r205;
	mov.u32 	%r528, 0;
	mov.u32 	%r527, %r528;
	mov.u32 	%r526, %r528;
	mov.u32 	%r525, %r528;
	mov.u32 	%r524, %r528;
	mov.u32 	%r523, %r528;
	setp.lt.s32	%p11, %r19, 1;
	@%p11 bra 	BB0_105;

	ld.shared.f32 	%f48, [%r197+12];
	ld.shared.f32 	%f49, [%r197+4];
	ld.shared.f32 	%f50, [%r197+8];
	ld.shared.f32 	%f51, [%r197];
	cvt.rn.f32.s32	%f127, %r203;
	fma.rn.f32 	%f52, %f127, 0f3F000000, 0f3C23D70A;
	abs.f32 	%f53, %f52;
	mov.b32 	 %r255, %f52;
	and.b32  	%r256, %r255, -2147483648;
	or.b32  	%r257, %r256, 1056964608;
	mov.b32 	 %f128, %r257;
	add.f32 	%f129, %f52, %f128;
	cvt.rzi.f32.f32	%f130, %f129;
	setp.gt.f32	%p12, %f53, 0f4B000000;
	selp.f32	%f54, %f52, %f130, %p12;
	add.f32 	%f55, %f227, %f224;
	add.f32 	%f56, %f228, %f223;
	ld.shared.f32 	%f57, [%r196];
	shl.b32 	%r258, %r204, 2;
	add.s32 	%r259, %r196, %r258;
	ld.shared.f32 	%f58, [%r259];
	ld.shared.f32 	%f59, [%r196+4];
	ld.shared.f32 	%f60, [%r259+4];
	add.s32 	%r260, %r5, %r201;
	mad.lo.s32 	%r262, %r200, %r260, %r4;
	shl.b32 	%r263, %r262, 2;
	add.s32 	%r23, %r192, %r263;
	mul.lo.s32 	%r264, %r201, %r200;
	shl.b32 	%r24, %r264, 2;
	mov.u32 	%r528, 0;
	mov.u32 	%r527, %r528;
	mov.u32 	%r526, %r528;
	mov.u32 	%r525, %r528;
	mov.u32 	%r524, %r528;
	mov.u32 	%r523, %r528;
	mov.f32 	%f229, 0f00000000;
	mov.u32 	%r478, %r528;
	mov.f32 	%f233, %f39;
	mov.f32 	%f239, %f41;
	mov.f32 	%f245, %f40;
	mov.f32 	%f248, %f51;
	mov.f32 	%f249, %f50;
	mov.f32 	%f250, %f49;
	mov.f32 	%f251, %f48;

BB0_9:
	mov.f32 	%f68, %f251;
	mov.f32 	%f67, %f250;
	mov.f32 	%f66, %f249;
	mov.f32 	%f65, %f248;
	mov.f32 	%f64, %f245;
	mov.f32 	%f63, %f239;
	mov.f32 	%f62, %f233;
	mov.u32 	%r480, 0;
	add.f32 	%f131, %f67, %f59;
	add.f32 	%f132, %f66, %f58;
	mul.f32 	%f133, %f132, %f131;
	neg.f32 	%f134, %f133;
	add.f32 	%f135, %f68, %f60;
	add.f32 	%f136, %f65, %f57;
	fma.rn.f32 	%f137, %f136, %f135, %f134;
	add.f32 	%f138, %f137, 0f3A83126F;
	div.full.f32 	%f69, %f135, %f138;
	neg.f32 	%f139, %f132;
	div.full.f32 	%f140, %f139, %f138;
	neg.f32 	%f141, %f131;
	div.full.f32 	%f70, %f141, %f138;
	div.full.f32 	%f71, %f136, %f138;
	mul.f32 	%f142, %f64, %f140;
	fma.rn.f32 	%f72, %f69, %f63, %f142;
	mul.f32 	%f143, %f64, %f71;
	fma.rn.f32 	%f73, %f70, %f63, %f143;
	mul.f32 	%f144, %f132, %f73;
	fma.rn.f32 	%f145, %f136, %f72, %f144;
	mul.f32 	%f146, %f135, %f73;
	fma.rn.f32 	%f147, %f131, %f72, %f146;
	neg.f32 	%f148, %f72;
	fma.rn.f32 	%f149, %f148, %f145, %f62;
	neg.f32 	%f150, %f73;
	fma.rn.f32 	%f151, %f150, %f147, %f149;
	fma.rn.f32 	%f74, %f151, 0f3F000000, 0f3C23D70A;
	mov.f64 	%fd534, 0d0000000000000000;
	bra.uni 	BB0_10;

BB0_125:
	mul.f64 	%fd533, %fd11, %fd552;
	fma.rn.f64 	%fd534, %fd533, %fd533, %fd534;
	add.s32 	%r480, %r480, 1;

BB0_10:
	setp.geu.f32	%p13, %f53, 0f3F000000;
	mov.f32 	%f252, %f54;
	@%p13 bra 	BB0_12;

	cvt.rzi.f32.f32	%f75, %f52;
	mov.f32 	%f252, %f75;

BB0_12:
	mov.f32 	%f76, %f252;
	cvt.rn.f64.s32	%fd80, %r479;
	mul.f64 	%fd81, %fd80, 0d40D069C000000000;
	mul.f64 	%fd77, %fd81, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd76, %fd77;
	// inline asm
	fma.rn.f64 	%fd82, %fd76, 0dC1DFFFFFFFC00000, %fd81;
	cvt.rzi.s32.f64	%r266, %fd82;
	cvt.rn.f64.s32	%fd83, %r266;
	mul.f64 	%fd2, %fd83, 0d3E00000000200000;
	mul.f64 	%fd84, %fd83, 0d40D069C000000000;
	mul.f64 	%fd79, %fd84, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd78, %fd79;
	// inline asm
	fma.rn.f64 	%fd85, %fd78, 0dC1DFFFFFFFC00000, %fd84;
	cvt.rzi.s32.f64	%r479, %fd85;
	cvt.rn.f64.s32	%fd3, %r479;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r481}, %fd2;
	}
	setp.gt.f64	%p14, %fd2, 0d0000000000000000;
	setp.lt.s32	%p15, %r481, 2146435072;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	BB0_17;
	bra.uni 	BB0_13;

BB0_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd2;
	}
	mov.u32 	%r483, -1023;
	setp.gt.s32	%p20, %r481, 1048575;
	@%p20 bra 	BB0_19;

	mul.f64 	%fd88, %fd2, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r481}, %fd88;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd88;
	}
	mov.u32 	%r483, -1077;

BB0_19:
	shr.u32 	%r269, %r481, 20;
	add.s32 	%r484, %r483, %r269;
	and.b32  	%r270, %r481, -2146435073;
	or.b32  	%r271, %r270, 1072693248;
	mov.b64 	%fd535, {%r482, %r271};
	setp.lt.s32	%p21, %r271, 1073127583;
	@%p21 bra 	BB0_21;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r272, %temp}, %fd535;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd535;
	}
	add.s32 	%r274, %r273, -1048576;
	mov.b64 	%fd535, {%r272, %r274};
	add.s32 	%r484, %r484, 1;

BB0_21:
	add.f64 	%fd90, %fd535, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd89,%fd90;
	// inline asm
	neg.f64 	%fd91, %fd90;
	mov.f64 	%fd92, 0d3FF0000000000000;
	fma.rn.f64 	%fd93, %fd91, %fd89, %fd92;
	fma.rn.f64 	%fd94, %fd93, %fd93, %fd93;
	fma.rn.f64 	%fd95, %fd94, %fd89, %fd89;
	add.f64 	%fd96, %fd535, 0dBFF0000000000000;
	mul.f64 	%fd97, %fd96, %fd95;
	fma.rn.f64 	%fd98, %fd96, %fd95, %fd97;
	mul.f64 	%fd99, %fd98, %fd98;
	mov.f64 	%fd100, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd101, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd102, %fd101, %fd99, %fd100;
	mov.f64 	%fd103, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd104, %fd102, %fd99, %fd103;
	mov.f64 	%fd105, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd106, %fd104, %fd99, %fd105;
	mov.f64 	%fd107, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd108, %fd106, %fd99, %fd107;
	mov.f64 	%fd109, 0d3F624924923BE72D;
	fma.rn.f64 	%fd110, %fd108, %fd99, %fd109;
	mov.f64 	%fd111, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd112, %fd110, %fd99, %fd111;
	mov.f64 	%fd113, 0d3FB5555555555554;
	fma.rn.f64 	%fd114, %fd112, %fd99, %fd113;
	sub.f64 	%fd115, %fd96, %fd98;
	add.f64 	%fd116, %fd115, %fd115;
	neg.f64 	%fd117, %fd98;
	fma.rn.f64 	%fd118, %fd117, %fd96, %fd116;
	mul.f64 	%fd119, %fd95, %fd118;
	mul.f64 	%fd120, %fd99, %fd114;
	fma.rn.f64 	%fd121, %fd120, %fd98, %fd119;
	xor.b32  	%r275, %r484, -2147483648;
	mov.u32 	%r276, 1127219200;
	mov.b64 	%fd122, {%r275, %r276};
	mov.u32 	%r277, -2147483648;
	mov.b64 	%fd123, {%r277, %r276};
	sub.f64 	%fd124, %fd122, %fd123;
	mov.f64 	%fd125, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd126, %fd124, %fd125, %fd98;
	neg.f64 	%fd127, %fd124;
	fma.rn.f64 	%fd128, %fd127, %fd125, %fd126;
	sub.f64 	%fd129, %fd128, %fd98;
	sub.f64 	%fd130, %fd121, %fd129;
	mov.f64 	%fd131, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd132, %fd124, %fd131, %fd130;
	add.f64 	%fd536, %fd126, %fd132;
	bra.uni 	BB0_22;

BB0_13:
	abs.f64 	%fd86, %fd2;
	setp.gtu.f64	%p17, %fd86, 0d7FF0000000000000;
	@%p17 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	add.f64 	%fd536, %fd2, %fd2;
	bra.uni 	BB0_22;

BB0_14:
	setp.eq.f64	%p18, %fd2, 0d0000000000000000;
	mov.f64 	%fd536, 0dFFF0000000000000;
	@%p18 bra 	BB0_22;

	setp.eq.f64	%p19, %fd2, 0d7FF0000000000000;
	selp.f64	%fd536, %fd2, 0dFFF8000000000000, %p19;

BB0_22:
	cvt.rzi.s32.f32	%r278, %f76;
	shl.b32 	%r279, %r278, 1;
	mul.f64 	%fd133, %fd3, 0d3E00000000200000;
	mul.f64 	%fd134, %fd536, 0dC000000000000000;
	sqrt.rn.f64 	%fd11, %fd134;
	mul.f64 	%fd12, %fd133, 0d401921FB54442D18;
	abs.f64 	%fd13, %fd12;
	setp.lt.s32	%p22, %r480, %r279;
	@%p22 bra 	BB0_106;
	bra.uni 	BB0_23;

BB0_106:
	setp.eq.f64	%p102, %fd13, 0d7FF0000000000000;
	mov.f64 	%fd552, 0dFFF8000000000000;
	@%p102 bra 	BB0_125;

	setp.gt.f64	%p103, %fd13, 0d41E0000000000000;
	@%p103 bra 	BB0_109;
	bra.uni 	BB0_108;

BB0_109:
	mov.u32 	%r538, %r1;
	mov.b64 	 %rd97, %fd12;
	and.b64  	%rd98, %rd97, -9223372036854775808;
	shr.u64 	%rd99, %rd97, 52;
	bfe.u64 	%rd241, %rd97, 52, 11;
	add.s64 	%rd242, %rd241, 4294966272;
	cvt.u32.u64	%r166, %rd242;
	shr.u32 	%r412, %r166, 6;
	mov.u32 	%r413, 16;
	sub.s32 	%r167, %r413, %r412;
	mov.u32 	%r414, 19;
	sub.s32 	%r415, %r414, %r412;
	mov.u32 	%r416, 18;
	min.s32 	%r168, %r416, %r415;
	setp.gt.s32	%p104, %r167, %r168;
	mov.u64 	%rd307, 0;
	@%p104 bra 	BB0_112;

	shl.b64 	%rd244, %rd97, 11;
	or.b64  	%rd100, %rd244, -9223372036854775808;
	add.s32 	%r537, %r167, -1;
	cvt.u32.u64	%r417, %rd99;
	and.b32  	%r418, %r417, 2047;
	add.s32 	%r419, %r418, -1024;
	shr.u32 	%r420, %r419, 6;
	shl.b32 	%r421, %r420, 3;
	mov.u32 	%r422, __internal_i2opi_d;
	sub.s32 	%r423, %r422, %r421;
	add.s32 	%r529, %r423, 120;
	mov.u64 	%rd307, 0;
	mov.u32 	%r533, %r1;

BB0_111:
	.pragma "nounroll";
	mov.u32 	%r172, %r533;
	ld.const.u64 	%rd245, [%r529];
	mul.lo.s64 	%rd246, %rd245, %rd100;
	mul.hi.u64 	%rd247, %rd245, %rd100;
	add.s64 	%rd248, %rd307, %rd246;
	setp.lt.u64	%p105, %rd248, %rd307;
	selp.u64	%rd249, 1, 0, %p105;
	add.s64 	%rd307, %rd249, %rd247;
	st.local.u64 	[%r172], %rd248;
	add.s32 	%r529, %r529, 8;
	add.s32 	%r537, %r537, 1;
	setp.lt.s32	%p106, %r537, %r168;
	add.s32 	%r177, %r172, 8;
	mov.u32 	%r538, %r177;
	mov.u32 	%r533, %r177;
	@%p106 bra 	BB0_111;

BB0_112:
	st.local.u64 	[%r538], %rd307;
	ld.local.u64 	%rd308, [%r1+24];
	ld.local.u64 	%rd309, [%r1+16];
	and.b32  	%r424, %r166, 63;
	setp.eq.s32	%p107, %r424, 0;
	@%p107 bra 	BB0_114;

	cvt.u32.u64	%r425, %rd99;
	and.b32  	%r426, %r425, 63;
	shl.b64 	%rd250, %rd308, %r426;
	neg.s64 	%rd251, %rd99;
	cvt.u32.u64	%r427, %rd251;
	and.b32  	%r428, %r427, 63;
	shr.u64 	%rd252, %rd309, %r428;
	or.b64  	%rd308, %rd252, %rd250;
	shl.b64 	%rd253, %rd309, %r426;
	ld.local.u64 	%rd254, [%r1+8];
	shr.u64 	%rd255, %rd254, %r428;
	or.b64  	%rd309, %rd255, %rd253;

BB0_114:
	shr.u64 	%rd256, %rd308, 62;
	cvt.u32.u64	%r429, %rd256;
	shr.u64 	%rd257, %rd309, 62;
	shl.b64 	%rd258, %rd308, 2;
	or.b64  	%rd314, %rd257, %rd258;
	shl.b64 	%rd111, %rd309, 2;
	setp.ne.s64	%p108, %rd111, 0;
	selp.u64	%rd259, 1, 0, %p108;
	or.b64  	%rd260, %rd259, %rd314;
	setp.gt.u64	%p109, %rd260, -9223372036854775808;
	selp.u32	%r430, 1, 0, %p109;
	add.s32 	%r179, %r430, %r429;
	setp.lt.u64	%p110, %rd260, -9223372036854775807;
	mov.u64 	%rd310, %rd98;
	mov.u64 	%rd313, %rd111;
	@%p110 bra 	BB0_116;

	not.b64 	%rd261, %rd314;
	neg.s64 	%rd112, %rd111;
	setp.eq.s64	%p111, %rd111, 0;
	selp.u64	%rd262, 1, 0, %p111;
	add.s64 	%rd314, %rd262, %rd261;
	xor.b64  	%rd114, %rd98, -9223372036854775808;
	mov.u64 	%rd310, %rd114;
	mov.u64 	%rd313, %rd112;

BB0_116:
	mov.u64 	%rd312, %rd313;
	mov.u64 	%rd116, %rd310;
	neg.s32 	%r433, %r179;
	setp.ne.s64	%p112, %rd98, 0;
	selp.b32	%r544, %r433, %r179, %p112;
	mov.u32 	%r542, 0;
	mov.u32 	%r543, %r542;
	setp.lt.s64	%p113, %rd314, 1;
	@%p113 bra 	BB0_118;

BB0_117:
	shr.u64 	%rd263, %rd312, 63;
	shl.b64 	%rd264, %rd314, 1;
	or.b64  	%rd314, %rd263, %rd264;
	shl.b64 	%rd312, %rd312, 1;
	add.s32 	%r543, %r543, -1;
	setp.gt.s64	%p114, %rd314, 0;
	mov.u32 	%r542, %r543;
	@%p114 bra 	BB0_117;

BB0_118:
	mov.u32 	%r541, %r542;
	mul.lo.s64 	%rd316, %rd314, -3958705157555305931;
	mov.u64 	%rd265, -3958705157555305931;
	mul.hi.u64 	%rd315, %rd314, %rd265;
	setp.lt.s64	%p115, %rd315, 1;
	@%p115 bra 	BB0_120;

	shl.b64 	%rd266, %rd315, 1;
	shr.u64 	%rd267, %rd316, 63;
	or.b64  	%rd315, %rd266, %rd267;
	mul.lo.s64 	%rd316, %rd314, -7917410315110611862;
	add.s32 	%r541, %r541, -1;

BB0_120:
	setp.ne.s64	%p116, %rd316, 0;
	selp.u64	%rd268, 1, 0, %p116;
	add.s64 	%rd269, %rd268, %rd315;
	add.s32 	%r434, %r541, 1022;
	cvt.u64.u32	%rd270, %r434;
	shl.b64 	%rd271, %rd270, 52;
	shr.u64 	%rd272, %rd269, 11;
	add.s64 	%rd273, %rd271, %rd272;
	bfe.u64 	%rd274, %rd269, 10, 1;
	add.s64 	%rd275, %rd273, %rd274;
	or.b64  	%rd276, %rd275, %rd116;
	mov.b64 	 %fd550, %rd276;
	bra.uni 	BB0_121;

BB0_108:
	mov.f64 	%fd478, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd465, %fd12, %fd478;
	// inline asm
	cvt.rni.s32.f64 	%r544, %fd465;
	// inline asm
	cvt.rn.f64.s32	%fd479, %r544;
	neg.f64 	%fd475, %fd479;
	mov.f64 	%fd468, 0d3FF921FB54442D18;
	// inline asm
	fma.rn.f64 	%fd466, %fd475, %fd468, %fd12;
	// inline asm
	mov.f64 	%fd472, 0d3C91A62633145C00;
	// inline asm
	fma.rn.f64 	%fd470, %fd475, %fd472, %fd466;
	// inline asm
	mov.f64 	%fd476, 0d397B839A252049C0;
	// inline asm
	fma.rn.f64 	%fd550, %fd475, %fd476, %fd470;
	// inline asm

BB0_121:
	add.s32 	%r187, %r544, 1;
	and.b32  	%r435, %r187, 1;
	setp.eq.b32	%p117, %r435, 1;
	mul.rn.f64 	%fd68, %fd550, %fd550;
	@!%p117 bra 	BB0_123;
	bra.uni 	BB0_122;

BB0_123:
	mov.f64 	%fd509, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd511, 0dBE5AE5E5A9291691;
	// inline asm
	fma.rn.f64 	%fd508, %fd509, %fd68, %fd511;
	// inline asm
	mov.f64 	%fd515, 0d3EC71DE3567D4896;
	// inline asm
	fma.rn.f64 	%fd512, %fd508, %fd68, %fd515;
	// inline asm
	mov.f64 	%fd519, 0dBF2A01A019BFDF03;
	// inline asm
	fma.rn.f64 	%fd516, %fd512, %fd68, %fd519;
	// inline asm
	mov.f64 	%fd523, 0d3F8111111110F7D0;
	// inline asm
	fma.rn.f64 	%fd520, %fd516, %fd68, %fd523;
	// inline asm
	mov.f64 	%fd527, 0dBFC5555555555548;
	// inline asm
	fma.rn.f64 	%fd524, %fd520, %fd68, %fd527;
	// inline asm
	mul.rn.f64 	%fd529, %fd524, %fd68;
	// inline asm
	fma.rn.f64 	%fd551, %fd529, %fd550, %fd550;
	// inline asm
	bra.uni 	BB0_124;

BB0_122:
	mov.f64 	%fd481, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd483, 0d3E21EEA7D67FAD92;
	// inline asm
	fma.rn.f64 	%fd480, %fd481, %fd68, %fd483;
	// inline asm
	mov.f64 	%fd487, 0dBE927E4F8E26B8E3;
	// inline asm
	fma.rn.f64 	%fd484, %fd480, %fd68, %fd487;
	// inline asm
	mov.f64 	%fd491, 0d3EFA01A019DDEC33;
	// inline asm
	fma.rn.f64 	%fd488, %fd484, %fd68, %fd491;
	// inline asm
	mov.f64 	%fd495, 0dBF56C16C16C15D69;
	// inline asm
	fma.rn.f64 	%fd492, %fd488, %fd68, %fd495;
	// inline asm
	mov.f64 	%fd499, 0d3FA5555555555551;
	// inline asm
	fma.rn.f64 	%fd496, %fd492, %fd68, %fd499;
	// inline asm
	mov.f64 	%fd503, 0dBFE0000000000000;
	// inline asm
	fma.rn.f64 	%fd500, %fd496, %fd68, %fd503;
	// inline asm
	mov.f64 	%fd507, 0d3FF0000000000000;
	// inline asm
	fma.rn.f64 	%fd551, %fd500, %fd68, %fd507;
	// inline asm

BB0_124:
	shr.u32 	%r436, %r187, 1;
	and.b32  	%r437, %r436, 1;
	setp.eq.b32	%p118, %r437, 1;
	neg.f64 	%fd532, %fd551;
	selp.f64	%fd552, %fd532, %fd551, %p118;
	bra.uni 	BB0_125;

BB0_23:
	setp.eq.f64	%p23, %fd13, 0d7FF0000000000000;
	cvt.f64.f32	%fd136, %f74;
	add.f64 	%fd137, %fd136, %fd136;
	div.rn.f64 	%fd138, %fd137, %fd534;
	cvt.rn.f32.f64	%f77, %fd138;
	mov.f64 	%fd539, 0dFFF8000000000000;
	@%p23 bra 	BB0_42;

	setp.gt.f64	%p24, %fd13, 0d41E0000000000000;
	@%p24 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	mov.u32 	%r487, %r1;
	mov.b64 	 %rd1, %fd12;
	and.b64  	%rd2, %rd1, -9223372036854775808;
	shr.u64 	%rd3, %rd1, 52;
	bfe.u64 	%rd130, %rd1, 52, 11;
	add.s64 	%rd131, %rd130, 4294966272;
	cvt.u32.u64	%r48, %rd131;
	shr.u32 	%r281, %r48, 6;
	mov.u32 	%r282, 16;
	sub.s32 	%r49, %r282, %r281;
	mov.u32 	%r283, 19;
	sub.s32 	%r284, %r283, %r281;
	mov.u32 	%r285, 18;
	min.s32 	%r50, %r285, %r284;
	setp.gt.s32	%p25, %r49, %r50;
	mov.u64 	%rd277, 0;
	@%p25 bra 	BB0_29;

	shl.b64 	%rd133, %rd1, 11;
	or.b64  	%rd4, %rd133, -9223372036854775808;
	add.s32 	%r486, %r49, -1;
	cvt.u32.u64	%r286, %rd3;
	and.b32  	%r287, %r286, 2047;
	add.s32 	%r288, %r287, -1024;
	shr.u32 	%r289, %r288, 6;
	shl.b32 	%r290, %r289, 3;
	mov.u32 	%r291, __internal_i2opi_d;
	sub.s32 	%r292, %r291, %r290;
	add.s32 	%r485, %r292, 120;
	mov.u64 	%rd277, 0;
	mov.u32 	%r536, %r1;

BB0_28:
	.pragma "nounroll";
	ld.const.u64 	%rd134, [%r485];
	mul.lo.s64 	%rd135, %rd134, %rd4;
	mul.hi.u64 	%rd136, %rd134, %rd4;
	add.s64 	%rd137, %rd277, %rd135;
	setp.lt.u64	%p26, %rd137, %rd277;
	selp.u64	%rd138, 1, 0, %p26;
	add.s64 	%rd277, %rd138, %rd136;
	st.local.u64 	[%r536], %rd137;
	add.s32 	%r485, %r485, 8;
	add.s32 	%r486, %r486, 1;
	setp.lt.s32	%p27, %r486, %r50;
	add.s32 	%r536, %r536, 8;
	mov.u32 	%r487, %r536;
	@%p27 bra 	BB0_28;

BB0_29:
	st.local.u64 	[%r487], %rd277;
	ld.local.u64 	%rd278, [%r1+24];
	ld.local.u64 	%rd279, [%r1+16];
	and.b32  	%r293, %r48, 63;
	setp.eq.s32	%p28, %r293, 0;
	@%p28 bra 	BB0_31;

	cvt.u32.u64	%r294, %rd3;
	and.b32  	%r295, %r294, 63;
	shl.b64 	%rd139, %rd278, %r295;
	neg.s64 	%rd140, %rd3;
	cvt.u32.u64	%r296, %rd140;
	and.b32  	%r297, %r296, 63;
	shr.u64 	%rd141, %rd279, %r297;
	or.b64  	%rd278, %rd141, %rd139;
	shl.b64 	%rd142, %rd279, %r295;
	ld.local.u64 	%rd143, [%r1+8];
	shr.u64 	%rd144, %rd143, %r297;
	or.b64  	%rd279, %rd144, %rd142;

BB0_31:
	shr.u64 	%rd145, %rd278, 62;
	cvt.u32.u64	%r298, %rd145;
	shr.u64 	%rd146, %rd279, 62;
	shl.b64 	%rd147, %rd278, 2;
	or.b64  	%rd284, %rd146, %rd147;
	shl.b64 	%rd15, %rd279, 2;
	setp.ne.s64	%p29, %rd15, 0;
	selp.u64	%rd148, 1, 0, %p29;
	or.b64  	%rd149, %rd148, %rd284;
	setp.gt.u64	%p30, %rd149, -9223372036854775808;
	selp.u32	%r299, 1, 0, %p30;
	add.s32 	%r61, %r299, %r298;
	setp.lt.u64	%p31, %rd149, -9223372036854775807;
	mov.u64 	%rd280, %rd2;
	mov.u64 	%rd283, %rd15;
	@%p31 bra 	BB0_33;

	not.b64 	%rd150, %rd284;
	neg.s64 	%rd16, %rd15;
	setp.eq.s64	%p32, %rd15, 0;
	selp.u64	%rd151, 1, 0, %p32;
	add.s64 	%rd284, %rd151, %rd150;
	xor.b64  	%rd18, %rd2, -9223372036854775808;
	mov.u64 	%rd280, %rd18;
	mov.u64 	%rd283, %rd16;

BB0_33:
	mov.u64 	%rd282, %rd283;
	mov.u64 	%rd20, %rd280;
	neg.s32 	%r302, %r61;
	setp.ne.s64	%p33, %rd2, 0;
	selp.b32	%r493, %r302, %r61, %p33;
	mov.u32 	%r491, 0;
	mov.u32 	%r492, %r491;
	setp.lt.s64	%p34, %rd284, 1;
	@%p34 bra 	BB0_35;

BB0_34:
	shr.u64 	%rd152, %rd282, 63;
	shl.b64 	%rd153, %rd284, 1;
	or.b64  	%rd284, %rd152, %rd153;
	shl.b64 	%rd282, %rd282, 1;
	add.s32 	%r492, %r492, -1;
	setp.gt.s64	%p35, %rd284, 0;
	mov.u32 	%r491, %r492;
	@%p35 bra 	BB0_34;

BB0_35:
	mov.u32 	%r490, %r491;
	mul.lo.s64 	%rd286, %rd284, -3958705157555305931;
	mov.u64 	%rd154, -3958705157555305931;
	mul.hi.u64 	%rd285, %rd284, %rd154;
	setp.lt.s64	%p36, %rd285, 1;
	@%p36 bra 	BB0_37;

	shl.b64 	%rd155, %rd285, 1;
	shr.u64 	%rd156, %rd286, 63;
	or.b64  	%rd285, %rd155, %rd156;
	mul.lo.s64 	%rd286, %rd284, -7917410315110611862;
	add.s32 	%r490, %r490, -1;

BB0_37:
	setp.ne.s64	%p37, %rd286, 0;
	selp.u64	%rd157, 1, 0, %p37;
	add.s64 	%rd158, %rd157, %rd285;
	add.s32 	%r303, %r490, 1022;
	cvt.u64.u32	%rd159, %r303;
	shl.b64 	%rd160, %rd159, 52;
	shr.u64 	%rd161, %rd158, 11;
	add.s64 	%rd162, %rd160, %rd161;
	bfe.u64 	%rd163, %rd158, 10, 1;
	add.s64 	%rd164, %rd162, %rd163;
	or.b64  	%rd165, %rd164, %rd20;
	mov.b64 	 %fd537, %rd165;
	bra.uni 	BB0_38;

BB0_25:
	mov.f64 	%fd152, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd139, %fd12, %fd152;
	// inline asm
	cvt.rni.s32.f64 	%r493, %fd139;
	// inline asm
	cvt.rn.f64.s32	%fd153, %r493;
	neg.f64 	%fd149, %fd153;
	mov.f64 	%fd142, 0d3FF921FB54442D18;
	// inline asm
	fma.rn.f64 	%fd140, %fd149, %fd142, %fd12;
	// inline asm
	mov.f64 	%fd146, 0d3C91A62633145C00;
	// inline asm
	fma.rn.f64 	%fd144, %fd149, %fd146, %fd140;
	// inline asm
	mov.f64 	%fd150, 0d397B839A252049C0;
	// inline asm
	fma.rn.f64 	%fd537, %fd149, %fd150, %fd144;
	// inline asm

BB0_38:
	add.s32 	%r69, %r493, 1;
	and.b32  	%r304, %r69, 1;
	setp.eq.b32	%p38, %r304, 1;
	mul.rn.f64 	%fd17, %fd537, %fd537;
	@!%p38 bra 	BB0_40;
	bra.uni 	BB0_39;

BB0_40:
	mov.f64 	%fd183, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd185, 0dBE5AE5E5A9291691;
	// inline asm
	fma.rn.f64 	%fd182, %fd183, %fd17, %fd185;
	// inline asm
	mov.f64 	%fd189, 0d3EC71DE3567D4896;
	// inline asm
	fma.rn.f64 	%fd186, %fd182, %fd17, %fd189;
	// inline asm
	mov.f64 	%fd193, 0dBF2A01A019BFDF03;
	// inline asm
	fma.rn.f64 	%fd190, %fd186, %fd17, %fd193;
	// inline asm
	mov.f64 	%fd197, 0d3F8111111110F7D0;
	// inline asm
	fma.rn.f64 	%fd194, %fd190, %fd17, %fd197;
	// inline asm
	mov.f64 	%fd201, 0dBFC5555555555548;
	// inline asm
	fma.rn.f64 	%fd198, %fd194, %fd17, %fd201;
	// inline asm
	mul.rn.f64 	%fd203, %fd198, %fd17;
	// inline asm
	fma.rn.f64 	%fd538, %fd203, %fd537, %fd537;
	// inline asm
	bra.uni 	BB0_41;

BB0_39:
	mov.f64 	%fd155, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd157, 0d3E21EEA7D67FAD92;
	// inline asm
	fma.rn.f64 	%fd154, %fd155, %fd17, %fd157;
	// inline asm
	mov.f64 	%fd161, 0dBE927E4F8E26B8E3;
	// inline asm
	fma.rn.f64 	%fd158, %fd154, %fd17, %fd161;
	// inline asm
	mov.f64 	%fd165, 0d3EFA01A019DDEC33;
	// inline asm
	fma.rn.f64 	%fd162, %fd158, %fd17, %fd165;
	// inline asm
	mov.f64 	%fd169, 0dBF56C16C16C15D69;
	// inline asm
	fma.rn.f64 	%fd166, %fd162, %fd17, %fd169;
	// inline asm
	mov.f64 	%fd173, 0d3FA5555555555551;
	// inline asm
	fma.rn.f64 	%fd170, %fd166, %fd17, %fd173;
	// inline asm
	mov.f64 	%fd177, 0dBFE0000000000000;
	// inline asm
	fma.rn.f64 	%fd174, %fd170, %fd17, %fd177;
	// inline asm
	mov.f64 	%fd181, 0d3FF0000000000000;
	// inline asm
	fma.rn.f64 	%fd538, %fd174, %fd17, %fd181;
	// inline asm

BB0_41:
	shr.u32 	%r305, %r69, 1;
	and.b32  	%r306, %r305, 1;
	setp.eq.b32	%p39, %r306, 1;
	neg.f64 	%fd206, %fd538;
	selp.f64	%fd539, %fd206, %fd538, %p39;

BB0_42:
	mul.f64 	%fd23, %fd11, %fd539;
	mul.f64 	%fd211, %fd3, 0d40D069C000000000;
	mul.f64 	%fd208, %fd211, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd207, %fd208;
	// inline asm
	fma.rn.f64 	%fd212, %fd207, 0dC1DFFFFFFFC00000, %fd211;
	cvt.rzi.s32.f64	%r307, %fd212;
	cvt.rn.f64.s32	%fd213, %r307;
	mul.f64 	%fd24, %fd213, 0d3E00000000200000;
	mul.f64 	%fd214, %fd213, 0d40D069C000000000;
	mul.f64 	%fd210, %fd214, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd209, %fd210;
	// inline asm
	fma.rn.f64 	%fd215, %fd209, 0dC1DFFFFFFFC00000, %fd214;
	cvt.rzi.s32.f64	%r308, %fd215;
	cvt.rn.f64.s32	%fd25, %r308;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd24;
	}
	setp.gt.f64	%p40, %fd24, 0d0000000000000000;
	setp.lt.s32	%p41, %r494, 2146435072;
	and.pred  	%p42, %p40, %p41;
	@%p42 bra 	BB0_47;
	bra.uni 	BB0_43;

BB0_47:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd24;
	}
	mov.u32 	%r496, -1023;
	setp.gt.s32	%p46, %r494, 1048575;
	@%p46 bra 	BB0_49;

	mul.f64 	%fd218, %fd24, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd218;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r495, %temp}, %fd218;
	}
	mov.u32 	%r496, -1077;

BB0_49:
	shr.u32 	%r311, %r494, 20;
	add.s32 	%r497, %r496, %r311;
	and.b32  	%r312, %r494, -2146435073;
	or.b32  	%r313, %r312, 1072693248;
	mov.b64 	%fd540, {%r495, %r313};
	setp.lt.s32	%p47, %r313, 1073127583;
	@%p47 bra 	BB0_51;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r314, %temp}, %fd540;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r315}, %fd540;
	}
	add.s32 	%r316, %r315, -1048576;
	mov.b64 	%fd540, {%r314, %r316};
	add.s32 	%r497, %r497, 1;

BB0_51:
	add.f64 	%fd220, %fd540, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd219,%fd220;
	// inline asm
	neg.f64 	%fd221, %fd220;
	mov.f64 	%fd222, 0d3FF0000000000000;
	fma.rn.f64 	%fd223, %fd221, %fd219, %fd222;
	fma.rn.f64 	%fd224, %fd223, %fd223, %fd223;
	fma.rn.f64 	%fd225, %fd224, %fd219, %fd219;
	add.f64 	%fd226, %fd540, 0dBFF0000000000000;
	mul.f64 	%fd227, %fd226, %fd225;
	fma.rn.f64 	%fd228, %fd226, %fd225, %fd227;
	mul.f64 	%fd229, %fd228, %fd228;
	mov.f64 	%fd230, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd231, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd232, %fd231, %fd229, %fd230;
	mov.f64 	%fd233, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd234, %fd232, %fd229, %fd233;
	mov.f64 	%fd235, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd236, %fd234, %fd229, %fd235;
	mov.f64 	%fd237, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd238, %fd236, %fd229, %fd237;
	mov.f64 	%fd239, 0d3F624924923BE72D;
	fma.rn.f64 	%fd240, %fd238, %fd229, %fd239;
	mov.f64 	%fd241, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd242, %fd240, %fd229, %fd241;
	mov.f64 	%fd243, 0d3FB5555555555554;
	fma.rn.f64 	%fd244, %fd242, %fd229, %fd243;
	sub.f64 	%fd245, %fd226, %fd228;
	add.f64 	%fd246, %fd245, %fd245;
	neg.f64 	%fd247, %fd228;
	fma.rn.f64 	%fd248, %fd247, %fd226, %fd246;
	mul.f64 	%fd249, %fd225, %fd248;
	mul.f64 	%fd250, %fd229, %fd244;
	fma.rn.f64 	%fd251, %fd250, %fd228, %fd249;
	xor.b32  	%r317, %r497, -2147483648;
	mov.u32 	%r318, 1127219200;
	mov.b64 	%fd252, {%r317, %r318};
	mov.u32 	%r319, -2147483648;
	mov.b64 	%fd253, {%r319, %r318};
	sub.f64 	%fd254, %fd252, %fd253;
	mov.f64 	%fd255, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd256, %fd254, %fd255, %fd228;
	neg.f64 	%fd257, %fd254;
	fma.rn.f64 	%fd258, %fd257, %fd255, %fd256;
	sub.f64 	%fd259, %fd258, %fd228;
	sub.f64 	%fd260, %fd251, %fd259;
	mov.f64 	%fd261, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd262, %fd254, %fd261, %fd260;
	add.f64 	%fd541, %fd256, %fd262;
	bra.uni 	BB0_52;

BB0_43:
	abs.f64 	%fd216, %fd24;
	setp.gtu.f64	%p43, %fd216, 0d7FF0000000000000;
	@%p43 bra 	BB0_46;
	bra.uni 	BB0_44;

BB0_46:
	add.f64 	%fd541, %fd24, %fd24;
	bra.uni 	BB0_52;

BB0_44:
	setp.eq.f64	%p44, %fd24, 0d0000000000000000;
	mov.f64 	%fd541, 0dFFF0000000000000;
	@%p44 bra 	BB0_52;

	setp.eq.f64	%p45, %fd24, 0d7FF0000000000000;
	selp.f64	%fd541, %fd24, 0dFFF8000000000000, %p45;

BB0_52:
	mul.f64 	%fd264, %fd25, 0d3E00000000200000;
	mul.f64 	%fd265, %fd541, 0dC000000000000000;
	sqrt.rn.f64 	%fd33, %fd265;
	mul.f64 	%fd34, %fd264, 0d401921FB54442D18;
	abs.f64 	%fd35, %fd34;
	setp.eq.f64	%p48, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd544, 0dFFF8000000000000;
	@%p48 bra 	BB0_71;

	setp.gt.f64	%p49, %fd35, 0d41E0000000000000;
	@%p49 bra 	BB0_55;
	bra.uni 	BB0_54;

BB0_55:
	mov.u32 	%r500, %r1;
	mov.b64 	 %rd33, %fd34;
	and.b64  	%rd34, %rd33, -9223372036854775808;
	shr.u64 	%rd35, %rd33, 52;
	bfe.u64 	%rd167, %rd33, 52, 11;
	add.s64 	%rd168, %rd167, 4294966272;
	cvt.u32.u64	%r82, %rd168;
	shr.u32 	%r321, %r82, 6;
	mov.u32 	%r322, 16;
	sub.s32 	%r83, %r322, %r321;
	mov.u32 	%r323, 19;
	sub.s32 	%r324, %r323, %r321;
	mov.u32 	%r325, 18;
	min.s32 	%r84, %r325, %r324;
	setp.gt.s32	%p50, %r83, %r84;
	mov.u64 	%rd287, 0;
	@%p50 bra 	BB0_58;

	shl.b64 	%rd170, %rd33, 11;
	or.b64  	%rd36, %rd170, -9223372036854775808;
	add.s32 	%r499, %r83, -1;
	cvt.u32.u64	%r326, %rd35;
	and.b32  	%r327, %r326, 2047;
	add.s32 	%r328, %r327, -1024;
	shr.u32 	%r329, %r328, 6;
	shl.b32 	%r330, %r329, 3;
	mov.u32 	%r331, __internal_i2opi_d;
	sub.s32 	%r332, %r331, %r330;
	add.s32 	%r498, %r332, 120;
	mov.u64 	%rd287, 0;
	mov.u32 	%r535, %r1;

BB0_57:
	.pragma "nounroll";
	ld.const.u64 	%rd171, [%r498];
	mul.lo.s64 	%rd172, %rd171, %rd36;
	mul.hi.u64 	%rd173, %rd171, %rd36;
	add.s64 	%rd174, %rd287, %rd172;
	setp.lt.u64	%p51, %rd174, %rd287;
	selp.u64	%rd175, 1, 0, %p51;
	add.s64 	%rd287, %rd175, %rd173;
	st.local.u64 	[%r535], %rd174;
	add.s32 	%r498, %r498, 8;
	add.s32 	%r499, %r499, 1;
	setp.lt.s32	%p52, %r499, %r84;
	add.s32 	%r535, %r535, 8;
	mov.u32 	%r500, %r535;
	@%p52 bra 	BB0_57;

BB0_58:
	st.local.u64 	[%r500], %rd287;
	ld.local.u64 	%rd288, [%r1+24];
	ld.local.u64 	%rd289, [%r1+16];
	and.b32  	%r333, %r82, 63;
	setp.eq.s32	%p53, %r333, 0;
	@%p53 bra 	BB0_60;

	cvt.u32.u64	%r334, %rd35;
	and.b32  	%r335, %r334, 63;
	shl.b64 	%rd176, %rd288, %r335;
	neg.s64 	%rd177, %rd35;
	cvt.u32.u64	%r336, %rd177;
	and.b32  	%r337, %r336, 63;
	shr.u64 	%rd178, %rd289, %r337;
	or.b64  	%rd288, %rd178, %rd176;
	shl.b64 	%rd179, %rd289, %r335;
	ld.local.u64 	%rd180, [%r1+8];
	shr.u64 	%rd181, %rd180, %r337;
	or.b64  	%rd289, %rd181, %rd179;

BB0_60:
	shr.u64 	%rd182, %rd288, 62;
	cvt.u32.u64	%r338, %rd182;
	shr.u64 	%rd183, %rd289, 62;
	shl.b64 	%rd184, %rd288, 2;
	or.b64  	%rd294, %rd183, %rd184;
	shl.b64 	%rd47, %rd289, 2;
	setp.ne.s64	%p54, %rd47, 0;
	selp.u64	%rd185, 1, 0, %p54;
	or.b64  	%rd186, %rd185, %rd294;
	setp.gt.u64	%p55, %rd186, -9223372036854775808;
	selp.u32	%r339, 1, 0, %p55;
	add.s32 	%r95, %r339, %r338;
	setp.lt.u64	%p56, %rd186, -9223372036854775807;
	mov.u64 	%rd290, %rd34;
	mov.u64 	%rd293, %rd47;
	@%p56 bra 	BB0_62;

	not.b64 	%rd187, %rd294;
	neg.s64 	%rd48, %rd47;
	setp.eq.s64	%p57, %rd47, 0;
	selp.u64	%rd188, 1, 0, %p57;
	add.s64 	%rd294, %rd188, %rd187;
	xor.b64  	%rd50, %rd34, -9223372036854775808;
	mov.u64 	%rd290, %rd50;
	mov.u64 	%rd293, %rd48;

BB0_62:
	mov.u64 	%rd292, %rd293;
	mov.u64 	%rd52, %rd290;
	neg.s32 	%r342, %r95;
	setp.ne.s64	%p58, %rd34, 0;
	selp.b32	%r506, %r342, %r95, %p58;
	mov.u32 	%r504, 0;
	mov.u32 	%r505, %r504;
	setp.lt.s64	%p59, %rd294, 1;
	@%p59 bra 	BB0_64;

BB0_63:
	shr.u64 	%rd189, %rd292, 63;
	shl.b64 	%rd190, %rd294, 1;
	or.b64  	%rd294, %rd189, %rd190;
	shl.b64 	%rd292, %rd292, 1;
	add.s32 	%r505, %r505, -1;
	setp.gt.s64	%p60, %rd294, 0;
	mov.u32 	%r504, %r505;
	@%p60 bra 	BB0_63;

BB0_64:
	mov.u32 	%r503, %r504;
	mul.lo.s64 	%rd296, %rd294, -3958705157555305931;
	mov.u64 	%rd191, -3958705157555305931;
	mul.hi.u64 	%rd295, %rd294, %rd191;
	setp.lt.s64	%p61, %rd295, 1;
	@%p61 bra 	BB0_66;

	shl.b64 	%rd192, %rd295, 1;
	shr.u64 	%rd193, %rd296, 63;
	or.b64  	%rd295, %rd192, %rd193;
	mul.lo.s64 	%rd296, %rd294, -7917410315110611862;
	add.s32 	%r503, %r503, -1;

BB0_66:
	setp.ne.s64	%p62, %rd296, 0;
	selp.u64	%rd194, 1, 0, %p62;
	add.s64 	%rd195, %rd194, %rd295;
	add.s32 	%r343, %r503, 1022;
	cvt.u64.u32	%rd196, %r343;
	shl.b64 	%rd197, %rd196, 52;
	shr.u64 	%rd198, %rd195, 11;
	add.s64 	%rd199, %rd197, %rd198;
	bfe.u64 	%rd200, %rd195, 10, 1;
	add.s64 	%rd201, %rd199, %rd200;
	or.b64  	%rd202, %rd201, %rd52;
	mov.b64 	 %fd542, %rd202;
	bra.uni 	BB0_67;

BB0_54:
	mov.f64 	%fd279, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd266, %fd34, %fd279;
	// inline asm
	cvt.rni.s32.f64 	%r506, %fd266;
	// inline asm
	cvt.rn.f64.s32	%fd280, %r506;
	neg.f64 	%fd276, %fd280;
	mov.f64 	%fd269, 0d3FF921FB54442D18;
	// inline asm
	fma.rn.f64 	%fd267, %fd276, %fd269, %fd34;
	// inline asm
	mov.f64 	%fd273, 0d3C91A62633145C00;
	// inline asm
	fma.rn.f64 	%fd271, %fd276, %fd273, %fd267;
	// inline asm
	mov.f64 	%fd277, 0d397B839A252049C0;
	// inline asm
	fma.rn.f64 	%fd542, %fd276, %fd277, %fd271;
	// inline asm

BB0_67:
	add.s32 	%r103, %r506, 1;
	and.b32  	%r344, %r103, 1;
	setp.eq.b32	%p63, %r344, 1;
	mul.rn.f64 	%fd39, %fd542, %fd542;
	@!%p63 bra 	BB0_69;
	bra.uni 	BB0_68;

BB0_69:
	mov.f64 	%fd310, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd312, 0dBE5AE5E5A9291691;
	// inline asm
	fma.rn.f64 	%fd309, %fd310, %fd39, %fd312;
	// inline asm
	mov.f64 	%fd316, 0d3EC71DE3567D4896;
	// inline asm
	fma.rn.f64 	%fd313, %fd309, %fd39, %fd316;
	// inline asm
	mov.f64 	%fd320, 0dBF2A01A019BFDF03;
	// inline asm
	fma.rn.f64 	%fd317, %fd313, %fd39, %fd320;
	// inline asm
	mov.f64 	%fd324, 0d3F8111111110F7D0;
	// inline asm
	fma.rn.f64 	%fd321, %fd317, %fd39, %fd324;
	// inline asm
	mov.f64 	%fd328, 0dBFC5555555555548;
	// inline asm
	fma.rn.f64 	%fd325, %fd321, %fd39, %fd328;
	// inline asm
	mul.rn.f64 	%fd330, %fd325, %fd39;
	// inline asm
	fma.rn.f64 	%fd543, %fd330, %fd542, %fd542;
	// inline asm
	bra.uni 	BB0_70;

BB0_68:
	mov.f64 	%fd282, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd284, 0d3E21EEA7D67FAD92;
	// inline asm
	fma.rn.f64 	%fd281, %fd282, %fd39, %fd284;
	// inline asm
	mov.f64 	%fd288, 0dBE927E4F8E26B8E3;
	// inline asm
	fma.rn.f64 	%fd285, %fd281, %fd39, %fd288;
	// inline asm
	mov.f64 	%fd292, 0d3EFA01A019DDEC33;
	// inline asm
	fma.rn.f64 	%fd289, %fd285, %fd39, %fd292;
	// inline asm
	mov.f64 	%fd296, 0dBF56C16C16C15D69;
	// inline asm
	fma.rn.f64 	%fd293, %fd289, %fd39, %fd296;
	// inline asm
	mov.f64 	%fd300, 0d3FA5555555555551;
	// inline asm
	fma.rn.f64 	%fd297, %fd293, %fd39, %fd300;
	// inline asm
	mov.f64 	%fd304, 0dBFE0000000000000;
	// inline asm
	fma.rn.f64 	%fd301, %fd297, %fd39, %fd304;
	// inline asm
	mov.f64 	%fd308, 0d3FF0000000000000;
	// inline asm
	fma.rn.f64 	%fd543, %fd301, %fd39, %fd308;
	// inline asm

BB0_70:
	shr.u32 	%r345, %r103, 1;
	and.b32  	%r346, %r345, 1;
	setp.eq.b32	%p64, %r346, 1;
	neg.f64 	%fd333, %fd543;
	selp.f64	%fd544, %fd333, %fd543, %p64;

BB0_71:
	cvt.rzi.s32.f32	%r455, %f218;
	cvt.rn.f32.f64	%f152, %fd23;
	mul.f64 	%fd334, %fd33, %fd544;
	cvt.rn.f32.f64	%f153, %fd334;
	mul.f32 	%f154, %f69, %f77;
	sqrt.approx.f32 	%f155, %f154;
	rsqrt.approx.f32 	%f156, %f154;
	mul.f32 	%f157, %f70, %f77;
	mul.f32 	%f158, %f157, %f156;
	neg.f32 	%f159, %f158;
	fma.rn.f32 	%f160, %f77, %f71, 0f80000000;
	fma.rn.f32 	%f161, %f159, %f158, %f160;
	sqrt.approx.f32 	%f162, %f161;
	fma.rn.f32 	%f163, %f155, %f152, %f72;
	fma.rn.f32 	%f262, %f153, 0f00000000, %f163;
	fma.rn.f32 	%f164, %f152, 0f00000000, %f73;
	fma.rn.f32 	%f261, %f162, %f153, %f164;
	setp.le.s32	%p65, %r478, %r455;
	@%p65 bra 	BB0_73;

	setp.gt.f32	%p66, %f262, 0f00000000;
	selp.u32	%r347, 1, 0, %p66;
	add.s32 	%r528, %r347, %r528;
	setp.gt.f32	%p67, %f261, 0f00000000;
	selp.u32	%r348, 1, 0, %p67;
	add.s32 	%r527, %r348, %r527;
	setp.lt.f32	%p68, %f262, 0f00000000;
	selp.u32	%r349, 1, 0, %p68;
	add.s32 	%r526, %r349, %r526;
	setp.lt.f32	%p69, %f261, 0f00000000;
	selp.u32	%r350, 1, 0, %p69;
	add.s32 	%r525, %r350, %r525;
	sub.f32 	%f165, %f262, %f261;
	setp.gt.f32	%p70, %f165, 0f00000000;
	selp.u32	%r351, 1, 0, %p70;
	add.s32 	%r524, %r351, %r524;
	sub.f32 	%f166, %f261, %f262;
	setp.gt.f32	%p71, %f166, 0f00000000;
	selp.u32	%r352, 1, 0, %p71;
	add.s32 	%r523, %r352, %r523;

BB0_73:
	ld.param.u32 	%r457, [CalculateStatisticalMapsGLMBayesian_param_6];
	add.s32 	%r508, %r457, 4;
	mov.f32 	%f258, 0f00000000;
	mov.f32 	%f255, %f258;
	mov.f32 	%f259, %f258;
	mov.f32 	%f256, %f258;
	mov.f32 	%f253, %f258;
	mov.u32 	%r509, 1;
	mov.u32 	%r507, %r23;
	@%p9 bra 	BB0_75;

BB0_74:
	mov.f32 	%f80, %f253;
	mov.u32 	%r116, %r507;
	ld.param.u32 	%r474, [CalculateStatisticalMapsGLMBayesian_param_14];
	shl.b32 	%r473, %r474, 2;
	ld.shared.f32 	%f172, [%r508];
	mul.f32 	%f173, %f262, %f172;
	ld.global.f32 	%f174, [%r116];
	sub.f32 	%f175, %f174, %f173;
	add.s32 	%r354, %r508, %r473;
	ld.shared.f32 	%f176, [%r354];
	mul.f32 	%f177, %f261, %f176;
	sub.f32 	%f253, %f175, %f177;
	fma.rn.f32 	%f259, %f253, %f253, %f259;
	fma.rn.f32 	%f256, %f80, %f253, %f256;
	add.s32 	%r508, %r508, 4;
	add.s32 	%r120, %r116, %r24;
	add.s32 	%r509, %r509, 1;
	setp.lt.s32	%p73, %r509, %r474;
	mov.u32 	%r507, %r120;
	mov.f32 	%f255, %f256;
	mov.f32 	%f258, %f259;
	@%p73 bra 	BB0_74;

BB0_75:
	div.full.f32 	%f178, %f258, %f77;
	add.f32 	%f179, %f178, 0f3DB851EC;
	rcp.approx.f32 	%f88, %f179;
	mul.f32 	%f180, %f255, %f88;
	div.full.f32 	%f260, %f180, %f77;
	mul.f64 	%fd339, %fd25, 0d40D069C000000000;
	mul.f64 	%fd336, %fd339, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd335, %fd336;
	// inline asm
	fma.rn.f64 	%fd340, %fd335, 0dC1DFFFFFFFC00000, %fd339;
	cvt.rzi.s32.f64	%r355, %fd340;
	cvt.rn.f64.s32	%fd341, %r355;
	mul.f64 	%fd45, %fd341, 0d3E00000000200000;
	mul.f64 	%fd342, %fd341, 0d40D069C000000000;
	mul.f64 	%fd338, %fd342, 0d3E00000000200000;
	// inline asm
	cvt.rmi.f64.f64 	%fd337, %fd338;
	// inline asm
	fma.rn.f64 	%fd343, %fd337, 0dC1DFFFFFFFC00000, %fd342;
	cvt.rzi.s32.f64	%r479, %fd343;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd45;
	}
	setp.gt.f64	%p74, %fd45, 0d0000000000000000;
	setp.lt.s32	%p75, %r510, 2146435072;
	and.pred  	%p76, %p74, %p75;
	@%p76 bra 	BB0_80;
	bra.uni 	BB0_76;

BB0_80:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd45;
	}
	mov.u32 	%r512, -1023;
	setp.gt.s32	%p80, %r510, 1048575;
	@%p80 bra 	BB0_82;

	mul.f64 	%fd346, %fd45, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r510}, %fd346;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r511, %temp}, %fd346;
	}
	mov.u32 	%r512, -1077;

BB0_82:
	shr.u32 	%r358, %r510, 20;
	add.s32 	%r513, %r512, %r358;
	and.b32  	%r359, %r510, -2146435073;
	or.b32  	%r360, %r359, 1072693248;
	mov.b64 	%fd545, {%r511, %r360};
	setp.lt.s32	%p81, %r360, 1073127583;
	@%p81 bra 	BB0_84;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd545;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r362}, %fd545;
	}
	add.s32 	%r363, %r362, -1048576;
	mov.b64 	%fd545, {%r361, %r363};
	add.s32 	%r513, %r513, 1;

BB0_84:
	add.f64 	%fd348, %fd545, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd347,%fd348;
	// inline asm
	neg.f64 	%fd349, %fd348;
	mov.f64 	%fd350, 0d3FF0000000000000;
	fma.rn.f64 	%fd351, %fd349, %fd347, %fd350;
	fma.rn.f64 	%fd352, %fd351, %fd351, %fd351;
	fma.rn.f64 	%fd353, %fd352, %fd347, %fd347;
	add.f64 	%fd354, %fd545, 0dBFF0000000000000;
	mul.f64 	%fd355, %fd354, %fd353;
	fma.rn.f64 	%fd356, %fd354, %fd353, %fd355;
	mul.f64 	%fd357, %fd356, %fd356;
	mov.f64 	%fd358, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd359, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd360, %fd359, %fd357, %fd358;
	mov.f64 	%fd361, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd362, %fd360, %fd357, %fd361;
	mov.f64 	%fd363, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd364, %fd362, %fd357, %fd363;
	mov.f64 	%fd365, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd366, %fd364, %fd357, %fd365;
	mov.f64 	%fd367, 0d3F624924923BE72D;
	fma.rn.f64 	%fd368, %fd366, %fd357, %fd367;
	mov.f64 	%fd369, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd370, %fd368, %fd357, %fd369;
	mov.f64 	%fd371, 0d3FB5555555555554;
	fma.rn.f64 	%fd372, %fd370, %fd357, %fd371;
	sub.f64 	%fd373, %fd354, %fd356;
	add.f64 	%fd374, %fd373, %fd373;
	neg.f64 	%fd375, %fd356;
	fma.rn.f64 	%fd376, %fd375, %fd354, %fd374;
	mul.f64 	%fd377, %fd353, %fd376;
	mul.f64 	%fd378, %fd357, %fd372;
	fma.rn.f64 	%fd379, %fd378, %fd356, %fd377;
	xor.b32  	%r364, %r513, -2147483648;
	mov.u32 	%r365, 1127219200;
	mov.b64 	%fd380, {%r364, %r365};
	mov.u32 	%r366, -2147483648;
	mov.b64 	%fd381, {%r366, %r365};
	sub.f64 	%fd382, %fd380, %fd381;
	mov.f64 	%fd383, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd384, %fd382, %fd383, %fd356;
	neg.f64 	%fd385, %fd382;
	fma.rn.f64 	%fd386, %fd385, %fd383, %fd384;
	sub.f64 	%fd387, %fd386, %fd356;
	sub.f64 	%fd388, %fd379, %fd387;
	mov.f64 	%fd389, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd390, %fd382, %fd389, %fd388;
	add.f64 	%fd546, %fd384, %fd390;
	bra.uni 	BB0_85;

BB0_76:
	abs.f64 	%fd344, %fd45;
	setp.gtu.f64	%p77, %fd344, 0d7FF0000000000000;
	@%p77 bra 	BB0_79;
	bra.uni 	BB0_77;

BB0_79:
	add.f64 	%fd546, %fd45, %fd45;
	bra.uni 	BB0_85;

BB0_77:
	setp.eq.f64	%p78, %fd45, 0d0000000000000000;
	mov.f64 	%fd546, 0dFFF0000000000000;
	@%p78 bra 	BB0_85;

	setp.eq.f64	%p79, %fd45, 0d7FF0000000000000;
	selp.f64	%fd546, %fd45, 0dFFF8000000000000, %p79;

BB0_85:
	cvt.rn.f64.s32	%fd392, %r479;
	mul.f64 	%fd393, %fd392, 0d3E00000000200000;
	mul.f64 	%fd394, %fd546, 0dC000000000000000;
	sqrt.rn.f64 	%fd53, %fd394;
	mul.f64 	%fd54, %fd393, 0d401921FB54442D18;
	abs.f64 	%fd55, %fd54;
	setp.eq.f64	%p82, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd549, 0dFFF8000000000000;
	@%p82 bra 	BB0_104;

	setp.gt.f64	%p83, %fd55, 0d41E0000000000000;
	@%p83 bra 	BB0_88;
	bra.uni 	BB0_87;

BB0_88:
	mov.u32 	%r516, %r1;
	mov.b64 	 %rd65, %fd54;
	and.b64  	%rd66, %rd65, -9223372036854775808;
	shr.u64 	%rd67, %rd65, 52;
	bfe.u64 	%rd204, %rd65, 52, 11;
	add.s64 	%rd205, %rd204, 4294966272;
	cvt.u32.u64	%r135, %rd205;
	shr.u32 	%r368, %r135, 6;
	mov.u32 	%r369, 16;
	sub.s32 	%r136, %r369, %r368;
	mov.u32 	%r370, 19;
	sub.s32 	%r371, %r370, %r368;
	mov.u32 	%r372, 18;
	min.s32 	%r137, %r372, %r371;
	setp.gt.s32	%p84, %r136, %r137;
	mov.u64 	%rd297, 0;
	@%p84 bra 	BB0_91;

	shl.b64 	%rd207, %rd65, 11;
	or.b64  	%rd68, %rd207, -9223372036854775808;
	add.s32 	%r515, %r136, -1;
	cvt.u32.u64	%r373, %rd67;
	and.b32  	%r374, %r373, 2047;
	add.s32 	%r375, %r374, -1024;
	shr.u32 	%r376, %r375, 6;
	shl.b32 	%r377, %r376, 3;
	mov.u32 	%r378, __internal_i2opi_d;
	sub.s32 	%r379, %r378, %r377;
	add.s32 	%r514, %r379, 120;
	mov.u64 	%rd297, 0;
	mov.u32 	%r534, %r1;

BB0_90:
	.pragma "nounroll";
	ld.const.u64 	%rd208, [%r514];
	mul.lo.s64 	%rd209, %rd208, %rd68;
	mul.hi.u64 	%rd210, %rd208, %rd68;
	add.s64 	%rd211, %rd297, %rd209;
	setp.lt.u64	%p85, %rd211, %rd297;
	selp.u64	%rd212, 1, 0, %p85;
	add.s64 	%rd297, %rd212, %rd210;
	st.local.u64 	[%r534], %rd211;
	add.s32 	%r514, %r514, 8;
	add.s32 	%r515, %r515, 1;
	setp.lt.s32	%p86, %r515, %r137;
	add.s32 	%r534, %r534, 8;
	mov.u32 	%r516, %r534;
	@%p86 bra 	BB0_90;

BB0_91:
	st.local.u64 	[%r516], %rd297;
	ld.local.u64 	%rd298, [%r1+24];
	ld.local.u64 	%rd299, [%r1+16];
	and.b32  	%r380, %r135, 63;
	setp.eq.s32	%p87, %r380, 0;
	@%p87 bra 	BB0_93;

	cvt.u32.u64	%r381, %rd67;
	and.b32  	%r382, %r381, 63;
	shl.b64 	%rd213, %rd298, %r382;
	neg.s64 	%rd214, %rd67;
	cvt.u32.u64	%r383, %rd214;
	and.b32  	%r384, %r383, 63;
	shr.u64 	%rd215, %rd299, %r384;
	or.b64  	%rd298, %rd215, %rd213;
	shl.b64 	%rd216, %rd299, %r382;
	ld.local.u64 	%rd217, [%r1+8];
	shr.u64 	%rd218, %rd217, %r384;
	or.b64  	%rd299, %rd218, %rd216;

BB0_93:
	shr.u64 	%rd219, %rd298, 62;
	cvt.u32.u64	%r385, %rd219;
	shr.u64 	%rd220, %rd299, 62;
	shl.b64 	%rd221, %rd298, 2;
	or.b64  	%rd304, %rd220, %rd221;
	shl.b64 	%rd79, %rd299, 2;
	setp.ne.s64	%p88, %rd79, 0;
	selp.u64	%rd222, 1, 0, %p88;
	or.b64  	%rd223, %rd222, %rd304;
	setp.gt.u64	%p89, %rd223, -9223372036854775808;
	selp.u32	%r386, 1, 0, %p89;
	add.s32 	%r148, %r386, %r385;
	setp.lt.u64	%p90, %rd223, -9223372036854775807;
	mov.u64 	%rd300, %rd66;
	mov.u64 	%rd303, %rd79;
	@%p90 bra 	BB0_95;

	not.b64 	%rd224, %rd304;
	neg.s64 	%rd80, %rd79;
	setp.eq.s64	%p91, %rd79, 0;
	selp.u64	%rd225, 1, 0, %p91;
	add.s64 	%rd304, %rd225, %rd224;
	xor.b64  	%rd82, %rd66, -9223372036854775808;
	mov.u64 	%rd300, %rd82;
	mov.u64 	%rd303, %rd80;

BB0_95:
	mov.u64 	%rd302, %rd303;
	mov.u64 	%rd84, %rd300;
	neg.s32 	%r389, %r148;
	setp.ne.s64	%p92, %rd66, 0;
	selp.b32	%r522, %r389, %r148, %p92;
	mov.u32 	%r520, 0;
	mov.u32 	%r521, %r520;
	setp.lt.s64	%p93, %rd304, 1;
	@%p93 bra 	BB0_97;

BB0_96:
	shr.u64 	%rd226, %rd302, 63;
	shl.b64 	%rd227, %rd304, 1;
	or.b64  	%rd304, %rd226, %rd227;
	shl.b64 	%rd302, %rd302, 1;
	add.s32 	%r521, %r521, -1;
	setp.gt.s64	%p94, %rd304, 0;
	mov.u32 	%r520, %r521;
	@%p94 bra 	BB0_96;

BB0_97:
	mov.u32 	%r519, %r520;
	mul.lo.s64 	%rd306, %rd304, -3958705157555305931;
	mov.u64 	%rd228, -3958705157555305931;
	mul.hi.u64 	%rd305, %rd304, %rd228;
	setp.lt.s64	%p95, %rd305, 1;
	@%p95 bra 	BB0_99;

	shl.b64 	%rd229, %rd305, 1;
	shr.u64 	%rd230, %rd306, 63;
	or.b64  	%rd305, %rd229, %rd230;
	mul.lo.s64 	%rd306, %rd304, -7917410315110611862;
	add.s32 	%r519, %r519, -1;

BB0_99:
	setp.ne.s64	%p96, %rd306, 0;
	selp.u64	%rd231, 1, 0, %p96;
	add.s64 	%rd232, %rd231, %rd305;
	add.s32 	%r390, %r519, 1022;
	cvt.u64.u32	%rd233, %r390;
	shl.b64 	%rd234, %rd233, 52;
	shr.u64 	%rd235, %rd232, 11;
	add.s64 	%rd236, %rd234, %rd235;
	bfe.u64 	%rd237, %rd232, 10, 1;
	add.s64 	%rd238, %rd236, %rd237;
	or.b64  	%rd239, %rd238, %rd84;
	mov.b64 	 %fd547, %rd239;
	bra.uni 	BB0_100;

BB0_87:
	mov.f64 	%fd408, 0d3FE45F306DC9C883;
	mul.rn.f64 	%fd395, %fd54, %fd408;
	// inline asm
	cvt.rni.s32.f64 	%r522, %fd395;
	// inline asm
	cvt.rn.f64.s32	%fd409, %r522;
	neg.f64 	%fd405, %fd409;
	mov.f64 	%fd398, 0d3FF921FB54442D18;
	// inline asm
	fma.rn.f64 	%fd396, %fd405, %fd398, %fd54;
	// inline asm
	mov.f64 	%fd402, 0d3C91A62633145C00;
	// inline asm
	fma.rn.f64 	%fd400, %fd405, %fd402, %fd396;
	// inline asm
	mov.f64 	%fd406, 0d397B839A252049C0;
	// inline asm
	fma.rn.f64 	%fd547, %fd405, %fd406, %fd400;
	// inline asm

BB0_100:
	add.s32 	%r156, %r522, 1;
	and.b32  	%r391, %r156, 1;
	setp.eq.b32	%p97, %r391, 1;
	mul.rn.f64 	%fd59, %fd547, %fd547;
	@!%p97 bra 	BB0_102;
	bra.uni 	BB0_101;

BB0_102:
	mov.f64 	%fd439, 0d3DE5D8FD1FCF0EC1;
	mov.f64 	%fd441, 0dBE5AE5E5A9291691;
	// inline asm
	fma.rn.f64 	%fd438, %fd439, %fd59, %fd441;
	// inline asm
	mov.f64 	%fd445, 0d3EC71DE3567D4896;
	// inline asm
	fma.rn.f64 	%fd442, %fd438, %fd59, %fd445;
	// inline asm
	mov.f64 	%fd449, 0dBF2A01A019BFDF03;
	// inline asm
	fma.rn.f64 	%fd446, %fd442, %fd59, %fd449;
	// inline asm
	mov.f64 	%fd453, 0d3F8111111110F7D0;
	// inline asm
	fma.rn.f64 	%fd450, %fd446, %fd59, %fd453;
	// inline asm
	mov.f64 	%fd457, 0dBFC5555555555548;
	// inline asm
	fma.rn.f64 	%fd454, %fd450, %fd59, %fd457;
	// inline asm
	mul.rn.f64 	%fd459, %fd454, %fd59;
	// inline asm
	fma.rn.f64 	%fd548, %fd459, %fd547, %fd547;
	// inline asm
	bra.uni 	BB0_103;

BB0_101:
	mov.f64 	%fd411, 0dBDA8FF8D5A8F03DB;
	mov.f64 	%fd413, 0d3E21EEA7D67FAD92;
	// inline asm
	fma.rn.f64 	%fd410, %fd411, %fd59, %fd413;
	// inline asm
	mov.f64 	%fd417, 0dBE927E4F8E26B8E3;
	// inline asm
	fma.rn.f64 	%fd414, %fd410, %fd59, %fd417;
	// inline asm
	mov.f64 	%fd421, 0d3EFA01A019DDEC33;
	// inline asm
	fma.rn.f64 	%fd418, %fd414, %fd59, %fd421;
	// inline asm
	mov.f64 	%fd425, 0dBF56C16C16C15D69;
	// inline asm
	fma.rn.f64 	%fd422, %fd418, %fd59, %fd425;
	// inline asm
	mov.f64 	%fd429, 0d3FA5555555555551;
	// inline asm
	fma.rn.f64 	%fd426, %fd422, %fd59, %fd429;
	// inline asm
	mov.f64 	%fd433, 0dBFE0000000000000;
	// inline asm
	fma.rn.f64 	%fd430, %fd426, %fd59, %fd433;
	// inline asm
	mov.f64 	%fd437, 0d3FF0000000000000;
	// inline asm
	fma.rn.f64 	%fd548, %fd430, %fd59, %fd437;
	// inline asm

BB0_103:
	shr.u32 	%r392, %r156, 1;
	and.b32  	%r393, %r392, 1;
	setp.eq.b32	%p98, %r393, 1;
	neg.f64 	%fd462, %fd548;
	selp.f64	%fd549, %fd462, %fd548, %p98;

BB0_104:
	ld.param.u32 	%r459, [CalculateStatisticalMapsGLMBayesian_param_10];
	ld.param.u32 	%r458, [CalculateStatisticalMapsGLMBayesian_param_9];
	mul.f64 	%fd463, %fd53, %fd549;
	cvt.rn.f32.f64	%f181, %fd463;
	mul.f32 	%f182, %f77, %f88;
	sqrt.approx.f32 	%f183, %f182;
	fma.rn.f32 	%f184, %f183, %f181, %f260;
	setp.lt.f32	%p99, %f184, 0f00000000;
	neg.f32 	%f185, %f184;
	selp.f32	%f186, %f185, %f184, %p99;
	setp.lt.f32	%p100, %f186, 0f3F800000;
	selp.f32	%f229, %f184, %f229, %p100;
	mul.f32 	%f187, %f229, 0fC0000000;
	ld.shared.f32 	%f188, [%r458];
	fma.rn.f32 	%f189, %f187, %f188, %f51;
	mul.f32 	%f190, %f229, %f229;
	ld.shared.f32 	%f191, [%r459];
	fma.rn.f32 	%f91, %f190, %f191, %f189;
	ld.shared.f32 	%f192, [%r458+8];
	fma.rn.f32 	%f193, %f187, %f192, %f50;
	ld.shared.f32 	%f194, [%r459+8];
	fma.rn.f32 	%f92, %f190, %f194, %f193;
	ld.shared.f32 	%f195, [%r458+4];
	fma.rn.f32 	%f196, %f187, %f195, %f49;
	ld.shared.f32 	%f197, [%r459+4];
	fma.rn.f32 	%f93, %f190, %f197, %f196;
	ld.shared.f32 	%f198, [%r458+12];
	fma.rn.f32 	%f199, %f187, %f198, %f48;
	ld.shared.f32 	%f200, [%r459+12];
	fma.rn.f32 	%f94, %f190, %f200, %f199;
	neg.f32 	%f201, %f229;
	fma.rn.f32 	%f202, %f201, %f55, %f41;
	fma.rn.f32 	%f95, %f190, %f225, %f202;
	fma.rn.f32 	%f203, %f201, %f56, %f40;
	fma.rn.f32 	%f96, %f190, %f226, %f203;
	fma.rn.f32 	%f204, %f187, %f222, %f39;
	fma.rn.f32 	%f97, %f190, %f221, %f204;
	add.s32 	%r478, %r478, 1;
	setp.lt.s32	%p101, %r478, %r19;
	mov.f32 	%f233, %f97;
	mov.f32 	%f239, %f95;
	mov.f32 	%f245, %f96;
	mov.f32 	%f248, %f91;
	mov.f32 	%f249, %f92;
	mov.f32 	%f250, %f93;
	mov.f32 	%f251, %f94;
	@%p101 bra 	BB0_9;

BB0_105:
	ld.param.u32 	%r471, [CalculateStatisticalMapsGLMBayesian_param_12];
	ld.param.u32 	%r470, [CalculateStatisticalMapsGLMBayesian_param_17];
	ld.param.u32 	%r469, [CalculateStatisticalMapsGLMBayesian_param_11];
	mad.lo.s32 	%r468, %r470, %r471, %r5;
	mad.lo.s32 	%r467, %r468, %r469, %r4;
	shl.b32 	%r466, %r467, 2;
	ld.param.u32 	%r465, [CalculateStatisticalMapsGLMBayesian_param_0];
	add.s32 	%r464, %r465, %r466;
	ld.param.u32 	%r463, [CalculateStatisticalMapsGLMBayesian_param_2];
	ld.param.u32 	%r462, [CalculateStatisticalMapsGLMBayesian_param_1];
	ld.param.u32 	%r461, [CalculateStatisticalMapsGLMBayesian_param_13];
	ld.param.u32 	%r460, [CalculateStatisticalMapsGLMBayesian_param_16];
	cvt.rn.f32.s32	%f217, %r460;
	cvt.rn.f32.s32	%f205, %r528;
	div.full.f32 	%f206, %f205, %f217;
	st.global.f32 	[%r464], %f206;
	cvt.rn.f32.s32	%f207, %r527;
	div.full.f32 	%f208, %f207, %f217;
	add.s32 	%r396, %r470, %r461;
	mad.lo.s32 	%r397, %r396, %r471, %r5;
	mad.lo.s32 	%r398, %r397, %r469, %r4;
	mul.lo.s32 	%r399, %r461, %r471;
	mul.lo.s32 	%r400, %r399, %r469;
	shl.b32 	%r401, %r400, 2;
	add.s32 	%r402, %r464, %r401;
	st.global.f32 	[%r402], %f208;
	cvt.rn.f32.s32	%f209, %r526;
	div.full.f32 	%f210, %f209, %f217;
	add.s32 	%r403, %r402, %r401;
	st.global.f32 	[%r403], %f210;
	cvt.rn.f32.s32	%f211, %r525;
	div.full.f32 	%f212, %f211, %f217;
	add.s32 	%r404, %r403, %r401;
	st.global.f32 	[%r404], %f212;
	cvt.rn.f32.s32	%f213, %r524;
	div.full.f32 	%f214, %f213, %f217;
	add.s32 	%r405, %r404, %r401;
	st.global.f32 	[%r405], %f214;
	cvt.rn.f32.s32	%f215, %r523;
	div.full.f32 	%f216, %f215, %f217;
	add.s32 	%r406, %r405, %r401;
	st.global.f32 	[%r406], %f216;
	add.s32 	%r407, %r462, %r466;
	st.global.f32 	[%r407], %f262;
	shl.b32 	%r408, %r398, 2;
	add.s32 	%r409, %r462, %r408;
	st.global.f32 	[%r409], %f261;
	add.s32 	%r410, %r463, %r466;
	st.global.f32 	[%r410], %f260;

BB0_127:
	ret;
}


  