<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2005-01-03T15:26:50" rcs.revision="1.0" description.file="mim_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="layered_interconnect_module_design_mim schema_instance"/>
   <schema name="Layered_interconnect_module_design_mim">
      <interface kind="use" schema="Basic_curve_mim"/>
      <interface kind="use" schema="Component_feature_mim"/>
      <interface kind="use" schema="Component_grouping_mim"/>
      <interface kind="use" schema="Extended_geometric_tolerance_mim"/>
      <interface kind="use" schema="Form_features_mim"/>
      <interface kind="use" schema="Functional_design_elaboration_mim"/>
      <interface kind="use" schema="Interconnect_module_usage_view_mim"/>
      <interface kind="use" schema="Interconnect_physical_requirement_allocation_mim"/>
      <interface kind="use" schema="Layered_shape_mim"/>
      <interface kind="use" schema="Manufacturing_technology_mim"/>
      <interface kind="use" schema="Part_template_2d_shape_mim"/>
      <interface kind="use" schema="Part_template_extension_mim"/>
      <interface kind="use" schema="Physical_unit_design_view_mim"/>
      <interface kind="use" schema="Printed_physical_layout_template_mim"/>
      <interface kind="use" schema="Requirement_assignment_mim"/>
      <type name="limd_document_reference_item">
         <select extensible="YES" genericentity="YES" basedon="_SELECT_document_reference_item" selectitems="inter_stratum_feature stratum stratum_feature"/>
      </type>
      <entity name="conductive_interconnect_element_terminal_link" supertypes="shape_aspect shape_aspect_relationship">
         <where label="WR1" expression=" SELF \ shape_aspect_relationship . related_shape_aspect :&lt;&gt;: SELF \ shape_aspect_relationship . relating_shape_aspect "/>
         <where label="WR2" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' IN TYPEOF ( SELF \ shape_aspect_relationship . related_shape_aspect ) "/>
         <where label="WR3" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' IN TYPEOF ( SELF \ shape_aspect_relationship . relating_shape_aspect ) "/>
         <where label="WR4" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ shape_aspect || SELF \ shape_aspect_relationship || SELF \ conductive_interconnect_element_terminal_link ) ) = 0 "/>
         <where label="WR5" expression=" SELF \ shape_aspect . name = '' "/>
         <where label="WR6" expression=" SELF \ shape_aspect_relationship . name = '' "/>
         <where label="WR7" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( SELF \ shape_aspect . of_shape . definition ) "/>
         <where label="WR8" expression=" SELF \ shape_aspect_relationship . related_shape_aspect . description = 'conductive interconnect element terminal' "/>
         <where label="WR9" expression=" SELF \ shape_aspect_relationship . relating_shape_aspect . description = 'conductive interconnect element terminal' "/>
         <where label="WR10" expression=" SELF \ shape_aspect . of_shape . definition \ product_definition . description = 'laminate component' "/>
      </entity>
      <entity name="connected_area_component" supertypes="component_shape_aspect">
         <where label="WR1" expression=" SIZEOF ( QUERY ( sfi &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'stratum feature implementation' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( sfi . relating_shape_aspect ) ) ) = 1 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( sfi &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'associated layer connection point' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYER_CONNECTION_POINT' IN TYPEOF ( sfi . relating_shape_aspect ) ) ) &gt;= 1 "/>
         <where label="WR3" expression=" SELF \ shape_aspect . description = 'stratum feature template component' "/>
         <where label="WR4" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ shape_aspect || SELF \ component_shape_aspect || SELF \ connected_area_component ) ) = 0 "/>
      </entity>
      <entity name="electrical_isolation_component_shape_aspect" supertypes="filled_area_material_removal_component_shape_aspect"/>
      <entity name="fiducial" supertypes="component_shape_aspect">
         <where label="wr1" expression=" ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' ) IN TYPEOF ( SELF . of_shape . definition ) ) AND ( SELF . of_shape . definition \ product_definition . description = 'laminate component' ) "/>
      </entity>
      <entity name="fiducial_stratum_feature" supertypes="stratum_feature"/>
      <entity name="filled_area_material_removal_component_shape_aspect" supertypes="material_removal_component_shape_aspect"/>
      <entity name="footprint_occurrence" supertypes="assembly_group_component_definition"/>
      <entity name="footprint_occurrence_product_definition_relationship" supertypes="product_definition_relationship">
         <where label="WR1" expression=" SELF \ product_definition_relationship . related_product_definition :&lt;&gt;: SELF \ product_definition_relationship . relating_product_definition "/>
         <where label="WR2" expression=" SELF \ product_definition_relationship . name = 'footprint occurrence sub assembly relationship' "/>
      </entity>
      <entity name="inter_stratum_feature" supertypes="component_shape_aspect">
         <where label="WR1" expression=" SELF \ shape_aspect . description IN [ 'bonded conductive base blind via' , 'buried via' , 'component termination passage' , 'interfacial connection' , 'non conductive base blind via' , 'plated conductive base blind via' , 'plated cutout' , 'partially plated cutout' , 'plated cutout edge segment' , 'partially plated interconnect module edge' , 'plated interconnect module edge segment' , 'plated interconnect module edge' , 'unsupported passage' , 'cutout' , 'physical connectivity interrupting cutout' , 'dielectric material passage' , 'cutout edge segment' , 'interconnect module edge segment' , 'interconnect module edge' ] "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'feature of size' ) AND ( it \ descriptive_representation_item . description IN [ 'true' , 'false' ] ) ) ) = 1 ) ) = 1 ) ) ) = 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_TEMPLATE_DEFINITION' IN TYPEOF ( it . relating_shape_aspect ) ) AND ( it . relating_shape_aspect \ shape_aspect . description IN [ 'inter stratum feature template' , 'via template' , 'component termination passage template' , 'unsupported passage template' ] ) ) ) = 1 "/>
         <where label="WR4" expression=" ( NOT ( SELF \ shape_aspect . description = 'cutout edge segment' ) ) OR ( SIZEOF ( QUERY ( cc &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'composed cutout' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE' IN TYPEOF ( cc . relating_shape_aspect ) ) AND ( ( cc . relating_shape_aspect \ shape_aspect . description = 'cutout' ) OR ( cc . relating_shape_aspect \ shape_aspect . description = 'physical connectivity interrupting cutout' ) OR ( cc . relating_shape_aspect \ shape_aspect . description = 'partially plated cutout' ) ) ) ) = 1 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . description = 'interconnect module edge segment' ) ) OR ( SIZEOF ( QUERY ( ce &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'composed edge' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE' IN TYPEOF ( ce . relating_shape_aspect ) ) AND ( ( ce . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge' ) OR ( ce . relating_shape_aspect \ shape_aspect . description = 'interconnect module edge' ) ) ) ) = 1 ) "/>
         <where label="WR6" expression=" ( NOT ( SELF \ shape_aspect . description = 'dielectric material passage' ) ) OR ( SIZEOF ( QUERY ( pp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'precedent passage' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE' IN TYPEOF ( pp . relating_shape_aspect ) ) AND ( ( pp . relating_shape_aspect \ shape_aspect . description = 'cutout' ) OR ( pp . relating_shape_aspect \ shape_aspect . description = 'physical connectivity interrupting cutout' ) OR ( pp . relating_shape_aspect \ shape_aspect . description = 'partially plated cutout' ) ) ) ) = 1 ) "/>
         <where label="WR7" expression=" ( NOT ( SELF \ shape_aspect . description = 'dielectric material passage' ) ) OR ( ( SIZEOF ( QUERY ( rp &lt;* QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REQUIREMENTS_PROPERTY' IN TYPEOF ( pd ) ) | rp \ property_definition . name = 'feature material' ) ) &lt;= 1 ) OR ( SIZEOF ( USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MATERIAL_DESIGNATION.DEFINITIONS' ) ) &lt;= 1 ) ) "/>
         <where label="WR8" expression=" ( NOT ( SELF \ shape_aspect . description = 'physical connectivity interrupting cutout' ) ) OR ( SIZEOF ( QUERY ( ice &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'interrupted connectivity elements' ) | ice . relating_shape_aspect \ shape_aspect . name = 'conductive interconnect element' ) ) &gt;= 1 ) "/>
         <where label="WR9" expression=" ( NOT ( SELF \ shape_aspect . description = 'unsupported passage' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_TEMPLATE_DEFINITION' IN TYPEOF ( it . relating_shape_aspect ) ) AND ( it . relating_shape_aspect \ shape_aspect . description = 'unsupported passage template' ) ) ) = 1 ) "/>
         <where label="WR10" expression=" ( NOT ( SELF \ shape_aspect . description = 'cutout edge segment' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) "/>
         <where label="WR11" expression=" ( NOT ( SELF \ shape_aspect . description = 'plated cutout edge segment' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) "/>
         <where label="WR12" expression=" ( NOT ( SELF \ shape_aspect . description = 'interconnect module edge segment' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) "/>
         <where label="WR13" expression=" ( NOT ( SELF \ shape_aspect . description = 'plated interconnect module edge segment' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE' IN TYPEOF ( it . relating_shape_aspect ) ) ) ) = 1 ) "/>
      </entity>
      <entity name="interconnect_module_join_terminal" supertypes="interconnect_module_terminal"/>
      <entity name="interface_access_component_shape_aspect" supertypes="component_shape_aspect"/>
      <entity name="interface_access_material_removal_component_shape_aspect" supertypes="material_removal_component_shape_aspect"/>
      <entity name="internal_probe_access_area" supertypes="probe_access_area"/>
      <entity name="join_shape_aspect" supertypes="shape_aspect">
         <where label="WR1" expression=" NOT ( SELF \ shape_aspect . name IN [ 'constrained intra layer join' , 'inter stratum join' , 'intra stratum join' ] ) OR ( SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connected point' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYER_CONNECTION_POINT' IN TYPEOF ( cp . related_shape_aspect ) ) ) &gt;= 2 ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( nt &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'network topology' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PHYSICAL_NETWORK' IN TYPEOF ( nt . relating_shape_aspect ) ) ) = 1 "/>
         <where label="WR3" expression=" ( NOT ( SELF \ shape_aspect . name = 'intra stratum join' ) ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( ji . related_shape_aspect ) ) AND ( ji . related_shape_aspect \ shape_aspect . description = 'conductor' ) ) ) &lt;= 1 ) "/>
         <where label="WR4" expression=" ( NOT ( SELF \ shape_aspect . name = 'intra stratum join' ) ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( ji . related_shape_aspect ) ) AND ( ji . related_shape_aspect \ shape_aspect . description = 'connected filled area' ) ) ) &lt;= 1 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . name = 'inter stratum join' ) ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_CONCEPT_RELATIONSHIP' IN TYPEOF ( ji . related_shape_aspect ) ) AND ( ji . related_shape_aspect \ shape_aspect . description = 'physical network supporting stratum feature conductive join' ) ) OR ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PLATED_INTER_STRATUM_FEATURE' IN TYPEOF ( ji . related_shape_aspect ) ) ) ) &lt;= 1 ) "/>
         <where label="WR6" expression=" NOT ( SELF \ shape_aspect . name = 'unrouted join' ) OR ( SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'unrouted terminals' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' IN TYPEOF ( cp . related_shape_aspect ) ) ) &gt;= 2 ) "/>
      </entity>
      <entity name="laminate_component_interface_terminal" supertypes="shape_aspect">
         <where label="WR1" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'component termination passage interface terminal' , 'land interface terminal' , 'printed connector component interface terminal' , 'non functional land interface terminal' ] ) ) OR ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( SELF . of_shape . definition ) ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated feature' ) ) = 1 "/>
         <where label="WR4" expression=" ( NOT ( SELF \ shape_aspect . description = 'component termination passage interface terminal' ) ) OR ( SIZEOF ( QUERY ( i_f &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated feature' ) | i_f . relating_shape_aspect \ shape_aspect . description = 'component termination passage template interface terminal' ) ) = 1 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'land interface terminal' , 'non functional land interface terminal' ] ) ) OR ( SIZEOF ( QUERY ( i_f &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated feature' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAND_TEMPLATE_TERMINAL' IN TYPEOF ( i_f . relating_shape_aspect ) ) AND ( TRUE ) ) ) ) = 1 ) "/>
         <where label="WR8" expression=" ( NOT ( SELF \ shape_aspect . description = 'printed connector component interface terminal' ) ) OR ( SELF . product_definitional ) "/>
         <where label="WR9" expression=" ( NOT ( SELF \ shape_aspect . description = 'printed connector component interface terminal' ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRINTED_COMPONENT' IN TYPEOF ( SELF . of_shape . definition ) ) AND ( SELF . of_shape . definition \ product_definition . description = 'printed connector component' ) ) "/>
         <where label="WR10" expression=" ( NOT ( SELF \ shape_aspect . description = 'printed connector component interface terminal' ) ) OR ( SIZEOF ( QUERY ( i_f &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated feature' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRINTED_PART_TEMPLATE_TERMINAL' IN TYPEOF ( i_f . relating_shape_aspect ) ) AND ( i_f . relating_shape_aspect \ shape_aspect . description = 'interface terminal' ) ) ) = 1 ) "/>
         <where label="WR11" expression=" ( NOT ( SELF \ shape_aspect . description = 'printed connector component interface terminal' ) ) OR ( SIZEOF ( QUERY ( i &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | pdr \ shape_aspect_relationship . name = 'implementation' ) | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' ] * TYPEOF ( i . relating_shape_aspect ) ) = 1 ) ) ) = 1 ) "/>
         <where label="WR12" expression=" ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( SELF . of_shape . definition ) ) AND ( SELF . of_shape . definition \ product_definition . frame_of_reference \ application_context_element . name = 'layout occurrence' ) "/>
      </entity>
      <entity name="laminate_group_component_make_from_relationship" supertypes="make_from_usage_option">
         <where label="WR1" expression=" SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_GROUP_COMPONENT_DEFINITION' ] * TYPEOF ( SELF . relating_product_definition ) ) = 1 "/>
         <where label="WR2" expression=" SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_GROUP_COMPONENT_DEFINITION' ] * TYPEOF ( SELF . related_product_definition ) ) = 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATING_PROPERTY_DEFINITION' ) | ( ( pdr . name = 'stratum mapping' ) AND ( pdr . related_property_definition \ property_definition . definition \ product_definition_relationship . name = 'stratum make from' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MAKE_FROM_USAGE_OPTION' IN TYPEOF ( pdr . related_property_definition \ property_definition . definition ) ) ) ) ) &gt; 0 ) ) ) &gt; 0 "/>
      </entity>
      <entity name="layer" supertypes="shape_aspect">
         <unique label="UR1">
            <unique.attribute entity-ref="layer" attribute="name"/>
         </unique>
         <where label="WR1" expression=" SIZEOF ( QUERY ( ada &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'APPLIED_DOCUMENT_REFERENCE.ITEMS' ) | SIZEOF ( QUERY ( duc &lt;* USEDIN ( ada . assigned_document , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DOCUMENT_USAGE_CONSTRAINT.SOURCE' ) | duc \ document_usage_constraint . subject_element = 'layer definition' ) ) = 1 ) ) &lt;= 1 "/>
         <where label="WR2" expression=" ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP' IN TYPEOF ( SELF . of_shape . definition ) ) AND ( SELF . of_shape . definition \ product_definition_relationship . name = 'inter stratum extent' ) "/>
      </entity>
      <entity name="layer_connection_point" supertypes="shape_aspect">
         <unique label="UR1">
            <unique.attribute entity-ref="layer_connection_point" attribute="name"/>
            <unique.attribute entity-ref="layer_connection_point" attribute="of_shape"/>
         </unique>
         <where label="WR1" expression=" SELF \ shape_aspect . of_shape . definition \ product_definition . name = 'design layer' "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connected point' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( cp . relating_shape_aspect ) ) AND ( cp . relating_shape_aspect . name = 'inter stratum join' ) ) ) ) &lt;= 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connected point' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( cp . relating_shape_aspect ) ) AND ( cp . relating_shape_aspect . name = 'intra stratum join' ) ) ) ) = 1 "/>
         <where label="WR4" expression=" NOT ( SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connected point' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( cp . relating_shape_aspect ) ) AND ( cp . relating_shape_aspect . name = 'inter stratum join' ) ) ) ) = 1 ) OR ( SIZEOF ( QUERY ( cp &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connected point' ) | ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( cp . relating_shape_aspect ) ) AND ( cp . relating_shape_aspect . name = 'intra stratum join' ) ) ) ) = 1 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . description = 'dependently located' ) ) OR ( SIZEOF ( QUERY ( ado &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'associated design object' ) | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTER_STRATUM_FEATURE' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'INTERCONNECT_MODULE_TERMINAL' ] * TYPEOF ( ado . relating_shape_aspect ) ) = 1 ) OR ( ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' ] * TYPEOF ( ado . relating_shape_aspect ) ) = 1 ) AND ( ado . relating_shape_aspect . description IN [ 'printed component join terminal' , 'embedded component terminal' ] ) ) ) ) = 1 ) "/>
         <where label="WR6" expression=" ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) AND ( pdr . used_representation \ representation . name = 'connection point location 2d' ) AND ( SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_POINT' IN TYPEOF ( it ) ) AND ( it \ geometric_representation_item . dim = 2 ) ) ) = 1 ) ) ) &lt;= 1 ) ) ) = 0 ) "/>
         <where label="WR7" expression=" ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) AND ( pdr . used_representation \ representation . name = 'connection point location 3d' ) AND ( SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'CARTESIAN_POINT' IN TYPEOF ( it ) ) AND ( it \ geometric_representation_item . dim = 3 ) ) ) = 1 ) ) ) &lt;= 1 ) ) ) = 0 ) "/>
         <where label="WR8" expression=" ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) AND ( ( pdr . used_representation \ representation . name = 'connection point location 2d' ) OR ( pdr . used_representation \ representation . name = 'connection point location 3d' ) ) ) ) &gt;= 1 ) ) ) = 0 ) "/>
         <where label="WR9" expression=" ( NOT ( SELF \ shape_aspect . description = 'dependently located' ) ) OR ( SIZEOF ( QUERY ( ado &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'reference zone' ) | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT' ] * TYPEOF ( ado . relating_shape_aspect ) ) = 1 ) OR ( ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT' ] * TYPEOF ( ado . relating_shape_aspect ) ) = 1 ) AND ( ado . relating_shape_aspect . description IN [ 'connection zone' ] ) ) ) ) &lt;= 1 ) "/>
      </entity>
      <entity name="layout_junction" supertypes="shape_aspect"/>
      <entity name="material_removal_component_shape_aspect" supertypes="component_shape_aspect"/>
      <entity name="multi_layer_component_shape_aspect" supertypes="component_shape_aspect"/>
      <entity name="multi_layer_material_removal_component_shape_aspect" supertypes="material_removal_component_shape_aspect"/>
      <entity name="multi_layer_stratum_feature" supertypes="stratum_feature"/>
      <entity name="padstack_occurrence" supertypes="assembly_group_component_definition"/>
      <entity name="padstack_occurrence_product_definition_relationship" supertypes="property_definition product_definition_relationship">
         <where label="WR1" expression=" SELF \ product_definition_relationship . related_product_definition :&lt;&gt;: SELF \ product_definition_relationship . relating_product_definition "/>
         <where label="WR2" expression=" SIZEOF ( TYPEOF ( SELF ) ) - SIZEOF ( TYPEOF ( SELF \ property_definition || SELF \ product_definition_relationship || SELF \ padstack_occurrence_product_definition_relationship ) ) = 0 "/>
         <where label="WR3" expression=" SELF \ product_definition_relationship . name = 'padstack occurrence sub assembly relationship' "/>
      </entity>
      <entity name="passage_padstack_definition" supertypes="padstack_definition"/>
      <entity name="passage_technology" supertypes="shape_aspect">
         <unique label="UR1">
            <unique.attribute entity-ref="passage_technology" attribute="name"/>
            <unique.attribute entity-ref="passage_technology" attribute="of_shape"/>
         </unique>
         <where label="WR1" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION' IN TYPEOF ( SELF . of_shape . definition ) "/>
         <where label="WR2" expression=" SIZEOF ( USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MATERIAL_DESIGNATION.DEFINITIONS' ) ) &lt;= 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) ) = 1 ) ) ) = 0 "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( { 1 &lt;= SIZEOF ( pcr . used_representation . items ) &lt;= 8 } ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR5" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | NOT ( it \ representation_item . name IN [ 'maximum aspect ratio' , 'plated passage' , 'maximum allowed component terminal extent' , 'minimum allowed component terminal extent' , 'maximum as finished deposition thickness' , 'minimum as finished deposition thickness' , 'maximum as finished passage extent' , 'minimum as finished passage extent' ] ) ) ) = 0 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR6" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'RATIO_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'maximum aspect ratio' ) AND ( it \ measure_with_unit . value_component &gt; 1.0 ) ) ) &lt;= 1 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR7" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'plated passage' ) AND ( it \ descriptive_representation_item . description IN [ 'true' , 'false' ] ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR8" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum as finished passage extent' ) ) ) &lt;= 1 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR9" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'maximum as finished deposition thickness' ) ) ) &lt;= 1 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR10" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum as finished deposition thickness' ) ) ) &lt;= 1 ) ) ) = 0 ) ) ) = 0 "/>
         <where label="WR11" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'default component termination passage definition' , 'default via definition' ] ) ) OR ( SIZEOF ( USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MATERIAL_DESIGNATION.DEFINITIONS' ) ) = 1 ) "/>
         <where label="WR12" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'default component termination passage definition' , 'default unsupported passage definition' , 'default via definition' ] ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum as finished passage extent' ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 ) "/>
         <where label="WR13" expression=" ( NOT ( SELF \ shape_aspect . description = 'default component termination passage definition' ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum as finished deposition thickness' ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 ) "/>
         <where label="WR14" expression=" ( NOT ( SELF \ shape_aspect . description = 'default component termination passage definition' ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum allowed component terminal extent' ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 ) "/>
         <where label="WR15" expression=" ( NOT ( SELF \ shape_aspect . description = 'default component termination passage definition' ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'maximum allowed component terminal extent' ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 ) "/>
         <where label="WR16" expression=" ( NOT ( SELF \ shape_aspect . description = 'default via definition' ) ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pcr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | pdr . used_representation \ representation . name = 'physical characteristics representation' ) | NOT ( SIZEOF ( QUERY ( it &lt;* pcr . used_representation . items | ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'MEASURE_REPRESENTATION_ITEM' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LENGTH_MEASURE_WITH_UNIT' ] * TYPEOF ( it ) ) = 2 ) AND ( it \ representation_item . name = 'minimum as finished deposition thickness' ) ) ) = 1 ) ) ) = 0 ) ) ) = 0 ) "/>
         <where label="WR17" expression=" SIZEOF ( QUERY ( rpt &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'as finished inter stratum extent' ) | ( rpt . related_shape_aspect . of_shape \ property_definition . description = 'finished stratum extent' ) AND ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP' IN TYPEOF ( rpt . related_shape_aspect . of_shape \ property_definition . definition ) ) AND ( rpt . related_shape_aspect . of_shape \ property_definition . definition \ product_definition_relationship . name = 'inter stratum extent' ) ) ) ) = 1 "/>
      </entity>
      <entity name="physical_network" supertypes="shape_aspect">
         <where label="WR1" expression=" SIZEOF ( QUERY ( cr &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'connectivity requirement' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_TERMINAL' IN TYPEOF ( cr . related_shape_aspect ) ) AND ( ( cr . related_shape_aspect \ shape_aspect . description = 'component termination passage join terminal' ) OR ( cr . related_shape_aspect \ shape_aspect . description = 'land join terminal' ) OR ( cr . related_shape_aspect \ shape_aspect . description = 'non functional land join terminal' ) OR ( cr . related_shape_aspect \ shape_aspect . description = 'printed component join terminal' ) ) ) ) &gt;= 2 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( nt &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'network topology' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( nt . related_shape_aspect ) ) ) &gt;= 1 "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( nt &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'reference connected terminals' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_CONNECTED_TERMINALS_DEFINITION' IN TYPEOF ( nt . relating_shape_aspect ) ) ) &lt;= 1 "/>
      </entity>
      <entity name="plated_inter_stratum_feature" supertypes="inter_stratum_feature" super.expression="plated_passage">
         <where label="WR1" expression=" ( SELF \ shape_aspect . description IN [ 'bonded conductive base blind via' , 'buried via' , 'component termination passage' , 'interfacial connection' , 'non conductive base blind via' , 'join two physical connectivity definition supporting inter stratum feature' , 'plated conductive base blind via' , 'plated cutout' , 'plated interconnect module edge' ] ) OR ( SIZEOF ( [ 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PLATED_CUTOUT_EDGE_SEGMENT' , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PLATED_INTERCONNECT_MODULE_EDGE_SEGMENT' ] * TYPEOF ( SELF ) ) = 1 ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( ji . relating_shape_aspect ) ) AND ( ji . relating_shape_aspect \ shape_aspect . name = 'inter stratum join' ) ) ) &lt;= 1 "/>
      </entity>
      <entity name="plated_passage" supertypes="plated_inter_stratum_feature">
         <where label="WR1" expression=" SELF \ shape_aspect . description IN [ 'bonded conductive base blind via' , 'buried via' , 'component termination passage' , 'interfacial connection' , 'non conductive base blind via' , 'plated conductive base blind via' ] "/>
         <where label="WR2" expression=" ( NOT ( SELF \ shape_aspect . description = 'bonded conductive base blind via' ) ) OR ( SIZEOF ( QUERY ( fj &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'features join' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_CONCEPT_RELATIONSHIP' IN TYPEOF ( fj . relating_shape_aspect ) ) AND ( fj . relating_shape_aspect \ shape_aspect . name = 'stratum feature conductive join' ) ) ) = 1 ) "/>
         <where label="WR3" expression=" ( NOT ( SELF \ shape_aspect . description = 'component termination passage' ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_TEMPLATE_DEFINITION' IN TYPEOF ( it . relating_shape_aspect ) ) AND ( it . relating_shape_aspect \ shape_aspect . description = 'component termination passage template' ) ) ) = 1 ) "/>
         <where label="WR6" expression=" ( NOT ( SELF \ shape_aspect . description IN [ 'bonded conductive base blind via' , 'buried via' , 'interfacial connection' , 'non conductive base blind via' , 'plated conductive base blind via' ] ) ) OR ( SIZEOF ( QUERY ( it &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'instantiated template' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_TEMPLATE_DEFINITION' IN TYPEOF ( it . relating_shape_aspect ) ) AND ( it . relating_shape_aspect \ shape_aspect . description = 'via template' ) ) ) = 1 ) "/>
      </entity>
      <entity name="probe_access_area" supertypes="component_shape_aspect">
         <where label="WR1" expression=" EXISTS ( SELF . of_shape . definition \ product_definition . name ) "/>
         <where label="WR2" expression=" ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_DEFINITION' IN TYPEOF ( SELF . of_shape . definition ) ) AND ( SELF . of_shape . definition \ product_definition . name = 'interconnect module' ) "/>
         <where label="WR3" expression=" SIZEOF ( QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar . related_shape_aspect \ shape_aspect . description = 'connection zone' ) ) = 1 "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( pli &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'probed layout item' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( pli . related_shape_aspect ) ) ) = 1 "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect . description = 'internal probe access area' ) ) OR ( SIZEOF ( QUERY ( i &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( i . relating_shape_aspect ) ) ) ) = 1 ) "/>
      </entity>
      <entity name="stratum" supertypes="product_definition">
         <unique label="UR1">
            <unique.attribute entity-ref="stratum" attribute="id"/>
            <unique.attribute entity-ref="stratum" attribute="formation"/>
         </unique>
         <where label="WR1" expression=" EXISTS ( SELF \ product_definition . name ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( tu &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'technology usage' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_TECHNOLOGY' IN TYPEOF ( tu . relating_property_definition . definition ) ) ) = 1 ) ) = 1 "/>
         <where label="WR3" expression=" ( SIZEOF ( QUERY ( ada &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'APPLIED_DOCUMENT_REFERENCE.ITEMS' ) | SIZEOF ( QUERY ( duc &lt;* USEDIN ( ada . assigned_document , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DOCUMENT_USAGE_CONSTRAINT.SOURCE' ) | duc \ document_usage_constraint . subject_element = 'attachment region size' ) ) = 1 ) ) &lt;= 1 ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( tu &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'stratum usage' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'EXTERNAL_DEFINITION' IN TYPEOF ( tu . relating_property_definition ) ) ) = 1 ) ) &lt;= 1 ) "/>
         <where label="WR4" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( sr_pdr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) | sr_pdr . used_representation \ representation . name = '3d bound volume shape' ) ) &lt;= 1 ) ) ) = 0 "/>
         <where label="WR5" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( sr_pdr &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_REPRESENTATION' IN TYPEOF ( pdr . used_representation ) ) | sr_pdr . used_representation \ representation . name = 'planar projected shape' ) ) &lt;= 1 ) ) ) = 0 "/>
         <where label="WR6" expression=" SIZEOF ( QUERY ( acu &lt;* QUERY ( pdr &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PRODUCT_DEFINITION_RELATIONSHIP.RELATED_PRODUCT_DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'ASSEMBLY_COMPONENT_USAGE' IN TYPEOF ( pdr ) ) | acu \ product_definition_relationship . name = 'interconnect module stratum assembly relationship' ) ) &gt;= 1 "/>
         <where label="WR7" expression=" NOT ( SELF \ product_definition . name = 'design layer' ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( tu &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'technology usage' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_TECHNOLOGY' IN TYPEOF ( tu . relating_property_definition . definition ) ) AND ( tu . relating_property_definition . definition \ characterized_object . description = 'design layer' ) ) ) = 1 ) ) = 1 ) "/>
         <where label="WR8" expression=" NOT ( SELF \ product_definition . name = 'design layer' ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( sa &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAYER_CONNECTION_POINT' IN TYPEOF ( sa ) ) ) &gt;= 1 ) ) &gt;= 1 ) "/>
         <where label="WR9" expression=" NOT ( SELF \ product_definition . name = 'documentation layer' ) OR ( SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( tu &lt;* QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | pdr \ property_definition_relationship . name = 'technology usage' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_TECHNOLOGY' IN TYPEOF ( tu . relating_property_definition . definition ) ) AND ( tu . relating_property_definition . definition \ characterized_object . description = 'documentation layer' ) ) ) = 1 ) ) = 1 ) "/>
         <where label="WR10" expression=" NOT ( SELF \ product_definition . name = 'design layer' ) OR ( ( NOT ( SELF \ product_definition . description = 'primary design layer stratum' ) OR ( SIZEOF ( QUERY ( imps &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( sa &lt;* USEDIN ( imps , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | SIZEOF ( QUERY ( sar &lt;* USEDIN ( sa , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT' IN TYPEOF ( sar . relating_shape_aspect ) ) AND ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module primary surface' ) ) ) &gt;= 0 ) ) &gt;= 0 ) ) = 1 ) ) OR ( NOT ( SELF \ product_definition . description = 'non primary design layer stratum' ) OR ( SIZEOF ( QUERY ( imps &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( QUERY ( sa &lt;* USEDIN ( imps , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT.OF_SHAPE' ) | SIZEOF ( QUERY ( sar &lt;* USEDIN ( sa , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT' IN TYPEOF ( sar . relating_shape_aspect ) ) AND ( sar . relating_shape_aspect \ shape_aspect . description = 'interconnect module primary surface' ) ) ) &gt;= 0 ) ) &gt;= 0 ) ) = 0 ) ) ) "/>
      </entity>
      <entity name="stratum_concept_relationship" supertypes="shape_aspect shape_aspect_relationship">
         <where label="WR1" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'REQUIREMENTS_PROPERTY' IN TYPEOF ( pd ) ) ) &gt;= 1 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | SIZEOF ( USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) ) = 1 ) ) = 1 "/>
         <where label="WR3" expression=" ( NOT ( SELF \ shape_aspect_relationship . name = 'dielectric crossover area' ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( SELF . relating_shape_aspect ) ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( SELF . related_shape_aspect ) ) ) "/>
         <where label="WR4" expression=" ( NOT ( SELF \ shape_aspect_relationship . name = 'dielectric crossover area' ) ) OR ( SIZEOF ( QUERY ( rdc &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'resulting dielectric crossover' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_FEATURE' IN TYPEOF ( rdc . relating_shape_aspect ) ) ) ) = 1 ) "/>
         <where label="WR5" expression=" ( NOT ( SELF \ shape_aspect_relationship . name = 'stratum feature conductive join' ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAND' IN TYPEOF ( SELF . relating_shape_aspect ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_SHAPE_ASPECT' IN TYPEOF ( SELF . relating_shape_aspect ) ) AND ( SELF . relating_shape_aspect \ shape_aspect . description = 'stratum feature template component' ) ) ) "/>
         <where label="WR6" expression=" ( NOT ( SELF \ shape_aspect_relationship . name = 'stratum feature conductive join' ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'LAND' IN TYPEOF ( SELF . related_shape_aspect ) ) OR ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_SHAPE_ASPECT' IN TYPEOF ( SELF . related_shape_aspect ) ) AND ( SELF . related_shape_aspect \ shape_aspect . description = 'stratum feature template component' ) ) ) "/>
         <where label="WR7" expression=" ( NOT ( SELF \ shape_aspect_relationship . name = 'stratum feature conductive join' ) ) OR ( SIZEOF ( QUERY ( fj &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'features join' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PLATED_PASSAGE' IN TYPEOF ( fj . related_shape_aspect ) ) AND ( fj . related_shape_aspect \ shape_aspect . description = 'bonded conductive base blind via' ) ) ) &lt;= 1 ) "/>
         <where label="WR8" expression=" ( NOT ( ( SELF \ shape_aspect . description = 'physical network supporting stratum feature conductive join' ) AND ( SELF \ shape_aspect_relationship . name = 'stratum feature conductive join' ) ) ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( ji . relating_shape_aspect ) ) AND ( ji . relating_shape_aspect \ shape_aspect . name = 'inter stratum join' ) ) ) = 1 ) "/>
      </entity>
      <entity name="stratum_feature" supertypes="shape_aspect" super.expression="fiducial_stratum_feature">
         <where label="WR1" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM' IN TYPEOF ( SELF . of_shape . definition ) "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( pd &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION.DEFINITION' ) | NOT ( SIZEOF ( QUERY ( pdr &lt;* USEDIN ( pd , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_REPRESENTATION.DEFINITION' ) | SIZEOF ( QUERY ( it &lt;* pdr . used_representation . items | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'DESCRIPTIVE_REPRESENTATION_ITEM' IN TYPEOF ( it ) ) AND ( it \ representation_item . name = 'feature of size' ) AND ( it \ descriptive_representation_item . description IN [ 'true' , 'false' ] ) ) ) = 1 ) ) = 1 ) ) ) = 0 "/>
         <where label="WR3" expression=" ( NOT ( EXISTS ( SELF \ shape_aspect . description ) ) ) OR ( NOT ( SELF \ shape_aspect . description = 'conductor' ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( ji . relating_shape_aspect ) ) AND ( ji . relating_shape_aspect \ shape_aspect . name = 'intra stratum join' ) ) ) = 1 ) ) "/>
         <where label="WR4" expression=" ( NOT ( EXISTS ( SELF \ shape_aspect . description ) ) ) OR ( NOT ( SELF \ shape_aspect . description = 'connected filled area' ) OR ( SIZEOF ( QUERY ( ji &lt;* QUERY ( sar &lt;* USEDIN ( SELF , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | sar \ shape_aspect_relationship . name = 'join implementation' ) | ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'JOIN_SHAPE_ASPECT' IN TYPEOF ( ji . relating_shape_aspect ) ) AND ( ji . relating_shape_aspect \ shape_aspect . name = 'intra stratum join' ) ) ) = 1 ) ) "/>
         <where label="WR5" expression=" ( NOT ( EXISTS ( SELF \ shape_aspect . description ) ) ) OR ( NOT ( SELF \ shape_aspect . description = 'conductor' ) OR ( SELF \ shape_aspect . of_shape . definition . name = 'design layer' ) ) "/>
         <where label="WR6" expression=" ( NOT ( EXISTS ( SELF \ shape_aspect . description ) ) ) OR ( NOT ( SELF \ shape_aspect . description = 'connected filled area' ) OR ( SELF \ shape_aspect . of_shape . definition . name = 'design layer' ) ) "/>
      </entity>
      <entity name="stratum_specific_part_template_location_in_padstack_definition" supertypes="assembly_component_usage property_definition">
         <where label="WR1" expression=" SIZEOF ( TYPEOF ( SELF ) - TYPEOF ( SELF \ assembly_component_usage || SELF \ product_definition_usage || SELF \ product_definition_relationship || SELF \ stratum_specific_part_template_location_in_padstack_definition || SELF \ property_definition ) ) = 0 "/>
         <where label="WR2" expression=" SELF \ property_definition . name = '' "/>
         <where label="WR3" expression=" SELF \ property_definition . description = '' "/>
         <where label="WR4" expression=" SELF \ product_definition_relationship . name = 'part template location in padstack definition' "/>
         <where label="WR5" expression=" SELF \ product_definition_relationship . description = '' "/>
      </entity>
      <entity name="stratum_surface" supertypes="shape_aspect">
         <where label="WR1" expression=" SELF \ shape_aspect . description IN [ 'primary surface' , 'secondary surface' , 'average surface' ] "/>
         <where label="WR2" expression=" 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM' IN TYPEOF ( SELF \ shape_aspect . of_shape . definition ) "/>
      </entity>
      <entity name="thermal_isolation_component_shape_aspect" supertypes="filled_area_material_removal_component_shape_aspect"/>
      <subtype.constraint name="interconnect_module_terminal_subtypes" entity="interconnect_module_terminal" super.expression="ONEOF (interconnect_module_interface_terminal, interconnect_module_join_terminal)"/>
      <rule name="adjacent_stratum_surface_definition_constraint" appliesto="shape_aspect_relationship">
         <where label="WR1" expression=" SIZEOF ( QUERY ( sar &lt;* shape_aspect_relationship | ( sar \ shape_aspect_relationship . name = 'adjacent stratum surface definition' ) AND ( NOT ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_SURFACE' IN TYPEOF ( sar . related_shape_aspect ) ) AND ( sar . related_shape_aspect \ shape_aspect . description IN [ 'secondary surface' ] ) ) ) ) ) = 0 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( sar &lt;* shape_aspect_relationship | ( sar \ shape_aspect_relationship . name = 'adjacent stratum surface definition' ) AND ( NOT ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_SURFACE' IN TYPEOF ( sar . relating_shape_aspect ) ) AND ( sar . relating_shape_aspect \ shape_aspect . description IN [ 'primary surface' ] ) ) ) ) ) = 0 "/>
      </rule>
      <rule name="adjacent_stratum_surface_definition_unique_constraint" appliesto="shape_aspect_relationship">
         <algorithm> LOCAL assd : BAG OF shape_aspect_relationship := QUERY ( sar &lt;* shape_aspect_relationship | ( sar \ shape_aspect_relationship . description = 'adjacent stratum surface definition' ) ) ; pass1 : BOOLEAN := TRUE ; name_bag : BAG OF STRING := [ ] ; pss_bag : BAG OF stratum_surface := [ ] ; sar_bag : BAG OF shape_aspect_relationship ; pass2 : BOOLEAN := TRUE ; sss_bag : BAG OF stratum_surface ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( assd ) by 1 ; IF EXISTS ( assd [ i ] \ shape_aspect_relationship . name ) THEN IF ( assd [ i ] \ shape_aspect_relationship . name IN name_bag ) THEN pass1 := FALSE ; ESCAPE ; ELSE name_bag := name_bag + assd [ i ] \ shape_aspect_relationship . name ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( assd ) by 1 ; IF EXISTS ( assd [ i ] . relating_shape_aspect ) THEN IF ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_SURFACE' IN TYPEOF ( assd [ i ] . relating_shape_aspect ) ) THEN IF ( NOT ( assd [ i ] . relating_shape_aspect IN pss_bag ) ) THEN pss_bag := pss_bag + assd [ i ] . relating_shape_aspect ; END_IF ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( pss_bag ) by 1 ; IF ( NOT pass2 ) THEN ESCAPE ; END_IF ; sss_bag := [ ] ; sar_bag := QUERY ( sar &lt;* assd | ( sar . relating_shape_aspect :=: pss_bag [ i ] ) ) ; REPEAT j := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ j ] . related_shape_aspect ) THEN IF ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_SURFACE' IN TYPEOF ( assd [ j ] . related_shape_aspect ) ) THEN IF ( sar_bag [ j ] . related_shape_aspect IN sss_bag ) THEN pass2 := FALSE ; ESCAPE ; ELSE sss_bag := sss_bag + sar_bag [ j ] . related_shape_aspect ; END_IF ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass1 "/>
         <where label="WR2" expression=" pass2 "/>
      </rule>
      <rule name="component_termination_passage_template_terminal_unique_constraint" appliesto="shape_aspect">
         <algorithm> LOCAL ctptt : BAG OF shape_aspect := QUERY ( sa &lt;* shape_aspect | ( ( sa \ shape_aspect . description = 'component termination passage template interface terminal' ) OR ( sa \ shape_aspect . description = 'component termination passage template join terminal' ) ) ) ; name_bag : BAG OF STRING := [ ] ; sa_bag : BAG OF shape_aspect ; sar_bag : BAG OF shape_aspect_relationship ; pass : BOOLEAN := TRUE ; ptd_bag : BAG OF part_template_definition ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( ctptt ) by 1 ; IF EXISTS ( ctptt [ i ] \ shape_aspect . name ) THEN IF ( NOT ( ctptt [ i ] \ shape_aspect . name IN name_bag ) ) THEN name_bag := name_bag + ctptt [ i ] \ shape_aspect . name ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( name_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; ptd_bag := [ ] ; sa_bag := QUERY ( sa &lt;* ctptt | ( sa \ shape_aspect . name = name_bag [ i ] ) ) ; REPEAT j := 1 to SIZEOF ( sa_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; sar_bag := QUERY ( sar &lt;* USEDIN ( sa_bag [ j ] , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'access mechanism' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PART_TEMPLATE_DEFINITION' IN TYPEOF ( sar . relating_shape_aspect ) ) AND ( sar . relating_shape_aspect \ shape_aspect . name = 'component termination passage template' ) ) ) ; REPEAT k := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ k ] . relating_shape_aspect ) THEN IF ( sar_bag [ k ] . relating_shape_aspect IN ptd_bag ) THEN pass := FALSE ; ESCAPE ; ELSE ptd_bag := ptd_bag + sar_bag [ k ] . relating_shape_aspect ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="conductive_interconnect_element_terminal_unique_constraint" appliesto="component_terminal">
         <algorithm> LOCAL ciet : BAG OF component_terminal := QUERY ( ct &lt;* component_terminal | ( ct \ shape_aspect . description = 'conductive interconnect element terminal' ) ) ; name_bag : BAG OF STRING := [ ] ; ct_bag : BAG OF component_terminal ; sar_bag : BAG OF shape_aspect_relationship ; pass : BOOLEAN := TRUE ; csa_bag : BAG OF component_shape_aspect ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( ciet ) by 1 ; IF EXISTS ( ciet [ i ] \ shape_aspect . name ) THEN IF ( NOT ( ciet [ i ] \ shape_aspect . name IN name_bag ) ) THEN name_bag := name_bag + ciet [ i ] \ shape_aspect . name ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( name_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; ct_bag := QUERY ( ct &lt;* ciet | ( ct \ shape_aspect . name = name_bag [ i ] ) ) ; csa_bag := [ ] ; REPEAT j := 1 to SIZEOF ( ct_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; sar_bag := QUERY ( sar &lt;* USEDIN ( ct_bag [ j ] , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'associated component' ) AND ( sar . relating_shape_aspect \ shape_aspect . description IN [ 'conductive interconnect element with pre defined transitions' , 'conductive interconnect element with user defined single transition' ] ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'COMPONENT_SHAPE_ASPECT' IN TYPEOF ( sar . relating_shape_aspect ) ) ) ) ; REPEAT k := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ k ] . relating_shape_aspect ) THEN IF ( sar_bag [ k ] . relating_shape_aspect IN csa_bag ) THEN pass := FALSE ; ESCAPE ; ELSE csa_bag := csa_bag + sar_bag [ k ] . relating_shape_aspect ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="default_passage_based_land_physical_template_unique_constraint" appliesto="land_physical_template">
         <algorithm> LOCAL dpblpt : BAG OF land_physical_template := QUERY ( lpt &lt;* land_physical_template | ( lpt \ shape_aspect . description IN [ 'default via based' , 'default attachment size and via based' , 'default unsupported passage based' , 'default component termination passage based' , 'default attachment size and component termination passage based' ] ) ) ; sar_bag : BAG OF shape_aspect_relationship ; pt_bag : BAG OF passage_technology := [ ] ; pdr_bag : BAG OF property_definition_relationship ; pass : BOOLEAN := TRUE ; st_bag : BAG OF stratum_technology ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( dpblpt ) by 1 ; sar_bag := QUERY ( sar &lt;* USEDIN ( dpblpt [ i ] , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'technology usage' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PASSAGE_TECHNOLOGY' IN TYPEOF ( sar . related_shape_aspect ) ) ) ) ; REPEAT j := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ j ] . related_shape_aspect ) THEN IF ( NOT ( sar_bag [ j ] . related_shape_aspect IN pt_bag ) ) THEN pt_bag := pt_bag + sar_bag [ j ] . related_shape_aspect ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( pt_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; st_bag := [ ] ; sar_bag := QUERY ( sar &lt;* USEDIN ( pt_bag [ i ] , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATED_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'technology usage' ) AND ( sar . relating_shape_aspect IN dpblpt ) ) ) ; REPEAT j := 1 to SIZEOF ( sar_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; pdr_bag := QUERY ( pdr &lt;* USEDIN ( sar_bag [ j ] . relating_shape_aspect \ shape_aspect . of_shape , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROPERTY_DEFINITION_RELATIONSHIP.RELATED_PROPERTY_DEFINITION' ) | ( ( pdr \ property_definition_relationship . name = 'technology usage' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM_TECHNOLOGY' IN TYPEOF ( pdr . relating_property_definition . definition ) ) ) ) ; REPEAT k := 1 to SIZEOF ( pdr_bag ) by 1 ; IF EXISTS ( pdr_bag [ k ] . relating_property_definition . definition ) THEN IF ( pdr_bag [ k ] . relating_property_definition . definition IN st_bag ) THEN pass := FALSE ; ESCAPE ; ELSE st_bag := st_bag + pdr_bag [ k ] . relating_property_definition . definition ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="inter_stratum_extent_constraint" appliesto="product_definition_relationship">
         <where label="WR1" expression=" SIZEOF ( QUERY ( pdr &lt;* product_definition_relationship | ( pdr \ product_definition_relationship . name = 'inter stratum extent' ) AND NOT ( ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM' IN TYPEOF ( pdr . related_product_definition ) ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM' IN TYPEOF ( pdr . relating_product_definition ) ) ) ) ) = 0 "/>
      </rule>
      <rule name="interconnect_module_stratum_assembly_relationship_constraint" appliesto="assembly_component_usage">
         <where label="WR1" expression=" SIZEOF ( QUERY ( acu &lt;* assembly_component_usage | ( acu \ product_definition_relationship . name = 'interconnect module stratum assembly relationship' ) AND NOT ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PHYSICAL_UNIT' IN TYPEOF ( acu . relating_product_definition ) ) ) ) = 0 "/>
         <where label="WR2" expression=" SIZEOF ( QUERY ( acu &lt;* assembly_component_usage | ( acu \ product_definition_relationship . name = 'interconnect module stratum assembly relationship' ) AND NOT ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'STRATUM' IN TYPEOF ( acu . related_product_definition ) ) ) ) = 0 "/>
      </rule>
      <rule name="interconnect_module_stratum_assembly_relationship_unique_constraint" appliesto="assembly_component_usage">
         <algorithm> LOCAL imsar : BAG OF assembly_component_usage := QUERY ( acu &lt;* assembly_component_usage | ( acu \ product_definition_relationship . name = 'interconnect module stratum assembly relationship' ) ) ; pu_bag : BAG OF physical_unit := [ ] ; acu_bag : BAG OF assembly_component_usage ; pass : BOOLEAN := TRUE ; refdes_bag : BAG OF STRING ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( imsar ) by 1 ; IF EXISTS ( imsar [ i ] . relating_product_definition ) THEN IF ( ( imsar [ i ] . relating_product_definition . frame_of_reference . name = 'physical design' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PHYSICAL_UNIT' IN TYPEOF ( imsar [ i ] . relating_product_definition ) ) ) THEN IF ( NOT ( imsar [ i ] . relating_product_definition IN pu_bag ) ) THEN pu_bag := pu_bag + imsar [ i ] . relating_product_definition ; END_IF ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( pu_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; refdes_bag := [ ] ; acu_bag := QUERY ( acu &lt;* imsar | ( acu . relating_product_definition :=: pu_bag [ i ] ) ) ; REPEAT j := 1 to SIZEOF ( acu_bag ) by 1 ; IF EXISTS ( acu_bag [ j ] . reference_designator ) THEN IF ( acu_bag [ j ] . reference_designator IN refdes_bag ) THEN pass := FALSE ; ESCAPE ; ELSE refdes_bag := refdes_bag + acu_bag [ j ] . reference_designator ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="internal_stratum_access_unique_constraint" appliesto="shape_aspect_relationship">
         <algorithm> LOCAL isa : BAG OF shape_aspect_relationship := QUERY ( r &lt;* shape_aspect_relationship | ( r \ shape_aspect_relationship . name = 'internal stratum access' ) ) ; paa_bag : BAG OF probe_access_area := [ ] ; sar_bag : BAG OF shape_aspect_relationship ; pass : BOOLEAN := TRUE ; pp_bag : BAG OF plated_passage ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( isa ) by 1 ; IF EXISTS ( isa [ i ] . relating_shape_aspect ) THEN IF ( ( isa [ i ] . relating_shape_aspect \ shape_aspect . description = 'internal probe access area' ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PROBE_ACCESS_AREA' IN TYPEOF ( isa [ i ] . relating_shape_aspect ) ) ) THEN IF ( NOT ( isa [ i ] . relating_shape_aspect IN paa_bag ) ) THEN paa_bag := paa_bag + isa [ i ] . relating_shape_aspect ; END_IF ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( paa_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; pp_bag := [ ] ; sar_bag := QUERY ( sar &lt;* isa | ( ( sar . relating_shape_aspect :=: paa_bag [ i ] ) AND ( 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'PLATED_PASSAGE' IN TYPEOF ( sar . related_shape_aspect ) ) AND ( sar . related_shape_aspect \ shape_aspect . description IN [ 'bonded conductive base blind via' , 'buried via' , 'interfacial connection' , 'non conductive base blind via' , 'plated conductive base blind via' ] ) ) ) ; REPEAT j := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ j ] . related_shape_aspect ) THEN IF ( sar_bag [ j ] . related_shape_aspect IN pp_bag ) THEN pass := FALSE ; ESCAPE ; ELSE pp_bag := pp_bag + sar_bag [ j ] . related_shape_aspect ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="stratum_feature_unique_constraint" appliesto="stratum_feature">
         <algorithm> LOCAL sf_bag : BAG OF stratum_feature ; s_bag : BAG OF stratum := [ ] ; pass : BOOLEAN := TRUE ; name_bag : BAG OF STRING ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( stratum_feature ) by 1 ; IF EXISTS ( stratum_feature [ i ] . of_shape . definition ) THEN IF ( NOT ( stratum_feature [ i ] . of_shape . definition IN s_bag ) ) THEN s_bag := s_bag + stratum_feature [ i ] . of_shape . definition ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( s_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; sf_bag := QUERY ( r &lt;* stratum_feature | ( r . of_shape . definition :=: s_bag [ i ] ) ) ; name_bag := [ ] ; REPEAT j := 1 to SIZEOF ( sf_bag ) by 1 ; IF EXISTS ( sf_bag [ j ] \ shape_aspect . name ) THEN IF ( sf_bag [ j ] \ shape_aspect . name IN name_bag ) THEN pass := FALSE ; ESCAPE ; ELSE name_bag := name_bag + sf_bag [ j ] \ shape_aspect . name ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="stratum_surface_unique_constraint" appliesto="stratum_surface">
         <algorithm> LOCAL ss_bag : BAG OF stratum_surface ; s_bag : BAG OF stratum := [ ] ; pass : BOOLEAN := TRUE ; desc_bag : BAG OF STRING ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( stratum_surface ) by 1 ; IF EXISTS ( stratum_surface [ i ] . of_shape . definition ) THEN IF ( NOT ( stratum_surface [ i ] . of_shape . definition IN s_bag ) ) THEN s_bag := s_bag + stratum_surface [ i ] . of_shape . definition ; END_IF ; END_IF ; END_REPEAT ; REPEAT i := 1 to SIZEOF ( s_bag ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; ss_bag := QUERY ( r &lt;* stratum_surface | ( r . of_shape . definition :=: s_bag [ i ] ) ) ; desc_bag := [ ] ; REPEAT j := 1 to SIZEOF ( ss_bag ) by 1 ; IF EXISTS ( ss_bag [ j ] \ shape_aspect . description ) THEN IF ( ss_bag [ j ] \ shape_aspect . description IN desc_bag ) THEN pass := FALSE ; ESCAPE ; ELSE desc_bag := desc_bag + ss_bag [ j ] \ shape_aspect . description ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
      <rule name="via_template_terminal_unique_constraint" appliesto="shape_aspect">
         <algorithm> LOCAL vt : BAG OF shape_aspect := QUERY ( r &lt;* shape_aspect | ( r \ shape_aspect . description = 'via template' ) ) ; sar_bag : BAG OF shape_aspect_relationship ; pass : BOOLEAN := TRUE ; name_bag : BAG OF STRING ; END_LOCAL ; REPEAT i := 1 to SIZEOF ( vt ) by 1 ; IF ( NOT pass ) THEN ESCAPE ; END_IF ; sar_bag := QUERY ( sar &lt;* USEDIN ( vt [ i ] , 'ELECTRONIC_ASSEMBLY_INTERCONNECT_AND_PACKAGING_DESIGN.' + 'SHAPE_ASPECT_RELATIONSHIP.RELATING_SHAPE_ASPECT' ) | ( ( sar \ shape_aspect_relationship . name = 'access mechanism' ) AND ( sar . related_shape_aspect \ shape_aspect . description = 'via template terminal' ) ) ) ; name_bag := [ ] ; REPEAT j := 1 to SIZEOF ( sar_bag ) by 1 ; IF EXISTS ( sar_bag [ j ] . related_shape_aspect \ shape_aspect . name ) THEN IF ( sar_bag [ j ] . related_shape_aspect \ shape_aspect . name IN name_bag ) THEN pass := FALSE ; ESCAPE ; ELSE name_bag := name_bag + sar_bag [ j ] . related_shape_aspect \ shape_aspect . name ; END_IF ; END_IF ; END_REPEAT ; END_REPEAT ; </algorithm>
         <where label="WR1" expression=" pass "/>
      </rule>
   </schema>
</express>
