Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 22 15:15:40 2017
| Host         : DESKTOP-41VVHGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cla_fpga_timing_summary_routed.rpt -rpx cla_fpga_timing_summary_routed.rpx
| Design       : cla_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U4/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.700        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.700        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.247ns (42.339%)  route 3.060ns (57.661%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  U4/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    U4/x0_carry__5_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.625 r  U4/x0_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.625    U4/x0_carry__6_n_6
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    U4/CLK
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[30]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    U4/x_reg[30]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 2.152ns (41.288%)  route 3.060ns (58.712%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  U4/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    U4/x0_carry__5_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.530 r  U4/x0_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.530    U4/x0_carry__6_n_5
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    U4/CLK
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[31]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    U4/x_reg[31]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 2.136ns (41.108%)  route 3.060ns (58.892%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  U4/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    10.291    U4/x0_carry__5_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.514 r  U4/x0_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.514    U4/x0_carry__6_n_7
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.599    15.022    U4/CLK
    SLICE_X5Y87          FDRE                                         r  U4/x_reg[29]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.062    15.324    U4/x_reg[29]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 2.133ns (41.074%)  route 3.060ns (58.926%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.511 r  U4/x0_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.511    U4/x0_carry__5_n_6
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[26]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[26]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.112ns (40.834%)  route 3.060ns (59.166%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.490 r  U4/x0_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.490    U4/x0_carry__5_n_4
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[28]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[28]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.038ns (39.976%)  route 3.060ns (60.024%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.416 r  U4/x0_carry__5/O[2]
                         net (fo=1, routed)           0.000    10.416    U4/x0_carry__5_n_5
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[27]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[27]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.022ns (39.787%)  route 3.060ns (60.213%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.177 r  U4/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    U4/x0_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.400 r  U4/x0_carry__5/O[0]
                         net (fo=1, routed)           0.000    10.400    U4/x0_carry__5_n_7
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[25]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[25]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.927ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 2.019ns (39.751%)  route 3.060ns (60.249%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.397 r  U4/x0_carry__4/O[1]
                         net (fo=1, routed)           0.000    10.397    U4/x0_carry__4_n_6
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[22]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[22]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  4.927    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.998ns (39.501%)  route 3.060ns (60.499%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.376 r  U4/x0_carry__4/O[3]
                         net (fo=1, routed)           0.000    10.376    U4/x0_carry__4_n_4
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[24]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[24]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 U4/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.924ns (38.603%)  route 3.060ns (61.397%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  U4/x_reg[11]/Q
                         net (fo=2, routed)           0.835     6.609    U4/x[11]
    SLICE_X4Y81          LUT4 (Prop_lut4_I2_O)        0.124     6.733 r  U4/x0_carry_i_11/O
                         net (fo=1, routed)           0.790     7.523    U4/x0_carry_i_11_n_0
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  U4/x0_carry_i_7/O
                         net (fo=6, routed)           1.435     9.082    U4/x0_carry_i_7_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I2_O)        0.124     9.206 r  U4/x0_carry_i_1/O
                         net (fo=1, routed)           0.000     9.206    U4/x_0[4]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.607 r  U4/x0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.607    U4/x0_carry_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  U4/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.721    U4/x0_carry__0_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.835 r  U4/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.835    U4/x0_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.949 r  U4/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.949    U4/x0_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.063 r  U4/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.063    U4/x0_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.302 r  U4/x0_carry__4/O[2]
                         net (fo=1, routed)           0.000    10.302    U4/x0_carry__4_n_5
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.598    15.021    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[23]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.062    15.323    U4/x_reg[23]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  5.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U4/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    U4/CLK
    SLICE_X4Y81          FDRE                                         r  U4/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  U4/x_reg[0]/Q
                         net (fo=3, routed)           0.185     1.841    U4/x[0]
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.042     1.883 r  U4/x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U4/x[0]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  U4/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    U4/CLK
    SLICE_X4Y81          FDRE                                         r  U4/x_reg[0]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    U4/x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/x_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    U4/CLK
    SLICE_X5Y83          FDRE                                         r  U4/x_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U4/x_reg[16]/Q
                         net (fo=2, routed)           0.120     1.779    U4/x[16]
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  U4/x0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.887    U4/x0_carry__2_n_4
    SLICE_X5Y83          FDRE                                         r  U4/x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.867     2.032    U4/CLK
    SLICE_X5Y83          FDRE                                         r  U4/x_reg[16]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.105     1.622    U4/x_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U4/x_reg[12]/Q
                         net (fo=2, routed)           0.120     1.778    U4/x[12]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  U4/x0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.886    U4/x0_carry__1_n_4
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    U4/CLK
    SLICE_X5Y82          FDRE                                         r  U4/x_reg[12]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.105     1.621    U4/x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/x_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[20]/Q
                         net (fo=2, routed)           0.120     1.780    U4/x[20]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  U4/x0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.888    U4/x0_carry__3_n_4
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[20]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[24]/Q
                         net (fo=2, routed)           0.120     1.780    U4/x[24]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  U4/x0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.888    U4/x0_carry__4_n_4
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[24]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U4/x_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[28]/Q
                         net (fo=2, routed)           0.120     1.780    U4/x[28]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  U4/x0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.888    U4/x0_carry__5_n_4
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    U4/CLK
    SLICE_X5Y86          FDRE                                         r  U4/x_reg[28]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    U4/CLK
    SLICE_X5Y81          FDRE                                         r  U4/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U4/x_reg[5]/Q
                         net (fo=2, routed)           0.116     1.773    U4/x[5]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  U4/x0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.888    U4/x0_carry__0_n_7
    SLICE_X5Y81          FDRE                                         r  U4/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    U4/CLK
    SLICE_X5Y81          FDRE                                         r  U4/x_reg[5]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    U4/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/x_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[17]/Q
                         net (fo=2, routed)           0.116     1.776    U4/x[17]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  U4/x0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.891    U4/x0_carry__3_n_7
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[17]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/x_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    U4/x[21]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  U4/x0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.891    U4/x0_carry__4_n_7
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.869     2.034    U4/CLK
    SLICE_X5Y85          FDRE                                         r  U4/x_reg[21]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U4/x_reg[19]/Q
                         net (fo=2, routed)           0.120     1.780    U4/x[19]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  U4/x0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.891    U4/x0_carry__3_n_5
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.033    U4/CLK
    SLICE_X5Y84          FDRE                                         r  U4/x_reg[19]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    U4/x_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     U4/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     U4/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     U4/x_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     U4/x_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y82     U4/x_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     U4/x_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     U4/x_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     U4/x_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     U4/x_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U4/x_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U4/x_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U4/x_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     U4/x_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     U4/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     U4/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     U4/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U4/x_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U4/x_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U4/x_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     U4/x_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     U4/x_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     U4/clk_5KHz_reg/C



