Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jun 10 13:53:44 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab4_wrapper_methodology_drc_routed.rpt -rpx lab4_wrapper_methodology_drc_routed.rpx
| Design       : lab4_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 10         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[0] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[1] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[2] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[3] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[4] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[5] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[6] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[7] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[8] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[9] cannot be properly analyzed as its control pin lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/buffer_rd_addr_reg[9]/G is not reached by a timing clock
Related violations: <none>


