<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Cpu_specific_Peripheral_declaration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Cpu_specific_Peripheral_declaration<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efe6de71871a01dd38abcb229f30c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td></tr>
<tr class="separator:ga9efe6de71871a01dd38abcb229f30c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a03302ed53911099c5216da0b1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td></tr>
<tr class="separator:ga15b3a03302ed53911099c5216da0b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427a40e102258055c72607bf7b604549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga427a40e102258055c72607bf7b604549">CAN</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>)</td></tr>
<tr class="separator:ga427a40e102258055c72607bf7b604549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaffb5ff8779fa698f3c7165a617d56e4f">DAC1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">DAC1_BASE</a>)</td></tr>
<tr class="separator:gaffb5ff8779fa698f3c7165a617d56e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>)</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">COMP2_BASE</a>)</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd36f77acf44dc2334491e0dbbed380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7cd36f77acf44dc2334491e0dbbed380">COMP3</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6b3ff76025f6386ee209c1bdb340dc6">COMP3_BASE</a>)</td></tr>
<tr class="separator:ga7cd36f77acf44dc2334491e0dbbed380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dc10f4226eadc618df274bb7810a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga69dc10f4226eadc618df274bb7810a0b">COMP4</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae765c109890bab4e790212ac88e21614">COMP4_BASE</a>)</td></tr>
<tr class="separator:ga69dc10f4226eadc618df274bb7810a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6444430dfcb36ff1dd09822fc0a640f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga6444430dfcb36ff1dd09822fc0a640f5">COMP5</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga73db04a7b961121e6e753a8d24fb38ec">COMP5_BASE</a>)</td></tr>
<tr class="separator:ga6444430dfcb36ff1dd09822fc0a640f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb7a5743a0c82c60e3c60dd84db39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga72fb7a5743a0c82c60e3c60dd84db39c">COMP6</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga13db28c300cdbbec4837aed842666526">COMP6_BASE</a>)</td></tr>
<tr class="separator:ga72fb7a5743a0c82c60e3c60dd84db39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cb11f3d7a954ec2e23f18323d439fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad5cb11f3d7a954ec2e23f18323d439fd">COMP7</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaae764301a186ecdd8d2244819aeff11a">COMP7_BASE</a>)</td></tr>
<tr class="separator:gad5cb11f3d7a954ec2e23f18323d439fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488">OPAMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">OPAMP1_BASE</a>)</td></tr>
<tr class="separator:gaf0025add8d004b4f4bf6eaeedd55c488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc11c296d6d15ca861b6378bc056848e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e">OPAMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385">OPAMP2_BASE</a>)</td></tr>
<tr class="separator:gabc11c296d6d15ca861b6378bc056848e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50369700b1093ec17ad8d1835223b1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0">OPAMP3</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga77e696ac4313332e724ecc04d09faccd">OPAMP3_BASE</a>)</td></tr>
<tr class="separator:ga50369700b1093ec17ad8d1835223b1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb5be089dc74713b56c227dd2f57968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga0cb5be089dc74713b56c227dd2f57968">OPAMP4</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae84a568278e926cb8fab78b2c3cc1ba1">OPAMP4_BASE</a>)</td></tr>
<tr class="separator:ga0cb5be089dc74713b56c227dd2f57968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">OPAMP</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td></tr>
<tr class="separator:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3660400b17735e91331f256095810e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td></tr>
<tr class="separator:ga9a3660400b17735e91331f256095810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e4b442041d1c03a6af113fbe04a182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>)</td></tr>
<tr class="separator:ga87e4b442041d1c03a6af113fbe04a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>)</td></tr>
<tr class="separator:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>)</td></tr>
<tr class="separator:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86c75e1ff89e03e15570f47962865c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td></tr>
<tr class="separator:gad86c75e1ff89e03e15570f47962865c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316024020799373b9d8e35c316c74f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">DMA2_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga316024020799373b9d8e35c316c74f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td></tr>
<tr class="separator:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612b396657695191ad740b0b59bc9f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td></tr>
<tr class="separator:ga612b396657695191ad740b0b59bc9f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521c13b7d0f82a6897d47995da392750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga521c13b7d0f82a6897d47995da392750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td></tr>
<tr class="separator:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5503ae96c26b4475226f96715a1bf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gac5503ae96c26b4475226f96715a1bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae917784606daf6b04c9b7b96b40c2f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gae917784606daf6b04c9b7b96b40c2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89e07bd5958276f10d90865d55628ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf89e07bd5958276f10d90865d55628ff">ADC4</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td></tr>
<tr class="separator:gaf89e07bd5958276f10d90865d55628ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751ece6b1819dc3bf6e215e247cc3b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga751ece6b1819dc3bf6e215e247cc3b57">ADC1_2_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82a8c8331458825f7506fa4dddb6e5ed">ADC1_2_COMMON_BASE</a>)</td></tr>
<tr class="separator:ga751ece6b1819dc3bf6e215e247cc3b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8c372e658b2a6f1d41c67f90ed6a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3c8c372e658b2a6f1d41c67f90ed6a72">ADC3_4_COMMON</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cc27f4f122c5cffe29a42d8835b2f8">ADC3_4_COMMON_BASE</a>)</td></tr>
<tr class="separator:ga3c8c372e658b2a6f1d41c67f90ed6a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="separator:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2397f8a0f8e7aa10cf8e8c049e431e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>)</td></tr>
<tr class="separator:ga2397f8a0f8e7aa10cf8e8c049e431e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a959a833074d59bf6cc7fb437c65b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>)</td></tr>
<tr class="separator:ga5a959a833074d59bf6cc7fb437c65b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td></tr>
<tr class="separator:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efe6de71871a01dd38abcb229f30c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td></tr>
<tr class="separator:ga9efe6de71871a01dd38abcb229f30c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a03302ed53911099c5216da0b1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td></tr>
<tr class="separator:ga15b3a03302ed53911099c5216da0b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">I2C3</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td></tr>
<tr class="separator:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e4c86ed487dc91418b156e24808033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td></tr>
<tr class="separator:gac5e4c86ed487dc91418b156e24808033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3660400b17735e91331f256095810e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td></tr>
<tr class="separator:ga9a3660400b17735e91331f256095810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td></tr>
<tr class="separator:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5503ae96c26b4475226f96715a1bf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gac5503ae96c26b4475226f96715a1bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae917784606daf6b04c9b7b96b40c2f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gae917784606daf6b04c9b7b96b40c2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8149aa2760fffac16bc75216d5fd9331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">SDIO</a>&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td></tr>
<tr class="separator:ga8149aa2760fffac16bc75216d5fd9331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="separator:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td></tr>
<tr class="separator:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="separator:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td></tr>
<tr class="separator:ga02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15f13545ecdbbabfccf43d5997e5ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>)</td></tr>
<tr class="separator:gad15f13545ecdbbabfccf43d5997e5ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61247dd5d594289c404dd8774202dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga61247dd5d594289c404dd8774202dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d82f110f19982d483eebc465d222b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td></tr>
<tr class="separator:gaf7d82f110f19982d483eebc465d222b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td></tr>
<tr class="separator:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td></tr>
<tr class="separator:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td></tr>
<tr class="separator:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abc20f80e25c19b02104ad34eae652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac3abc20f80e25c19b02104ad34eae652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95127480470900755953f1cfe68567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td></tr>
<tr class="separator:gac95127480470900755953f1cfe68567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td></tr>
<tr class="separator:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96f15d34d3c41c16fce69bc2878151a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td></tr>
<tr class="separator:gae96f15d34d3c41c16fce69bc2878151a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bb410664b861ff0520f08976e24ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td></tr>
<tr class="separator:ga71bb410664b861ff0520f08976e24ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td></tr>
<tr class="separator:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32674772021620800275dd3b6d62c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td></tr>
<tr class="separator:gae32674772021620800275dd3b6d62c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40f58718761251875b5a897287efd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac40f58718761251875b5a897287efd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a00b283e0911cd427e277e5a314ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td></tr>
<tr class="separator:ga11a00b283e0911cd427e277e5a314ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td></tr>
<tr class="separator:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3f60de4318afbd0b3318e7a416aadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc">ETH</a>&#160;&#160;&#160;((<a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>)</td></tr>
<tr class="separator:ga3a3f60de4318afbd0b3318e7a416aadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049d9f61cb078d642e68f3c22bb6d90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c">DCMI</a>&#160;&#160;&#160;((<a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c">DCMI_BASE</a>)</td></tr>
<tr class="separator:ga049d9f61cb078d642e68f3c22bb6d90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0885b8b55bbc13691092b704d9309f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td></tr>
<tr class="separator:ga5b0885b8b55bbc13691092b704d9309f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a759bad07fe730c99f9e1490e646220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td></tr>
<tr class="separator:ga2a759bad07fe730c99f9e1490e646220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422986101f42a8811ae89ac69deb2759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td></tr>
<tr class="separator:ga422986101f42a8811ae89ac69deb2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d7365ac249959b103d7b91d74e776d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga37d7365ac249959b103d7b91d74e776d">FSMC_Bank2_3</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>)</td></tr>
<tr class="separator:ga37d7365ac249959b103d7b91d74e776d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa00e4ac522693c6a21bc23ef5a96df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>)</td></tr>
<tr class="separator:ga5aa00e4ac522693c6a21bc23ef5a96df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820f5f7cb0a7af72a2444a1903fd83bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga820f5f7cb0a7af72a2444a1903fd83bc">USB_OTG_HS</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga820f5f7cb0a7af72a2444a1903fd83bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="separator:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2397f8a0f8e7aa10cf8e8c049e431e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>)</td></tr>
<tr class="separator:ga2397f8a0f8e7aa10cf8e8c049e431e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a959a833074d59bf6cc7fb437c65b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>)</td></tr>
<tr class="separator:ga5a959a833074d59bf6cc7fb437c65b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td></tr>
<tr class="separator:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9efe6de71871a01dd38abcb229f30c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02">I2S2ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td></tr>
<tr class="separator:ga9efe6de71871a01dd38abcb229f30c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b3a03302ed53911099c5216da0b1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf">I2S3ext</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td></tr>
<tr class="separator:ga15b3a03302ed53911099c5216da0b1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489b37ed2bca9d9c659119590583bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda">I2C3</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td></tr>
<tr class="separator:ga1489b37ed2bca9d9c659119590583bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td></tr>
<tr class="separator:ga4964ecb6a5c689aaf8ee2832b8093aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e4c86ed487dc91418b156e24808033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td></tr>
<tr class="separator:gac5e4c86ed487dc91418b156e24808033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3660400b17735e91331f256095810e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td></tr>
<tr class="separator:ga9a3660400b17735e91331f256095810e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">USART6</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td></tr>
<tr class="separator:ga2dab39a19ce3dd05fe360dcbb7b5dc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5503ae96c26b4475226f96715a1bf1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e">ADC2</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td></tr>
<tr class="separator:gac5503ae96c26b4475226f96715a1bf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae917784606daf6b04c9b7b96b40c2f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74">ADC3</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td></tr>
<tr class="separator:gae917784606daf6b04c9b7b96b40c2f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8149aa2760fffac16bc75216d5fd9331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">SDIO</a>&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td></tr>
<tr class="separator:ga8149aa2760fffac16bc75216d5fd9331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="separator:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td></tr>
<tr class="separator:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="separator:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td></tr>
<tr class="separator:ga02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad15f13545ecdbbabfccf43d5997e5ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade">GPIOI</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>)</td></tr>
<tr class="separator:gad15f13545ecdbbabfccf43d5997e5ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61247dd5d594289c404dd8774202dfd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga61247dd5d594289c404dd8774202dfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d82f110f19982d483eebc465d222b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td></tr>
<tr class="separator:gaf7d82f110f19982d483eebc465d222b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td></tr>
<tr class="separator:gad0e2140b8eeec3594035f1a7bf2a7250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td></tr>
<tr class="separator:ga96ac1af7a92469fe86a9fbdec091f25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td></tr>
<tr class="separator:ga87df45f4b82e0b3a8c1b17f1a77aecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abc20f80e25c19b02104ad34eae652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac3abc20f80e25c19b02104ad34eae652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95127480470900755953f1cfe68567d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td></tr>
<tr class="separator:gac95127480470900755953f1cfe68567d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td></tr>
<tr class="separator:ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td></tr>
<tr class="separator:ga3a2efe5fd7a7a79be3b08a1670bbd016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96f15d34d3c41c16fce69bc2878151a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td></tr>
<tr class="separator:gae96f15d34d3c41c16fce69bc2878151a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bb410664b861ff0520f08976e24ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td></tr>
<tr class="separator:ga71bb410664b861ff0520f08976e24ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td></tr>
<tr class="separator:gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32674772021620800275dd3b6d62c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td></tr>
<tr class="separator:gae32674772021620800275dd3b6d62c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40f58718761251875b5a897287efd83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td></tr>
<tr class="separator:gac40f58718761251875b5a897287efd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a00b283e0911cd427e277e5a314ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td></tr>
<tr class="separator:ga11a00b283e0911cd427e277e5a314ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td></tr>
<tr class="separator:gacc135dbca0eca67d5aa0abc555f053ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c417168aefe66429b5f1b6adc9effa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf8c417168aefe66429b5f1b6adc9effa">CRYP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga019f3ad3b3212e56b45984efd8b8efef">CRYP_BASE</a>)</td></tr>
<tr class="separator:gaf8c417168aefe66429b5f1b6adc9effa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa91b3ffa39a1d5ca77de7323fab018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gadaa91b3ffa39a1d5ca77de7323fab018">HW_HASH</a>&#160;&#160;&#160;((<a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga398d121ca28c3f0f90a140b62184e242">HASH_BASE</a>)</td></tr>
<tr class="separator:gadaa91b3ffa39a1d5ca77de7323fab018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e3dedcb38b66d1a197d81937e029828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4e3dedcb38b66d1a197d81937e029828">HW_HASH_DIGEST</a>&#160;&#160;&#160;((<a class="el" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga41efdf0e6db11dad3003d01882ee8bcb">HASH_DIGEST_BASE</a>)</td></tr>
<tr class="separator:ga4e3dedcb38b66d1a197d81937e029828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0885b8b55bbc13691092b704d9309f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">RNG</a>&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td></tr>
<tr class="separator:ga5b0885b8b55bbc13691092b704d9309f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a759bad07fe730c99f9e1490e646220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td></tr>
<tr class="separator:ga2a759bad07fe730c99f9e1490e646220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422986101f42a8811ae89ac69deb2759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td></tr>
<tr class="separator:ga422986101f42a8811ae89ac69deb2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d7365ac249959b103d7b91d74e776d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga37d7365ac249959b103d7b91d74e776d">FSMC_Bank2_3</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>)</td></tr>
<tr class="separator:ga37d7365ac249959b103d7b91d74e776d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa00e4ac522693c6a21bc23ef5a96df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df">FSMC_Bank4</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>)</td></tr>
<tr class="separator:ga5aa00e4ac522693c6a21bc23ef5a96df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9ebb053ee138fb47cdfede0e3371123d">USB_OTG_FS</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga9ebb053ee138fb47cdfede0e3371123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820f5f7cb0a7af72a2444a1903fd83bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga820f5f7cb0a7af72a2444a1903fd83bc">USB_OTG_HS</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga820f5f7cb0a7af72a2444a1903fd83bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td></tr>
<tr class="separator:ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td></tr>
<tr class="separator:ga5125ff6a23a2ed66e2e19bd196128c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49267c49946fd61db6af8b49bcf16394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td></tr>
<tr class="separator:ga49267c49946fd61db6af8b49bcf16394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2d80992dcfabfd1668184c3dff2733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gabf2d80992dcfabfd1668184c3dff2733">LCD</a>&#160;&#160;&#160;((<a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>)</td></tr>
<tr class="separator:gabf2d80992dcfabfd1668184c3dff2733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2339cbf25502bf562b19208b1b257fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc">SPI3</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td></tr>
<tr class="separator:gab2339cbf25502bf562b19208b1b257fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225">USART3</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td></tr>
<tr class="separator:ga2350115553c1fe0a7bc14e6a7ec6a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c035f6f443c999fc043b2b7fb598800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800">UART4</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td></tr>
<tr class="separator:ga7c035f6f443c999fc043b2b7fb598800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe">UART5</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td></tr>
<tr class="separator:ga9274e37cf5e8a174fc5dd627b98ec0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7e71def3baefc10ec36f1dd48da4050e">RI</a>&#160;&#160;&#160;((<a class="el" href="struct_r_i___type_def.html">RI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>)</td></tr>
<tr class="separator:ga7e71def3baefc10ec36f1dd48da4050e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">OPAMP</a>&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td></tr>
<tr class="separator:gaaa993d5a85ac85c8abbd13e31d504bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8149aa2760fffac16bc75216d5fd9331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331">SDIO</a>&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td></tr>
<tr class="separator:ga8149aa2760fffac16bc75216d5fd9331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td></tr>
<tr class="separator:gaf52b4b4c36110a0addfa98059f54a50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td></tr>
<tr class="separator:ga46b2ad3f5f506f0f8df0d2ec3e767267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td></tr>
<tr class="separator:gacfd11ef966c7165f57e2cebe0abc71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:ga506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86c75e1ff89e03e15570f47962865c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td></tr>
<tr class="separator:gad86c75e1ff89e03e15570f47962865c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316024020799373b9d8e35c316c74f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24">DMA2_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga316024020799373b9d8e35c316c74f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td></tr>
<tr class="separator:ga6dca52a79587e0ca9a5d669048b4c7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612b396657695191ad740b0b59bc9f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td></tr>
<tr class="separator:ga612b396657695191ad740b0b59bc9f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521c13b7d0f82a6897d47995da392750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga521c13b7d0f82a6897d47995da392750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:gae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:gadeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414">GPIOG</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td></tr>
<tr class="separator:ga02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5412ac9ff64f4ab68c289a0da739eaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5412ac9ff64f4ab68c289a0da739eaef">AES</a>&#160;&#160;&#160;((<a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf">AES_BASE</a>)</td></tr>
<tr class="separator:ga5412ac9ff64f4ab68c289a0da739eaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a759bad07fe730c99f9e1490e646220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220">FSMC_Bank1</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td></tr>
<tr class="separator:ga2a759bad07fe730c99f9e1490e646220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422986101f42a8811ae89ac69deb2759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759">FSMC_Bank1E</a>&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td></tr>
<tr class="separator:ga422986101f42a8811ae89ac69deb2759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga54d148b91f3d356713f7e367a2243bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d148b91f3d356713f7e367a2243bea">&#9670;&nbsp;</a></span>ADC <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01032">1032</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga54d148b91f3d356713f7e367a2243bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d148b91f3d356713f7e367a2243bea">&#9670;&nbsp;</a></span>ADC <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01082">1082</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga54d148b91f3d356713f7e367a2243bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d148b91f3d356713f7e367a2243bea">&#9670;&nbsp;</a></span>ADC <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01110">1110</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00886">886</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01031">1031</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01083">1083</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01111">1111</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga751ece6b1819dc3bf6e215e247cc3b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751ece6b1819dc3bf6e215e247cc3b57">&#9670;&nbsp;</a></span>ADC1_2_COMMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_2_COMMON&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82a8c8331458825f7506fa4dddb6e5ed">ADC1_2_COMMON_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00890">890</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac5503ae96c26b4475226f96715a1bf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5503ae96c26b4475226f96715a1bf1e">&#9670;&nbsp;</a></span>ADC2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00887">887</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac5503ae96c26b4475226f96715a1bf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5503ae96c26b4475226f96715a1bf1e">&#9670;&nbsp;</a></span>ADC2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01084">1084</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac5503ae96c26b4475226f96715a1bf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5503ae96c26b4475226f96715a1bf1e">&#9670;&nbsp;</a></span>ADC2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC2&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6">ADC2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01112">1112</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae917784606daf6b04c9b7b96b40c2f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae917784606daf6b04c9b7b96b40c2f74">&#9670;&nbsp;</a></span>ADC3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00888">888</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae917784606daf6b04c9b7b96b40c2f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae917784606daf6b04c9b7b96b40c2f74">&#9670;&nbsp;</a></span>ADC3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01085">1085</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gae917784606daf6b04c9b7b96b40c2f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae917784606daf6b04c9b7b96b40c2f74">&#9670;&nbsp;</a></span>ADC3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82">ADC3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01113">1113</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3c8c372e658b2a6f1d41c67f90ed6a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8c372e658b2a6f1d41c67f90ed6a72">&#9670;&nbsp;</a></span>ADC3_4_COMMON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC3_4_COMMON&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga50cc27f4f122c5cffe29a42d8835b2f8">ADC3_4_COMMON_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00891">891</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf89e07bd5958276f10d90865d55628ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89e07bd5958276f10d90865d55628ff">&#9670;&nbsp;</a></span>ADC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC4&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac61de2ec7005fd7da840006e92996020">ADC4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00889">889</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga5412ac9ff64f4ab68c289a0da739eaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5412ac9ff64f4ab68c289a0da739eaef">&#9670;&nbsp;</a></span>AES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES&#160;&#160;&#160;((<a class="el" href="struct_a_e_s___type_def.html">AES_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad099ae8679538f6c00294639d67528bf">AES_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01070">1070</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga427a40e102258055c72607bf7b604549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427a40e102258055c72607bf7b604549">&#9670;&nbsp;</a></span>CAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacbe030cda8eb3031d55a759612a9042d">CAN_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00834">834</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4964ecb6a5c689aaf8ee2832b8093aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4964ecb6a5c689aaf8ee2832b8093aac">&#9670;&nbsp;</a></span>CAN1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01074">1074</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4964ecb6a5c689aaf8ee2832b8093aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4964ecb6a5c689aaf8ee2832b8093aac">&#9670;&nbsp;</a></span>CAN1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01102">1102</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac5e4c86ed487dc91418b156e24808033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e4c86ed487dc91418b156e24808033">&#9670;&nbsp;</a></span>CAN2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01075">1075</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac5e4c86ed487dc91418b156e24808033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5e4c86ed487dc91418b156e24808033">&#9670;&nbsp;</a></span>CAN2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2&#160;&#160;&#160;((<a class="el" href="struct_c_a_n___type_def.html">CAN_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01103">1103</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga076912543697dbe4c46b79e8e44ad2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076912543697dbe4c46b79e8e44ad2fb">&#9670;&nbsp;</a></span>COMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00846">846</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga076912543697dbe4c46b79e8e44ad2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076912543697dbe4c46b79e8e44ad2fb">&#9670;&nbsp;</a></span>COMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01025">1025</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf5713f83009027d48805b049d55bb01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5713f83009027d48805b049d55bb01b">&#9670;&nbsp;</a></span>COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP1&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac21d535b541bcfb0c778a9584ebb132e">COMP1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00839">839</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6985fa7e9bb3c2edf15b29b7af210a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6985fa7e9bb3c2edf15b29b7af210a2b">&#9670;&nbsp;</a></span>COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP2&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gacb8799f3d5301795f51e3b87d345cd50">COMP2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00840">840</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga7cd36f77acf44dc2334491e0dbbed380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd36f77acf44dc2334491e0dbbed380">&#9670;&nbsp;</a></span>COMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP3&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6b3ff76025f6386ee209c1bdb340dc6">COMP3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00841">841</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga69dc10f4226eadc618df274bb7810a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69dc10f4226eadc618df274bb7810a0b">&#9670;&nbsp;</a></span>COMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP4&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae765c109890bab4e790212ac88e21614">COMP4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00842">842</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6444430dfcb36ff1dd09822fc0a640f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6444430dfcb36ff1dd09822fc0a640f5">&#9670;&nbsp;</a></span>COMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP5&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga73db04a7b961121e6e753a8d24fb38ec">COMP5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00843">843</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga72fb7a5743a0c82c60e3c60dd84db39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72fb7a5743a0c82c60e3c60dd84db39c">&#9670;&nbsp;</a></span>COMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP6&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga13db28c300cdbbec4837aed842666526">COMP6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00844">844</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad5cb11f3d7a954ec2e23f18323d439fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5cb11f3d7a954ec2e23f18323d439fd">&#9670;&nbsp;</a></span>COMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP7&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaae764301a186ecdd8d2244819aeff11a">COMP7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00845">845</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00878">878</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01056">1056</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01102">1102</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01130">1130</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf8c417168aefe66429b5f1b6adc9effa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c417168aefe66429b5f1b6adc9effa">&#9670;&nbsp;</a></span>CRYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRYP&#160;&#160;&#160;((<a class="el" href="struct_c_r_y_p___type_def.html">CRYP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga019f3ad3b3212e56b45984efd8b8efef">CRYP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01123">1123</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4aa2a4ab86ce00c23035e5cee2e7fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">&#9670;&nbsp;</a></span>DAC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00837">837</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4aa2a4ab86ce00c23035e5cee2e7fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">&#9670;&nbsp;</a></span>DAC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01024">1024</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga4aa2a4ab86ce00c23035e5cee2e7fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">&#9670;&nbsp;</a></span>DAC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01077">1077</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4aa2a4ab86ce00c23035e5cee2e7fc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">&#9670;&nbsp;</a></span>DAC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01105">1105</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaffb5ff8779fa698f3c7165a617d56e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb5ff8779fa698f3c7165a617d56e4f">&#9670;&nbsp;</a></span>DAC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC1&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga3383b83a296ce0a5386a0d94195e8a99">DAC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00836">836</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga92ec6d9ec2251fda7d4ce09748cd74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ec6d9ec2251fda7d4ce09748cd74b4">&#9670;&nbsp;</a></span>DBGMCU <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00860">860</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga92ec6d9ec2251fda7d4ce09748cd74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ec6d9ec2251fda7d4ce09748cd74b4">&#9670;&nbsp;</a></span>DBGMCU <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01075">1075</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga92ec6d9ec2251fda7d4ce09748cd74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ec6d9ec2251fda7d4ce09748cd74b4">&#9670;&nbsp;</a></span>DBGMCU <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01132">1132</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga92ec6d9ec2251fda7d4ce09748cd74b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92ec6d9ec2251fda7d4ce09748cd74b4">&#9670;&nbsp;</a></span>DBGMCU <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DBGMCU&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01159">1159</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga049d9f61cb078d642e68f3c22bb6d90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049d9f61cb078d642e68f3c22bb6d90c">&#9670;&nbsp;</a></span>DCMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DCMI&#160;&#160;&#160;((<a class="el" href="struct_d_c_m_i___type_def.html">DCMI_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga55b794507e021135486de57129a2505c">DCMI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01152">1152</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gacc16d2a5937f7585320a98f7f6b578f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc16d2a5937f7585320a98f7f6b578f9">&#9670;&nbsp;</a></span>DMA1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00861">861</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gacc16d2a5937f7585320a98f7f6b578f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc16d2a5937f7585320a98f7f6b578f9">&#9670;&nbsp;</a></span>DMA1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01039">1039</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gacc16d2a5937f7585320a98f7f6b578f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc16d2a5937f7585320a98f7f6b578f9">&#9670;&nbsp;</a></span>DMA1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01105">1105</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gacc16d2a5937f7585320a98f7f6b578f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc16d2a5937f7585320a98f7f6b578f9">&#9670;&nbsp;</a></span>DMA1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01133">1133</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac83c5be824be1c02716e2522e80ddf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83c5be824be1c02716e2522e80ddf7a">&#9670;&nbsp;</a></span>DMA1_Channel1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00862">862</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac83c5be824be1c02716e2522e80ddf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83c5be824be1c02716e2522e80ddf7a">&#9670;&nbsp;</a></span>DMA1_Channel1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01040">1040</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga23d7631dd10c645e06971b2543ba2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d7631dd10c645e06971b2543ba2949">&#9670;&nbsp;</a></span>DMA1_Channel2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00863">863</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga23d7631dd10c645e06971b2543ba2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23d7631dd10c645e06971b2543ba2949">&#9670;&nbsp;</a></span>DMA1_Channel2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01041">1041</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gacf7b6093a37b306d7f1f50b2f200f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7b6093a37b306d7f1f50b2f200f0d0">&#9670;&nbsp;</a></span>DMA1_Channel3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00864">864</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gacf7b6093a37b306d7f1f50b2f200f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7b6093a37b306d7f1f50b2f200f0d0">&#9670;&nbsp;</a></span>DMA1_Channel3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01042">1042</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad2c42743316bf64da557130061b1f56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2c42743316bf64da557130061b1f56a">&#9670;&nbsp;</a></span>DMA1_Channel4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00865">865</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad2c42743316bf64da557130061b1f56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2c42743316bf64da557130061b1f56a">&#9670;&nbsp;</a></span>DMA1_Channel4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01043">1043</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga06ff98ddef3c962795d2e2444004abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ff98ddef3c962795d2e2444004abff">&#9670;&nbsp;</a></span>DMA1_Channel5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00866">866</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga06ff98ddef3c962795d2e2444004abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06ff98ddef3c962795d2e2444004abff">&#9670;&nbsp;</a></span>DMA1_Channel5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01044">1044</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac013c4376e4797831b5ddd2a09519df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac013c4376e4797831b5ddd2a09519df8">&#9670;&nbsp;</a></span>DMA1_Channel6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00867">867</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac013c4376e4797831b5ddd2a09519df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac013c4376e4797831b5ddd2a09519df8">&#9670;&nbsp;</a></span>DMA1_Channel6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01045">1045</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga4f9c23b3d1add93ed206b5c9afa5cda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9c23b3d1add93ed206b5c9afa5cda3">&#9670;&nbsp;</a></span>DMA1_Channel7 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00868">868</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga4f9c23b3d1add93ed206b5c9afa5cda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9c23b3d1add93ed206b5c9afa5cda3">&#9670;&nbsp;</a></span>DMA1_Channel7 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01046">1046</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga61247dd5d594289c404dd8774202dfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61247dd5d594289c404dd8774202dfd8">&#9670;&nbsp;</a></span>DMA1_Stream0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream0&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01106">1106</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga61247dd5d594289c404dd8774202dfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61247dd5d594289c404dd8774202dfd8">&#9670;&nbsp;</a></span>DMA1_Stream0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream0&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01134">1134</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf7d82f110f19982d483eebc465d222b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d82f110f19982d483eebc465d222b2">&#9670;&nbsp;</a></span>DMA1_Stream1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01107">1107</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf7d82f110f19982d483eebc465d222b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d82f110f19982d483eebc465d222b2">&#9670;&nbsp;</a></span>DMA1_Stream1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01135">1135</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad0e2140b8eeec3594035f1a7bf2a7250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e2140b8eeec3594035f1a7bf2a7250">&#9670;&nbsp;</a></span>DMA1_Stream2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01108">1108</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad0e2140b8eeec3594035f1a7bf2a7250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0e2140b8eeec3594035f1a7bf2a7250">&#9670;&nbsp;</a></span>DMA1_Stream2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01136">1136</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga96ac1af7a92469fe86a9fbdec091f25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ac1af7a92469fe86a9fbdec091f25d">&#9670;&nbsp;</a></span>DMA1_Stream3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01109">1109</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga96ac1af7a92469fe86a9fbdec091f25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96ac1af7a92469fe86a9fbdec091f25d">&#9670;&nbsp;</a></span>DMA1_Stream3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01137">1137</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga87df45f4b82e0b3a8c1b17f1a77aecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87df45f4b82e0b3a8c1b17f1a77aecdb">&#9670;&nbsp;</a></span>DMA1_Stream4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01110">1110</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga87df45f4b82e0b3a8c1b17f1a77aecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87df45f4b82e0b3a8c1b17f1a77aecdb">&#9670;&nbsp;</a></span>DMA1_Stream4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01138">1138</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac3abc20f80e25c19b02104ad34eae652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3abc20f80e25c19b02104ad34eae652">&#9670;&nbsp;</a></span>DMA1_Stream5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01111">1111</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac3abc20f80e25c19b02104ad34eae652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3abc20f80e25c19b02104ad34eae652">&#9670;&nbsp;</a></span>DMA1_Stream5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01139">1139</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac95127480470900755953f1cfe68567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95127480470900755953f1cfe68567d">&#9670;&nbsp;</a></span>DMA1_Stream6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01112">1112</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac95127480470900755953f1cfe68567d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95127480470900755953f1cfe68567d">&#9670;&nbsp;</a></span>DMA1_Stream6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01140">1140</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">&#9670;&nbsp;</a></span>DMA1_Stream7 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01113">1113</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">&#9670;&nbsp;</a></span>DMA1_Stream7 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Stream7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01141">1141</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga506520140eec1708bc7570c49bdf972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506520140eec1708bc7570c49bdf972d">&#9670;&nbsp;</a></span>DMA2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00869">869</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga506520140eec1708bc7570c49bdf972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506520140eec1708bc7570c49bdf972d">&#9670;&nbsp;</a></span>DMA2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01048">1048</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga506520140eec1708bc7570c49bdf972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506520140eec1708bc7570c49bdf972d">&#9670;&nbsp;</a></span>DMA2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01114">1114</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga506520140eec1708bc7570c49bdf972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506520140eec1708bc7570c49bdf972d">&#9670;&nbsp;</a></span>DMA2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01142">1142</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad86c75e1ff89e03e15570f47962865c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad86c75e1ff89e03e15570f47962865c8">&#9670;&nbsp;</a></span>DMA2_Channel1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00870">870</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad86c75e1ff89e03e15570f47962865c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad86c75e1ff89e03e15570f47962865c8">&#9670;&nbsp;</a></span>DMA2_Channel1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01049">1049</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga316024020799373b9d8e35c316c74f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316024020799373b9d8e35c316c74f24">&#9670;&nbsp;</a></span>DMA2_Channel2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00871">871</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga316024020799373b9d8e35c316c74f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga316024020799373b9d8e35c316c74f24">&#9670;&nbsp;</a></span>DMA2_Channel2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01050">1050</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga6dca52a79587e0ca9a5d669048b4c7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dca52a79587e0ca9a5d669048b4c7eb">&#9670;&nbsp;</a></span>DMA2_Channel3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00872">872</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga6dca52a79587e0ca9a5d669048b4c7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dca52a79587e0ca9a5d669048b4c7eb">&#9670;&nbsp;</a></span>DMA2_Channel3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01051">1051</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga612b396657695191ad740b0b59bc9f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga612b396657695191ad740b0b59bc9f12">&#9670;&nbsp;</a></span>DMA2_Channel4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00873">873</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga612b396657695191ad740b0b59bc9f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga612b396657695191ad740b0b59bc9f12">&#9670;&nbsp;</a></span>DMA2_Channel4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01052">1052</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga521c13b7d0f82a6897d47995da392750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521c13b7d0f82a6897d47995da392750">&#9670;&nbsp;</a></span>DMA2_Channel5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00874">874</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga521c13b7d0f82a6897d47995da392750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga521c13b7d0f82a6897d47995da392750">&#9670;&nbsp;</a></span>DMA2_Channel5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01053">1053</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3a2efe5fd7a7a79be3b08a1670bbd016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2efe5fd7a7a79be3b08a1670bbd016">&#9670;&nbsp;</a></span>DMA2_Stream0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream0&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01115">1115</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3a2efe5fd7a7a79be3b08a1670bbd016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2efe5fd7a7a79be3b08a1670bbd016">&#9670;&nbsp;</a></span>DMA2_Stream0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream0&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01143">1143</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae96f15d34d3c41c16fce69bc2878151a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae96f15d34d3c41c16fce69bc2878151a">&#9670;&nbsp;</a></span>DMA2_Stream1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01116">1116</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gae96f15d34d3c41c16fce69bc2878151a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae96f15d34d3c41c16fce69bc2878151a">&#9670;&nbsp;</a></span>DMA2_Stream1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01144">1144</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga71bb410664b861ff0520f08976e24ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71bb410664b861ff0520f08976e24ee1">&#9670;&nbsp;</a></span>DMA2_Stream2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01117">1117</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga71bb410664b861ff0520f08976e24ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71bb410664b861ff0520f08976e24ee1">&#9670;&nbsp;</a></span>DMA2_Stream2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01145">1145</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaa6ead6a5ca6b8df70b5505aaeec6fd2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">&#9670;&nbsp;</a></span>DMA2_Stream3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01118">1118</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaa6ead6a5ca6b8df70b5505aaeec6fd2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">&#9670;&nbsp;</a></span>DMA2_Stream3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01146">1146</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae32674772021620800275dd3b6d62c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32674772021620800275dd3b6d62c2f">&#9670;&nbsp;</a></span>DMA2_Stream4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01119">1119</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gae32674772021620800275dd3b6d62c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32674772021620800275dd3b6d62c2f">&#9670;&nbsp;</a></span>DMA2_Stream4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01147">1147</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac40f58718761251875b5a897287efd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40f58718761251875b5a897287efd83">&#9670;&nbsp;</a></span>DMA2_Stream5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01120">1120</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac40f58718761251875b5a897287efd83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40f58718761251875b5a897287efd83">&#9670;&nbsp;</a></span>DMA2_Stream5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01148">1148</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga11a00b283e0911cd427e277e5a314ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a00b283e0911cd427e277e5a314ccc">&#9670;&nbsp;</a></span>DMA2_Stream6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01121">1121</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga11a00b283e0911cd427e277e5a314ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a00b283e0911cd427e277e5a314ccc">&#9670;&nbsp;</a></span>DMA2_Stream6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01149">1149</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gacc135dbca0eca67d5aa0abc555f053ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc135dbca0eca67d5aa0abc555f053ce">&#9670;&nbsp;</a></span>DMA2_Stream7 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01122">1122</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gacc135dbca0eca67d5aa0abc555f053ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc135dbca0eca67d5aa0abc555f053ce">&#9670;&nbsp;</a></span>DMA2_Stream7 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Stream7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01150">1150</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3a3f60de4318afbd0b3318e7a416aadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a3f60de4318afbd0b3318e7a416aadc">&#9670;&nbsp;</a></span>ETH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ETH&#160;&#160;&#160;((<a class="el" href="struct_e_t_h___type_def.html">ETH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01151">1151</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9189e770cd9b63dadd36683eb9843cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9189e770cd9b63dadd36683eb9843cac">&#9670;&nbsp;</a></span>EXTI <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00852">852</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9189e770cd9b63dadd36683eb9843cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9189e770cd9b63dadd36683eb9843cac">&#9670;&nbsp;</a></span>EXTI <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01029">1029</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga9189e770cd9b63dadd36683eb9843cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9189e770cd9b63dadd36683eb9843cac">&#9670;&nbsp;</a></span>EXTI <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01089">1089</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9189e770cd9b63dadd36683eb9843cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9189e770cd9b63dadd36683eb9843cac">&#9670;&nbsp;</a></span>EXTI <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01117">1117</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844ea28ba1e0a5a0e497f16b61ea306b">&#9670;&nbsp;</a></span>FLASH <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00876">876</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844ea28ba1e0a5a0e497f16b61ea306b">&#9670;&nbsp;</a></span>FLASH <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01067">1067</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844ea28ba1e0a5a0e497f16b61ea306b">&#9670;&nbsp;</a></span>FLASH <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01104">1104</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga844ea28ba1e0a5a0e497f16b61ea306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844ea28ba1e0a5a0e497f16b61ea306b">&#9670;&nbsp;</a></span>FLASH <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01132">1132</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2a759bad07fe730c99f9e1490e646220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a759bad07fe730c99f9e1490e646220">&#9670;&nbsp;</a></span>FSMC_Bank1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01072">1072</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga2a759bad07fe730c99f9e1490e646220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a759bad07fe730c99f9e1490e646220">&#9670;&nbsp;</a></span>FSMC_Bank1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01127">1127</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2a759bad07fe730c99f9e1490e646220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a759bad07fe730c99f9e1490e646220">&#9670;&nbsp;</a></span>FSMC_Bank1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2">FSMC_Bank1_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01154">1154</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga422986101f42a8811ae89ac69deb2759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422986101f42a8811ae89ac69deb2759">&#9670;&nbsp;</a></span>FSMC_Bank1E <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01073">1073</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga422986101f42a8811ae89ac69deb2759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422986101f42a8811ae89ac69deb2759">&#9670;&nbsp;</a></span>FSMC_Bank1E <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01128">1128</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga422986101f42a8811ae89ac69deb2759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga422986101f42a8811ae89ac69deb2759">&#9670;&nbsp;</a></span>FSMC_Bank1E <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank1E&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2">FSMC_Bank1E_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01155">1155</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga37d7365ac249959b103d7b91d74e776d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d7365ac249959b103d7b91d74e776d">&#9670;&nbsp;</a></span>FSMC_Bank2_3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank2_3&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01129">1129</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga37d7365ac249959b103d7b91d74e776d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d7365ac249959b103d7b91d74e776d">&#9670;&nbsp;</a></span>FSMC_Bank2_3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank2_3&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga851707a200f63e03c336073706fdce1d">FSMC_Bank2_3_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01156">1156</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5aa00e4ac522693c6a21bc23ef5a96df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa00e4ac522693c6a21bc23ef5a96df">&#9670;&nbsp;</a></span>FSMC_Bank4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank4&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01130">1130</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5aa00e4ac522693c6a21bc23ef5a96df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aa00e4ac522693c6a21bc23ef5a96df">&#9670;&nbsp;</a></span>FSMC_Bank4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSMC_Bank4&#160;&#160;&#160;((<a class="el" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaf9e5417133160b0bdd0498d982acec19">FSMC_Bank4_R_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01157">1157</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00880">880</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01058">1058</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01093">1093</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac485358099728ddae050db37924dd6b7">&#9670;&nbsp;</a></span>GPIOA <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01121">1121</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00881">881</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01059">1059</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01094">1094</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b66ac73be4c836db878a42e1fea3cd">&#9670;&nbsp;</a></span>GPIOB <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01122">1122</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00882">882</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01060">1060</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01095">1095</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca03332d620196ba943bc2346eaa08">&#9670;&nbsp;</a></span>GPIOC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01123">1123</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00883">883</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01061">1061</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01096">1096</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7580b1a929ea9df59725ba9c18eba6ac">&#9670;&nbsp;</a></span>GPIOD <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01124">1124</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00884">884</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01097">1097</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&nbsp;</a></span>GPIOE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01125">1125</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga43c3022dede7c9db7a58d3c3409dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c3022dede7c9db7a58d3c3409dbc8d">&#9670;&nbsp;</a></span>GPIOF <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00885">885</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga43c3022dede7c9db7a58d3c3409dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c3022dede7c9db7a58d3c3409dbc8d">&#9670;&nbsp;</a></span>GPIOF <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01064">1064</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga43c3022dede7c9db7a58d3c3409dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c3022dede7c9db7a58d3c3409dbc8d">&#9670;&nbsp;</a></span>GPIOF <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01098">1098</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga43c3022dede7c9db7a58d3c3409dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43c3022dede7c9db7a58d3c3409dbc8d">&#9670;&nbsp;</a></span>GPIOF <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01126">1126</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga02a2a23a32f9b02166a8c64012842414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a2a23a32f9b02166a8c64012842414">&#9670;&nbsp;</a></span>GPIOG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01065">1065</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga02a2a23a32f9b02166a8c64012842414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a2a23a32f9b02166a8c64012842414">&#9670;&nbsp;</a></span>GPIOG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01099">1099</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga02a2a23a32f9b02166a8c64012842414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02a2a23a32f9b02166a8c64012842414">&#9670;&nbsp;</a></span>GPIOG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01127">1127</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gadeacbb43ae86c879945afe98c679b285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeacbb43ae86c879945afe98c679b285">&#9670;&nbsp;</a></span>GPIOH <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01063">1063</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gadeacbb43ae86c879945afe98c679b285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeacbb43ae86c879945afe98c679b285">&#9670;&nbsp;</a></span>GPIOH <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01100">1100</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gadeacbb43ae86c879945afe98c679b285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadeacbb43ae86c879945afe98c679b285">&#9670;&nbsp;</a></span>GPIOH <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01128">1128</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad15f13545ecdbbabfccf43d5997e5ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad15f13545ecdbbabfccf43d5997e5ade">&#9670;&nbsp;</a></span>GPIOI <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOI&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01101">1101</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad15f13545ecdbbabfccf43d5997e5ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad15f13545ecdbbabfccf43d5997e5ade">&#9670;&nbsp;</a></span>GPIOI <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOI&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d">GPIOI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01129">1129</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gadaa91b3ffa39a1d5ca77de7323fab018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa91b3ffa39a1d5ca77de7323fab018">&#9670;&nbsp;</a></span>HW_HASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_HASH&#160;&#160;&#160;((<a class="el" href="struct_h_a_s_h___type_def.html">HASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga398d121ca28c3f0f90a140b62184e242">HASH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01124">1124</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga4e3dedcb38b66d1a197d81937e029828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e3dedcb38b66d1a197d81937e029828">&#9670;&nbsp;</a></span>HW_HASH_DIGEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_HASH_DIGEST&#160;&#160;&#160;((<a class="el" href="struct_h_a_s_h___d_i_g_e_s_t___type_def.html">HASH_DIGEST_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga41efdf0e6db11dad3003d01882ee8bcb">HASH_DIGEST_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01125">1125</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00832">832</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01021">1021</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01071">1071</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01099">1099</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gafa60ac20c1921ef1002083bb3e1f5d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa60ac20c1921ef1002083bb3e1f5d16">&#9670;&nbsp;</a></span>I2C2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00833">833</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gafa60ac20c1921ef1002083bb3e1f5d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa60ac20c1921ef1002083bb3e1f5d16">&#9670;&nbsp;</a></span>I2C2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01022">1022</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gafa60ac20c1921ef1002083bb3e1f5d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa60ac20c1921ef1002083bb3e1f5d16">&#9670;&nbsp;</a></span>I2C2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01072">1072</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gafa60ac20c1921ef1002083bb3e1f5d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa60ac20c1921ef1002083bb3e1f5d16">&#9670;&nbsp;</a></span>I2C2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01100">1100</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga1489b37ed2bca9d9c659119590583bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1489b37ed2bca9d9c659119590583bda">&#9670;&nbsp;</a></span>I2C3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C3&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01073">1073</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga1489b37ed2bca9d9c659119590583bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1489b37ed2bca9d9c659119590583bda">&#9670;&nbsp;</a></span>I2C3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C3&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01101">1101</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9efe6de71871a01dd38abcb229f30c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9efe6de71871a01dd38abcb229f30c02">&#9670;&nbsp;</a></span>I2S2ext <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00824">824</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9efe6de71871a01dd38abcb229f30c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9efe6de71871a01dd38abcb229f30c02">&#9670;&nbsp;</a></span>I2S2ext <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01063">1063</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9efe6de71871a01dd38abcb229f30c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9efe6de71871a01dd38abcb229f30c02">&#9670;&nbsp;</a></span>I2S2ext <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S2ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01091">1091</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga15b3a03302ed53911099c5216da0b1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b3a03302ed53911099c5216da0b1cf">&#9670;&nbsp;</a></span>I2S3ext <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00827">827</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga15b3a03302ed53911099c5216da0b1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b3a03302ed53911099c5216da0b1cf">&#9670;&nbsp;</a></span>I2S3ext <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01066">1066</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga15b3a03302ed53911099c5216da0b1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15b3a03302ed53911099c5216da0b1cf">&#9670;&nbsp;</a></span>I2S3ext <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S3ext&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01094">1094</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad16b79dd94ee85d261d08a8ee94187e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16b79dd94ee85d261d08a8ee94187e7">&#9670;&nbsp;</a></span>IWDG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00823">823</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad16b79dd94ee85d261d08a8ee94187e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16b79dd94ee85d261d08a8ee94187e7">&#9670;&nbsp;</a></span>IWDG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01014">1014</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad16b79dd94ee85d261d08a8ee94187e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16b79dd94ee85d261d08a8ee94187e7">&#9670;&nbsp;</a></span>IWDG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01062">1062</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad16b79dd94ee85d261d08a8ee94187e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad16b79dd94ee85d261d08a8ee94187e7">&#9670;&nbsp;</a></span>IWDG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01090">1090</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gabf2d80992dcfabfd1668184c3dff2733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2d80992dcfabfd1668184c3dff2733">&#9670;&nbsp;</a></span>LCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD&#160;&#160;&#160;((<a class="el" href="struct_l_c_d___type_def.html">LCD_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga017749aad23300240ef5ac4c3d5ca750">LCD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01011">1011</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad2d5f875cdc6d696735f20fa23a895c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d5f875cdc6d696735f20fa23a895c3">&#9670;&nbsp;</a></span>OB <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00877">877</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad2d5f875cdc6d696735f20fa23a895c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2d5f875cdc6d696735f20fa23a895c3">&#9670;&nbsp;</a></span>OB <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OB&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01068">1068</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaaa993d5a85ac85c8abbd13e31d504bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa993d5a85ac85c8abbd13e31d504bb6">&#9670;&nbsp;</a></span>OPAMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00851">851</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaaa993d5a85ac85c8abbd13e31d504bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa993d5a85ac85c8abbd13e31d504bb6">&#9670;&nbsp;</a></span>OPAMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">OPAMP_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01027">1027</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf0025add8d004b4f4bf6eaeedd55c488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0025add8d004b4f4bf6eaeedd55c488">&#9670;&nbsp;</a></span>OPAMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP1&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">OPAMP1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00847">847</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gabc11c296d6d15ca861b6378bc056848e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc11c296d6d15ca861b6378bc056848e">&#9670;&nbsp;</a></span>OPAMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP2&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385">OPAMP2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00848">848</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga50369700b1093ec17ad8d1835223b1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50369700b1093ec17ad8d1835223b1e0">&#9670;&nbsp;</a></span>OPAMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP3&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga77e696ac4313332e724ecc04d09faccd">OPAMP3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00849">849</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga0cb5be089dc74713b56c227dd2f57968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cb5be089dc74713b56c227dd2f57968">&#9670;&nbsp;</a></span>OPAMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPAMP4&#160;&#160;&#160;((<a class="el" href="struct_o_p_a_m_p___type_def.html">OPAMP_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gae84a568278e926cb8fab78b2c3cc1ba1">OPAMP4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00850">850</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga04651c526497822a859942b928e57f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04651c526497822a859942b928e57f8e">&#9670;&nbsp;</a></span>PWR <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00835">835</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga04651c526497822a859942b928e57f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04651c526497822a859942b928e57f8e">&#9670;&nbsp;</a></span>PWR <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01023">1023</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga04651c526497822a859942b928e57f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04651c526497822a859942b928e57f8e">&#9670;&nbsp;</a></span>PWR <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01076">1076</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga04651c526497822a859942b928e57f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04651c526497822a859942b928e57f8e">&#9670;&nbsp;</a></span>PWR <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWR&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01104">1104</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&nbsp;</a></span>RCC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00875">875</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&nbsp;</a></span>RCC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01055">1055</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&nbsp;</a></span>RCC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01103">1103</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74944438a086975793d26ae48d5882d4">&#9670;&nbsp;</a></span>RCC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01131">1131</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga7e71def3baefc10ec36f1dd48da4050e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e71def3baefc10ec36f1dd48da4050e">&#9670;&nbsp;</a></span>RI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI&#160;&#160;&#160;((<a class="el" href="struct_r_i___type_def.html">RI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8fdc749e6f184b3cd9b01f179af62e4c">RI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01026">1026</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5b0885b8b55bbc13691092b704d9309f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0885b8b55bbc13691092b704d9309f">&#9670;&nbsp;</a></span>RNG <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01126">1126</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5b0885b8b55bbc13691092b704d9309f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0885b8b55bbc13691092b704d9309f">&#9670;&nbsp;</a></span>RNG <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RNG&#160;&#160;&#160;((<a class="el" href="struct_r_n_g___type_def.html">RNG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__registers__structures.html#gab92662976cfe62457141e5b4f83d541c">RNG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01153">1153</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00821">821</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01012">1012</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01060">1060</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01088">1088</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga8149aa2760fffac16bc75216d5fd9331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8149aa2760fffac16bc75216d5fd9331">&#9670;&nbsp;</a></span>SDIO <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01033">1033</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga8149aa2760fffac16bc75216d5fd9331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8149aa2760fffac16bc75216d5fd9331">&#9670;&nbsp;</a></span>SDIO <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01086">1086</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga8149aa2760fffac16bc75216d5fd9331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8149aa2760fffac16bc75216d5fd9331">&#9670;&nbsp;</a></span>SDIO <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDIO&#160;&#160;&#160;((<a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01114">1114</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00854">854</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01037">1037</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01087">1087</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01115">1115</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00825">825</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01015">1015</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01064">1064</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf2c3d8ce359dcfbb2261e07ed42af72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2c3d8ce359dcfbb2261e07ed42af72b">&#9670;&nbsp;</a></span>SPI2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01092">1092</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gab2339cbf25502bf562b19208b1b257fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2339cbf25502bf562b19208b1b257fc">&#9670;&nbsp;</a></span>SPI3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00826">826</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gab2339cbf25502bf562b19208b1b257fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2339cbf25502bf562b19208b1b257fc">&#9670;&nbsp;</a></span>SPI3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01016">1016</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gab2339cbf25502bf562b19208b1b257fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2339cbf25502bf562b19208b1b257fc">&#9670;&nbsp;</a></span>SPI3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01065">1065</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gab2339cbf25502bf562b19208b1b257fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2339cbf25502bf562b19208b1b257fc">&#9670;&nbsp;</a></span>SPI3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01093">1093</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga3c833fe1c486cb62250ccbca32899cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c833fe1c486cb62250ccbca32899cb8">&#9670;&nbsp;</a></span>SYSCFG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00838">838</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga3c833fe1c486cb62250ccbca32899cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c833fe1c486cb62250ccbca32899cb8">&#9670;&nbsp;</a></span>SYSCFG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01028">1028</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3c833fe1c486cb62250ccbca32899cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c833fe1c486cb62250ccbca32899cb8">&#9670;&nbsp;</a></span>SYSCFG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01088">1088</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3c833fe1c486cb62250ccbca32899cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c833fe1c486cb62250ccbca32899cb8">&#9670;&nbsp;</a></span>SYSCFG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01116">1116</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2e87451fea8dc9380056d3cfc5ed81fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e87451fea8dc9380056d3cfc5ed81fb">&#9670;&nbsp;</a></span>TIM1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00853">853</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga2e87451fea8dc9380056d3cfc5ed81fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e87451fea8dc9380056d3cfc5ed81fb">&#9670;&nbsp;</a></span>TIM1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01078">1078</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2e87451fea8dc9380056d3cfc5ed81fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e87451fea8dc9380056d3cfc5ed81fb">&#9670;&nbsp;</a></span>TIM1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM1&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01106">1106</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga46b2ad3f5f506f0f8df0d2ec3e767267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b2ad3f5f506f0f8df0d2ec3e767267">&#9670;&nbsp;</a></span>TIM10 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01035">1035</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga46b2ad3f5f506f0f8df0d2ec3e767267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b2ad3f5f506f0f8df0d2ec3e767267">&#9670;&nbsp;</a></span>TIM10 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01091">1091</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga46b2ad3f5f506f0f8df0d2ec3e767267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b2ad3f5f506f0f8df0d2ec3e767267">&#9670;&nbsp;</a></span>TIM10 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM10&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01119">1119</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gacfd11ef966c7165f57e2cebe0abc71ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd11ef966c7165f57e2cebe0abc71ad">&#9670;&nbsp;</a></span>TIM11 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01036">1036</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gacfd11ef966c7165f57e2cebe0abc71ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd11ef966c7165f57e2cebe0abc71ad">&#9670;&nbsp;</a></span>TIM11 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01092">1092</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gacfd11ef966c7165f57e2cebe0abc71ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd11ef966c7165f57e2cebe0abc71ad">&#9670;&nbsp;</a></span>TIM11 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM11&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01120">1120</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2397f8a0f8e7aa10cf8e8c049e431e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2397f8a0f8e7aa10cf8e8c049e431e53">&#9670;&nbsp;</a></span>TIM12 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM12&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01057">1057</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2397f8a0f8e7aa10cf8e8c049e431e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2397f8a0f8e7aa10cf8e8c049e431e53">&#9670;&nbsp;</a></span>TIM12 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM12&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd">TIM12_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01085">1085</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5a959a833074d59bf6cc7fb437c65b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a959a833074d59bf6cc7fb437c65b18">&#9670;&nbsp;</a></span>TIM13 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM13&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01058">1058</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5a959a833074d59bf6cc7fb437c65b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a959a833074d59bf6cc7fb437c65b18">&#9670;&nbsp;</a></span>TIM13 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM13&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590">TIM13_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01086">1086</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2dd30f46fad69dd73e1d8941a43daffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd30f46fad69dd73e1d8941a43daffe">&#9670;&nbsp;</a></span>TIM14 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01059">1059</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2dd30f46fad69dd73e1d8941a43daffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dd30f46fad69dd73e1d8941a43daffe">&#9670;&nbsp;</a></span>TIM14 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM14&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01087">1087</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga87e4b442041d1c03a6af113fbe04a182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e4b442041d1c03a6af113fbe04a182">&#9670;&nbsp;</a></span>TIM15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM15&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00857">857</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga73ec606e7dacf17e18c661e8ff8c7c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73ec606e7dacf17e18c661e8ff8c7c8d">&#9670;&nbsp;</a></span>TIM16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM16&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00858">858</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga65aea6c8b36439e44ad6cde0e6891aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65aea6c8b36439e44ad6cde0e6891aab">&#9670;&nbsp;</a></span>TIM17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM17&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00859">859</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga3cfac9f2e43673f790f8668d48b4b92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfac9f2e43673f790f8668d48b4b92b">&#9670;&nbsp;</a></span>TIM2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00816">816</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga3cfac9f2e43673f790f8668d48b4b92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfac9f2e43673f790f8668d48b4b92b">&#9670;&nbsp;</a></span>TIM2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01005">1005</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga3cfac9f2e43673f790f8668d48b4b92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfac9f2e43673f790f8668d48b4b92b">&#9670;&nbsp;</a></span>TIM2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01051">1051</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga3cfac9f2e43673f790f8668d48b4b92b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cfac9f2e43673f790f8668d48b4b92b">&#9670;&nbsp;</a></span>TIM2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01079">1079</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga61ee4c391385607d7af432b63905fcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ee4c391385607d7af432b63905fcc9">&#9670;&nbsp;</a></span>TIM3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00817">817</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga61ee4c391385607d7af432b63905fcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ee4c391385607d7af432b63905fcc9">&#9670;&nbsp;</a></span>TIM3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01006">1006</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga61ee4c391385607d7af432b63905fcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ee4c391385607d7af432b63905fcc9">&#9670;&nbsp;</a></span>TIM3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01052">1052</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga61ee4c391385607d7af432b63905fcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61ee4c391385607d7af432b63905fcc9">&#9670;&nbsp;</a></span>TIM3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01080">1080</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga91a09bad8bdc7a1cb3d85cf49c94c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">&#9670;&nbsp;</a></span>TIM4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00818">818</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga91a09bad8bdc7a1cb3d85cf49c94c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">&#9670;&nbsp;</a></span>TIM4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01007">1007</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga91a09bad8bdc7a1cb3d85cf49c94c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">&#9670;&nbsp;</a></span>TIM4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01053">1053</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga91a09bad8bdc7a1cb3d85cf49c94c8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">&#9670;&nbsp;</a></span>TIM4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01081">1081</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga5125ff6a23a2ed66e2e19bd196128c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5125ff6a23a2ed66e2e19bd196128c14">&#9670;&nbsp;</a></span>TIM5 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01008">1008</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga5125ff6a23a2ed66e2e19bd196128c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5125ff6a23a2ed66e2e19bd196128c14">&#9670;&nbsp;</a></span>TIM5 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01054">1054</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga5125ff6a23a2ed66e2e19bd196128c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5125ff6a23a2ed66e2e19bd196128c14">&#9670;&nbsp;</a></span>TIM5 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM5&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01082">1082</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gac7b4ed55f9201b498b38c962cca97314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b4ed55f9201b498b38c962cca97314">&#9670;&nbsp;</a></span>TIM6 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00819">819</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gac7b4ed55f9201b498b38c962cca97314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b4ed55f9201b498b38c962cca97314">&#9670;&nbsp;</a></span>TIM6 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01009">1009</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gac7b4ed55f9201b498b38c962cca97314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b4ed55f9201b498b38c962cca97314">&#9670;&nbsp;</a></span>TIM6 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01055">1055</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gac7b4ed55f9201b498b38c962cca97314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b4ed55f9201b498b38c962cca97314">&#9670;&nbsp;</a></span>TIM6 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM6&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01083">1083</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga49267c49946fd61db6af8b49bcf16394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49267c49946fd61db6af8b49bcf16394">&#9670;&nbsp;</a></span>TIM7 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00820">820</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga49267c49946fd61db6af8b49bcf16394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49267c49946fd61db6af8b49bcf16394">&#9670;&nbsp;</a></span>TIM7 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01010">1010</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga49267c49946fd61db6af8b49bcf16394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49267c49946fd61db6af8b49bcf16394">&#9670;&nbsp;</a></span>TIM7 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01056">1056</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga49267c49946fd61db6af8b49bcf16394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49267c49946fd61db6af8b49bcf16394">&#9670;&nbsp;</a></span>TIM7 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM7&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387">TIM7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01084">1084</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9a3660400b17735e91331f256095810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3660400b17735e91331f256095810e">&#9670;&nbsp;</a></span>TIM8 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00855">855</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9a3660400b17735e91331f256095810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3660400b17735e91331f256095810e">&#9670;&nbsp;</a></span>TIM8 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01079">1079</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9a3660400b17735e91331f256095810e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a3660400b17735e91331f256095810e">&#9670;&nbsp;</a></span>TIM8 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM8&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db">TIM8_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01107">1107</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf52b4b4c36110a0addfa98059f54a50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52b4b4c36110a0addfa98059f54a50e">&#9670;&nbsp;</a></span>TIM9 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01034">1034</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf52b4b4c36110a0addfa98059f54a50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52b4b4c36110a0addfa98059f54a50e">&#9670;&nbsp;</a></span>TIM9 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01090">1090</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf52b4b4c36110a0addfa98059f54a50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf52b4b4c36110a0addfa98059f54a50e">&#9670;&nbsp;</a></span>TIM9 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM9&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08">TIM9_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01118">1118</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga42ba4ed22c45ffcf7f1c3ede1c761894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42ba4ed22c45ffcf7f1c3ede1c761894">&#9670;&nbsp;</a></span>TSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSC&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00879">879</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00830">830</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01019">1019</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01069">1069</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga7c035f6f443c999fc043b2b7fb598800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c035f6f443c999fc043b2b7fb598800">&#9670;&nbsp;</a></span>UART4 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467">UART4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01097">1097</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00831">831</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01020">1020</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01070">1070</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9274e37cf5e8a174fc5dd627b98ec0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9274e37cf5e8a174fc5dd627b98ec0fe">&#9670;&nbsp;</a></span>UART5 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a">UART5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01098">1098</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga92871691058ff7ccffd7635930cb08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92871691058ff7ccffd7635930cb08da">&#9670;&nbsp;</a></span>USART1 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00856">856</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga92871691058ff7ccffd7635930cb08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92871691058ff7ccffd7635930cb08da">&#9670;&nbsp;</a></span>USART1 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01038">1038</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga92871691058ff7ccffd7635930cb08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92871691058ff7ccffd7635930cb08da">&#9670;&nbsp;</a></span>USART1 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01080">1080</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga92871691058ff7ccffd7635930cb08da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92871691058ff7ccffd7635930cb08da">&#9670;&nbsp;</a></span>USART1 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART1&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01108">1108</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="gaf114a9eab03ca08a6fb720e511595930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf114a9eab03ca08a6fb720e511595930">&#9670;&nbsp;</a></span>USART2 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00828">828</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="gaf114a9eab03ca08a6fb720e511595930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf114a9eab03ca08a6fb720e511595930">&#9670;&nbsp;</a></span>USART2 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01017">1017</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="gaf114a9eab03ca08a6fb720e511595930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf114a9eab03ca08a6fb720e511595930">&#9670;&nbsp;</a></span>USART2 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01067">1067</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="gaf114a9eab03ca08a6fb720e511595930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf114a9eab03ca08a6fb720e511595930">&#9670;&nbsp;</a></span>USART2 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART2&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01095">1095</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2350115553c1fe0a7bc14e6a7ec6a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2350115553c1fe0a7bc14e6a7ec6a225">&#9670;&nbsp;</a></span>USART3 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00829">829</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga2350115553c1fe0a7bc14e6a7ec6a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2350115553c1fe0a7bc14e6a7ec6a225">&#9670;&nbsp;</a></span>USART3 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01018">1018</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga2350115553c1fe0a7bc14e6a7ec6a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2350115553c1fe0a7bc14e6a7ec6a225">&#9670;&nbsp;</a></span>USART3 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01068">1068</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2350115553c1fe0a7bc14e6a7ec6a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2350115553c1fe0a7bc14e6a7ec6a225">&#9670;&nbsp;</a></span>USART3 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART3&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251">USART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01096">1096</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga2dab39a19ce3dd05fe360dcbb7b5dc84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dab39a19ce3dd05fe360dcbb7b5dc84">&#9670;&nbsp;</a></span>USART6 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01081">1081</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga2dab39a19ce3dd05fe360dcbb7b5dc84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dab39a19ce3dd05fe360dcbb7b5dc84">&#9670;&nbsp;</a></span>USART6 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART6&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01109">1109</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga779bf099075a999d1074357fccbd466b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga779bf099075a999d1074357fccbd466b">&#9670;&nbsp;</a></span>USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00892">892</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9ebb053ee138fb47cdfede0e3371123d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebb053ee138fb47cdfede0e3371123d">&#9670;&nbsp;</a></span>USB_OTG_FS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FS&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01134">1134</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9ebb053ee138fb47cdfede0e3371123d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebb053ee138fb47cdfede0e3371123d">&#9670;&nbsp;</a></span>USB_OTG_FS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_FS&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01161">1161</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga820f5f7cb0a7af72a2444a1903fd83bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820f5f7cb0a7af72a2444a1903fd83bc">&#9670;&nbsp;</a></span>USB_OTG_HS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HS&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01135">1135</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga820f5f7cb0a7af72a2444a1903fd83bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga820f5f7cb0a7af72a2444a1903fd83bc">&#9670;&nbsp;</a></span>USB_OTG_HS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_OTG_HS&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaa405d2ebfd7e9394237b6639f16a5409">USB_OTG_HS_PERIPH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01162">1162</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="ga9821fd01757986612ddb8982e2fe27f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9821fd01757986612ddb8982e2fe27f1">&#9670;&nbsp;</a></span>WWDG <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f303xc_8h_source.html#l00822">822</a> of file <a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a>.</p>

</div>
</div>
<a id="ga9821fd01757986612ddb8982e2fe27f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9821fd01757986612ddb8982e2fe27f1">&#9670;&nbsp;</a></span>WWDG <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32l1xx_8h_source.html#l01013">1013</a> of file <a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a>.</p>

</div>
</div>
<a id="ga9821fd01757986612ddb8982e2fe27f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9821fd01757986612ddb8982e2fe27f1">&#9670;&nbsp;</a></span>WWDG <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f415xx_8h_source.html#l01061">1061</a> of file <a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a>.</p>

</div>
</div>
<a id="ga9821fd01757986612ddb8982e2fe27f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9821fd01757986612ddb8982e2fe27f1">&#9670;&nbsp;</a></span>WWDG <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l01089">1089</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:14 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
