#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Dec  9 19:27:18 2025
# Process ID         : 22876
# Current directory  : D:/GANMIND/GANMIND/vivado_all/ganmind_all.runs/synth_1
# Command line       : vivado.exe -log gan_serial_axi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gan_serial_axi_wrapper.tcl
# Log file           : D:/GANMIND/GANMIND/vivado_all/ganmind_all.runs/synth_1/gan_serial_axi_wrapper.vds
# Journal file       : D:/GANMIND/GANMIND/vivado_all/ganmind_all.runs/synth_1\vivado.jou
# Running On         : DESKTOP-3S5LN80
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency      : 2592 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17095 MB
# Swap memory        : 20401 MB
# Total Virtual      : 37496 MB
# Available Virtual  : 7226 MB
#-----------------------------------------------------------
source gan_serial_axi_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 492.730 ; gain = 214.352
Command: read_checkpoint -auto_incremental -incremental D:/GANMIND/GANMIND/vivado_all/ganmind_all.srcs/utils_1/imports/synth_1/gan_serial_axi_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/GANMIND/GANMIND/vivado_all/ganmind_all.srcs/utils_1/imports/synth_1/gan_serial_axi_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 497.793 ; gain = 5.062
Command: synth_design -top gan_serial_axi_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1220.758 ; gain = 492.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'gan_done' is used before its declaration [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_axi_wrapper.v:238]
INFO: [Synth 8-6157] synthesizing module 'gan_serial_axi_wrapper' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_axi_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'gan_serial_top' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'pixel_serial_loader' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/pixel_serial_loader.v:26]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
INFO: [Synth 8-226] default block is never used [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/pixel_serial_loader.v:133]
INFO: [Synth 8-6155] done synthesizing module 'pixel_serial_loader' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/pixel_serial_loader.v:26]
INFO: [Synth 8-6157] synthesizing module 'frame_sampler' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/frame_sampler.v:14]
INFO: [Synth 8-6155] done synthesizing module 'frame_sampler' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/frame_sampler.v:14]
INFO: [Synth 8-6157] synthesizing module 'seed_lfsr_bank' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/generator/seed_lfsr_bank.v:13]
INFO: [Synth 8-6155] done synthesizing module 'seed_lfsr_bank' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/generator/seed_lfsr_bank.v:13]
INFO: [Synth 8-6157] synthesizing module 'generator_pipeline' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/generator/generator_pipeline.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized0' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized0' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized1' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized1' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'layer1_generator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_generator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/layer1_gen_weights.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_generator.v:43]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/layer1_gen_bias.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_generator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'layer1_generator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_generator.v:8]
INFO: [Synth 8-6157] synthesizing module 'layer2_generator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_generator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer2_Weights_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_generator.v:43]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer2_Biases_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_generator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'layer2_generator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_generator.v:8]
INFO: [Synth 8-6157] synthesizing module 'layer3_generator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_generator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer3_Weights_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_generator.v:43]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Generator_Layer3_Biases_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_generator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'layer3_generator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_generator.v:8]
INFO: [Synth 8-6155] done synthesizing module 'generator_pipeline' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/generator/generator_pipeline.v:38]
INFO: [Synth 8-6157] synthesizing module 'vector_sigmoid' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_sigmoid.v:24]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_approx' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/sigmoid_approx.v:13]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter Q_FRAC bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_approx' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/sigmoid_approx.v:13]
INFO: [Synth 8-6155] done synthesizing module 'vector_sigmoid' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_sigmoid.v:24]
INFO: [Synth 8-6157] synthesizing module 'vector_expander' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_expander.v:14]
INFO: [Synth 8-6155] done synthesizing module 'vector_expander' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_expander.v:14]
INFO: [Synth 8-6157] synthesizing module 'vector_upsampler' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_upsampler.v:16]
INFO: [Synth 8-6155] done synthesizing module 'vector_upsampler' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/vector_upsampler.v:16]
INFO: [Synth 8-6157] synthesizing module 'discriminator_pipeline' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/discriminator/discriminator_pipeline.v:37]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized2' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized2' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo__parameterized3' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo__parameterized3' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/fifo/sync_fifo.v:9]
INFO: [Synth 8-6157] synthesizing module 'layer1_discriminator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_discriminator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Weights_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_discriminator.v:43]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer1_Biases_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_discriminator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'layer1_discriminator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_discriminator.v:8]
INFO: [Synth 8-6157] synthesizing module 'layer2_discriminator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_discriminator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Weights_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_discriminator.v:43]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer2_Biases_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_discriminator.v:44]
INFO: [Synth 8-6155] done synthesizing module 'layer2_discriminator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_discriminator.v:8]
INFO: [Synth 8-6157] synthesizing module 'layer3_discriminator' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_discriminator.v:8]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Weights_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_discriminator.v:29]
INFO: [Synth 8-3876] $readmem data file 'D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/hex_data/Discriminator_Layer3_Biases_All.hex' is read successfully [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_discriminator.v:30]
INFO: [Synth 8-6157] synthesizing module 'pipelined_mac' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_mac' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer3_discriminator' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_discriminator.v:8]
INFO: [Synth 8-6155] done synthesizing module 'discriminator_pipeline' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/discriminator/discriminator_pipeline.v:37]
INFO: [Synth 8-226] default block is never used [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_top.v:509]
INFO: [Synth 8-6155] done synthesizing module 'gan_serial_top' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_top.v:63]
INFO: [Synth 8-6155] done synthesizing module 'gan_serial_axi_wrapper' (0#1) [D:/GANMIND/GANMIND/Willthon/GANMIND/src/top/gan_serial_axi_wrapper.v:27]
WARNING: [Synth 8-7137] Register mem_reg in module sync_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element tmp_rem_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/frame_sampler.v:82]
WARNING: [Synth 8-6014] Unused sequential element tmp_src_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/interfaces/frame_sampler.v:83]
WARNING: [Synth 8-7137] Register mem_reg in module sync_fifo__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-7137] Register mem_reg in module sync_fifo__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element mac_result_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_generator.v:102]
WARNING: [Synth 8-6014] Unused sequential element mac_result_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_generator.v:93]
WARNING: [Synth 8-6014] Unused sequential element mac_result_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer3_generator.v:93]
WARNING: [Synth 8-7137] Register mem_reg in module sync_fifo__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-7137] Register mem_reg in module sync_fifo__parameterized3 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element mac_result_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer1_discriminator.v:93]
WARNING: [Synth 8-6014] Unused sequential element mac_result_reg was removed.  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/layer2_discriminator.v:96]
WARNING: [Synth 8-7137] Register ra_reg[0] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[1] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[2] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[3] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[4] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[5] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[6] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[7] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[8] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[9] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[10] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[11] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[12] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[13] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[14] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[15] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[16] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[17] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[18] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[19] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[20] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[21] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[22] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[23] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[24] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[25] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[26] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[27] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[28] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[29] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[30] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register ra_reg[31] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[0] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[1] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[2] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[3] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[4] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[5] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[6] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[7] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[8] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[9] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[10] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[11] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[12] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[13] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[14] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[15] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[16] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[17] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[18] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[19] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[20] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[21] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[22] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[23] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[24] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[25] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[26] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[27] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[28] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[29] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[30] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register rb_reg[31] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
WARNING: [Synth 8-7137] Register p_reg[0] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[1] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[2] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[3] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[4] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[5] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[6] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[7] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[8] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[9] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[10] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[11] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[12] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[13] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[14] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[15] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[16] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[17] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[18] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[19] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[20] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[21] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[22] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[23] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[24] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[25] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[26] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[27] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[28] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[29] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
WARNING: [Synth 8-7137] Register p_reg[30] in module pipelined_mac has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:95]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1802.301 ; gain = 1074.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1802.301 ; gain = 1074.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1802.301 ; gain = 1074.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GANMIND/GANMIND/vivado_all/gan_mind.xdc]
Finished Parsing XDC File [D:/GANMIND/GANMIND/vivado_all/gan_mind.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2782.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2826.488 ; gain = 44.254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:33 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:28 ; elapsed = 00:01:40 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pixel_serial_loader'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'generator_pipeline'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'discriminator_pipeline'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 COLLECT |                               00 |                               00
                LOAD_REQ |                               01 |                               01
                LOAD_CAP |                               10 |                               10
                   READY |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pixel_serial_loader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                    LOAD |                          0000010 |                              001
                      L1 |                          0000100 |                              010
                      L2 |                          0001000 |                              011
                      L3 |                          0010000 |                              100
                  OUTPUT |                          0100000 |                              101
                     FIN |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'generator_pipeline'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                    LOAD |                          0000010 |                              001
                      L1 |                          0000100 |                              010
                      L2 |                          0001000 |                              011
                      L3 |                          0010000 |                              100
                  OUTPUT |                          0100000 |                              101
                     FIN |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'discriminator_pipeline'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:31 ; elapsed = 00:02:54 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 33    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 11    
	   2 Input    8 Bit       Adders := 15    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	            12544 Bit    Registers := 4     
	             4096 Bit    Registers := 5     
	             2048 Bit    Registers := 4     
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 67    
	               16 Bit    Registers := 1565  
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 123   
+---ROMs : 
	                    ROMs := 10    
+---Muxes : 
	   2 Input 12544 Bit        Muxes := 12    
	   4 Input 12544 Bit        Muxes := 1     
	   8 Input 12544 Bit        Muxes := 1     
	   2 Input 4096 Bit        Muxes := 19    
	   7 Input 4096 Bit        Muxes := 1     
	   2 Input 2048 Bit        Muxes := 14    
	   2 Input 1024 Bit        Muxes := 7     
	   7 Input 1024 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 15    
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 37    
	   4 Input   16 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 5     
	   7 Input    9 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 238   
	   4 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 20    
	   8 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design frame_sampler__GB12 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design frame_sampler__GB12 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design frame_sampler__GB12 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design frame_sampler__GB12 has port P[0] driven by constant 0
DSP Report: Generating DSP accumulator0, operation Mode is: C'+A2*B2.
DSP Report: register weight_data_reg is absorbed into DSP accumulator0.
DSP Report: register input_sample_reg_reg is absorbed into DSP accumulator0.
DSP Report: register accumulator_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C'+A2*B2.
DSP Report: register weight_data_reg is absorbed into DSP accumulator0.
DSP Report: register input_sample_reg_reg is absorbed into DSP accumulator0.
DSP Report: register accumulator_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C'+A2*B2.
DSP Report: register weight_data_reg is absorbed into DSP accumulator0.
DSP Report: register input_sample_reg_reg is absorbed into DSP accumulator0.
DSP Report: register accumulator_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
INFO: [Synth 8-4471] merging register 'seed_load_idx_reg[6:0]' into 'seed_load_idx_reg[6:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/generator/generator_pipeline.v:179]
WARNING: [Synth 8-3917] design vector_upsampler__GB2 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design vector_upsampler__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design vector_upsampler__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design vector_upsampler__GB2 has port P[0] driven by constant 0
INFO: [Synth 8-7031] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
DSP Report: Generating DSP accumulator0, operation Mode is: C'+A2*B2.
DSP Report: register weight_data_reg is absorbed into DSP accumulator0.
DSP Report: register input_sample_reg_reg is absorbed into DSP accumulator0.
DSP Report: register accumulator_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C'+A2*B2.
DSP Report: register weight_data_reg is absorbed into DSP accumulator0.
DSP Report: register input_sample_reg_reg is absorbed into DSP accumulator0.
DSP Report: register accumulator_reg is absorbed into DSP accumulator0.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
INFO: [Synth 8-4471] merging register 'sample_load_idx_reg[8:0]' into 'sample_load_idx_reg[8:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/discriminator/discriminator_pipeline.v:175]
WARNING: [Synth 8-3917] design discriminator_pipeline__GB1 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design discriminator_pipeline__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design discriminator_pipeline__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design discriminator_pipeline__GB1 has port P[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'u_l3/mac_unit/rb_reg[14][15:0]' into 'u_l3/mac_unit/rb_reg[24][15:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
INFO: [Synth 8-4471] merging register 'u_l3/mac_unit/rb_reg[12][15:0]' into 'u_l3/mac_unit/rb_reg[18][15:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
INFO: [Synth 8-4471] merging register 'u_l3/mac_unit/rb_reg[7][15:0]' into 'u_l3/mac_unit/rb_reg[25][15:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
INFO: [Synth 8-4471] merging register 'u_l3/mac_unit/rb_reg[4][15:0]' into 'u_l3/mac_unit/rb_reg[17][15:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
INFO: [Synth 8-4471] merging register 'u_l3/mac_unit/rb_reg[1][15:0]' into 'u_l3/mac_unit/rb_reg[2][15:0]' [D:/GANMIND/GANMIND/Willthon/GANMIND/src/layers/pipelined_mac.v:55]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_l3/mac_unit/rb_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_l3/mac_unit/rb_reg[31][15] )
WARNING: [Synth 8-3917] design gan_serial_top__GCB8 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design gan_serial_top__GCB8 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design gan_serial_top__GCB8 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design gan_serial_top__GCB8 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[14]' (FDCE) to 'u_vector_sigmoid/data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[30]' (FDCE) to 'u_vector_sigmoid/data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[46]' (FDCE) to 'u_vector_sigmoid/data_out_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[62]' (FDCE) to 'u_vector_sigmoid/data_out_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[78]' (FDCE) to 'u_vector_sigmoid/data_out_reg[79]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[94]' (FDCE) to 'u_vector_sigmoid/data_out_reg[95]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[110]' (FDCE) to 'u_vector_sigmoid/data_out_reg[111]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[126]' (FDCE) to 'u_vector_sigmoid/data_out_reg[127]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[142]' (FDCE) to 'u_vector_sigmoid/data_out_reg[143]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[158]' (FDCE) to 'u_vector_sigmoid/data_out_reg[159]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[174]' (FDCE) to 'u_vector_sigmoid/data_out_reg[175]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[190]' (FDCE) to 'u_vector_sigmoid/data_out_reg[191]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[206]' (FDCE) to 'u_vector_sigmoid/data_out_reg[207]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[222]' (FDCE) to 'u_vector_sigmoid/data_out_reg[223]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[238]' (FDCE) to 'u_vector_sigmoid/data_out_reg[239]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[254]' (FDCE) to 'u_vector_sigmoid/data_out_reg[255]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[270]' (FDCE) to 'u_vector_sigmoid/data_out_reg[271]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[286]' (FDCE) to 'u_vector_sigmoid/data_out_reg[287]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[302]' (FDCE) to 'u_vector_sigmoid/data_out_reg[303]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[318]' (FDCE) to 'u_vector_sigmoid/data_out_reg[319]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[334]' (FDCE) to 'u_vector_sigmoid/data_out_reg[335]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[350]' (FDCE) to 'u_vector_sigmoid/data_out_reg[351]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[366]' (FDCE) to 'u_vector_sigmoid/data_out_reg[367]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[382]' (FDCE) to 'u_vector_sigmoid/data_out_reg[383]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[398]' (FDCE) to 'u_vector_sigmoid/data_out_reg[399]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[414]' (FDCE) to 'u_vector_sigmoid/data_out_reg[415]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[430]' (FDCE) to 'u_vector_sigmoid/data_out_reg[431]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[446]' (FDCE) to 'u_vector_sigmoid/data_out_reg[447]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[462]' (FDCE) to 'u_vector_sigmoid/data_out_reg[463]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[478]' (FDCE) to 'u_vector_sigmoid/data_out_reg[479]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[494]' (FDCE) to 'u_vector_sigmoid/data_out_reg[495]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[510]' (FDCE) to 'u_vector_sigmoid/data_out_reg[511]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[526]' (FDCE) to 'u_vector_sigmoid/data_out_reg[527]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[542]' (FDCE) to 'u_vector_sigmoid/data_out_reg[543]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[558]' (FDCE) to 'u_vector_sigmoid/data_out_reg[559]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[574]' (FDCE) to 'u_vector_sigmoid/data_out_reg[575]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[590]' (FDCE) to 'u_vector_sigmoid/data_out_reg[591]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[606]' (FDCE) to 'u_vector_sigmoid/data_out_reg[607]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[622]' (FDCE) to 'u_vector_sigmoid/data_out_reg[623]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[638]' (FDCE) to 'u_vector_sigmoid/data_out_reg[639]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[654]' (FDCE) to 'u_vector_sigmoid/data_out_reg[655]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[670]' (FDCE) to 'u_vector_sigmoid/data_out_reg[671]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[686]' (FDCE) to 'u_vector_sigmoid/data_out_reg[687]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[702]' (FDCE) to 'u_vector_sigmoid/data_out_reg[703]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[718]' (FDCE) to 'u_vector_sigmoid/data_out_reg[719]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[734]' (FDCE) to 'u_vector_sigmoid/data_out_reg[735]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[750]' (FDCE) to 'u_vector_sigmoid/data_out_reg[751]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[766]' (FDCE) to 'u_vector_sigmoid/data_out_reg[767]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[782]' (FDCE) to 'u_vector_sigmoid/data_out_reg[783]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[798]' (FDCE) to 'u_vector_sigmoid/data_out_reg[799]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[814]' (FDCE) to 'u_vector_sigmoid/data_out_reg[815]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[830]' (FDCE) to 'u_vector_sigmoid/data_out_reg[831]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[846]' (FDCE) to 'u_vector_sigmoid/data_out_reg[847]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[862]' (FDCE) to 'u_vector_sigmoid/data_out_reg[863]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[878]' (FDCE) to 'u_vector_sigmoid/data_out_reg[879]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[894]' (FDCE) to 'u_vector_sigmoid/data_out_reg[895]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[910]' (FDCE) to 'u_vector_sigmoid/data_out_reg[911]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[926]' (FDCE) to 'u_vector_sigmoid/data_out_reg[927]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[942]' (FDCE) to 'u_vector_sigmoid/data_out_reg[943]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[958]' (FDCE) to 'u_vector_sigmoid/data_out_reg[959]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[974]' (FDCE) to 'u_vector_sigmoid/data_out_reg[975]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[990]' (FDCE) to 'u_vector_sigmoid/data_out_reg[991]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1006]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1007]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1022]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1023]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1038]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1039]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1054]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1055]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1070]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1071]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1086]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1087]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1102]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1103]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1118]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1119]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1134]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1135]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1150]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1151]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1166]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1167]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1182]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1183]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1198]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1199]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1214]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1215]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1230]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1231]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1246]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1247]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1262]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1263]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1278]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1279]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1294]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1295]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1310]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1311]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1326]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1327]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1342]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1343]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1358]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1359]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1374]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1375]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1390]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1391]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1406]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1407]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1422]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1423]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1438]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1439]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1454]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1455]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1470]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1471]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1486]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1487]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1502]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1503]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1518]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1519]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1534]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1535]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1550]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1551]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1566]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1567]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1582]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1583]'
INFO: [Synth 8-3886] merging instance 'u_vector_sigmoid/data_out_reg[1598]' (FDCE) to 'u_vector_sigmoid/data_out_reg[1599]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_int_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:52 ; elapsed = 00:10:02 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
 Sort Area is generator_pipeline__GCB0 accumulator0_0 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB0 accumulator0_0 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is layer2_generator__GB0 accumulator0_0 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is layer1_generator__GB0 accumulator0_0 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB0 accumulator0_2 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_0 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_10 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_11 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_12 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_13 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_14 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_15 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_16 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_17 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_18 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_19 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1a : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_1f : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_20 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_3 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_4 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_5 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_6 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_7 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_8 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_a : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_b : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_c : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_d : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_e : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is discriminator_pipeline__GB3 p_0_out_f : 0 0 : 1937 1937 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+------------------+---------------+----------------+
|Module Name          | RTL Object       | Depth x Width | Implemented As | 
+---------------------+------------------+---------------+----------------+
|vector_expander      | src_index_lut    | 256x7         | LUT            | 
|layer2_discriminator | layer2_disc_bias | 64x10         | LUT            | 
+---------------------+------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|layer1_generator     | C'+A2*B2    | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer2_generator     | C'+A2*B2    | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer3_generator     | C'+A2*B2    | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer2_discriminator | C'+A2*B2    | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer1_discriminator | C'+A2*B2    | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pipelined_mac        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:28 ; elapsed = 00:10:44 . Memory (MB): peak = 2827.137 ; gain = 2099.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:04 ; elapsed = 00:14:47 . Memory (MB): peak = 3512.773 ; gain = 2784.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_27/weight_addr_reg_rep_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l1i_28/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_31/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_l2i_33/weight_addr_reg_rep_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_generatori_35/u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_vector_upsampleri_40/u_gan_serial_top/u_vector_upsampler/out_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l2/weight_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l2/weight_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_discriminatori_41/u_gan_serial_top/u_discriminator/u_l1/weight_addr_reg_rep_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[287] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[303] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[415] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[527] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[543] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[559] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[575] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[591] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[607] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[623] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[639] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[655] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[671] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[687] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[703] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[719] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[735] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[751] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[767] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[783] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[799] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[815] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[831] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[847] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[863] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[879] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[895] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[911] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[927] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[943] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[959] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[975] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[991] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1007] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1135] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1167] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1295] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1519] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_gan_serial_topi_52/\u_gan_serial_top/u_vector_sigmoid/data_out_reg[1535] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:41 ; elapsed = 00:17:41 . Memory (MB): peak = 3554.684 ; gain = 2826.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/weight_addr_reg_rep_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l1/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l2/weight_addr_reg_rep_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/neuron_idx_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_gan_serial_top/u_generator/u_l3/weight_addr_reg_rep_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:38 ; elapsed = 00:18:49 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:16:40 ; elapsed = 00:18:50 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:17:10 ; elapsed = 00:19:23 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:17:46 ; elapsed = 00:20:04 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:18:17 ; elapsed = 00:20:38 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:18:18 ; elapsed = 00:20:39 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 5      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 7      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 5      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 6      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|pipelined_mac        | (A'*B)'     | 30     | 18     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|layer1_discriminator | C'+A'*B'    | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer2_discriminator | C'+A'*B'    | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer1_generator     | C'+A'*B'    | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer2_generator     | C'+A'*B'    | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|layer3_generator     | C'+A'*B'    | 30     | 18     | 48     | -      | 32     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   337|
|3     |DSP48E1  |    37|
|5     |LUT1     |   145|
|6     |LUT2     |  6851|
|7     |LUT3     | 38231|
|8     |LUT4     | 10793|
|9     |LUT5     |  8474|
|10    |LUT6     | 32926|
|11    |MUXF7    |  6591|
|12    |MUXF8    |  3257|
|13    |RAMB18E1 |     5|
|18    |RAMB36E1 |    74|
|65    |FDCE     | 25402|
|66    |FDPE     | 13361|
|67    |FDRE     | 53366|
|68    |FDSE     |     2|
|69    |LDC      | 13342|
|70    |IBUF     |    36|
|71    |OBUF     |    60|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:18:19 ; elapsed = 00:20:40 . Memory (MB): peak = 3590.535 ; gain = 2862.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:17:11 ; elapsed = 00:19:50 . Memory (MB): peak = 3590.535 ; gain = 1837.699
Synthesis Optimization Complete : Time (s): cpu = 00:18:19 ; elapsed = 00:20:42 . Memory (MB): peak = 3590.535 ; gain = 2862.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3590.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 3590.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13342 instances were transformed.
  LDC => LDCE: 13342 instances

Synth Design complete | Checksum: 66340dcc
INFO: [Common 17-83] Releasing license: Synthesis
397 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:19:25 ; elapsed = 00:22:08 . Memory (MB): peak = 3590.535 ; gain = 3092.742
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3590.535 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GANMIND/GANMIND/vivado_all/ganmind_all.runs/synth_1/gan_serial_axi_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3590.535 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file gan_serial_axi_wrapper_utilization_synth.rpt -pb gan_serial_axi_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  9 19:50:44 2025...
