<BaliSimProject version="1.3" path="debugPort/tests" stage="0" language="-1" name="debugPortTestbench" simType="ModelSim">
    <Source worklib="work" path="debugPort/source/register.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="debugPort/source/upCounter.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="debugPort/source/requestGenerator.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="debugPort/source/oneOfEightDecoder.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="debugPort/source/debugPort.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="debugPort/tests/debugPortTests.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="" path="debugPort/source/stopSynchroniser.v" type="VERILOG" langstandard="" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="debugPortTests"/>
</BaliSimProject>
