ncverilog(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Dec 25, 2019 at 22:07:15 CST
ncverilog
	-f sim_pre.f
		test_top.v
		../source/*.v
		+access+r
Recompiling... reason: file '../source/ID_stage.v' is newer than expected.
	expected: Wed Dec 25 22:10:09 2019
	actual:   Wed Dec 25 22:11:05 2019
file: test_top.v
show_register_value();
                    |
ncvlog: *W,TMTPAR (test_top.v,137|20): A task enable with no arguments must not include an empty set of parentheses [10.2.2 (IEEE Std 1364-2005)].  The compiler has ignored the parentheses.  Use 'nchelp ncvlog TMTPAR'  for further information.
file: ../source/ID_stage.v
	module worklib.ID_stage:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ID_EXE ID_EXE(
            |
ncelab: *W,CUVWSP (../source/top.v,275|12): 1 output port was not connected:
ncelab: (../source/ID_EXE.v,28): EXE_opcode

alu alu(
      |
ncelab: *W,CUVWSI (../source/EXE_stage.v,122|6): 1 input port was not connected:
ncelab: (../source/alu.v,6): opcode

EX_MEM EX_MEM(
            |
ncelab: *W,CUVWSI (../source/top.v,387|12): 1 input port was not connected:
ncelab: (../source/EX_MEM.v,8): wirte_enable

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ID_stage:v <0x45231995>
			streams:  10, words:  3787
	Building instance specific data structures.
	.VRegWrite(WB_VRegWrite),
	                      |
ncelab: *W,CSINFI (../source/ID_stage.v,234|23): implicit wire has no fanin (test_top.top_pipe_U0.top0.ID_stage.WB_VRegWrite).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                18      17
		Registers:             136     133
		Scalar wires:           38       -
		Vectored wires:        163       -
		Always blocks:          31      29
		Initial blocks:          5       5
		Cont. assignments:      43      53
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test_top:v
Loading snapshot worklib.test_top:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux x86_64/64bit, 01/12/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior. Please contact SpringSoft support at  *
*  support@springsoft.com for assistance.                             *
***********************************************************************
*Novas* : Create FSDB file 'lab7_presim.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
ncsim: *W,RMEMAR: $readmem warning: address incremented out of range. Too many data words read
	at line 1 of file "instruction.txt". Current address: 45, address range: [0:44].
            File: ./test_top.v, line = 57, pos = 31
           Scope: test_top
            Time: 0 FS + 0

r1 =          0

r2 =          0

r3 =          0

r4 =          0

r5 =          3

r6 =          7

r7 =          4

r8 =         15

r9 =         35

r10 =         20

r11 =        300

r12 =          0

d1 =          x

d2 =          x

d3 =         15

d4 =         35

d5 =         20

d6 =        300

d7 =         15

d8 =         35

d9 =         20

d10 =        300

Simulation complete via $finish(1) at time 1910 NS + 0
./test_top.v:139 #(PERIOD) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Dec 25, 2019 at 22:07:16 CST  (total: 00:00:01)
