// Seed: 185233361
module module_0 (
    inout id_0
    , id_27,
    output id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    output id_11,
    input id_12,
    output id_13,
    input logic id_14,
    output logic id_15,
    input logic id_16,
    input id_17,
    output id_18,
    output id_19,
    input logic id_20,
    input logic id_21,
    input logic id_22,
    input logic id_23,
    output id_24
    , id_28,
    output id_25,
    input logic id_26
);
  assign id_1  = id_23 << 1;
  assign id_27 = 1'h0;
  type_40 id_29 (
      .id_0(id_13),
      .id_1(1 ^ id_13),
      .id_2("")
  );
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output id_2
);
  always id_8 <= 1'b0;
endmodule
`define pp_27 0
