;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, 0
	SUB @6, @52
	ADD 270, 2
	SLT -1, <-20
	SPL -7, @-420
	SUB -0, 0
	SLT -1, <-20
	MOV -57, <-20
	SUB @127, 806
	SUB @127, 806
	SLT 121, 10
	SLT 121, 10
	JMP <12, #200
	SLT 270, 61
	SUB @127, 100
	SUB @127, 100
	CMP #2, @220
	JMP 12, #10
	CMP -7, <-420
	SUB 0, 10
	SUB 0, @42
	JMZ <121, 106
	JMZ <121, 106
	JMZ <121, 106
	CMP -7, <-420
	SUB 12, @10
	SUB @127, <106
	MOV -7, <-20
	SUB @121, 100
	SUB 0, @42
	SUB @121, 100
	SUB @121, 100
	SUB 0, @42
	SUB 0, @42
	SUB 0, @42
	MOV -57, <-20
	MOV -57, <-20
	SUB @127, 100
	SLT 270, 1
	CMP -7, <-420
	SPL <100, 90
	SPL 0, #-502
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
