l_clock_in.v,verilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/l_clock_in.v,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
l_clock_out.v,verilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/l_clock_out.v,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
spi_top.v,verilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/spi_top.v,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
top.v,verilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/top.v,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
spi_master.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/spi_master.sv,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
spi_sm.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/sources_1/new/spi_sm.sv,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
toplevel_sim.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../OneDrive/Dokumente/zynq_project/LVDS/ONECHANNEL/ONECHANNEL.srcs/toplevel/new/toplevel_sim.sv,incdir="../../../../ONECHANNEL/ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS/ipshared/3cbc"incdir="../../../../ONECHANNEL/ONECHANNEL.srcs/sources_1/bd/TEST_PATTERN_TO_AXIS/ip/TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_debug_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
