LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity CLK_50MHZ_to_1HZ is
	Port( CLK50MHZ: IN STD_LOGIC;
			CLK1HZ: OUT STD_LOGIC);
end entity;

architecture CLK_50MHZ_to_1HZ_ARCH of CLK_50MHZ_to_1HZ is
signal count: integer:=1;
signal tmp : std_logic := '0';
  
begin
	process(CLK50MHZ)
	begin
	if(rising_edge(CLK50MHZ)) then
		count <=count+1;
		if (count = 25000000) then
			tmp <= NOT tmp;
			count <= 1;
		end if;
	end if;
	CLK1HZ <= tmp;
	end process;
end architecture;