#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002674bad13a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002674bad1530 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_000002674bab08c0 .functor NOT 1, L_000002674bb2dc70, C4<0>, C4<0>, C4<0>;
L_000002674bab0a10 .functor XOR 2, L_000002674bb2e170, L_000002674bb2c910, C4<00>, C4<00>;
L_000002674bab0070 .functor XOR 2, L_000002674bab0a10, L_000002674bb2c9b0, C4<00>, C4<00>;
v000002674bb2b800_0 .net *"_ivl_10", 1 0, L_000002674bb2c9b0;  1 drivers
v000002674bb2ad60_0 .net *"_ivl_12", 1 0, L_000002674bab0070;  1 drivers
v000002674bb2b8a0_0 .net *"_ivl_2", 1 0, L_000002674bb2c340;  1 drivers
v000002674bb2b620_0 .net *"_ivl_4", 1 0, L_000002674bb2e170;  1 drivers
v000002674bb2ae00_0 .net *"_ivl_6", 1 0, L_000002674bb2c910;  1 drivers
v000002674bb2b260_0 .net *"_ivl_8", 1 0, L_000002674bab0a10;  1 drivers
v000002674bb2b3a0_0 .var "clk", 0 0;
v000002674bb2b440_0 .net "p1a", 0 0, v000002674bab1bf0_0;  1 drivers
v000002674bb2af40_0 .net "p1b", 0 0, v000002674bab1ab0_0;  1 drivers
v000002674bb2afe0_0 .net "p1c", 0 0, v000002674bab18d0_0;  1 drivers
v000002674bb2b080_0 .net "p1d", 0 0, v000002674bab13d0_0;  1 drivers
v000002674bb2b120_0 .net "p1y_dut", 0 0, L_000002674bab0850;  1 drivers
v000002674bb2b1c0_0 .net "p1y_ref", 0 0, L_000002674bb2c0c0;  1 drivers
v000002674bb2b6c0_0 .net "p2a", 0 0, v000002674bab1510_0;  1 drivers
v000002674bb2b300_0 .net "p2b", 0 0, v000002674bab15b0_0;  1 drivers
v000002674bb2b4e0_0 .net "p2c", 0 0, v000002674bb2aa40_0;  1 drivers
v000002674bb2b760_0 .net "p2d", 0 0, v000002674bb2ac20_0;  1 drivers
v000002674bb2bf80_0 .net "p2y_dut", 0 0, L_000002674bab0000;  1 drivers
v000002674bb2c3e0_0 .net "p2y_ref", 0 0, L_000002674bb2c2a0;  1 drivers
v000002674bb2b940_0 .var/2u "stats1", 223 0;
v000002674bb2b9e0_0 .var/2u "strobe", 0 0;
v000002674bb2c200_0 .net "tb_match", 0 0, L_000002674bb2dc70;  1 drivers
v000002674bb2bb20_0 .net "tb_mismatch", 0 0, L_000002674bab08c0;  1 drivers
v000002674bb2bc60_0 .net "wavedrom_enable", 0 0, v000002674bb2c480_0;  1 drivers
v000002674bb2bd00_0 .net "wavedrom_title", 511 0, v000002674bb2c660_0;  1 drivers
L_000002674bb2c340 .concat [ 1 1 0 0], L_000002674bb2c2a0, L_000002674bb2c0c0;
L_000002674bb2e170 .concat [ 1 1 0 0], L_000002674bb2c2a0, L_000002674bb2c0c0;
L_000002674bb2c910 .concat [ 1 1 0 0], L_000002674bab0000, L_000002674bab0850;
L_000002674bb2c9b0 .concat [ 1 1 0 0], L_000002674bb2c2a0, L_000002674bb2c0c0;
L_000002674bb2dc70 .cmp/eeq 2, L_000002674bb2c340, L_000002674bab0070;
S_000002674babc310 .scope module, "good1" "RefModule" 3 106, 4 2 0, S_000002674bad1530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v000002674bab1c90_0 .net *"_ivl_0", 3 0, L_000002674bb2c020;  1 drivers
v000002674bab1fb0_0 .net *"_ivl_4", 3 0, L_000002674bb2c160;  1 drivers
v000002674bab1650_0 .net "p1a", 0 0, v000002674bab1bf0_0;  alias, 1 drivers
v000002674bab2050_0 .net "p1b", 0 0, v000002674bab1ab0_0;  alias, 1 drivers
v000002674bab20f0_0 .net "p1c", 0 0, v000002674bab18d0_0;  alias, 1 drivers
v000002674bab16f0_0 .net "p1d", 0 0, v000002674bab13d0_0;  alias, 1 drivers
v000002674bab1a10_0 .net "p1y", 0 0, L_000002674bb2c0c0;  alias, 1 drivers
v000002674bab1b50_0 .net "p2a", 0 0, v000002674bab1510_0;  alias, 1 drivers
v000002674bab1830_0 .net "p2b", 0 0, v000002674bab15b0_0;  alias, 1 drivers
v000002674bab2190_0 .net "p2c", 0 0, v000002674bb2aa40_0;  alias, 1 drivers
v000002674bab1970_0 .net "p2d", 0 0, v000002674bb2ac20_0;  alias, 1 drivers
v000002674bab1290_0 .net "p2y", 0 0, L_000002674bb2c2a0;  alias, 1 drivers
L_000002674bb2c020 .concat [ 1 1 1 1], v000002674bab13d0_0, v000002674bab18d0_0, v000002674bab1ab0_0, v000002674bab1bf0_0;
L_000002674bb2c0c0 .reduce/nand L_000002674bb2c020;
L_000002674bb2c160 .concat [ 1 1 1 1], v000002674bb2ac20_0, v000002674bb2aa40_0, v000002674bab15b0_0, v000002674bab1510_0;
L_000002674bb2c2a0 .reduce/nand L_000002674bb2c160;
S_000002674babc4a0 .scope module, "stim1" "stimulus_gen" 3 95, 3 6 0, S_000002674bad1530;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v000002674bab1d30_0 .net "clk", 0 0, v000002674bb2b3a0_0;  1 drivers
v000002674bab1bf0_0 .var "p1a", 0 0;
v000002674bab1ab0_0 .var "p1b", 0 0;
v000002674bab18d0_0 .var "p1c", 0 0;
v000002674bab13d0_0 .var "p1d", 0 0;
v000002674bab1510_0 .var "p2a", 0 0;
v000002674bab15b0_0 .var "p2b", 0 0;
v000002674bb2aa40_0 .var "p2c", 0 0;
v000002674bb2ac20_0 .var "p2d", 0 0;
v000002674bb2c480_0 .var "wavedrom_enable", 0 0;
v000002674bb2c660_0 .var "wavedrom_title", 511 0;
S_000002674babc630 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_000002674babc4a0;
 .timescale -12 -12;
v000002674bab1330_0 .var/2s "count", 31 0;
E_000002674bacf5e0/0 .event negedge, v000002674bab1d30_0;
E_000002674bacf5e0/1 .event posedge, v000002674bab1d30_0;
E_000002674bacf5e0 .event/or E_000002674bacf5e0/0, E_000002674bacf5e0/1;
E_000002674bad05a0 .event posedge, v000002674bab1d30_0;
S_000002674bacbf80 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000002674babc4a0;
 .timescale -12 -12;
v000002674bab1790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002674bacc110 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000002674babc4a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000002674bacc2a0 .scope module, "top_module1" "TopModule" 3 118, 5 3 0, S_000002674bad1530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_000002674bab0cb0 .functor AND 1, v000002674bab1bf0_0, v000002674bab1ab0_0, C4<1>, C4<1>;
L_000002674bab0e70 .functor AND 1, L_000002674bab0cb0, v000002674bab18d0_0, C4<1>, C4<1>;
L_000002674bab09a0 .functor AND 1, L_000002674bab0e70, v000002674bab13d0_0, C4<1>, C4<1>;
L_000002674bab0850 .functor NOT 1, L_000002674bab09a0, C4<0>, C4<0>, C4<0>;
L_000002674bab0930 .functor AND 1, v000002674bab1510_0, v000002674bab15b0_0, C4<1>, C4<1>;
L_000002674bab0310 .functor AND 1, L_000002674bab0930, v000002674bb2aa40_0, C4<1>, C4<1>;
L_000002674bab0af0 .functor AND 1, L_000002674bab0310, v000002674bb2ac20_0, C4<1>, C4<1>;
L_000002674bab0000 .functor NOT 1, L_000002674bab0af0, C4<0>, C4<0>, C4<0>;
v000002674bb2a900_0 .net *"_ivl_0", 0 0, L_000002674bab0cb0;  1 drivers
v000002674bb2c520_0 .net *"_ivl_10", 0 0, L_000002674bab0310;  1 drivers
v000002674bb2c700_0 .net *"_ivl_12", 0 0, L_000002674bab0af0;  1 drivers
v000002674bb2acc0_0 .net *"_ivl_2", 0 0, L_000002674bab0e70;  1 drivers
v000002674bb2aae0_0 .net *"_ivl_4", 0 0, L_000002674bab09a0;  1 drivers
v000002674bb2ba80_0 .net *"_ivl_8", 0 0, L_000002674bab0930;  1 drivers
v000002674bb2b580_0 .net "p1a", 0 0, v000002674bab1bf0_0;  alias, 1 drivers
v000002674bb2a9a0_0 .net "p1b", 0 0, v000002674bab1ab0_0;  alias, 1 drivers
v000002674bb2be40_0 .net "p1c", 0 0, v000002674bab18d0_0;  alias, 1 drivers
v000002674bb2c7a0_0 .net "p1d", 0 0, v000002674bab13d0_0;  alias, 1 drivers
v000002674bb2bee0_0 .net "p1y", 0 0, L_000002674bab0850;  alias, 1 drivers
v000002674bb2bda0_0 .net "p2a", 0 0, v000002674bab1510_0;  alias, 1 drivers
v000002674bb2c5c0_0 .net "p2b", 0 0, v000002674bab15b0_0;  alias, 1 drivers
v000002674bb2bbc0_0 .net "p2c", 0 0, v000002674bb2aa40_0;  alias, 1 drivers
v000002674bb2aea0_0 .net "p2d", 0 0, v000002674bb2ac20_0;  alias, 1 drivers
v000002674bb2ab80_0 .net "p2y", 0 0, L_000002674bab0000;  alias, 1 drivers
S_000002674ba82f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 132, 3 132 0, S_000002674bad1530;
 .timescale -12 -12;
E_000002674bad0260 .event edge, v000002674bb2b9e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002674bb2b9e0_0;
    %nor/r;
    %assign/vec4 v000002674bb2b9e0_0, 0;
    %wait E_000002674bad0260;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002674babc4a0;
T_3 ;
    %fork t_1, S_000002674babc630;
    %jmp t_0;
    .scope S_000002674babc630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002674bab1330_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002674bab13d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab1ab0_0, 0;
    %assign/vec4 v000002674bab1bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000002674bb2ac20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bb2aa40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab15b0_0, 0;
    %assign/vec4 v000002674bab1510_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002674bad05a0;
    %load/vec4 v000002674bab1330_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v000002674bab13d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab1ab0_0, 0;
    %assign/vec4 v000002674bab1bf0_0, 0;
    %load/vec4 v000002674bab1330_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v000002674bb2ac20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bb2aa40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab15b0_0, 0;
    %assign/vec4 v000002674bab1510_0, 0;
    %load/vec4 v000002674bab1330_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002674bab1330_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000002674bacc110;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002674bacf5e0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v000002674bb2ac20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bb2aa40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab15b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab1510_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab13d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab18d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002674bab1ab0_0, 0;
    %assign/vec4 v000002674bab1bf0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .scope S_000002674babc4a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000002674bad1530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002674bb2b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002674bb2b9e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002674bad1530;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002674bb2b3a0_0;
    %inv;
    %store/vec4 v000002674bb2b3a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002674bad1530;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v000002674bab1d30_0, v000002674bb2bb20_0, v000002674bb2b440_0, v000002674bb2af40_0, v000002674bb2afe0_0, v000002674bb2b080_0, v000002674bb2b6c0_0, v000002674bb2b300_0, v000002674bb2b4e0_0, v000002674bb2b760_0, v000002674bb2b1c0_0, v000002674bb2b120_0, v000002674bb2c3e0_0, v000002674bb2bf80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002674bad1530;
T_7 ;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", &PV<v000002674bb2b940_0, 128, 32>, &PV<v000002674bb2b940_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", &PV<v000002674bb2b940_0, 64, 32>, &PV<v000002674bb2b940_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 146 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002674bb2b940_0, 192, 32>, &PV<v000002674bb2b940_0, 0, 32> {0 0 0};
    %vpi_call/w 3 147 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 148 "$display", "Mismatches: %1d in %1d samples", &PV<v000002674bb2b940_0, 192, 32>, &PV<v000002674bb2b940_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002674bad1530;
T_8 ;
    %wait E_000002674bacf5e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002674bb2b940_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
    %load/vec4 v000002674bb2c200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002674bb2b940_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002674bb2b1c0_0;
    %load/vec4 v000002674bb2b1c0_0;
    %load/vec4 v000002674bb2b120_0;
    %xor;
    %load/vec4 v000002674bb2b1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.4 ;
    %load/vec4 v000002674bb2c3e0_0;
    %load/vec4 v000002674bb2c3e0_0;
    %load/vec4 v000002674bb2bf80_0;
    %xor;
    %load/vec4 v000002674bb2c3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.10 ;
    %load/vec4 v000002674bb2b940_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002674bb2b940_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002674bad1530;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 174 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 175 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob065_7420_test.sv";
    "dataset_code-complete-iccad2023/Prob065_7420_ref.sv";
    "results\qwen3_8b_0shot_temp0.0\Prob065_7420/Prob065_7420_sample01.sv";
