{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515512759227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515512759230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 16:45:59 2018 " "Processing started: Tue Jan  9 16:45:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515512759230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515512759230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PMOD_KYB -c PMOD_KYB " "Command: quartus_map --read_settings_files=on --write_settings_files=off PMOD_KYB -c PMOD_KYB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515512759231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515512759456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soustracteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soustracteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOUSTRACTEUR-dataflow " "Found design unit 1: SOUSTRACTEUR-dataflow" {  } { { "soustracteur.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/soustracteur.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759819 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOUSTRACTEUR " "Found entity 1: SOUSTRACTEUR" {  } { { "soustracteur.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/soustracteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negatif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negatif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEGATIF-dataflow " "Found design unit 1: NEGATIF-dataflow" {  } { { "negatif.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/negatif.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759823 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEGATIF " "Found entity 1: NEGATIF" {  } { { "negatif.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/negatif.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Full_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-dataflow " "Found design unit 1: FULLADDER-dataflow" {  } { { "Full_add.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/Full_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759826 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "Full_add.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/Full_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_a_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_a_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_4-full_adder_4_a " "Found design unit 1: full_adder_4-full_adder_4_a" {  } { { "full_a_4.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/full_a_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759829 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_4 " "Found entity 1: full_adder_4" {  } { { "full_a_4.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/full_a_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoire_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoire_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoire_Nbit-behav " "Found design unit 1: memoire_Nbit-behav" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759832 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoire_Nbit " "Found entity 1: memoire_Nbit" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/PmodKYPD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/PmodKYPD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PmodKYPD-Behavioral " "Found design unit 1: PmodKYPD-Behavioral" {  } { { "../../PmodKYPD.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/PmodKYPD.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759836 ""} { "Info" "ISGN_ENTITY_NAME" "1 PmodKYPD " "Found entity 1: PmodKYPD" {  } { { "../../PmodKYPD.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/PmodKYPD.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/DisplayController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/DisplayController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayController-Behavioral " "Found design unit 1: DisplayController-Behavioral" {  } { { "../../DisplayController.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/DisplayController.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759840 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Found entity 1: DisplayController" {  } { { "../../DisplayController.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/DisplayController.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "../../Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/Decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "../../Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/Decoder.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-dataflow " "Found design unit 1: machine-dataflow" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759847 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515512759847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515512759847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine " "Elaborating entity \"machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515512759913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLEAR machine.vhd(28) " "VHDL Signal Declaration warning at machine.vhd(28): used implicit default value for signal \"CLEAR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1515512759915 "|machine"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "affichageMemoire3 machine.vhd(43) " "Verilog HDL or VHDL warning at machine.vhd(43): object \"affichageMemoire3\" assigned a value but never read" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1515512759916 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR machine.vhd(129) " "VHDL Process Statement warning at machine.vhd(129): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT0 machine.vhd(129) " "VHDL Process Statement warning at machine.vhd(129): signal \"SWITCH_ETAT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR machine.vhd(136) " "VHDL Process Statement warning at machine.vhd(136): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT1 machine.vhd(136) " "VHDL Process Statement warning at machine.vhd(136): signal \"SWITCH_ETAT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLEAR machine.vhd(144) " "VHDL Process Statement warning at machine.vhd(144): signal \"CLEAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT2 machine.vhd(144) " "VHDL Process Statement warning at machine.vhd(144): signal \"SWITCH_ETAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoire2 machine.vhd(147) " "VHDL Process Statement warning at machine.vhd(147): signal \"memoire2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoire2 machine.vhd(149) " "VHDL Process Statement warning at machine.vhd(149): signal \"memoire2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT3 machine.vhd(154) " "VHDL Process Statement warning at machine.vhd(154): signal \"SWITCH_ETAT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759919 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT3 machine.vhd(161) " "VHDL Process Statement warning at machine.vhd(161): signal \"SWITCH_ETAT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT0 machine.vhd(168) " "VHDL Process Statement warning at machine.vhd(168): signal \"SWITCH_ETAT0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT1 machine.vhd(168) " "VHDL Process Statement warning at machine.vhd(168): signal \"SWITCH_ETAT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT2 machine.vhd(168) " "VHDL Process Statement warning at machine.vhd(168): signal \"SWITCH_ETAT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_ETAT3 machine.vhd(168) " "VHDL Process Statement warning at machine.vhd(168): signal \"SWITCH_ETAT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "etatF machine.vhd(125) " "VHDL Process Statement warning at machine.vhd(125): inferring latch(es) for signal or variable \"etatF\", which holds its previous value in one or more paths through the process" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1515512759920 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e5 machine.vhd(125) " "Inferred latch for \"etatF.e5\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e4 machine.vhd(125) " "Inferred latch for \"etatF.e4\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e3 machine.vhd(125) " "Inferred latch for \"etatF.e3\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e2 machine.vhd(125) " "Inferred latch for \"etatF.e2\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e1 machine.vhd(125) " "Inferred latch for \"etatF.e1\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "etatF.e0 machine.vhd(125) " "Inferred latch for \"etatF.e0\" at machine.vhd(125)" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515512759922 "|machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PmodKYPD PmodKYPD:C0 A:behavioral " "Elaborating entity \"PmodKYPD\" using architecture \"A:behavioral\" for hierarchy \"PmodKYPD:C0\"" {  } { { "../../machine.vhd" "C0" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder PmodKYPD:C0\|Decoder:C0 " "Elaborating entity \"Decoder\" for hierarchy \"PmodKYPD:C0\|Decoder:C0\"" {  } { { "../../PmodKYPD.vhd" "C0" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/PmodKYPD.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoire_Nbit memoire_Nbit:C1 A:behav " "Elaborating entity \"memoire_Nbit\" using architecture \"A:behav\" for hierarchy \"memoire_Nbit:C1\"" {  } { { "../../machine.vhd" "C1" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayController DisplayController:C4 A:behavioral " "Elaborating entity \"DisplayController\" using architecture \"A:behavioral\" for hierarchy \"DisplayController:C4\"" {  } { { "../../machine.vhd" "C4" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder_4 full_adder_4:C8 A:full_adder_4_a " "Elaborating entity \"full_adder_4\" using architecture \"A:full_adder_4_a\" for hierarchy \"full_adder_4:C8\"" {  } { { "../../machine.vhd" "C8" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER full_adder_4:C8\|FULLADDER:\\leloop:0:L0 " "Elaborating entity \"FULLADDER\" for hierarchy \"full_adder_4:C8\|FULLADDER:\\leloop:0:L0\"" {  } { { "full_a_4.vhd" "\\leloop:0:L0" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/full_a_4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SOUSTRACTEUR SOUSTRACTEUR:C10 A:dataflow " "Elaborating entity \"SOUSTRACTEUR\" using architecture \"A:dataflow\" for hierarchy \"SOUSTRACTEUR:C10\"" {  } { { "../../machine.vhd" "C10" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEGATIF SOUSTRACTEUR:C10\|NEGATIF:P0 " "Elaborating entity \"NEGATIF\" for hierarchy \"SOUSTRACTEUR:C10\|NEGATIF:P0\"" {  } { { "soustracteur.vhd" "P0" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/soustracteur.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512759989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_4 SOUSTRACTEUR:C10\|full_adder_4:P1 " "Elaborating entity \"full_adder_4\" for hierarchy \"SOUSTRACTEUR:C10\|full_adder_4:P1\"" {  } { { "soustracteur.vhd" "P1" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/soustracteur.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1515512760000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etatF.e2_656 " "Latch etatF.e2_656 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWITCH_ETAT2 " "Ports D and ENA on the latch are fed by the same signal SWITCH_ETAT2" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515512760497 ""}  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515512760497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etatF.e3_643 " "Latch etatF.e3_643 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWITCH_ETAT2 " "Ports D and ENA on the latch are fed by the same signal SWITCH_ETAT2" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515512760497 ""}  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515512760497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etatF.e4_630 " "Latch etatF.e4_630 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWITCH_ETAT2 " "Ports D and ENA on the latch are fed by the same signal SWITCH_ETAT2" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515512760497 ""}  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515512760497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "etatF.e0_682 " "Latch etatF.e0_682 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SWITCH_ETAT2 " "Ports D and ENA on the latch are fed by the same signal SWITCH_ETAT2" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1515512760497 ""}  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 125 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1515512760497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[21\] VCC " "Pin \"AFFICHAGE\[21\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[22\] VCC " "Pin \"AFFICHAGE\[22\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[23\] VCC " "Pin \"AFFICHAGE\[23\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[24\] VCC " "Pin \"AFFICHAGE\[24\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[25\] VCC " "Pin \"AFFICHAGE\[25\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[26\] VCC " "Pin \"AFFICHAGE\[26\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AFFICHAGE\[27\] VCC " "Pin \"AFFICHAGE\[27\]\" is stuck at VCC" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|AFFICHAGE[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETAT_ACTUEL\[3\] GND " "Pin \"ETAT_ACTUEL\[3\]\" is stuck at GND" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1515512760574 "|machine|ETAT_ACTUEL[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1515512760574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515512761138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515512761138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515512761244 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515512761244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515512761244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515512761244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515512761269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 16:46:01 2018 " "Processing ended: Tue Jan  9 16:46:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515512761269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515512761269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515512761269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515512761269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515512762794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515512762796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 16:46:02 2018 " "Processing started: Tue Jan  9 16:46:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515512762796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1515512762796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PMOD_KYB -c PMOD_KYB " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PMOD_KYB -c PMOD_KYB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1515512762797 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1515512762819 ""}
{ "Info" "0" "" "Project  = PMOD_KYB" {  } {  } 0 0 "Project  = PMOD_KYB" 0 0 "Fitter" 0 0 1515512762821 ""}
{ "Info" "0" "" "Revision = PMOD_KYB" {  } {  } 0 0 "Revision = PMOD_KYB" 0 0 "Fitter" 0 0 1515512762822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1515512762933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PMOD_KYB EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"PMOD_KYB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1515512762990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515512763010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1515512763010 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1515512763176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515512763470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515512763470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1515512763470 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1515512763470 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515512763477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515512763477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1515512763477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1515512763477 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1515512763614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PMOD_KYB.sdc " "Synopsys Design Constraints File file not found: 'PMOD_KYB.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1515512763616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1515512763616 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1515512763621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node CLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "etatP.e2 " "Destination node etatP.e2" {  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 26 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { etatP.e2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire_Nbit:C2\|out_temp\[0\] " "Destination node memoire_Nbit:C2\|out_temp\[0\]" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 36 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memoire_Nbit:C2|out_temp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire_Nbit:C2\|out_temp\[1\] " "Destination node memoire_Nbit:C2\|out_temp\[1\]" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 36 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memoire_Nbit:C2|out_temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire_Nbit:C2\|out_temp\[2\] " "Destination node memoire_Nbit:C2\|out_temp\[2\]" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 36 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memoire_Nbit:C2|out_temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoire_Nbit:C2\|out_temp\[3\] " "Destination node memoire_Nbit:C2\|out_temp\[3\]" {  } { { "memoire_Nbit.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/memoire_Nbit.vhd" 36 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { memoire_Nbit:C2|out_temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1515512763643 ""}  } { { "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0/quartus/linux64/pin_planner.ppl" { CLK } } } { "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 12 0 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515512763643 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector0~2  " "Automatically promoted node Selector0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1515512763643 ""}  } { { "../../machine.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/machine.vhd" 127 -1 0 } } { "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1515512763643 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1515512763699 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515512763700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1515512763700 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515512763702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1515512763702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1515512763703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1515512763703 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1515512763703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1515512763722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1515512763723 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1515512763723 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515512763740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1515512764160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515512764328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1515512764339 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1515512764927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515512764928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1515512764994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/nfs/home/sasl/eleves/ei-se/3700758/TP_ELEC_NUM/PROJET/eise3_Num1/PMOD_KYB/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1515512766086 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1515512766086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515512766534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1515512766535 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1515512766535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.01 " "Total time spent on timing analysis during the Fitter is 1.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1515512766548 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515512766552 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[0\] 0 " "Pin \"COL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[1\] 0 " "Pin \"COL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[2\] 0 " "Pin \"COL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COL\[3\] 0 " "Pin \"COL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[0\] 0 " "Pin \"AFFICHAGE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[1\] 0 " "Pin \"AFFICHAGE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[2\] 0 " "Pin \"AFFICHAGE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[3\] 0 " "Pin \"AFFICHAGE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[4\] 0 " "Pin \"AFFICHAGE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[5\] 0 " "Pin \"AFFICHAGE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[6\] 0 " "Pin \"AFFICHAGE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[7\] 0 " "Pin \"AFFICHAGE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[8\] 0 " "Pin \"AFFICHAGE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[9\] 0 " "Pin \"AFFICHAGE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[10\] 0 " "Pin \"AFFICHAGE\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[11\] 0 " "Pin \"AFFICHAGE\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[12\] 0 " "Pin \"AFFICHAGE\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[13\] 0 " "Pin \"AFFICHAGE\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[14\] 0 " "Pin \"AFFICHAGE\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[15\] 0 " "Pin \"AFFICHAGE\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[16\] 0 " "Pin \"AFFICHAGE\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[17\] 0 " "Pin \"AFFICHAGE\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[18\] 0 " "Pin \"AFFICHAGE\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[19\] 0 " "Pin \"AFFICHAGE\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[20\] 0 " "Pin \"AFFICHAGE\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[21\] 0 " "Pin \"AFFICHAGE\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[22\] 0 " "Pin \"AFFICHAGE\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[23\] 0 " "Pin \"AFFICHAGE\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[24\] 0 " "Pin \"AFFICHAGE\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[25\] 0 " "Pin \"AFFICHAGE\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[26\] 0 " "Pin \"AFFICHAGE\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AFFICHAGE\[27\] 0 " "Pin \"AFFICHAGE\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETAT_ACTUEL\[0\] 0 " "Pin \"ETAT_ACTUEL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETAT_ACTUEL\[1\] 0 " "Pin \"ETAT_ACTUEL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETAT_ACTUEL\[2\] 0 " "Pin \"ETAT_ACTUEL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ETAT_ACTUEL\[3\] 0 " "Pin \"ETAT_ACTUEL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1515512766560 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1515512766560 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515512766659 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1515512766680 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1515512766774 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1515512766992 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1515512767016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "754 " "Peak virtual memory: 754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515512767299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 16:46:07 2018 " "Processing ended: Tue Jan  9 16:46:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515512767299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515512767299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515512767299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515512767299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1515512768770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515512768773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 16:46:08 2018 " "Processing started: Tue Jan  9 16:46:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515512768773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1515512768773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PMOD_KYB -c PMOD_KYB " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PMOD_KYB -c PMOD_KYB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1515512768774 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1515512769549 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1515512769585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515512769885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 16:46:09 2018 " "Processing ended: Tue Jan  9 16:46:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515512769885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515512769885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515512769885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1515512769885 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1515512769976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1515512771134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  9 16:46:10 2018 " "Processing started: Tue Jan  9 16:46:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515512771136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515512771136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PMOD_KYB -c PMOD_KYB " "Command: quartus_sta PMOD_KYB -c PMOD_KYB" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515512771137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1515512771161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1515512771295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515512771322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1515512771322 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1515512771394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PMOD_KYB.sdc " "Synopsys Design Constraints File file not found: 'PMOD_KYB.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1515512771428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1515512771429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SWITCH_ETAT2 SWITCH_ETAT2 " "create_clock -period 1.000 -name SWITCH_ETAT2 SWITCH_ETAT2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771431 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771431 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1515512771435 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1515512771451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515512771461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.424 " "Worst-case setup slack is -4.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.424      -260.615 CLK  " "   -4.424      -260.615 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222        -0.222 SWITCH_ETAT2  " "   -0.222        -0.222 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.904 " "Worst-case hold slack is -1.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.904        -9.094 SWITCH_ETAT2  " "   -1.904        -9.094 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613         0.000 CLK  " "    0.613         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515512771478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515512771483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -158.047 CLK  " "   -1.631      -158.047 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 SWITCH_ETAT2  " "   -1.631        -1.631 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771488 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1515512771553 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1515512771554 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1515512771571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.166 " "Worst-case setup slack is -1.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166       -38.239 CLK  " "   -1.166       -38.239 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737         0.000 SWITCH_ETAT2  " "    0.737         0.000 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.969 " "Worst-case hold slack is -0.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969        -4.876 SWITCH_ETAT2  " "   -0.969        -4.876 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107         0.000 CLK  " "    0.107         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515512771589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1515512771595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -129.380 CLK  " "   -1.380      -129.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 SWITCH_ETAT2  " "   -1.380        -1.380 SWITCH_ETAT2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1515512771600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1515512771600 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1515512771665 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515512771707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1515512771707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515512771780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  9 16:46:11 2018 " "Processing ended: Tue Jan  9 16:46:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515512771780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515512771780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515512771780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515512771780 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515512771923 ""}
