Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan  8 09:44:17 2025
| Host         : kavya-Precision-Tower-5810 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
SYNTH-16   Warning   Address collision                                          1           
TIMING-11  Warning   Inappropriate max delay with datapath only option          2           
TIMING-18  Warning   Missing input or output delay                              5           
XDCH-2     Warning   Same min and max delay values on IO port                   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.453        0.000                      0                 7313        0.057        0.000                      0                 7248        0.264        0.000                       0                  2973  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_p               {0.000 2.500}        5.000           200.000         
  clk_out1_clk_div  {0.000 4.000}        8.000           125.000         
  clk_out2_clk_div  {2.000 6.000}        8.000           125.000         
  clk_out3_clk_div  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_div  {0.000 2.500}        5.000           200.000         
phy_rx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                 1.100        0.000                       0                     1  
  clk_out1_clk_div        1.282        0.000                      0                 6806        0.057        0.000                      0                 6775        2.870        0.000                       0                  2761  
  clk_out2_clk_div                                                                                                                                                    6.408        0.000                       0                     3  
  clk_out3_clk_div                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_div                                                                                                                                                    3.408        0.000                       0                     3  
phy_rx_clk                2.851        0.000                      0                  471        0.118        0.000                      0                  471        3.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
phy_rx_clk        clk_out1_clk_div        6.772        0.000                      0                   16                                                                        
clk_out1_clk_div  clk_out2_clk_div        0.453        0.000                      0                    2                                                                        
clk_out1_clk_div  phy_rx_clk              6.902        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_div   clk_out1_clk_div         6.795        0.000                      0                    1        0.374        0.000                      0                    1  
**async_default**  phy_rx_clk         phy_rx_clk               6.336        0.000                      0                    1        0.614        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_clk_div                    
(none)                              clk_out1_clk_div  
(none)            clk_out1_clk_div  clk_out1_clk_div  
(none)            phy_rx_clk        clk_out1_clk_div  
(none)            clk_out1_clk_div  clk_out2_clk_div  
(none)            clk_out1_clk_div  phy_rx_clk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk_out1_clk_div                    
(none)            clk_out2_clk_div                    
(none)            clk_out3_clk_div                    
(none)            clkfbout_clk_div                    
(none)                              phy_rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        1.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.433ns (6.801%)  route 5.934ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.934     5.085    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.537     6.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[2]/C
                         clock pessimism              0.308     6.783    
                         clock uncertainty           -0.064     6.719    
    SLICE_X24Y204        FDRE (Setup_fdre_C_R)       -0.352     6.367    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.433ns (6.801%)  route 5.934ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.934     5.085    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.537     6.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]/C
                         clock pessimism              0.308     6.783    
                         clock uncertainty           -0.064     6.719    
    SLICE_X24Y204        FDRE (Setup_fdre_C_R)       -0.352     6.367    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 0.433ns (6.801%)  route 5.934ns (93.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.934     5.085    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.537     6.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X24Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]/C
                         clock pessimism              0.308     6.783    
                         clock uncertainty           -0.064     6.719    
    SLICE_X24Y204        FDRE (Setup_fdre_C_R)       -0.352     6.367    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.433ns (6.805%)  route 5.930ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.930     5.081    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X25Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.537     6.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X25Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[0]/C
                         clock pessimism              0.308     6.783    
                         clock uncertainty           -0.064     6.719    
    SLICE_X25Y204        FDRE (Setup_fdre_C_R)       -0.352     6.367    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 0.433ns (6.805%)  route 5.930ns (93.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.930     5.081    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X25Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.537     6.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X25Y204        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[1]/C
                         clock pessimism              0.308     6.783    
                         clock uncertainty           -0.064     6.719    
    SLICE_X25Y204        FDRE (Setup_fdre_C_R)       -0.352     6.367    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.367    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.538ns (8.578%)  route 5.734ns (91.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.080     4.231    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X20Y211        LUT5 (Prop_lut5_I0_O)        0.105     4.336 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_retry_cnt_reg[5]_i_1/O
                         net (fo=27, routed)          0.654     4.990    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst_n_26
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.534     6.472    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_out1
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[30]/C
                         clock pessimism              0.308     6.780    
                         clock uncertainty           -0.064     6.716    
    SLICE_X23Y215        FDRE (Setup_fdre_C_R)       -0.352     6.364    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.538ns (8.578%)  route 5.734ns (91.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.080     4.231    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X20Y211        LUT5 (Prop_lut5_I0_O)        0.105     4.336 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_retry_cnt_reg[5]_i_1/O
                         net (fo=27, routed)          0.654     4.990    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst_n_26
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.534     6.472    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_out1
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[31]/C
                         clock pessimism              0.308     6.780    
                         clock uncertainty           -0.064     6.716    
    SLICE_X23Y215        FDRE (Setup_fdre_C_R)       -0.352     6.364    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.538ns (8.578%)  route 5.734ns (91.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.080     4.231    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X20Y211        LUT5 (Prop_lut5_I0_O)        0.105     4.336 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_retry_cnt_reg[5]_i_1/O
                         net (fo=27, routed)          0.654     4.990    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst_n_26
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.534     6.472    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_out1
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[32]/C
                         clock pessimism              0.308     6.780    
                         clock uncertainty           -0.064     6.716    
    SLICE_X23Y215        FDRE (Setup_fdre_C_R)       -0.352     6.364    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.538ns (8.578%)  route 5.734ns (91.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.080     4.231    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X20Y211        LUT5 (Prop_lut5_I0_O)        0.105     4.336 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_retry_cnt_reg[5]_i_1/O
                         net (fo=27, routed)          0.654     4.990    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst_n_26
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.534     6.472    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_out1
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[33]/C
                         clock pessimism              0.308     6.780    
                         clock uncertainty           -0.064     6.716    
    SLICE_X23Y215        FDRE (Setup_fdre_C_R)       -0.352     6.364    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.538ns (8.578%)  route 5.734ns (91.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 6.472 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.080     4.231    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/Q[0]
    SLICE_X20Y211        LUT5 (Prop_lut5_I0_O)        0.105     4.336 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_retry_cnt_reg[5]_i_1/O
                         net (fo=27, routed)          0.654     4.990    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst_n_26
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.534     6.472    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/clk_out1
    SLICE_X23Y215        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[34]/C
                         clock pessimism              0.308     6.780    
                         clock uncertainty           -0.064     6.716    
    SLICE_X23Y215        FDRE (Setup_fdre_C_R)       -0.352     6.364    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                  1.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.708    -0.475    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    SLICE_X22Y210        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y210        FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg_reg[47]/Q
                         net (fo=1, routed)           0.104    -0.206    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_mac_reg[47]
    RAMB36_X1Y41         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.026    -0.828    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/clk_out1
    RAMB36_X1Y41         RAMB36E1                                     r  core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
                         clock pessimism              0.410    -0.418    
    RAMB36_X1Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.155    -0.263    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.002%)  route 0.286ns (66.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.654    -0.529    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.286    -0.102    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]_0[0]
    SLICE_X3Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.021    -0.833    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/clk_out1
    SLICE_X3Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/C
                         clock pessimism              0.666    -0.167    
    SLICE_X3Y200         FDRE (Hold_fdre_C_R)        -0.018    -0.185    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.086%)  route 0.125ns (46.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.618    -0.565    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X9Y181         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.299    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/DIC0
    SLICE_X10Y181        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.888    -0.966    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/WCLK
    SLICE_X10Y181        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/CLK
                         clock pessimism              0.437    -0.529    
    SLICE_X10Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.385    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.269%)  route 0.129ns (47.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.619    -0.564    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X9Y182         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/Q
                         net (fo=2, routed)           0.129    -0.294    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/DIB0
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.890    -0.964    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/WCLK
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/CLK
                         clock pessimism              0.437    -0.527    
    SLICE_X10Y183        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.381    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.712    -0.471    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_out1
    SLICE_X19Y201        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y201        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/Q
                         net (fo=1, routed)           0.195    -0.135    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[31]_0[10]
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.896    -0.958    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/C
                         clock pessimism              0.666    -0.292    
    SLICE_X19Y194        FDRE (Hold_fdre_C_D)         0.070    -0.222    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.712    -0.471    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_out1
    SLICE_X17Y201        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y201        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[12]/Q
                         net (fo=1, routed)           0.195    -0.135    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[31]_0[12]
    SLICE_X17Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.896    -0.958    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X17Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[12]/C
                         clock pessimism              0.666    -0.292    
    SLICE_X17Y194        FDRE (Hold_fdre_C_D)         0.070    -0.222    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.269%)  route 0.129ns (47.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.620    -0.563    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X9Y183         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/Q
                         net (fo=2, routed)           0.129    -0.293    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/DIC0
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.890    -0.964    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/WCLK
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/CLK
                         clock pessimism              0.437    -0.527    
    SLICE_X10Y183        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.383    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.712    -0.471    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_out1
    SLICE_X19Y201        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y201        FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/Q
                         net (fo=1, routed)           0.195    -0.135    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[31]_0[11]
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.896    -0.958    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_out1
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/C
                         clock pessimism              0.666    -0.292    
    SLICE_X19Y194        FDRE (Hold_fdre_C_D)         0.066    -0.226    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.795%)  route 0.135ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.612    -0.571    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_out1
    SLICE_X22Y177        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.272    core_inst/udp_payload_fifo/s_axis[5]
    RAMB36_X1Y35         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.920    -0.934    core_inst/udp_payload_fifo/clk_out1
    RAMB36_X1Y35         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
                         clock pessimism              0.415    -0.518    
    RAMB36_X1Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.363    core_inst/udp_payload_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.054%)  route 0.211ns (59.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.616    -0.567    core_inst/udp_payload_fifo/clk_out1
    SLICE_X21Y167        FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[2]/Q
                         net (fo=3, routed)           0.211    -0.215    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[2]
    RAMB18_X1Y66         RAMB18E1                                     r  core_inst/udp_payload_fifo/mem_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.925    -0.929    core_inst/udp_payload_fifo/clk_out1
    RAMB18_X1Y66         RAMB18E1                                     r  core_inst/udp_payload_fifo/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.437    -0.491    
    RAMB18_X1Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.308    core_inst/udp_payload_fifo/mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_div
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y38     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y74     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y80     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y80     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y41     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y41     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y34     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y34     core_inst/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y35     core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y66     core_inst/udp_payload_fifo/mem_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y203    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_div
  To Clock:  clk_out2_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_div
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    clk_mmcm/inst/clkout2_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y219    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_div
  To Clock:  clk_out3_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  idelayctrl_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    clk_mmcm/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  idelayctrl_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_div
  To Clock:  clkfbout_clk_div

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_div
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    clk_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 2.095ns (41.079%)  route 3.005ns (58.921%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 10.727 - 8.000 ) 
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.654     2.893    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.348     3.241 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/Q
                         net (fo=9, routed)           1.159     4.401    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[19][1]
    SLICE_X6Y223         LUT4 (Prop_lut4_I3_O)        0.263     4.664 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[31]_i_2/O
                         net (fo=10, routed)          0.589     5.253    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/D[31]
    SLICE_X7Y222         LUT6 (Prop_lut6_I1_O)        0.268     5.521 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[5]_i_1/O
                         net (fo=2, routed)           0.631     6.152    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[5]
    SLICE_X4Y222         LUT6 (Prop_lut6_I0_O)        0.105     6.257 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.257    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry_i_3_n_0
    SLICE_X4Y222         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.714 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.714    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry_n_0
    SLICE_X4Y223         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.812 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.812    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__0_n_0
    SLICE_X4Y224         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.002 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.399     7.401    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X2Y220         LUT6 (Prop_lut6_I0_O)        0.261     7.662 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.226     7.888    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X3Y221         LUT6 (Prop_lut6_I2_O)        0.105     7.993 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000     7.993    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X3Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.610    10.727    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X3Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.122    10.849    
                         clock uncertainty           -0.035    10.814    
    SLICE_X3Y221         FDRE (Setup_fdre_C_D)        0.030    10.844    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.763ns (36.105%)  route 3.120ns (63.895%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.716     7.787    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.763ns (38.165%)  route 2.856ns (61.835%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y212         FDRE (Prop_fdre_C_Q)         0.348     3.252 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.918     4.171    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg[2]
    SLICE_X3Y211         LUT6 (Prop_lut6_I1_O)        0.240     4.411 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.411    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.851 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     4.851    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.067 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.616     5.682    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y214         LUT3 (Prop_lut3_I0_O)        0.309     5.991 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.359     6.350    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X4Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.455 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.511     6.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X3Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.072 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.452     7.524    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.617    10.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.122    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X3Y214         FDRE (Setup_fdre_C_CE)      -0.168    10.653    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  3.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.078     0.880    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.141     0.935 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.055     0.990    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[2]
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.284    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
                         clock pessimism             -0.490     0.794    
    SLICE_X5Y221         FDRE (Hold_fdre_C_D)         0.078     0.872    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.076     0.878    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[10]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.075     0.877    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[2]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X7Y211         FDRE (Hold_fdre_C_D)         0.075     0.877    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[3]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X7Y211         FDRE (Hold_fdre_C_D)         0.071     0.873    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.071     0.873    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.258     0.799    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.141     0.940 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     0.997    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg_n_0_[3]
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.293     1.289    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/C
                         clock pessimism             -0.490     0.799    
    SLICE_X4Y216         FDPE (Hold_fdpe_C_D)         0.071     0.870    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.141     0.935 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[1]/Q
                         net (fo=2, routed)           0.067     1.002    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[1]
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.284    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]/C
                         clock pessimism             -0.490     0.794    
    SLICE_X5Y221         FDRE (Hold_fdre_C_D)         0.076     0.870    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y211         FDRE (Prop_fdre_C_Q)         0.164     0.966 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.021    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[1]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X6Y211         FDRE (Hold_fdre_C_D)         0.064     0.866    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.666         8.000       5.334      BUFR_X0Y17     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y43   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y84   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y232  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y231  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y227  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y224  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y223  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
Min Period        n/a     BUFIO/I             n/a            1.470         8.000       6.530      BUFIO_X0Y19    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y219   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        6.772ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.017ns  (logic 0.348ns (34.216%)  route 0.669ns (65.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.669     1.017    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.211     7.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.043ns  (logic 0.379ns (36.342%)  route 0.664ns (63.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.664     1.043    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.075     7.925    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.018ns  (logic 0.433ns (42.533%)  route 0.585ns (57.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.585     1.018    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X5Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y210         FDRE (Setup_fdre_C_D)       -0.081     7.919    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.867ns  (logic 0.348ns (40.132%)  route 0.519ns (59.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.519     0.867    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.210     7.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.832ns  (logic 0.348ns (41.824%)  route 0.484ns (58.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.484     0.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.176     7.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.842%)  route 0.506ns (57.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.895%)  route 0.379ns (52.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.379     0.727    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.194     7.806    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.633%)  route 0.358ns (47.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y218                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
    SLICE_X2Y218         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           0.358     0.756    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale[2]
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y216         FDRE (Setup_fdre_C_D)       -0.160     7.840    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.168%)  route 0.374ns (51.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.374     0.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y209         FDRE (Setup_fdre_C_D)       -0.164     7.836    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (48.007%)  route 0.377ns (51.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.377     0.725    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y209         FDRE (Setup_fdre_C_D)       -0.146     7.854    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  7.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  clk_out2_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out2_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.840ns  (logic 0.379ns (45.115%)  route 0.461ns (54.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.461     0.840    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y219        ODDR (Setup_oddr_C_D2)      -0.707     1.293    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out2_clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.694ns  (logic 0.379ns (54.621%)  route 0.315ns (45.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.315     0.694    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y219        ODDR (Setup_oddr_C_D1)      -0.707     1.293    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_div
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.889ns  (logic 0.348ns (39.133%)  route 0.541ns (60.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.541     0.889    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[2]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.209     7.791    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.023ns  (logic 0.379ns (37.046%)  route 0.644ns (62.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.644     1.023    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[1]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y211         FDRE (Setup_fdre_C_D)       -0.031     7.969    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.216%)  route 0.476ns (57.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.476     0.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y211         FDRE (Setup_fdre_C_D)       -0.209     7.791    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.230%)  route 0.517ns (59.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.517     0.865    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[4]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.164     7.836    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.092%)  route 0.479ns (57.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.479     0.827    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[6]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.168     7.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.927ns  (logic 0.433ns (46.729%)  route 0.494ns (53.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.494     0.927    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[11]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.033     7.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.730ns  (logic 0.398ns (54.501%)  route 0.332ns (45.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.332     0.730    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[8]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y211         FDRE (Setup_fdre_C_D)       -0.200     7.800    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.759ns  (logic 0.348ns (45.841%)  route 0.411ns (54.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
    SLICE_X5Y206         FDPE (Prop_fdpe_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.411     0.759    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y207         FDRE (Setup_fdre_C_D)       -0.169     7.831    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.799%)  route 0.412ns (54.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y215                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X3Y215         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.412     0.760    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y216         FDRE (Setup_fdre_C_D)       -0.166     7.834    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.145%)  route 0.499ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.499     0.878    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[0]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y211         FDRE (Setup_fdre_C_D)       -0.033     7.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Setup :            0  Failing Endpoints,  Worst Slack        6.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_div rise@8.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.379ns (47.167%)  route 0.425ns (52.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 6.382 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.206ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.555    -1.206    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.379    -0.827 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.425    -0.402    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X6Y199         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     9.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     3.408 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.861    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.938 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.444     6.382    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X6Y199         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.368     6.749    
                         clock uncertainty           -0.064     6.685    
    SLICE_X6Y199         FDPE (Recov_fdpe_C_PRE)     -0.292     6.393    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.393    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  6.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_div rise@0.000ns - clk_out1_clk_div rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.286%)  route 0.201ns (58.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.654    -0.529    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y199         FDPE (Prop_fdpe_C_Q)         0.141    -0.388 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.201    -0.188    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X6Y199         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.927    -0.927    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X6Y199         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.437    -0.490    
    SLICE_X6Y199         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.561    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.379ns (28.923%)  route 0.931ns (71.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.732 - 8.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.660     2.899    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.379     3.278 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.931     4.210    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y217         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.615    10.732    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.141    10.873    
                         clock uncertainty           -0.035    10.838    
    SLICE_X6Y217         FDPE (Recov_fdpe_C_PRE)     -0.292    10.546    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                  6.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.343%)  route 0.415ns (74.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.258     0.799    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.141     0.940 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.415     1.356    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y217         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.292     1.288    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.476     0.812    
    SLICE_X6Y217         FDPE (Remov_fdpe_C_PRE)     -0.071     0.741    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.614    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_div
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 3.790ns (36.358%)  route 6.635ns (63.642%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.093     4.244    sync_reset_inst/Q[0]
    SLICE_X0Y231         LUT1 (Prop_lut1_I0_O)        0.105     4.349 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.542     5.891    phy_reset_n_OBUF
    D16                  OBUF (Prop_obuf_I_O)         3.252     9.144 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     9.144    phy_reset_n
    D16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.590ns  (logic 1.417ns (30.871%)  route 3.173ns (69.129%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.621    -0.562    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.164    -0.398 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.757     2.359    sync_reset_inst/Q[0]
    SLICE_X0Y231         LUT1 (Prop_lut1_I0_O)        0.045     2.404 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     2.820    phy_reset_n_OBUF
    D16                  OBUF (Prop_obuf_I_O)         1.208     4.028 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    phy_reset_n
    D16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_div

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.371    -1.691    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.371    -1.691    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.371    -1.691    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.371    -1.691    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.891    -0.963    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.891    -0.963    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.891    -0.963    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.891    -0.963    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_div
  To Clock:  clk_out1_clk_div

Max Delay             4 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.227ns  (logic 0.433ns (10.244%)  route 3.794ns (89.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         3.794     2.945    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X5Y206         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.611    -1.451    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X5Y206         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.433ns (17.558%)  route 2.033ns (82.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.033     1.185    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.447    -1.615    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.433ns (17.558%)  route 2.033ns (82.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.033     1.185    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.447    -1.615    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.466ns  (logic 0.433ns (17.558%)  route 2.033ns (82.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.615ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.033     1.185    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X3Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.447    -1.615    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X3Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.569ns  (logic 0.279ns (49.068%)  route 0.290ns (50.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.215ns
    Source Clock Delay      (SCD):    -1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.438    -1.624    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.279    -1.345 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.290    -1.056    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X7Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.546    -1.215    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X7Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.279ns (48.358%)  route 0.298ns (51.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.444    -1.618    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X3Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y188         FDRE (Prop_fdre_C_Q)         0.279    -1.339 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.298    -1.041    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.551    -1.210    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.279ns (47.741%)  route 0.305ns (52.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    -1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.438    -1.624    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.279    -1.345 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.305    -1.040    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.544    -1.217    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.279ns (47.351%)  route 0.310ns (52.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.438    -1.624    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.279    -1.345 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.310    -1.035    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X5Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.545    -1.216    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X5Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.591ns  (logic 0.279ns (47.244%)  route 0.312ns (52.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.444    -1.618    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X3Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y188         FDRE (Prop_fdre_C_Q)         0.279    -1.339 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.312    -1.028    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X1Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.551    -1.210    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X1Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.304ns (50.924%)  route 0.293ns (49.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.217ns
    Source Clock Delay      (SCD):    -1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.438    -1.624    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.304    -1.320 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.293    -1.027    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.544    -1.217    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.279ns (46.742%)  route 0.318ns (53.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.444    -1.618    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X3Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.279    -1.339 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.318    -1.021    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.551    -1.210    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.600ns  (logic 0.279ns (46.527%)  route 0.321ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.213ns
    Source Clock Delay      (SCD):    -1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.442    -1.620    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X1Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.279    -1.341 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.321    -1.021    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X0Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.548    -1.213    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X0Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.304ns (50.440%)  route 0.299ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.442    -1.620    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X3Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y185         FDRE (Prop_fdre_C_Q)         0.304    -1.316 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.299    -1.017    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[12]
    SLICE_X2Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.551    -1.210    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X2Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.304ns (49.671%)  route 0.308ns (50.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -1.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.442    -1.620    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X1Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.304    -1.316 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.308    -1.008    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[11]
    SLICE_X2Y182         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.545    -1.216    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_out1
    SLICE_X2Y182         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_rx_clk
  To Clock:  clk_out1_clk_div

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.257     0.798    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y217         FDPE (Prop_fdpe_C_Q)         0.164     0.962 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.104     1.066    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X7Y217         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.010    -0.844    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y217         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.957%)  route 0.145ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.145     1.075    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.024%)  route 0.141ns (49.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     0.800    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.141     0.941 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.141     1.082    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.016    -0.838    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.143     1.086    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.174%)  route 0.168ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.168     1.099    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.825%)  route 0.171ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.171     1.101    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.170     1.113    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.641%)  route 0.175ns (55.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.175     1.118    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.019    -0.835    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.796%)  route 0.175ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        -1.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.256     0.797    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/output_clk
    SLICE_X2Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y218         FDRE (Prop_fdre_C_Q)         0.148     0.945 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           0.175     1.120    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale[2]
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.013    -0.841    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_out1
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.005%)  route 0.187ns (56.995%))
  Logic Levels:           0  
  Clock Path Skew:        -1.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     0.800    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X4Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y214         FDRE (Prop_fdre_C_Q)         0.141     0.941 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.187     1.128    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X3Y215         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.871    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.462 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.883    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.854 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.014    -0.840    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X3Y215         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_div
  To Clock:  clk_out2_clk_div

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.581ns  (logic 0.304ns (52.335%)  route 0.277ns (47.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 0.973 - 2.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.605    -1.457    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X0Y219         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y219         FDRE (Prop_fdre_C_Q)         0.304    -1.153 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.277    -0.877    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_div rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     2.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     3.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -2.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.842    clk_mmcm/inst/clk_out2_clk_div
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.761 r  clk_mmcm/inst/clkout2_buf/O
                         net (fo=1, routed)           1.734     0.973    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk_out2
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.304ns (42.994%)  route 0.403ns (57.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 0.973 - 2.000 ) 
    Source Clock Delay      (SCD):    -1.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.606    -1.456    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X0Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.304    -1.152 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.403    -0.749    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_div rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     2.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     3.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273    -2.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.842    clk_mmcm/inst/clk_out2_clk_div
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -0.761 r  clk_mmcm/inst/clkout2_buf/O
                         net (fo=1, routed)           1.734     0.973    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk_out2
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_div
  To Clock:  phy_rx_clk

Max Delay             4 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 0.433ns (7.374%)  route 5.439ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.439     4.591    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 0.433ns (7.374%)  route 5.439ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.439     4.591    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 0.433ns (7.374%)  route 5.439ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.439     4.591    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.872ns  (logic 0.433ns (7.374%)  route 5.439ns (92.626%))
  Logic Levels:           0  
  Clock Path Skew:        4.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    -1.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.366 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.842    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.761 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.479    -1.282    sync_reset_inst/clk_out1
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433    -0.849 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.439     4.591    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.304ns (51.201%)  route 0.290ns (48.799%))
  Logic Levels:           0  
  Clock Path Skew:        4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.609    -1.453    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.304    -1.149 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.290    -0.860    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[10]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.319ns (53.410%)  route 0.278ns (46.590%))
  Logic Levels:           0  
  Clock Path Skew:        4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.609    -1.453    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X6Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.319    -1.134 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.278    -0.856    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[8]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.304ns (50.246%)  route 0.301ns (49.754%))
  Logic Levels:           0  
  Clock Path Skew:        4.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.610    -1.452    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.304    -1.148 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.301    -0.847    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[3]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.279ns (44.651%)  route 0.346ns (55.349%))
  Logic Levels:           0  
  Clock Path Skew:        4.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -1.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.608    -1.454    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X3Y215         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y215         FDRE (Prop_fdre_C_Q)         0.279    -1.175 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.346    -0.830    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.660     2.899    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.279ns (44.701%)  route 0.345ns (55.299%))
  Logic Levels:           0  
  Clock Path Skew:        4.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    -1.451ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.611    -1.451    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_out1
    SLICE_X5Y206         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDPE (Prop_fdpe_C_Q)         0.279    -1.172 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.345    -0.827    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.668     2.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.304ns (48.442%)  route 0.324ns (51.558%))
  Logic Levels:           0  
  Clock Path Skew:        4.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.610    -1.452    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.304    -1.148 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.324    -0.825    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[5]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.347ns (54.696%)  route 0.287ns (45.304%))
  Logic Levels:           0  
  Clock Path Skew:        4.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.610    -1.452    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X6Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y209         FDRE (Prop_fdre_C_Q)         0.347    -1.105 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.287    -0.818    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[12]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.347ns (54.414%)  route 0.291ns (45.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.609    -1.453    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X6Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.347    -1.106 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.291    -0.816    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[7]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.279ns (41.009%)  route 0.401ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        4.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.609    -1.453    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.279    -1.174 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.401    -0.773    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.279ns (41.044%)  route 0.401ns (58.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -1.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.610    -1.452    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_out1
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.279    -1.173 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.773    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[6]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.665     2.904    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_div
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.189ns  (logic 3.188ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -0.366 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.158    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.239 f  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.740     2.979    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y216        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y216        ODDR (Prop_oddr_C_Q)         0.418     3.397 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.398    phy_txd_OBUF[3]
    A18                  OBUF (Prop_obuf_I_O)         2.770     6.168 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.168    phy_txd[3]
    A18                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.183ns  (logic 3.182ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -0.366 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.158    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.239 f  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.740     2.979    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y215        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y215        ODDR (Prop_oddr_C_Q)         0.418     3.397 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.398    phy_txd_OBUF[2]
    A19                  OBUF (Prop_obuf_I_O)         2.764     6.162 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.162    phy_txd[2]
    A19                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.172ns  (logic 3.171ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -0.366 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.158    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.239 f  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.743     2.982    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y211        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y211        ODDR (Prop_oddr_C_Q)         0.418     3.400 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.401    phy_txd_OBUF[0]
    C20                  OBUF (Prop_obuf_I_O)         2.753     6.155 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.155    phy_txd[0]
    C20                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.170ns  (logic 3.169ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -0.366 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.158    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.239 f  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.743     2.982    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y212        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y212        ODDR (Prop_oddr_C_Q)         0.418     3.400 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.401    phy_txd_OBUF[1]
    D20                  OBUF (Prop_obuf_I_O)         2.751     6.152 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.152    phy_txd[1]
    D20                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 3.158ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -0.366 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.158    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.239 f  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        1.734     2.973    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y220        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y220        ODDR (Prop_oddr_C_Q)         0.418     3.391 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     3.392    phy_tx_ctl_OBUF
    F18                  OBUF (Prop_obuf_I_O)         2.740     6.133 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     6.133    phy_tx_ctl
    F18                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 1.292ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.727    -0.456    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y220        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y220        ODDR (Prop_oddr_C_Q)         0.177    -0.279 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001    -0.278    phy_tx_ctl_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.115     0.837 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     0.837    phy_tx_ctl
    F18                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 1.302ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.732    -0.451    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y212        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y212        ODDR (Prop_oddr_C_Q)         0.177    -0.274 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001    -0.273    phy_txd_OBUF[1]
    D20                  OBUF (Prop_obuf_I_O)         1.125     0.853 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.853    phy_txd[1]
    D20                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.732    -0.451    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y211        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y211        ODDR (Prop_oddr_C_Q)         0.177    -0.274 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001    -0.273    phy_txd_OBUF[0]
    C20                  OBUF (Prop_obuf_I_O)         1.128     0.855 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.855    phy_txd[0]
    C20                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.730    -0.453    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y215        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y215        ODDR (Prop_oddr_C_Q)         0.177    -0.276 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001    -0.275    phy_txd_OBUF[2]
    A19                  OBUF (Prop_obuf_I_O)         1.138     0.863 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.863    phy_txd[2]
    A19                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_clk_div  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 1.321ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.740 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.209    clk_mmcm/inst/clk_out1_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_mmcm/inst/clkout1_buf/O
                         net (fo=2759, routed)        0.730    -0.453    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_out1
    OLOGIC_X0Y216        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y216        ODDR (Prop_oddr_C_Q)         0.177    -0.276 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001    -0.275    phy_txd_OBUF[3]
    A18                  OBUF (Prop_obuf_I_O)         1.144     0.869 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.869    phy_txd[3]
    A18                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_div
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 3.155ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_div fall edge)
                                                      6.000     6.000 f  
    R4                                                0.000     6.000 f  clk_p (IN)
                         net (fo=0)                   0.000     6.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     6.842 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     7.907    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.273     1.634 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     3.158    clk_mmcm/inst/clk_out2_clk_div
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.239 f  clk_mmcm/inst/clkout2_buf/O
                         net (fo=1, routed)           1.734     4.973    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk_out2
    OLOGIC_X0Y219        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y219        ODDR (Prop_oddr_C_Q)         0.418     5.391 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     5.392    phy_tx_clk_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.737     8.130 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.130    phy_tx_clk
    E18                                                               r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_div  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_div rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     2.360 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     2.800    clk_mmcm/inst/clk_in1_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540     0.260 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     0.791    clk_mmcm/inst/clk_out2_clk_div
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clk_mmcm/inst/clkout2_buf/O
                         net (fo=1, routed)           0.727     1.544    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk_out2
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y219        ODDR (Prop_oddr_C_Q)         0.177     1.721 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     1.722    phy_tx_clk_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.112     2.834 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.834    phy_tx_clk
    E18                                                               r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_div
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_div'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.514ns  (logic 0.029ns (1.916%)  route 1.485ns (98.084%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_div fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     2.891 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.371    clk_mmcm/inst/clk_in1_clk_div
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332     0.038 f  clk_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579     0.617    clk_mmcm/inst/clk_out3_clk_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.646 f  clk_mmcm/inst/clkout3_buf/O
                         net (fo=1, routed)           0.906     1.552    clk_200_int
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   f  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_div'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.881ns  (logic 0.077ns (2.672%)  route 2.804ns (97.328%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clk_out3_clk_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkout3_buf/O
                         net (fo=1, routed)           1.352    -1.710    clk_200_int
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_div
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_div'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_div fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     2.891 f  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.371    clk_mmcm/inst/clk_in1_clk_div
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     0.038 f  clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     0.617    clk_mmcm/inst/clkfbout_clk_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.646 f  clk_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     1.518    clk_mmcm/inst/clkfbout_buf_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_div'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 0.077ns (2.630%)  route 2.850ns (97.370%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_div rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm/inst/clk_in1_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.808    clk_mmcm/inst/clk_in1_clk_div
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.399    -4.592 r  clk_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.452    -3.139    clk_mmcm/inst/clkfbout_clk_div
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -3.062 r  clk_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.398    -1.664    clk_mmcm/inst/clkfbout_buf_clk_div
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  phy_rx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 2.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 7.143 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.418    phy_rxd_IBUF[0]
    IDELAY_X0Y231        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.097 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     2.097    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y231        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.239     7.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y231        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C

Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 2.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 7.143 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    A15                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.416    phy_rx_ctl_IBUF
    IDELAY_X0Y232        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.095 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.095    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y232        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.239     7.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y232        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 2.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.409    phy_rxd_IBUF[2]
    IDELAY_X0Y224        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.088 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     2.088    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y224        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.231     7.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y224        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 2.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 7.137 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.409    phy_rxd_IBUF[1]
    IDELAY_X0Y227        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.088 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     2.088    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y227        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.233     7.137    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y227        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 2.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    C19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.406    phy_rxd_IBUF[3]
    IDELAY_X0Y223        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.085 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     2.085    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y223        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.231     7.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y223        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    C19                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.243    phy_rxd_IBUF[3]
    IDELAY_X0Y223        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.486 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     0.486    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y223        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.097     5.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y223        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.246    phy_rxd_IBUF[1]
    IDELAY_X0Y227        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.489 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     0.489    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y227        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.100     5.327    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y227        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.246    phy_rxd_IBUF[2]
    IDELAY_X0Y224        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.489 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     0.489    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y224        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.097     5.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y224        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.496ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 5.332 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    A15                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.253    phy_rx_ctl_IBUF
    IDELAY_X0Y232        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.496 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.496    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y232        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.105     5.332    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y232        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.498ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 5.332 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    A16                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.255    phy_rxd_IBUF[0]
    IDELAY_X0Y231        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.498 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     0.498    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y231        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.105     5.332    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y231        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C





