$date
	Thu Dec 30 09:41:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$scope module dut $end
$var wire 1 ! out $end
$var wire 2 " selb [1:0] $end
$var wire 2 # sel [1:0] $end
$var wire 4 $ in_gated [3:0] $end
$var wire 4 % in [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 %
b1 $
b0 #
b11 "
1!
$end
#100000
0!
b0 $
b10 "
b1 #
#200000
1!
b100 $
b1 "
b10 #
#300000
0!
b0 $
b0 "
b11 #
#400000
