Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Wed Jan 10 20:43:08 2018
| Host             : DESKTOP-R6U0J4O running 64-bit major release  (build 9200)
| Command          : report_power -file routing_power_routed.rpt -pb routing_power_summary_routed.pb -rpx routing_power_routed.rpx
| Design           : routing
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.161 |
| Dynamic (W)              | 0.064 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        3 |       --- |             --- |
| Slice Logic    |     0.004 |     4644 |       --- |             --- |
|   LUT as Logic |     0.004 |     2755 |     63400 |            4.35 |
|   CARRY4       |    <0.001 |      171 |     15850 |            1.08 |
|   Register     |    <0.001 |     1139 |    126800 |            0.90 |
|   F7/F8 Muxes  |    <0.001 |      151 |     63400 |            0.24 |
|   BUFG         |     0.000 |        4 |        32 |           12.50 |
|   Others       |     0.000 |       32 |       --- |             --- |
| Signals        |     0.005 |     3412 |       --- |             --- |
| Block RAM      |     0.021 |        8 |       135 |            5.93 |
| I/O            |     0.027 |       33 |       210 |           15.71 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.161 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.051 |       0.035 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+---------+-----------------+
| Clock       | Domain  | Constraint (ns) |
+-------------+---------+-----------------+
| sys_clk_pin | horloge |            10.0 |
+-------------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| routing           |     0.064 |
|   inst1           |    <0.001 |
|   inst10          |    <0.001 |
|   inst11          |     0.002 |
|     DispCtrl      |     0.001 |
|       BtoBCD      |    <0.001 |
|     PmodJSTK_Int  |    <0.001 |
|       SPI_Ctrl    |    <0.001 |
|       SPI_Int     |    <0.001 |
|       SerialClock |    <0.001 |
|     genSndRec     |    <0.001 |
|   inst2           |     0.019 |
|   inst3           |     0.004 |
|   inst4           |     0.002 |
|   inst5           |    <0.001 |
|   inst6           |    <0.001 |
|   inst7           |    <0.001 |
|   inst8           |     0.005 |
|   inst9           |     0.003 |
+-------------------+-----------+


