// Seed: 1138850359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    input tri1 id_0,
    input wire _id_1,
    input wire id_2
    , id_8,
    input supply1 id_3,
    input tri id_4,
    output logic id_5,
    input supply1 id_6
);
  task id_9(input [-1 : id_1  ==  1] id_10, input [-1 : 1] id_11, id_12);
    begin : LABEL_0
      if (-1) id_9 = !id_4 == id_8;
      else id_5 <= 1'b0 > id_1 - (id_11);
    end
  endtask
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_8,
      id_12,
      id_11,
      id_8,
      id_11,
      id_11,
      id_11
  );
  assign id_10 = "";
  parameter id_13 = 1;
  wire [id_1 : id_1  ==  1 'b0] id_14;
endmodule
