#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr  8 18:35:31 2020
# Process ID: 13004
# Current directory: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254
# Command line: vivado.exe -log fir8_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fir8_test.tcl -notrace
# Log file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test.vdi
# Journal file: C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254\vivado.jou
#-----------------------------------------------------------
source fir8_test.tcl -notrace
Command: link_design -top fir8_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 565.438 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
Finished Parsing XDC File [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 687.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 687.090 ; gain = 385.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 708.070 ; gain = 20.980

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f03e6b47

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1230.645 ; gain = 522.574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f03e6b47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f03e6b47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11fd70f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 14 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 11fd70f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11fd70f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11fd70f66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1424.066 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              14  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.066 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1424.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.174 | TNS=-47.595 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1567.438 ; gain = 0.000
Ending Power Optimization Task | Checksum: bd676863

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.438 ; gain = 143.371

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: bd676863

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1567.438 ; gain = 880.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
Command: report_drc -file fir8_test_drc_opted.rpt -pb fir8_test_drc_opted.pb -rpx fir8_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_0 has an input control pin dds_sine_i3/lut_addr_reg_0/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[14] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 dds_sine_i3/lut_addr_reg_1 has an input control pin dds_sine_i3/lut_addr_reg_1/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[10] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[11] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[12] (net: dds_sine_i3/r_nco_reg[31]_rep_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[13] (net: dds_sine_i3/r_nco_reg[31]_rep__4_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[1] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[2] (net: dds_sine_i3/r_nco_reg[31]_rep__3_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[3] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[4] (net: dds_sine_i3/r_nco_reg[31]_rep__2_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[5] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[6] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[7] (net: dds_sine_i3/r_nco_reg[31]_rep__1_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[8] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 dds_sine_i3/lut_addr_reg_3 has an input control pin dds_sine_i3/lut_addr_reg_3/ADDRARDADDR[9] (net: dds_sine_i3/r_nco_reg[31]_rep__0_n_0) which is driven by a register (dds_sine_i3/r_nco_reg[31]_rep__0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 34 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 811c431b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1567.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a673a99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 644acb6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 913385be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-81] Processed net fir_filter_i4/r_coeff_reg_n_0_[7][3]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |              1  |                     2  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 12e79dba6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 14cb6273d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14cb6273d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14a74f0dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca0ef0a3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1074c8929

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18436d340

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1521ca54c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16570a93a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16570a93a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 191f51fe3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22ab206c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22ab206c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cb5a5c7b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cb5a5c7b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.598. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 142df5e94

Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 142df5e94

Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 1567.438 ; gain = 0.000
Post Placement Optimization Initialization | Checksum: 1cc1d7ab8
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.660. For the most accurate timing information please run report_timing.
Post Placement Optimization Initialization | Checksum: 1eeb48238
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.660. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 209f5deef

Time (s): cpu = 00:03:47 ; elapsed = 00:04:18 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 209f5deef

Time (s): cpu = 00:03:47 ; elapsed = 00:04:18 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1f5ddda10

Time (s): cpu = 00:03:47 ; elapsed = 00:04:18 . Memory (MB): peak = 1567.438 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f5ddda10

Time (s): cpu = 00:03:47 ; elapsed = 00:04:18 . Memory (MB): peak = 1567.438 ; gain = 0.000
Ending Placer Task | Checksum: 1560b17ff

Time (s): cpu = 00:03:47 ; elapsed = 00:04:18 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:49 ; elapsed = 00:04:19 . Memory (MB): peak = 1567.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fir8_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fir8_test_utilization_placed.rpt -pb fir8_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fir8_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1567.438 ; gain = 0.000
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.438 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.660 | TNS=-55.297 |
Phase 1 Physical Synthesis Initialization | Checksum: 19c98ff7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.660 | TNS=-55.297 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19c98ff7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.660 | TNS=-55.297 |
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[2][13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fir_filter_i4/p_data_reg_n_0_[2][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.632 | TNS=-54.849 |
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[2][13]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[2][13]_replica
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[2][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[2][13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.584 | TNS=-54.081 |
INFO: [Physopt 32-81] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-53.633 |
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][13]_replica
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][13]_replica
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-53.633 |
Phase 3 Critical Path Optimization | Checksum: 19c98ff7c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-53.633 |
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][13]_replica
INFO: [Physopt 32-572] Net fir_filter_i4/p_data_reg_n_0_[6][13]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data_reg[2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN.  Did not re-place instance fir_filter_i4/p_data_reg[6][13]_replica
INFO: [Physopt 32-702] Processed net fir_filter_i4/p_data_reg_n_0_[6][13]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/o_data[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/r_add_st2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__3_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__2_n_83. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fir_filter_i4/RESIZE0__1_n_84. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-53.633 |
Phase 4 Critical Path Optimization | Checksum: 19c98ff7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.556 | TNS=-53.633 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.104  |          1.664  |            2  |              0  |                     3  |           0  |           2  |  00:00:03  |
|  Total          |          0.104  |          1.664  |            2  |              0  |                     3  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19c98ff7c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1567.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 39de0e79 ConstDB: 0 ShapeSum: e56a68b1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 501d918e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1567.438 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3a5c79b NumContArr: 4c77c9f3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 501d918e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1567.438 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 501d918e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1568.590 ; gain = 1.152

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 501d918e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1568.590 ; gain = 1.152
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e446bcf8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1573.074 ; gain = 5.637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.476 | TNS=-52.353| WHS=-1.489 | THS=-148.035|

Phase 2 Router Initialization | Checksum: e782f564

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1573.289 ; gain = 5.852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 472
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 472
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4715d19d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1574.891 ; gain = 7.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.760 | TNS=-56.897| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c204f710

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.891 ; gain = 7.453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.717 | TNS=-56.209| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 247d11af5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.891 ; gain = 7.453

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.674 | TNS=-55.521| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13d118ed8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.891 ; gain = 7.453

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.684 | TNS=-55.681| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 11428a461

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.891 ; gain = 7.453
Phase 4 Rip-up And Reroute | Checksum: 11428a461

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 1574.891 ; gain = 7.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d8e9a8ed

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.595 | TNS=-54.257| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1327e321c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1327e321c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457
Phase 5 Delay and Skew Optimization | Checksum: 1327e321c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e64a088

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.573 | TNS=-53.905| WHS=-0.133 | THS=-0.133 |

Phase 6.1 Hold Fix Iter | Checksum: 23535a945

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457
Phase 6 Post Hold Fix | Checksum: 1a980bd36

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1e8269555

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.573 | TNS=-53.905| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1e8269555

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.259188 %
  Global Horizontal Routing Utilization  = 0.174909 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1e8269555

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.895 ; gain = 7.457

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e8269555

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 241b57a79

Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.906 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.563. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: c64eac8a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1576.906 ; gain = 0.000
Phase 11 Incr Placement Change | Checksum: 241b57a79

Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 6f6c9a51

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469
Post Restoration Checksum: NetGraph: cf32f986 NumContArr: e9b2d0aa Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1b8e5ca30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1b8e5ca30

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: bb693c52

Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: dfa093c1

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.588 | TNS=-54.145| WHS=-1.483 | THS=-148.334|

Phase 13 Router Initialization | Checksum: 17d5e17c7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.248027 %
  Global Horizontal Routing Utilization  = 0.168142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16
  Number of Partially Routed Nets     = 19
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: e1f1eec7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.662 | TNS=-55.329| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 13b295bcb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.662 | TNS=-55.329| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: f8edfd6c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
Phase 15 Rip-up And Reroute | Checksum: f8edfd6c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 14159bd1e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.583 | TNS=-54.065| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1 Delay CleanUp | Checksum: 11f602c9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 11f602c9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
Phase 16 Delay and Skew Optimization | Checksum: 11f602c9a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 14dbb2688

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.583 | TNS=-54.065| WHS=0.150  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 14dbb2688

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
Phase 17 Post Hold Fix | Checksum: 14dbb2688

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: f289759e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.583 | TNS=-54.065| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: f289759e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1576.906 ; gain = 9.469

Phase 19 Reset Design
INFO: [Route 35-307] 476 nets already restored were skipped.
Post Restoration Checksum: NetGraph: b827ff94 NumContArr: 19d460f7 Constraints: 0 Timing: 82ec3b41
Phase 19 Reset Design | Checksum: 154e89bcc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1582.418 ; gain = 14.980

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.573 | TNS=-53.898| WHS=0.150  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 1235fda9a

Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1582.418 ; gain = 14.980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1582.418 ; gain = 14.980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:01 . Memory (MB): peak = 1582.418 ; gain = 14.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.418 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1582.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
Command: report_drc -file fir8_test_drc_routed.rpt -pb fir8_test_drc_routed.pb -rpx fir8_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
Command: report_methodology -file fir8_test_methodology_drc_routed.rpt -pb fir8_test_methodology_drc_routed.pb -rpx fir8_test_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/FLP_proj/FLP_proj.runs/impl_254/fir8_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
Command: report_power -file fir8_test_power_routed.rpt -pb fir8_test_power_summary_routed.pb -rpx fir8_test_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ricar/Desktop/EConfig/Trabalhos/proj/P1_Sources/fir8_test_timing.xdc:13]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
214 Infos, 34 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fir8_test_route_status.rpt -pb fir8_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fir8_test_timing_summary_routed.rpt -pb fir8_test_timing_summary_routed.pb -rpx fir8_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file fir8_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fir8_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fir8_test_bus_skew_routed.rpt -pb fir8_test_bus_skew_routed.pb -rpx fir8_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  8 18:41:29 2020...
