#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 28 17:34:14 2021
# Process ID: 11180
# Current directory: D:/CG4002/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14828 D:\CG4002\project_1\project_1.xpr
# Log file: D:/CG4002/project_1/vivado.log
# Journal file: D:/CG4002/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CG4002/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CG4002/week7/mlphls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1015.727 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:hls:mlp_nn:1.0 - mlp_nn_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Successfully read diagram <design_1> from block design file <D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.727 ; gain = 0.000
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {0} CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {0} CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART0__PERIPHERAL__ENABLE {0} CONFIG.PSU__UART1__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB0__PERIPHERAL__ENABLE {0} CONFIG.PSU__USB1__PERIPHERAL__ENABLE {0} CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {0}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /mlp_nn_0/S_AXIS_V(8) and /axi_dma_0/M_AXIS_MM2S(4)
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 1258.457 ; gain = 0.000
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
startgroup
set_property -dict [list CONFIG.c_m_axi_mm2s_data_width {64} CONFIG.c_m_axis_mm2s_tdata_width {64} CONFIG.c_mm2s_burst_size {8}] [get_bd_cells axi_dma_0]
endgroup
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_dma_0/S_AXI_LITE/Reg> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_MM2S>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM> is not assigned into address space </axi_dma_0/Data_S2MM>. Please use Address Editor to either assign or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 1328.445 ; gain = 12.016
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW] -force
Slave segment '/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 2G ]>.
assign_bd_address -target_address_space /axi_dma_0/Data_S2MM [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW] -force
Slave segment '/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 2G ]>.
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0xA000_0000 [ 64K ]>.
exclude_bd_addr_seg [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_MM2S]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_MM2S.
exclude_bd_addr_seg [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM] -target_address_space [get_bd_addr_spaces axi_dma_0/Data_S2MM]
Slave segment '/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_S2MM.
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.312 ; gain = 0.000
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_LPD(1) and /smartconnect_0/M00_AXI(0)
validate_bd_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1471.312 ; gain = 112.496
startgroup
endgroup
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
save_bd_design
Wrote  : <D:\CG4002\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/CG4002/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.469 ; gain = 0.000
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mlp_nn_0 .
Exporting to file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0.hwh
Generated Block Design Tcl file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/hw_handoff/design_1_smartconnect_0_0_bd.tcl
Generated Hardware Definition File d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/synth/design_1_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File d:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_ds_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_axi_dma_0_1
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mlp_nn_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_proc_sys_reset_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_smartconnect_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_zynq_ultra_ps_e_0_0
[Tue Sep 28 18:33:43 2021] Launched design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_mlp_nn_0_0_synth_1, design_1_axi_dma_0_1_synth_1, design_1_smartconnect_0_0_synth_1...
Run output will be captured here:
design_1_auto_ds_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_zynq_ultra_ps_e_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_mlp_nn_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/runme.log
design_1_axi_dma_0_1_synth_1: D:/CG4002/project_1/project_1.runs/design_1_axi_dma_0_1_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_smartconnect_0_0_synth_1/runme.log
[Tue Sep 28 18:33:43 2021] Launched synth_1...
Run output will be captured here: D:/CG4002/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:03:19 . Memory (MB): peak = 1743.477 ; gain = 259.008
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1743.477 ; gain = 0.000
reset_run design_1_mlp_nn_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 1743.477 ; gain = 0.000
reset_run design_1_smartconnect_0_0_synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.477 ; gain = 0.000
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_mlp_nn_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_1_smartconnect_0_0
[Tue Sep 28 19:43:49 2021] Launched design_1_mlp_nn_0_0_synth_1, design_1_smartconnect_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_mlp_nn_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_mlp_nn_0_0_synth_1/runme.log
design_1_smartconnect_0_0_synth_1: D:/CG4002/project_1/project_1.runs/design_1_smartconnect_0_0_synth_1/runme.log
synth_1: D:/CG4002/project_1/project_1.runs/synth_1/runme.log
[Tue Sep 28 19:43:49 2021] Launched impl_1...
Run output will be captured here: D:/CG4002/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1743.477 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2585.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3467.180 ; gain = 93.055
Restored from archive | CPU: 12.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3467.180 ; gain = 93.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 3866.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 594 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 242 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 193 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 63 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

open_run: Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 4038.859 ; gain = 2295.383
open_report: Time (s): cpu = 00:01:43 ; elapsed = 00:00:43 . Memory (MB): peak = 5440.727 ; gain = 848.957
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 5484.016 ; gain = 29.469
write_checkpoint D:/CG4002/project_1/checkpoint_1.dcp -force
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:04:33 . Memory (MB): peak = 5507.801 ; gain = 23.785
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-1381] The checkpoint 'D:/CG4002/project_1/checkpoint_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:31 ; elapsed = 00:07:29 . Memory (MB): peak = 5508.832 ; gain = 24.816
INFO: [Common 17-344] 'write_checkpoint' was cancelled
write_hw_platform -fixed -include_bit -force -file D:/CG4002/project_1/design_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/CG4002/project_1/design_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/CG4002/project_1/design_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:25 ; elapsed = 00:01:15 . Memory (MB): peak = 5586.738 ; gain = 77.906
file copy -force D:/CG4002/project_1/project_1.runs/impl_1/design_wrapper.bit D:/CG4002/project_1/btistream.bit
archive_project D:/CG4002/project_1.xpr.zip -temp_dir D:/CG4002/project_1/.Xil/Vivado-11180-DESKTOP-JHOPN9P -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/CG4002/project_1/.Xil/Vivado-11180-DESKTOP-JHOPN9P' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CG4002/week7/mlphls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_ds_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_zynq_ultra_ps_e_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_proc_sys_reset_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mlp_nn_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_dma_0_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_smartconnect_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_ds_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_zynq_ultra_ps_e_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_proc_sys_reset_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mlp_nn_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_dma_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_smartconnect_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_ds_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_ds_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_dma_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_dma_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mlp_nn_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mlp_nn_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_proc_sys_reset_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_smartconnect_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_smartconnect_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (D:/CG4002/project_1.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:02:38 ; elapsed = 00:20:24 . Memory (MB): peak = 5606.484 ; gain = 6.465
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_bias_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom.dat'
INFO: [SIM-utils-43] Exported 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom.dat'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L axi_vip_v1_1_8 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_8 -L xilinx_vip -prj design_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_zynq_ultra_ps_e_0_0
INFO: [VRFC 10-2458] undeclared symbol pl_clk1, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:248]
INFO: [VRFC 10-2458] undeclared symbol pl_clk2, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:250]
INFO: [VRFC 10-2458] undeclared symbol pl_clk3, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:252]
INFO: [VRFC 10-2458] undeclared symbol saxigp6_racount, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:690]
INFO: [VRFC 10-2458] undeclared symbol saxigp6_wacount, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:691]
INFO: [VRFC 10-2458] undeclared symbol saxigp6_rcount, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:692]
INFO: [VRFC 10-2458] undeclared symbol saxigp6_wcount, assumed default net type wire [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:693]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_bias_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_bias_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_bias_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_1_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_2_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_3_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_4_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_buffer_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_5_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_buffer_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_fadd_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_fmul_32ns_32ns_32_3_max_dsp_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_input_ram
INFO: [VRFC 10-311] analyzing module mlp_nn_input
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_bias_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_33
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_34
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_35
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_36
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_37
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_38
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_39
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_40
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_42
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_43
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_44
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_45
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_46
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_2_47
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_24
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_25
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_26
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_27
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_28
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_29
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_30
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_31
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_33
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_34
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_3_35
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_7_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_8_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_9_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_12
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_13_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_14
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_15_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_15
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_17
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_18
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_19
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_22
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_4_23
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_7_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_8_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_9_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11_rom
INFO: [VRFC 10-311] analyzing module mlp_nn_mlp_nn_stream_AXIS_wLAST_0_stream_AXIS_wLAST_0_weights_5_11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_regslice_both
INFO: [VRFC 10-311] analyzing module mlp_nn_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/verilog/mlp_nn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fadd_2_full_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_ap_fadd_2_full_dsp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fcmp_0_no_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_ap_fcmp_0_no_dsp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.gen/sources_1/bd/design_1/ipshared/d760/hdl/ip/mlp_nn_ap_fmul_1_max_dsp_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mlp_nn_ap_fmul_1_max_dsp_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_mlp_nn_0_0/sim/design_1_mlp_nn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mlp_nn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac
INFO: [VRFC 10-311] analyzing module clk_map_imp_1NMB928
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_CVVFJV
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_Z1B1P3
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1C3JDRS
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1FAO4F6
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_F11SX8
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_AIXRF8
INFO: [VRFC 10-311] analyzing module switchboards_imp_1MKJLH2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_48ac_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_smartconnect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_ds_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.srcs/sources_1/new/design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_48ac_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_1'
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 5606.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '62' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b4a59be7543a41b993073fc822447c6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_21 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_wrapper_behav xil_defaultlib.design_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b4a59be7543a41b993073fc822447c6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L xlconstant_v1_1_7 -L smartconnect_v1_0 -L axi_register_slice_v2_1_22 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_5 -L lib_fifo_v1_0_14 -L lib_srl_fifo_v1_0_2 -L axi_datamover_v5_1_24 -L axi_sg_v4_1_13 -L axi_dma_v7_1_23 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_21 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_wrapper_behav xil_defaultlib.design_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:370]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:411]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:442]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:451]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:453]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:456]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:458]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:487]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:490]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:494]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:496]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:498]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:501]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:503]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:532]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:535]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:539]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:541]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:546]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:548]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:577]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:584]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:586]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:588]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:591]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:593]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:622]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:625]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:629]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:631]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:633]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:636]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:638]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:670]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP6RACOUNT' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'SAXIGP6WACOUNT' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP6RCOUNT' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'SAXIGP6WCOUNT' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:693]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6RDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:702]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:719]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:721]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:728]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:749]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:756]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:759]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:762]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:765]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:767]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:768]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:769]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:770]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:836]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:605]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'S_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:606]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'S_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:628]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'WR_DATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:647]
WARNING: [VRFC 10-3091] actual bit length 4096 differs from formal bit length 1024 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:648]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_DDR' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:658]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_OCM' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:659]
WARNING: [VRFC 10-3091] actual bit length 32768 differs from formal bit length 8192 for port 'RD_DATA_REG' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:660]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:141]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/sim/design_1.v:268]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4376]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4631]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v:990]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [D:/CG4002/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v:267]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_dma_v7_1_23.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_smple_sm [\axi_dma_smple_sm(c_extra=1)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reset [\axi_dma_reset(c_include_sg=0,c_...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_rst_module [\axi_dma_rst_module(c_include_sg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_s...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma_reg_module [\axi_dma_reg_module(c_include_sg...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_dre_alig...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_ms_strb_set [axi_datamover_ms_strb_set_defaul...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_mssai_skid_buf [\axi_datamover_mssai_skid_buf(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture working of entity axi_datamover_v5_1_24.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=14,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=14,c_family...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=14,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=25,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=25,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=25,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_stbs_set_nodre [axi_datamover_stbs_set_nodre_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_14.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_strt_...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=21,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=21,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=21,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_2.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_2.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_24.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_24.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_23.axi_dma [\axi_dma(c_include_sg=0,c_sg_inc...]
Compiling architecture design_1_axi_dma_0_1_arch of entity xil_defaultlib.design_1_axi_dma_0_1 [design_1_axi_dma_0_1_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_a_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_w_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_b_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_a_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_r_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_axi...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_top...
Compiling module xil_defaultlib.design_1_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axi_r...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_b...
Compiling module axi_protocol_converter_v2_1_22.axi_protocol_converter_v2_1_22_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_mlp_nn_stream_AXIS_wLAST_...
Compiling module xil_defaultlib.mlp_nn_bias_5_rom
Compiling module xil_defaultlib.mlp_nn_bias_5(DataWidth=32,Addre...
Compiling module xil_defaultlib.mlp_nn_input_ram
Compiling module xil_defaultlib.mlp_nn_input(DataWidth=32,Addres...
Compiling module xil_defaultlib.mlp_nn_buffer_1_ram
Compiling module xil_defaultlib.mlp_nn_buffer_1(DataWidth=32,Add...
Compiling module xil_defaultlib.mlp_nn_buffer_2_ram
Compiling module xil_defaultlib.mlp_nn_buffer_2(DataWidth=32,Add...
Compiling module xil_defaultlib.mlp_nn_buffer_3_ram
Compiling module xil_defaultlib.mlp_nn_buffer_3(DataWidth=32,Add...
Compiling module xil_defaultlib.mlp_nn_buffer_4_ram
Compiling module xil_defaultlib.mlp_nn_buffer_4(DataWidth=32,Add...
Compiling module xil_defaultlib.mlp_nn_buffer_5_ram
Compiling module xil_defaultlib.mlp_nn_buffer_5(DataWidth=32,Add...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu3eg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mlp_nn_ap_fadd_2_full_dsp_32
Compiling module xil_defaultlib.mlp_nn_fadd_32ns_32ns_32_4_full_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_11.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mlp_nn_ap_fmul_1_max_dsp_32
Compiling module xil_defaultlib.mlp_nn_fmul_32ns_32ns_32_3_max_d...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.mlp_nn_ap_fcmp_0_no_dsp_32
Compiling module xil_defaultlib.mlp_nn_fcmp_32ns_32ns_1_2_no_dsp...
Compiling module xil_defaultlib.mlp_nn_regslice_both(DataWidth=6...
Compiling module xil_defaultlib.mlp_nn
Compiling module xil_defaultlib.design_1_mlp_nn_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.bd_48ac_one_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture bd_48ac_psr_aclk_0_arch of entity xil_defaultlib.bd_48ac_psr_aclk_0 [bd_48ac_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1NMB928
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_48ac_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_CVVFJV
Compiling module xil_defaultlib.bd_48ac_m00arn_0
Compiling module xil_defaultlib.bd_48ac_m00awn_0
Compiling module xil_defaultlib.bd_48ac_m00bn_0
Compiling module xil_defaultlib.bd_48ac_m00rn_0
Compiling module xil_defaultlib.bd_48ac_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_Z1B1P3
Compiling module xil_defaultlib.bd_48ac_m00s2a_0
Compiling module xil_defaultlib.bd_48ac_s00a2s_0
Compiling module xil_defaultlib.bd_48ac_s00mmu_0
Compiling module xil_defaultlib.bd_48ac_s00sic_0
Compiling module xil_defaultlib.bd_48ac_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1C3JDRS
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=44...
Compiling module xil_defaultlib.bd_48ac_sarn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bd_48ac_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1FAO4F6
Compiling module xil_defaultlib.bd_48ac_s01a2s_0
Compiling module xil_defaultlib.bd_48ac_s01mmu_0
Compiling module xil_defaultlib.bd_48ac_s01sic_0
Compiling module xil_defaultlib.bd_48ac_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_F11SX8
Compiling module xil_defaultlib.bd_48ac_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=80...
Compiling module xil_defaultlib.bd_48ac_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=28...
Compiling module xil_defaultlib.bd_48ac_swn_0
Compiling module xil_defaultlib.s01_nodes_imp_AIXRF8
Compiling module xil_defaultlib.bd_48ac_arsw_0
Compiling module xil_defaultlib.bd_48ac_awsw_0
Compiling module xil_defaultlib.bd_48ac_bsw_0
Compiling module xil_defaultlib.bd_48ac_rsw_0
Compiling module xil_defaultlib.bd_48ac_wsw_0
Compiling module xil_defaultlib.switchboards_imp_1MKJLH2
Compiling module xil_defaultlib.bd_48ac
Compiling module xil_defaultlib.design_1_smartconnect_0_0
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.design_1_zynq_ultra_ps_e_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/design_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/design_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Sep 28 22:33:59 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 81.754 ; gain = 5.969
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 28 22:33:59 2021...
run_program: Time (s): cpu = 00:00:43 ; elapsed = 00:11:19 . Memory (MB): peak = 5606.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '679' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CG4002/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_wrapper_behav -key {Behavioral:sim_1:Functional:design_wrapper} -tclbatch {design_wrapper.tcl} -protoinst "protoinst_files/bd_48ac.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
ERROR: [Simtcl 6-50] Simulation engine failed to start: Failed to launch child process (child exe not found).
Please see the Tcl Console or the Messages for details.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 22:34:38 2021...
