

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Apr 23 22:12:10 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _LATD	set	3980
    49  0000                     _TRISD	set	3989
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007FD4                     __pcinit:
    55                           	callstack 0
    56  007FD4                     start_initialization:
    57                           	callstack 0
    58  007FD4                     __initialization:
    59                           	callstack 0
    60  007FD4                     end_of_initialization:
    61                           	callstack 0
    62  007FD4                     __end_of__initialization:
    63                           	callstack 0
    64  007FD4  0100               	movlb	0
    65  007FD6  EFED  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71  000001                     
    72                           ; 2 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 25 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  2   10[None  ] int 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FDA                     __ptext0:
   108                           	callstack 0
   109  007FDA                     _main:
   110                           	callstack 31
   111  007FDA                     
   112                           ;main.c: 27:     TRISD &= ~(1 << 0);
   113  007FDA  9095               	bcf	149,0,c	;volatile
   114                           
   115                           ;main.c: 28:     LATD &= ~(1 << 0);
   116  007FDC  908C               	bcf	140,0,c	;volatile
   117  007FDE                     l692:
   118                           
   119                           ;main.c: 30:     {;main.c: 31:         LATD ^= (1 << 0);
   120  007FDE  0E01               	movlw	1
   121  007FE0  1A8C               	xorwf	140,f,c	;volatile
   122                           
   123                           ;main.c: 32:         _delay((unsigned long)((250)*(20000000UL/4000.0)));
   124  007FE2  0E07               	movlw	7
   125  007FE4  6E02               	movwf	(??_main+1)^0,c
   126  007FE6  0E58               	movlw	88
   127  007FE8  6E01               	movwf	??_main^0,c
   128  007FEA  0E5A               	movlw	90
   129  007FEC                     u17:
   130  007FEC  2EE8               	decfsz	wreg,f,c
   131  007FEE  D7FE               	bra	u17
   132  007FF0  2E01               	decfsz	??_main^0,f,c
   133  007FF2  D7FC               	bra	u17
   134  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   135  007FF6  D7FA               	bra	u17
   136  007FF8  EFEF  F03F         	goto	l692
   137  007FFC  EF00  F000         	goto	start
   138  008000                     __end_of_main:
   139                           	callstack 0
   140  0000                     
   141                           	psect	rparam
   142  0000                     
   143                           	psect	idloc
   144                           
   145                           ;Config register IDLOC0 @ 0x200000
   146                           ;	unspecified, using default values
   147  200000                     	org	2097152
   148  200000  FF                 	db	255
   149                           
   150                           ;Config register IDLOC1 @ 0x200001
   151                           ;	unspecified, using default values
   152  200001                     	org	2097153
   153  200001  FF                 	db	255
   154                           
   155                           ;Config register IDLOC2 @ 0x200002
   156                           ;	unspecified, using default values
   157  200002                     	org	2097154
   158  200002  FF                 	db	255
   159                           
   160                           ;Config register IDLOC3 @ 0x200003
   161                           ;	unspecified, using default values
   162  200003                     	org	2097155
   163  200003  FF                 	db	255
   164                           
   165                           ;Config register IDLOC4 @ 0x200004
   166                           ;	unspecified, using default values
   167  200004                     	org	2097156
   168  200004  FF                 	db	255
   169                           
   170                           ;Config register IDLOC5 @ 0x200005
   171                           ;	unspecified, using default values
   172  200005                     	org	2097157
   173  200005  FF                 	db	255
   174                           
   175                           ;Config register IDLOC6 @ 0x200006
   176                           ;	unspecified, using default values
   177  200006                     	org	2097158
   178  200006  FF                 	db	255
   179                           
   180                           ;Config register IDLOC7 @ 0x200007
   181                           ;	unspecified, using default values
   182  200007                     	org	2097159
   183  200007  FF                 	db	255
   184                           
   185                           	psect	config
   186                           
   187                           ;Config register CONFIG1L @ 0x300000
   188                           ;	PLL Prescaler Selection bits
   189                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   190                           ;	System Clock Postscaler Selection bits
   191                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   192                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   193                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   194  300000                     	org	3145728
   195  300000  00                 	db	0
   196                           
   197                           ;Config register CONFIG1H @ 0x300001
   198                           ;	Oscillator Selection bits
   199                           ;	FOSC = HS, HS oscillator (HS)
   200                           ;	Fail-Safe Clock Monitor Enable bit
   201                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   202                           ;	Internal/External Oscillator Switchover bit
   203                           ;	IESO = OFF, Oscillator Switchover mode disabled
   204  300001                     	org	3145729
   205  300001  0C                 	db	12
   206                           
   207                           ;Config register CONFIG2L @ 0x300002
   208                           ;	Power-up Timer Enable bit
   209                           ;	PWRT = OFF, PWRT disabled
   210                           ;	Brown-out Reset Enable bits
   211                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   212                           ;	Brown-out Reset Voltage bits
   213                           ;	BORV = 3, Minimum setting 2.05V
   214                           ;	USB Voltage Regulator Enable bit
   215                           ;	VREGEN = OFF, USB voltage regulator disabled
   216  300002                     	org	3145730
   217  300002  19                 	db	25
   218                           
   219                           ;Config register CONFIG2H @ 0x300003
   220                           ;	Watchdog Timer Enable bit
   221                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   222                           ;	Watchdog Timer Postscale Select bits
   223                           ;	WDTPS = 32768, 1:32768
   224  300003                     	org	3145731
   225  300003  1E                 	db	30
   226                           
   227                           ; Padding undefined space
   228  300004                     	org	3145732
   229  300004  FF                 	db	255
   230                           
   231                           ;Config register CONFIG3H @ 0x300005
   232                           ;	CCP2 MUX bit
   233                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   234                           ;	PORTB A/D Enable bit
   235                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   236                           ;	Low-Power Timer 1 Oscillator Enable bit
   237                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   238                           ;	MCLR Pin Enable bit
   239                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   240  300005                     	org	3145733
   241  300005  80                 	db	128
   242                           
   243                           ;Config register CONFIG4L @ 0x300006
   244                           ;	Stack Full/Underflow Reset Enable bit
   245                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   246                           ;	Single-Supply ICSP Enable bit
   247                           ;	LVP = OFF, Single-Supply ICSP disabled
   248                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   249                           ;	ICPRT = OFF, ICPORT disabled
   250                           ;	Extended Instruction Set Enable bit
   251                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   252                           ;	Background Debugger Enable bit
   253                           ;	DEBUG = 0x1, unprogrammed default
   254  300006                     	org	3145734
   255  300006  80                 	db	128
   256                           
   257                           ; Padding undefined space
   258  300007                     	org	3145735
   259  300007  FF                 	db	255
   260                           
   261                           ;Config register CONFIG5L @ 0x300008
   262                           ;	Code Protection bit
   263                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   264                           ;	Code Protection bit
   265                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   266                           ;	Code Protection bit
   267                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   268                           ;	Code Protection bit
   269                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   270  300008                     	org	3145736
   271  300008  0F                 	db	15
   272                           
   273                           ;Config register CONFIG5H @ 0x300009
   274                           ;	Boot Block Code Protection bit
   275                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   276                           ;	Data EEPROM Code Protection bit
   277                           ;	CPD = OFF, Data EEPROM is not code-protected
   278  300009                     	org	3145737
   279  300009  C0                 	db	192
   280                           
   281                           ;Config register CONFIG6L @ 0x30000A
   282                           ;	Write Protection bit
   283                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   284                           ;	Write Protection bit
   285                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   286                           ;	Write Protection bit
   287                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   288                           ;	Write Protection bit
   289                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   290  30000A                     	org	3145738
   291  30000A  0F                 	db	15
   292                           
   293                           ;Config register CONFIG6H @ 0x30000B
   294                           ;	Configuration Register Write Protection bit
   295                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   296                           ;	Boot Block Write Protection bit
   297                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   298                           ;	Data EEPROM Write Protection bit
   299                           ;	WRTD = OFF, Data EEPROM is not write-protected
   300  30000B                     	org	3145739
   301  30000B  E0                 	db	224
   302                           
   303                           ;Config register CONFIG7L @ 0x30000C
   304                           ;	Table Read Protection bit
   305                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   306                           ;	Table Read Protection bit
   307                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   308                           ;	Table Read Protection bit
   309                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   310                           ;	Table Read Protection bit
   311                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   312  30000C                     	org	3145740
   313  30000C  0F                 	db	15
   314                           
   315                           ;Config register CONFIG7H @ 0x30000D
   316                           ;	Boot Block Table Read Protection bit
   317                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   318  30000D                     	org	3145741
   319  30000D  40                 	db	64
   320                           tosu	equ	0xFFF
   321                           tosh	equ	0xFFE
   322                           tosl	equ	0xFFD
   323                           stkptr	equ	0xFFC
   324                           pclatu	equ	0xFFB
   325                           pclath	equ	0xFFA
   326                           pcl	equ	0xFF9
   327                           tblptru	equ	0xFF8
   328                           tblptrh	equ	0xFF7
   329                           tblptrl	equ	0xFF6
   330                           tablat	equ	0xFF5
   331                           prodh	equ	0xFF4
   332                           prodl	equ	0xFF3
   333                           indf0	equ	0xFEF
   334                           postinc0	equ	0xFEE
   335                           postdec0	equ	0xFED
   336                           preinc0	equ	0xFEC
   337                           plusw0	equ	0xFEB
   338                           fsr0h	equ	0xFEA
   339                           fsr0l	equ	0xFE9
   340                           wreg	equ	0xFE8
   341                           indf1	equ	0xFE7
   342                           postinc1	equ	0xFE6
   343                           postdec1	equ	0xFE5
   344                           preinc1	equ	0xFE4
   345                           plusw1	equ	0xFE3
   346                           fsr1h	equ	0xFE2
   347                           fsr1l	equ	0xFE1
   348                           bsr	equ	0xFE0
   349                           indf2	equ	0xFDF
   350                           postinc2	equ	0xFDE
   351                           postdec2	equ	0xFDD
   352                           preinc2	equ	0xFDC
   353                           plusw2	equ	0xFDB
   354                           fsr2h	equ	0xFDA
   355                           fsr2l	equ	0xFD9
   356                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Apr 23 22:12:10 2023

                     u17 7FEC                      l690 7FDA                      l692 7FDE  
                    wreg 000FE8                     _LATD 000F8C                     _main 7FDA  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _TRISD 000F95          __initialization 7FD4             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FD4            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FD4                  __ramtop 0800                  __ptext0 7FDA  
   end_of_initialization 7FD4      start_initialization 7FD4                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 0026                 isa$xinst 000000  
