#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul  9 15:09:19 2022
# Process ID: 14096
# Current directory: D:/VivadoCode/chip_contest/password_expansion/password/password.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/VivadoCode/chip_contest/password_expansion/password/password.runs/synth_1/top.vds
# Journal file: D:/VivadoCode/chip_contest/password_expansion/password/password.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.832 ; gain = 98.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:3]
INFO: [Synth 8-226] default block is never used [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:224]
WARNING: [Synth 8-324] index 32 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:300]
WARNING: [Synth 8-324] index 36 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:301]
WARNING: [Synth 8-324] index 33 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:301]
WARNING: [Synth 8-324] index 36 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:302]
WARNING: [Synth 8-324] index 37 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:302]
WARNING: [Synth 8-324] index 34 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:302]
WARNING: [Synth 8-324] index 36 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:303]
WARNING: [Synth 8-324] index 37 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:303]
WARNING: [Synth 8-324] index 38 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:303]
WARNING: [Synth 8-324] index 35 out of range [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:267]
INFO: [Synth 8-6157] synthesizing module 'S_box' [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/S_box.v:3]
INFO: [Synth 8-226] default block is never used [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/S_box.v:9]
INFO: [Synth 8-6155] done synthesizing module 'S_box' (1#1) [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/S_box.v:3]
INFO: [Synth 8-6157] synthesizing module 'LB_func' [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/LB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LB_func' (2#1) [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/LB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/sources_1/imports/Desktop/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.918 ; gain = 155.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.918 ; gain = 155.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 487.918 ; gain = 155.855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/constrs_1/new/time.xdc]
Finished Parsing XDC File [D:/VivadoCode/chip_contest/password_expansion/password/password.srcs/constrs_1/new/time.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 863.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.793 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 863.793 ; gain = 0.512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Ki" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inbox" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 21    
	   2 Input     32 Bit         XORs := 48    
	   4 Input     32 Bit         XORs := 12    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 74    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  37 Input     32 Bit        Muxes := 1     
	  37 Input      6 Bit        Muxes := 1     
	  74 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  34 Input      1 Bit        Muxes := 33    
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 48    
	   4 Input     32 Bit         XORs := 12    
	   3 Input     32 Bit         XORs := 20    
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 74    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  37 Input     32 Bit        Muxes := 1     
	  37 Input      6 Bit        Muxes := 1     
	  74 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	  34 Input      1 Bit        Muxes := 33    
	  37 Input      1 Bit        Muxes := 1     
Module LB_func 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inbox" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[30][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[27][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[25][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[23][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[20][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[18][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[16][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[29][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[28][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[27][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[26][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[20][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[18][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[25][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[24][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[25][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[26][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[25][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[24][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[30][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[28][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[26][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CKi_reg[25][21] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (inbox_reg_rep[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|S_box       | outbox        | 256x8         | LUT            | 
|top         | S_box1/outbox | 256x8         | LUT            | 
|top         | S_box2/outbox | 256x8         | LUT            | 
|top         | S_box3/outbox | 256x8         | LUT            | 
|top         | S_box4/outbox | 256x8         | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 863.793 ; gain = 531.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    18|
|4     |LUT2   |   218|
|5     |LUT3   |    26|
|6     |LUT4   |  1343|
|7     |LUT5   |   225|
|8     |LUT6   |   777|
|9     |MUXF7  |   495|
|10    |MUXF8  |   121|
|11    |FDCE   |  1991|
|12    |IBUF   |   131|
|13    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  5410|
|2     |  S_box1 |S_box   |   312|
|3     |  S_box2 |S_box_0 |   312|
|4     |  S_box3 |S_box_1 |   312|
|5     |  S_box4 |S_box_2 |   312|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1026.887 ; gain = 318.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1026.887 ; gain = 694.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 646 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1026.887 ; gain = 707.875
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.887 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VivadoCode/chip_contest/password_expansion/password/password.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  9 15:10:01 2022...
