{
  "Top": "vip_maskMerge",
  "RtlTop": "vip_maskMerge",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k325t",
    "Package": "-ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -display_name=VideoMerger",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vendor=zqp",
      "config_export -vivado_optimization_level=2"
    ]},
  "Args": {
    "src_axi0": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<24, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "src_axi1": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<24, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "mask2": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "long",
        "dataWidth": "32",
        "arraySizes": ["129600"],
        "interfaceRef": "mask2"
      }
    },
    "dst_axi": {
      "index": "3",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<24, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2080081",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "zqp",
    "Library": "hls",
    "Name": "vip_maskMerge",
    "Version": "1.0",
    "DisplayName": "VideoMerger",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/vip.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/AXIvideo2Mat2.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d1920_A.vhd",
      "impl\/vhdl\/Loop_loop_height_pro.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_Mat2AXIbkb.vhd",
      "impl\/vhdl\/vip_maskMerge_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/vip_maskMerge.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/AXIvideo2Mat2.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d1920_A.v",
      "impl\/verilog\/Loop_loop_height_pro.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_Mat2AXIbkb.v",
      "impl\/verilog\/vip_maskMerge_AXILiteS_s_axi.v",
      "impl\/verilog\/vip_maskMerge.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/data\/vip_maskMerge.mdd",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/data\/vip_maskMerge.tcl",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/xvip_maskmerge.c",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/xvip_maskmerge.h",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/xvip_maskmerge_hw.h",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/xvip_maskmerge_linux.c",
      "impl\/misc\/drivers\/vip_maskMerge_v1_0\/src\/xvip_maskmerge_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "G:\/BaiduNetdiskDownload\/memblaze\/k325pj_finalok\/ips\/VIP\/VIP\/.autopilot\/db\/vip_maskMerge.design.xml",
    "DebugDir": "G:\/BaiduNetdiskDownload\/memblaze\/k325pj_finalok\/ips\/VIP\/VIP\/.debug",
    "ProtoInst": ["G:\/BaiduNetdiskDownload\/memblaze\/k325pj_finalok\/ips\/VIP\/VIP\/.debug\/vip_maskMerge.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS src_axi0 src_axi1 dst_axi",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "dst_axi": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst_axi",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "mask2": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "mask2",
      "mem_width": "32",
      "mem_depth": "1",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DIN": {
          "Type": "integer signed",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        }
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src_axi0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axi0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "src_axi1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src_axi1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_axi0_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_axi0_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_axi0_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axi0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_axi1_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_axi1_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_axi1_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_axi1_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi1_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi1_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_axi1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_axi1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "mask2_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "mask2_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "mask2_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "mask2_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "mask2_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "mask2_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "mask2_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_axi_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "dst_axi_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_axi_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_axi_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "vip_maskMerge",
      "Instances": [
        {
          "ModuleName": "Loop_loop_height_pro",
          "InstanceName": "Loop_loop_height_pro_U0",
          "Instances": [{
              "ModuleName": "AXIvideo2Mat2",
              "InstanceName": "grp_AXIvideo2Mat2_fu_273"
            }]
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        }
      ]
    },
    "Info": {
      "AXIvideo2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AXIvideo2Mat2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop_height_pro": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AXIvideo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vip_maskMerge": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "2079003",
          "LatencyAvg": "2079003",
          "LatencyWorst": "2079003",
          "PipelineII": "2079003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.468"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "2079000",
            "PipelineII": "",
            "PipelineDepth": "1925",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "263",
          "LUT": "450",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AXIvideo2Mat2": {
        "Latency": {
          "LatencyBest": "645",
          "LatencyAvg": "646",
          "LatencyWorst": "646",
          "PipelineIIMin": "645",
          "PipelineIIMax": "646",
          "PipelineII": "645 ~ 646",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.468"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_width",
            "TripCount": "640",
            "Latency": "640",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "loop_wait_for_eol",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "FF": "166",
          "LUT": "364",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Loop_loop_height_pro": {
        "Latency": {
          "LatencyBest": "2080081",
          "LatencyAvg": "2428921",
          "LatencyWorst": "2777761",
          "PipelineIIMin": "2080081",
          "PipelineIIMax": "2777761",
          "PipelineII": "2080081 ~ 2777761",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.936"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "LatencyMin": "2080080",
            "LatencyMax": "2777760",
            "Latency": "2080080 ~ 2777760",
            "PipelineII": "",
            "PipelineDepthMin": "1926",
            "PipelineDepthMax": "2572",
            "PipelineDepth": "1926 ~ 2572",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1922",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "568",
          "LUT": "1651",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.468"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "121",
          "LUT": "349",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "vip_maskMerge": {
        "Latency": {
          "LatencyBest": "2080081",
          "LatencyAvg": "2428921",
          "LatencyWorst": "2777761",
          "PipelineIIMin": "2080082",
          "PipelineIIMax": "2777762",
          "PipelineII": "2080082 ~ 2777762",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.936"
        },
        "Area": {
          "BRAM_18K": "3",
          "FF": "1024",
          "LUT": "2678",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "vip_maskMerge",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-06 09:47:02 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
