<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="filt.cpp:16:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 99 has been inferred" BundleName="gmem" VarName="c" LoopLoc="filt.cpp:16:20" LoopName="VITIS_LOOP_16_2" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" Length="99" Direction="write" AccessID="c1seq" OrigID="for.inc.store.5" OrigAccess-DebugLoc="filt.cpp:17:9" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filt.cpp:9:18" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filt.cpp:9:18" LoopName="VITIS_LOOP_9_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="filt.cpp:16:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="c" LoopLoc="filt.cpp:16:20" LoopName="VITIS_LOOP_16_2" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" OrigID="c1seq" OrigAccess-DebugLoc="filt.cpp:16:20" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="filt.cpp:16:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 99 and bit width 32 in loop 'VITIS_LOOP_16_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="filt.cpp:16:20" LoopName="VITIS_LOOP_16_2" Length="99" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

