

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Mon Oct  5 13:07:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calcPerceptron_label2     |        ?|        ?|         ?|          -|          -|     ?|    no    |
        | + calcPerceptron_label3    |        ?|        ?|         ?|          -|          -|     ?|    no    |
        |  ++ calcPerceptron_label0  |        ?|        ?|        12|          -|          -|     ?|    no    |
        | + calcPerceptron_label1    |        ?|        ?|         3|          -|          -|     ?|    no    |
        |- Loop 2                    |        ?|        ?|        20|          -|          -|     ?|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      6|       0|    982|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|    1488|   2908|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    950|    -|
|Register         |        -|      -|    1221|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     18|    2709|   4840|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |calcPerceptron_CTRL_BUS_s_axi_U  |calcPerceptron_CTRL_BUS_s_axi  |        0|      0|   36|   40|    0|
    |calcPerceptron_fabkb_U1          |calcPerceptron_fabkb           |        0|      2|  205|  390|    0|
    |calcPerceptron_fceOg_U4          |calcPerceptron_fceOg           |        0|      0|   66|  239|    0|
    |calcPerceptron_fddEe_U3          |calcPerceptron_fddEe           |        0|      0|  761|  994|    0|
    |calcPerceptron_fefYi_U5          |calcPerceptron_fefYi           |        0|      7|  277|  924|    0|
    |calcPerceptron_fmcud_U2          |calcPerceptron_fmcud           |        0|      3|  143|  321|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|     12| 1488| 2908|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln40_fu_517_p2      |     *    |      3|  0|  20|          32|          32|
    |mul_ln65_fu_832_p2      |     *    |      3|  0|  20|          32|          32|
    |add_ln37_fu_478_p2      |     +    |      0|  0|  39|          32|           3|
    |add_ln39_fu_489_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln40_1_fu_544_p2    |     +    |      0|  0|  32|          32|          32|
    |add_ln40_fu_539_p2      |     +    |      0|  0|  32|          32|          32|
    |add_ln44_fu_443_p2      |     +    |      0|  0|  39|           2|          32|
    |add_ln72_fu_854_p2      |     +    |      0|  0|  39|          32|           2|
    |b_offset_fu_837_p2      |     +    |      0|  0|  39|          32|          32|
    |grp_fu_382_p2           |     +    |      0|  0|  39|          32|          32|
    |i_fu_533_p2             |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_511_p2           |     +    |      0|  0|  39|          32|           1|
    |j_fu_870_p2             |     +    |      0|  0|  39|          32|           1|
    |k_fu_821_p2             |     +    |      0|  0|  39|          32|           1|
    |l_fu_472_p2             |     +    |      0|  0|  38|          31|           1|
    |w_offset_fu_843_p2      |     +    |      0|  0|  39|          32|          32|
    |and_ln25_1_fu_710_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln25_fu_684_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln27_1_fu_728_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln27_fu_722_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln40_1_fu_641_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln40_fu_635_p2      |    and   |      0|  0|   2|           1|           1|
    |grp_fu_388_p2           |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln35_fu_467_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln37_fu_505_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln39_fu_527_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln40_1_fu_616_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_2_fu_564_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln40_3_fu_457_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln40_fu_610_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln44_fu_500_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln62_fu_815_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln71_fu_848_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln72_fu_864_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln833_1_fu_678_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln833_2_fu_690_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln833_fu_672_p2    |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln837_fu_696_p2    |   icmp   |      0|  0|  18|          23|           1|
    |or_ln27_1_fu_740_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_734_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln40_1_fu_631_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_627_p2       |    or    |      0|  0|   2|           1|           1|
    |select_ln27_fu_746_p3   |  select  |      0|  0|  32|           1|           1|
    |sum_1_fu_647_p3         |  select  |      0|  0|  32|           1|          32|
    |xor_ln25_fu_716_p2      |    xor   |      0|  0|   2|           2|           1|
    |xor_ln46_fu_799_p2      |    xor   |      0|  0|  33|          32|          33|
    |xor_ln53_fu_769_p2      |    xor   |      0|  0|  33|          32|          33|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      6|  0| 982|         938|         583|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  613|        137|    1|        137|
    |b_Addr_A_orig        |   15|          3|   32|         96|
    |b_offset_0_reg_277   |    9|          2|   32|         64|
    |grp_fu_358_p0        |   21|          4|   32|        128|
    |grp_fu_358_p1        |   27|          5|   32|        160|
    |grp_fu_368_p0        |   15|          3|   32|         96|
    |grp_fu_368_p1        |   15|          3|   32|         96|
    |grp_fu_377_p1        |   21|          4|   32|        128|
    |i_0_reg_324          |    9|          2|   31|         62|
    |j1_0_reg_347         |    9|          2|   32|         64|
    |j_0_reg_300          |    9|          2|   32|         64|
    |k_0_reg_336          |    9|          2|   32|         64|
    |l_0_reg_289          |    9|          2|   31|         62|
    |model_Addr_A_orig    |   38|          7|   32|        224|
    |res_Addr_A_orig      |   44|          9|   32|        288|
    |res_Din_A            |   27|          5|   32|        160|
    |res_WEN_A            |    9|          2|    4|          8|
    |softmax_sum_1_fu_92  |    9|          2|   32|         64|
    |w_offset_0_reg_265   |    9|          2|   32|         64|
    |x_Addr_A_orig        |   15|          3|   32|         96|
    |x_WEN_A              |    9|          2|    4|          8|
    |x_assign_8_reg_312   |    9|          2|   32|         64|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  950|        205|  615|       2197|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |add_ln44_reg_904       |   32|   0|   32|          0|
    |and_ln40_1_reg_1012    |    1|   0|    1|          0|
    |ap_CS_fsm              |  136|   0|  136|          0|
    |b_offset_0_reg_277     |   32|   0|   32|          0|
    |b_offset_reg_1088      |   32|   0|   32|          0|
    |bitcast_ln40_reg_919   |   32|   0|   32|          0|
    |i_0_reg_324            |   31|   0|   31|          0|
    |i_reg_967              |   31|   0|   31|          0|
    |icmp_ln40_1_reg_1002   |    1|   0|    1|          0|
    |icmp_ln40_2_reg_977    |    1|   0|    1|          0|
    |icmp_ln40_3_reg_924    |    1|   0|    1|          0|
    |icmp_ln40_reg_997      |    1|   0|    1|          0|
    |icmp_ln44_reg_947      |    1|   0|    1|          0|
    |icmp_ln45_reg_1046     |    1|   0|    1|          0|
    |icmp_ln52_reg_1032     |    1|   0|    1|          0|
    |icmp_ln71_reg_1098     |    1|   0|    1|          0|
    |j1_0_reg_347           |   32|   0|   32|          0|
    |j_0_reg_300            |   32|   0|   32|          0|
    |j_1_reg_954            |   32|   0|   32|          0|
    |j_reg_1110             |   32|   0|   32|          0|
    |k_0_reg_336            |   32|   0|   32|          0|
    |k_reg_1063             |   32|   0|   32|          0|
    |l_0_reg_289            |   31|   0|   31|          0|
    |l_reg_932              |   31|   0|   31|          0|
    |layers_reg_898         |   32|   0|   32|          0|
    |model_addr_3_reg_937   |    5|   0|    5|          0|
    |model_addr_4_reg_942   |    5|   0|    5|          0|
    |model_addr_5_reg_1102  |    5|   0|    5|          0|
    |model_load_5_reg_1078  |   32|   0|   32|          0|
    |mul_ln40_reg_959       |   32|   0|   32|          0|
    |mul_ln65_reg_1083      |   32|   0|   32|          0|
    |reg_399                |   32|   0|   32|          0|
    |reg_405                |   32|   0|   32|          0|
    |reg_409                |   32|   0|   32|          0|
    |reg_414                |   32|   0|   32|          0|
    |reg_420                |   32|   0|   32|          0|
    |reg_427                |   32|   0|   32|          0|
    |res_addr_2_reg_1115    |    9|   0|    9|          0|
    |sext_ln63_reg_1068     |   64|   0|   64|          0|
    |softmax_sum_1_fu_92    |   32|   0|   32|          0|
    |tmp_4_reg_1055         |   32|   0|   32|          0|
    |tmp_8_reg_1022         |   32|   0|   32|          0|
    |w_load_reg_987         |   32|   0|   32|          0|
    |w_offset_0_reg_265     |   32|   0|   32|          0|
    |x_assign_8_reg_312     |   32|   0|   32|          0|
    |x_load_reg_1017        |   32|   0|   32|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1221|   0| 1221|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_AWADDR   |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_ARADDR   |  in |    4|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS    |  return void |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|interrupt               | out |    1| ap_ctrl_hs | calcPerceptron | return value |
|x_Addr_A                | out |   32|    bram    |        x       |     array    |
|x_EN_A                  | out |    1|    bram    |        x       |     array    |
|x_WEN_A                 | out |    4|    bram    |        x       |     array    |
|x_Din_A                 | out |   32|    bram    |        x       |     array    |
|x_Dout_A                |  in |   32|    bram    |        x       |     array    |
|x_Clk_A                 | out |    1|    bram    |        x       |     array    |
|x_Rst_A                 | out |    1|    bram    |        x       |     array    |
|w_Addr_A                | out |   32|    bram    |        w       |     array    |
|w_EN_A                  | out |    1|    bram    |        w       |     array    |
|w_WEN_A                 | out |    4|    bram    |        w       |     array    |
|w_Din_A                 | out |   32|    bram    |        w       |     array    |
|w_Dout_A                |  in |   32|    bram    |        w       |     array    |
|w_Clk_A                 | out |    1|    bram    |        w       |     array    |
|w_Rst_A                 | out |    1|    bram    |        w       |     array    |
|b_Addr_A                | out |   32|    bram    |        b       |     array    |
|b_EN_A                  | out |    1|    bram    |        b       |     array    |
|b_WEN_A                 | out |    4|    bram    |        b       |     array    |
|b_Din_A                 | out |   32|    bram    |        b       |     array    |
|b_Dout_A                |  in |   32|    bram    |        b       |     array    |
|b_Clk_A                 | out |    1|    bram    |        b       |     array    |
|b_Rst_A                 | out |    1|    bram    |        b       |     array    |
|res_Addr_A              | out |   32|    bram    |       res      |     array    |
|res_EN_A                | out |    1|    bram    |       res      |     array    |
|res_WEN_A               | out |    4|    bram    |       res      |     array    |
|res_Din_A               | out |   32|    bram    |       res      |     array    |
|res_Dout_A              |  in |   32|    bram    |       res      |     array    |
|res_Clk_A               | out |    1|    bram    |       res      |     array    |
|res_Rst_A               | out |    1|    bram    |       res      |     array    |
|model_Addr_A            | out |   32|    bram    |      model     |     array    |
|model_EN_A              | out |    1|    bram    |      model     |     array    |
|model_WEN_A             | out |    4|    bram    |      model     |     array    |
|model_Din_A             | out |   32|    bram    |      model     |     array    |
|model_Dout_A            |  in |   32|    bram    |      model     |     array    |
|model_Clk_A             | out |    1|    bram    |      model     |     array    |
|model_Rst_A             | out |    1|    bram    |      model     |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 136
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 116 4 
4 --> 5 
5 --> 6 110 
6 --> 7 
7 --> 8 
8 --> 9 20 58 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 8 
20 --> 21 57 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 4 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 79 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 57 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 57 
110 --> 111 
111 --> 112 113 
112 --> 110 
113 --> 114 
114 --> 115 
115 --> 3 
116 --> 118 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 117 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%softmax_sum_1 = alloca float"   --->   Operation 137 'alloca' 'softmax_sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%model_addr = getelementptr [30 x i32]* %model, i64 0, i64 0" [simple_perceptron/core.cpp:13]   --->   Operation 138 'getelementptr' 'model_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [300 x float]* %res, i64 0, i64 0" [simple_perceptron/core.cpp:13]   --->   Operation 139 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [2/2] (2.32ns)   --->   "%layers = load i32* %model_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 140 'load' 'layers' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 141 [2/2] (3.25ns)   --->   "%prune_thresh = load float* %res_addr, align 4" [simple_perceptron/core.cpp:27]   --->   Operation 141 'load' 'prune_thresh' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_1 : Operation 142 [1/1] (1.76ns)   --->   "store float 0.000000e+00, float* %softmax_sum_1" [simple_perceptron/core.cpp:35]   --->   Operation 142 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %x) nounwind, !map !84"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64000 x float]* %w) nounwind, !map !90"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([500 x float]* %b) nounwind, !map !96"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([300 x float]* %res) nounwind, !map !102"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %model) nounwind, !map !108"   --->   Operation 147 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @calcPerceptron_str) nounwind"   --->   Operation 148 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:15]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %x, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:17]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64000 x float]* %w, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:18]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([300 x float]* %res, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:19]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([500 x float]* %b, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:20]   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([30 x i32]* %model, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:21]   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%layers = load i32* %model_addr, align 4" [simple_perceptron/core.cpp:26]   --->   Operation 155 'load' 'layers' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_2 : Operation 156 [1/2] (3.25ns)   --->   "%prune_thresh = load float* %res_addr, align 4" [simple_perceptron/core.cpp:27]   --->   Operation 156 'load' 'prune_thresh' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_2 : Operation 157 [1/1] (2.55ns)   --->   "%add_ln44 = add nsw i32 -1, %layers" [simple_perceptron/core.cpp:44]   --->   Operation 157 'add' 'add_ln44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%model_addr_1 = getelementptr [30 x i32]* %model, i64 0, i64 2" [simple_perceptron/core.cpp:45]   --->   Operation 158 'getelementptr' 'model_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%model_addr_2 = getelementptr [30 x i32]* %model, i64 0, i64 1" [simple_perceptron/core.cpp:52]   --->   Operation 159 'getelementptr' 'model_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast float %prune_thresh to i32" [simple_perceptron/core.cpp:40]   --->   Operation 160 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %bitcast_ln40 to i23" [simple_perceptron/core.cpp:40]   --->   Operation 161 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.44ns)   --->   "%icmp_ln40_3 = icmp eq i23 %trunc_ln40, 0" [simple_perceptron/core.cpp:40]   --->   Operation 162 'icmp' 'icmp_ln40_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.76ns)   --->   "br label %1" [simple_perceptron/core.cpp:35]   --->   Operation 163 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%w_offset_0 = phi i32 [ 0, %0 ], [ %w_offset, %calcPerceptron_label2_end ]"   --->   Operation 164 'phi' 'w_offset_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%b_offset_0 = phi i32 [ 0, %0 ], [ %b_offset, %calcPerceptron_label2_end ]"   --->   Operation 165 'phi' 'b_offset_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%l_0 = phi i31 [ 0, %0 ], [ %l, %calcPerceptron_label2_end ]"   --->   Operation 166 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i31 %l_0 to i32" [simple_perceptron/core.cpp:35]   --->   Operation 167 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp slt i32 %zext_ln35, %layers" [simple_perceptron/core.cpp:35]   --->   Operation 168 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (2.52ns)   --->   "%l = add i31 %l_0, 1" [simple_perceptron/core.cpp:35]   --->   Operation 169 'add' 'l' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %calcPerceptron_label2_begin, label %12" [simple_perceptron/core.cpp:35]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str4) nounwind" [simple_perceptron/core.cpp:35]   --->   Operation 171 'specloopname' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str4) nounwind" [simple_perceptron/core.cpp:35]   --->   Operation 172 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:36]   --->   Operation 173 'specpipeline' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.52ns)   --->   "%add_ln37 = add nsw i32 %zext_ln35, 4" [simple_perceptron/core.cpp:37]   --->   Operation 174 'add' 'add_ln37' <Predicate = (icmp_ln35)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %add_ln37 to i64" [simple_perceptron/core.cpp:37]   --->   Operation 175 'sext' 'sext_ln37' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%model_addr_3 = getelementptr [30 x i32]* %model, i64 0, i64 %sext_ln37" [simple_perceptron/core.cpp:37]   --->   Operation 176 'getelementptr' 'model_addr_3' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (2.52ns)   --->   "%add_ln39 = add nsw i32 %zext_ln35, 3" [simple_perceptron/core.cpp:39]   --->   Operation 177 'add' 'add_ln39' <Predicate = (icmp_ln35)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i32 %add_ln39 to i64" [simple_perceptron/core.cpp:39]   --->   Operation 178 'sext' 'sext_ln39' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%model_addr_4 = getelementptr [30 x i32]* %model, i64 0, i64 %sext_ln39" [simple_perceptron/core.cpp:39]   --->   Operation 179 'getelementptr' 'model_addr_4' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp eq i32 %zext_ln35, %add_ln44" [simple_perceptron/core.cpp:44]   --->   Operation 180 'icmp' 'icmp_ln44' <Predicate = (icmp_ln35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.76ns)   --->   "br label %2" [simple_perceptron/core.cpp:37]   --->   Operation 181 'br' <Predicate = (icmp_ln35)> <Delay = 1.76>
ST_3 : Operation 182 [2/2] (2.32ns)   --->   "%model_load = load i32* %model_addr_1, align 4" [simple_perceptron/core.cpp:71]   --->   Operation 182 'load' 'model_load' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 183 [2/2] (2.32ns)   --->   "%model_load_1 = load i32* %model_addr_3, align 4" [simple_perceptron/core.cpp:37]   --->   Operation 183 'load' 'model_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 5 <SV = 4> <Delay = 4.79>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ 0, %calcPerceptron_label2_begin ], [ %j_1, %calcPerceptron_label3_end ]"   --->   Operation 184 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/2] (2.32ns)   --->   "%model_load_1 = load i32* %model_addr_3, align 4" [simple_perceptron/core.cpp:37]   --->   Operation 185 'load' 'model_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_5 : Operation 186 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp slt i32 %j_0, %model_load_1" [simple_perceptron/core.cpp:37]   --->   Operation 186 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j_0, 1" [simple_perceptron/core.cpp:37]   --->   Operation 187 'add' 'j_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %calcPerceptron_label3_begin, label %.preheader1.preheader" [simple_perceptron/core.cpp:37]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (2.32ns)   --->   "%model_load_3 = load i32* %model_addr_4, align 4" [simple_perceptron/core.cpp:39]   --->   Operation 189 'load' 'model_load_3' <Predicate = (icmp_ln37)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_5 : Operation 190 [1/1] (1.76ns)   --->   "br label %.preheader1" [simple_perceptron/core.cpp:62]   --->   Operation 190 'br' <Predicate = (!icmp_ln37)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 191 [1/2] (2.32ns)   --->   "%model_load_3 = load i32* %model_addr_4, align 4" [simple_perceptron/core.cpp:39]   --->   Operation 191 'load' 'model_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str5) nounwind" [simple_perceptron/core.cpp:37]   --->   Operation 192 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str5) nounwind" [simple_perceptron/core.cpp:37]   --->   Operation 193 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:38]   --->   Operation 194 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (8.51ns)   --->   "%mul_ln40 = mul nsw i32 %model_load_3, %j_0" [simple_perceptron/core.cpp:40]   --->   Operation 195 'mul' 'mul_ln40' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (1.76ns)   --->   "br label %3" [simple_perceptron/core.cpp:39]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 7.62>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%x_assign_8 = phi float [ 0.000000e+00, %calcPerceptron_label3_begin ], [ %sum_1, %_ifconv ]"   --->   Operation 197 'phi' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 0, %calcPerceptron_label3_begin ], [ %i, %_ifconv ]"   --->   Operation 198 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %i_0 to i32" [simple_perceptron/core.cpp:39]   --->   Operation 199 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp slt i32 %zext_ln39, %model_load_3" [simple_perceptron/core.cpp:39]   --->   Operation 200 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (2.52ns)   --->   "%i = add i31 %i_0, 1" [simple_perceptron/core.cpp:39]   --->   Operation 201 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %_ifconv, label %4" [simple_perceptron/core.cpp:39]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40 = add i32 %mul_ln40, %zext_ln39" [simple_perceptron/core.cpp:40]   --->   Operation 203 'add' 'add_ln40' <Predicate = (icmp_ln39)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 204 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln40_1 = add i32 %w_offset_0, %add_ln40" [simple_perceptron/core.cpp:40]   --->   Operation 204 'add' 'add_ln40_1' <Predicate = (icmp_ln39)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %add_ln40_1 to i64" [simple_perceptron/core.cpp:40]   --->   Operation 205 'sext' 'sext_ln40' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [64000 x float]* %w, i64 0, i64 %sext_ln40" [simple_perceptron/core.cpp:40]   --->   Operation 206 'getelementptr' 'w_addr' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 207 [2/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:40]   --->   Operation 207 'load' 'w_load' <Predicate = (icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln40, i32 23, i32 30)" [simple_perceptron/core.cpp:40]   --->   Operation 208 'partselect' 'tmp_7' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (1.55ns)   --->   "%icmp_ln40_2 = icmp ne i8 %tmp_7, -1" [simple_perceptron/core.cpp:40]   --->   Operation 209 'icmp' 'icmp_ln40_2' <Predicate = (icmp_ln39)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %5, label %8" [simple_perceptron/core.cpp:44]   --->   Operation 210 'br' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 211 [2/2] (2.32ns)   --->   "%model_load_8 = load i32* %model_addr_2, align 4" [simple_perceptron/core.cpp:52]   --->   Operation 211 'load' 'model_load_8' <Predicate = (!icmp_ln39 & !icmp_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_8 : Operation 212 [2/2] (2.32ns)   --->   "%model_load_7 = load i32* %model_addr_1, align 4" [simple_perceptron/core.cpp:45]   --->   Operation 212 'load' 'model_load_7' <Predicate = (!icmp_ln39 & icmp_ln44)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_8 : Operation 213 [1/1] (2.55ns)   --->   "%add_ln46 = add nsw i32 %b_offset_0, %j_0" [simple_perceptron/core.cpp:46]   --->   Operation 213 'add' 'add_ln46' <Predicate = (!icmp_ln39 & icmp_ln44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %add_ln46 to i64" [simple_perceptron/core.cpp:46]   --->   Operation 214 'sext' 'sext_ln46' <Predicate = (!icmp_ln39 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [500 x float]* %b, i64 0, i64 %sext_ln46" [simple_perceptron/core.cpp:46]   --->   Operation 215 'getelementptr' 'b_addr' <Predicate = (!icmp_ln39 & icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 216 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:46]   --->   Operation 216 'load' 'b_load' <Predicate = (!icmp_ln39 & icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 9 <SV = 8> <Delay = 8.68>
ST_9 : Operation 217 [1/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:40]   --->   Operation 217 'load' 'w_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %w_load to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:7->simple_perceptron/core.cpp:40]   --->   Operation 218 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:7->simple_perceptron/core.cpp:40]   --->   Operation 219 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i32 %p_Val2_s to i23" [simple_perceptron/core.cpp:40]   --->   Operation 220 'trunc' 'trunc_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:7->simple_perceptron/core.cpp:40]   --->   Operation 221 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_s to float" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:7->simple_perceptron/core.cpp:40]   --->   Operation 222 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [simple_perceptron/core.cpp:40]   --->   Operation 223 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp ne i8 %tmp_6, -1" [simple_perceptron/core.cpp:40]   --->   Operation 224 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (2.44ns)   --->   "%icmp_ln40_1 = icmp eq i23 %trunc_ln40_1, 0" [simple_perceptron/core.cpp:40]   --->   Operation 225 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %bitcast_ln348, %prune_thresh" [simple_perceptron/core.cpp:40]   --->   Operation 226 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %i_0 to i64" [simple_perceptron/core.cpp:41]   --->   Operation 227 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [784 x float]* %x, i64 0, i64 %zext_ln41" [simple_perceptron/core.cpp:41]   --->   Operation 228 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr_1, align 4" [simple_perceptron/core.cpp:41]   --->   Operation 229 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 10 <SV = 9> <Delay = 6.40>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln40_1)   --->   "%or_ln40 = or i1 %icmp_ln40_1, %icmp_ln40" [simple_perceptron/core.cpp:40]   --->   Operation 230 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln40_1)   --->   "%or_ln40_1 = or i1 %icmp_ln40_3, %icmp_ln40_2" [simple_perceptron/core.cpp:40]   --->   Operation 231 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln40_1)   --->   "%and_ln40 = and i1 %or_ln40, %or_ln40_1" [simple_perceptron/core.cpp:40]   --->   Operation 232 'and' 'and_ln40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %bitcast_ln348, %prune_thresh" [simple_perceptron/core.cpp:40]   --->   Operation 233 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln40_1 = and i1 %and_ln40, %tmp_10" [simple_perceptron/core.cpp:40]   --->   Operation 234 'and' 'and_ln40_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr_1, align 4" [simple_perceptron/core.cpp:41]   --->   Operation 235 'load' 'x_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 236 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:41]   --->   Operation 236 'fmul' 'tmp_8' <Predicate = (and_ln40_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 237 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:41]   --->   Operation 237 'fmul' 'tmp_8' <Predicate = (and_ln40_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 238 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:41]   --->   Operation 238 'fmul' 'tmp_8' <Predicate = (and_ln40_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 239 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:41]   --->   Operation 239 'fmul' 'tmp_8' <Predicate = (and_ln40_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.42>
ST_15 : Operation 240 [5/5] (8.42ns)   --->   "%sum = fadd float %x_assign_8, %tmp_8" [simple_perceptron/core.cpp:41]   --->   Operation 240 'fadd' 'sum' <Predicate = (and_ln40_1)> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 241 [4/5] (7.25ns)   --->   "%sum = fadd float %x_assign_8, %tmp_8" [simple_perceptron/core.cpp:41]   --->   Operation 241 'fadd' 'sum' <Predicate = (and_ln40_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 242 [3/5] (7.25ns)   --->   "%sum = fadd float %x_assign_8, %tmp_8" [simple_perceptron/core.cpp:41]   --->   Operation 242 'fadd' 'sum' <Predicate = (and_ln40_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 243 [2/5] (7.25ns)   --->   "%sum = fadd float %x_assign_8, %tmp_8" [simple_perceptron/core.cpp:41]   --->   Operation 243 'fadd' 'sum' <Predicate = (and_ln40_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.95>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str6) nounwind" [simple_perceptron/core.cpp:39]   --->   Operation 244 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 245 [1/5] (7.25ns)   --->   "%sum = fadd float %x_assign_8, %tmp_8" [simple_perceptron/core.cpp:41]   --->   Operation 245 'fadd' 'sum' <Predicate = (and_ln40_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_1 = select i1 %and_ln40_1, float %sum, float %x_assign_8" [simple_perceptron/core.cpp:40]   --->   Operation 246 'select' 'sum_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "br label %3" [simple_perceptron/core.cpp:39]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 7.65>
ST_20 : Operation 248 [1/2] (2.32ns)   --->   "%model_load_8 = load i32* %model_addr_2, align 4" [simple_perceptron/core.cpp:52]   --->   Operation 248 'load' 'model_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_20 : Operation 249 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp eq i32 %model_load_8, 0" [simple_perceptron/core.cpp:52]   --->   Operation 249 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %9, label %_ifconv1" [simple_perceptron/core.cpp:52]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%t_V_1 = bitcast float %x_assign_8 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 251 'bitcast' 't_V_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_1, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 252 'partselect' 'tmp_V' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %t_V_1 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 253 'trunc' 'tmp_V_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (1.55ns)   --->   "%icmp_ln833 = icmp eq i8 %tmp_V, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 254 'icmp' 'icmp_ln833' <Predicate = (!icmp_ln52)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (2.44ns)   --->   "%icmp_ln833_1 = icmp eq i23 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 255 'icmp' 'icmp_ln833_1' <Predicate = (!icmp_ln52)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln25 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 256 'and' 'and_ln25' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (1.55ns)   --->   "%icmp_ln833_2 = icmp eq i8 %tmp_V, -1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 257 'icmp' 'icmp_ln833_2' <Predicate = (!icmp_ln52)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/1] (2.44ns)   --->   "%icmp_ln837 = icmp ne i23 %tmp_V_1, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 258 'icmp' 'icmp_ln837' <Predicate = (!icmp_ln52)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%ymaggreater = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_1, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:38->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 259 'bitselect' 'ymaggreater' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln25_1 = and i1 %icmp_ln833, %icmp_ln833_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 260 'and' 'and_ln25_1' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln25 = xor i1 %and_ln25_1, true" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:25->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 261 'xor' 'xor_ln25' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27 = and i1 %icmp_ln837, %xor_ln25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 262 'and' 'and_ln27' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27_1 = and i1 %and_ln27, %icmp_ln833_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 263 'and' 'and_ln27_1' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln27 = or i1 %and_ln27_1, %and_ln25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 264 'or' 'or_ln27' <Predicate = (!icmp_ln52)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%or_ln27_1 = or i1 %or_ln27, %ymaggreater" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 265 'or' 'or_ln27_1' <Predicate = (!icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %or_ln27_1, float 0.000000e+00, float %x_assign_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fmax.h:27->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/fmaxfloat.cpp:7->simple_perceptron/core.cpp:55]   --->   Operation 266 'select' 'select_ln27' <Predicate = (!icmp_ln52)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %j_0 to i64" [simple_perceptron/core.cpp:55]   --->   Operation 267 'sext' 'sext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln55" [simple_perceptron/core.cpp:55]   --->   Operation 268 'getelementptr' 'res_addr_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (3.25ns)   --->   "store float %select_ln27, float* %res_addr_6, align 4" [simple_perceptron/core.cpp:55]   --->   Operation 269 'store' <Predicate = (!icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 270 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (2.55ns)   --->   "%add_ln53 = add nsw i32 %b_offset_0, %j_0" [simple_perceptron/core.cpp:53]   --->   Operation 271 'add' 'add_ln53' <Predicate = (icmp_ln52)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %add_ln53 to i64" [simple_perceptron/core.cpp:53]   --->   Operation 272 'sext' 'sext_ln53' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [500 x float]* %b, i64 0, i64 %sext_ln53" [simple_perceptron/core.cpp:53]   --->   Operation 273 'getelementptr' 'b_addr_1' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_20 : Operation 274 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [simple_perceptron/core.cpp:53]   --->   Operation 274 'load' 'b_load_1' <Predicate = (icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 21 <SV = 9> <Delay = 3.25>
ST_21 : Operation 275 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_1, align 4" [simple_perceptron/core.cpp:53]   --->   Operation 275 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 22 <SV = 10> <Delay = 8.42>
ST_22 : Operation 276 [5/5] (8.42ns)   --->   "%tmp_1 = fadd float %x_assign_8, %b_load_1" [simple_perceptron/core.cpp:53]   --->   Operation 276 'fadd' 'tmp_1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 7.25>
ST_23 : Operation 277 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %x_assign_8, %b_load_1" [simple_perceptron/core.cpp:53]   --->   Operation 277 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 7.25>
ST_24 : Operation 278 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %x_assign_8, %b_load_1" [simple_perceptron/core.cpp:53]   --->   Operation 278 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 7.25>
ST_25 : Operation 279 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %x_assign_8, %b_load_1" [simple_perceptron/core.cpp:53]   --->   Operation 279 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 7.25>
ST_26 : Operation 280 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %x_assign_8, %b_load_1" [simple_perceptron/core.cpp:53]   --->   Operation 280 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 8.67>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast float %tmp_1 to i32" [simple_perceptron/core.cpp:53]   --->   Operation 281 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.99ns)   --->   "%xor_ln53 = xor i32 %bitcast_ln53, -2147483648" [simple_perceptron/core.cpp:53]   --->   Operation 282 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %xor_ln53 to float" [simple_perceptron/core.cpp:53]   --->   Operation 283 'bitcast' 'bitcast_ln53_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [9/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 284 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 16> <Delay = 7.68>
ST_28 : Operation 285 [8/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 285 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 17> <Delay = 7.68>
ST_29 : Operation 286 [7/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 286 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 18> <Delay = 7.68>
ST_30 : Operation 287 [6/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 287 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 19> <Delay = 7.68>
ST_31 : Operation 288 [5/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 288 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 20> <Delay = 7.68>
ST_32 : Operation 289 [4/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 289 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 21> <Delay = 7.68>
ST_33 : Operation 290 [3/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 290 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 22> <Delay = 7.68>
ST_34 : Operation 291 [2/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 291 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 23> <Delay = 7.68>
ST_35 : Operation 292 [1/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %bitcast_ln53_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:53]   --->   Operation 292 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 24> <Delay = 8.42>
ST_36 : Operation 293 [5/5] (8.42ns)   --->   "%tmp_s = fadd float %tmp_i_i2, 1.000000e+00" [simple_perceptron/core.cpp:53]   --->   Operation 293 'fadd' 'tmp_s' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 7.25>
ST_37 : Operation 294 [4/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_i_i2, 1.000000e+00" [simple_perceptron/core.cpp:53]   --->   Operation 294 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 7.25>
ST_38 : Operation 295 [3/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_i_i2, 1.000000e+00" [simple_perceptron/core.cpp:53]   --->   Operation 295 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 7.25>
ST_39 : Operation 296 [2/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_i_i2, 1.000000e+00" [simple_perceptron/core.cpp:53]   --->   Operation 296 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 7.25>
ST_40 : Operation 297 [1/5] (7.25ns)   --->   "%tmp_s = fadd float %tmp_i_i2, 1.000000e+00" [simple_perceptron/core.cpp:53]   --->   Operation 297 'fadd' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 6.07>
ST_41 : Operation 298 [16/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 298 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 6.07>
ST_42 : Operation 299 [15/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 299 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 6.07>
ST_43 : Operation 300 [14/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 300 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 32> <Delay = 6.07>
ST_44 : Operation 301 [13/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 301 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 33> <Delay = 6.07>
ST_45 : Operation 302 [12/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 302 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 34> <Delay = 6.07>
ST_46 : Operation 303 [11/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 303 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 35> <Delay = 6.07>
ST_47 : Operation 304 [10/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 304 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 36> <Delay = 6.07>
ST_48 : Operation 305 [9/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 305 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 37> <Delay = 6.07>
ST_49 : Operation 306 [8/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 306 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 38> <Delay = 6.07>
ST_50 : Operation 307 [7/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 307 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 39> <Delay = 6.07>
ST_51 : Operation 308 [6/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 308 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 40> <Delay = 6.07>
ST_52 : Operation 309 [5/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 309 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 41> <Delay = 6.07>
ST_53 : Operation 310 [4/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 310 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 42> <Delay = 6.07>
ST_54 : Operation 311 [3/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 311 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 43> <Delay = 6.07>
ST_55 : Operation 312 [2/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 312 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 44> <Delay = 6.07>
ST_56 : Operation 313 [1/16] (6.07ns)   --->   "%tmp_9 = fdiv float 1.000000e+00, %tmp_s" [simple_perceptron/core.cpp:53]   --->   Operation 313 'fdiv' 'tmp_9' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 45> <Delay = 3.25>
ST_57 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i32 %j_0 to i64" [simple_perceptron/core.cpp:53]   --->   Operation 314 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln44 & icmp_ln52)> <Delay = 0.00>
ST_57 : Operation 315 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln53_1" [simple_perceptron/core.cpp:53]   --->   Operation 315 'getelementptr' 'res_addr_5' <Predicate = (!icmp_ln44 & icmp_ln52)> <Delay = 0.00>
ST_57 : Operation 316 [1/1] (3.25ns)   --->   "store float %tmp_9, float* %res_addr_5, align 4" [simple_perceptron/core.cpp:53]   --->   Operation 316 'store' <Predicate = (!icmp_ln44 & icmp_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_57 : Operation 317 [1/1] (0.00ns)   --->   "br label %10" [simple_perceptron/core.cpp:54]   --->   Operation 317 'br' <Predicate = (!icmp_ln44 & icmp_ln52)> <Delay = 0.00>
ST_57 : Operation 318 [1/1] (0.00ns)   --->   "br label %calcPerceptron_label3_end"   --->   Operation 318 'br' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_57 : Operation 319 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str5, i32 %tmp_2) nounwind" [simple_perceptron/core.cpp:60]   --->   Operation 319 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 320 [1/1] (0.00ns)   --->   "br label %2" [simple_perceptron/core.cpp:37]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 8> <Delay = 4.79>
ST_58 : Operation 321 [1/2] (2.32ns)   --->   "%model_load_7 = load i32* %model_addr_1, align 4" [simple_perceptron/core.cpp:45]   --->   Operation 321 'load' 'model_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_58 : Operation 322 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %model_load_7, 0" [simple_perceptron/core.cpp:45]   --->   Operation 322 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 323 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:46]   --->   Operation 323 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 59 <SV = 9> <Delay = 8.42>
ST_59 : Operation 324 [5/5] (8.42ns)   --->   "%x_assign_1 = fadd float %x_assign_8, %b_load" [simple_perceptron/core.cpp:46]   --->   Operation 324 'fadd' 'x_assign_1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 10> <Delay = 7.25>
ST_60 : Operation 325 [4/5] (7.25ns)   --->   "%x_assign_1 = fadd float %x_assign_8, %b_load" [simple_perceptron/core.cpp:46]   --->   Operation 325 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 11> <Delay = 7.25>
ST_61 : Operation 326 [3/5] (7.25ns)   --->   "%x_assign_1 = fadd float %x_assign_8, %b_load" [simple_perceptron/core.cpp:46]   --->   Operation 326 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 12> <Delay = 7.25>
ST_62 : Operation 327 [2/5] (7.25ns)   --->   "%x_assign_1 = fadd float %x_assign_8, %b_load" [simple_perceptron/core.cpp:46]   --->   Operation 327 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 13> <Delay = 7.25>
ST_63 : Operation 328 [1/5] (7.25ns)   --->   "%x_assign_1 = fadd float %x_assign_8, %b_load" [simple_perceptron/core.cpp:46]   --->   Operation 328 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 329 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %6, label %7" [simple_perceptron/core.cpp:45]   --->   Operation 329 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 14> <Delay = 7.68>
ST_64 : Operation 330 [9/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 330 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 15> <Delay = 7.68>
ST_65 : Operation 331 [8/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 331 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 16> <Delay = 7.68>
ST_66 : Operation 332 [7/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 332 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 17> <Delay = 7.68>
ST_67 : Operation 333 [6/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 333 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 18> <Delay = 7.68>
ST_68 : Operation 334 [5/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 334 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 19> <Delay = 7.68>
ST_69 : Operation 335 [4/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 335 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 20> <Delay = 7.68>
ST_70 : Operation 336 [3/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 336 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 21> <Delay = 7.68>
ST_71 : Operation 337 [2/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 337 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 22> <Delay = 7.68>
ST_72 : Operation 338 [1/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:48]   --->   Operation 338 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 23> <Delay = 8.42>
ST_73 : Operation 339 [1/1] (0.00ns)   --->   "%softmax_sum_1_load_1 = load float* %softmax_sum_1" [simple_perceptron/core.cpp:49]   --->   Operation 339 'load' 'softmax_sum_1_load_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i32 %j_0 to i64" [simple_perceptron/core.cpp:48]   --->   Operation 340 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 341 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln48" [simple_perceptron/core.cpp:48]   --->   Operation 341 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 342 [1/1] (3.25ns)   --->   "store float %tmp_i_i1, float* %res_addr_4, align 4" [simple_perceptron/core.cpp:48]   --->   Operation 342 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_73 : Operation 343 [5/5] (8.42ns)   --->   "%softmax_sum = fadd float %softmax_sum_1_load_1, %tmp_i_i1" [simple_perceptron/core.cpp:49]   --->   Operation 343 'fadd' 'softmax_sum' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 24> <Delay = 7.25>
ST_74 : Operation 344 [4/5] (7.25ns)   --->   "%softmax_sum = fadd float %softmax_sum_1_load_1, %tmp_i_i1" [simple_perceptron/core.cpp:49]   --->   Operation 344 'fadd' 'softmax_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 25> <Delay = 7.25>
ST_75 : Operation 345 [3/5] (7.25ns)   --->   "%softmax_sum = fadd float %softmax_sum_1_load_1, %tmp_i_i1" [simple_perceptron/core.cpp:49]   --->   Operation 345 'fadd' 'softmax_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 26> <Delay = 7.25>
ST_76 : Operation 346 [2/5] (7.25ns)   --->   "%softmax_sum = fadd float %softmax_sum_1_load_1, %tmp_i_i1" [simple_perceptron/core.cpp:49]   --->   Operation 346 'fadd' 'softmax_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 27> <Delay = 7.25>
ST_77 : Operation 347 [1/5] (7.25ns)   --->   "%softmax_sum = fadd float %softmax_sum_1_load_1, %tmp_i_i1" [simple_perceptron/core.cpp:49]   --->   Operation 347 'fadd' 'softmax_sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 28> <Delay = 1.76>
ST_78 : Operation 348 [1/1] (1.76ns)   --->   "store float %softmax_sum, float* %softmax_sum_1" [simple_perceptron/core.cpp:49]   --->   Operation 348 'store' <Predicate = true> <Delay = 1.76>
ST_78 : Operation 349 [1/1] (0.00ns)   --->   "br label %calcPerceptron_label3_end"   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 14> <Delay = 8.67>
ST_79 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast float %x_assign_1 to i32" [simple_perceptron/core.cpp:46]   --->   Operation 350 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 351 [1/1] (0.99ns)   --->   "%xor_ln46 = xor i32 %bitcast_ln46, -2147483648" [simple_perceptron/core.cpp:46]   --->   Operation 351 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %xor_ln46 to float" [simple_perceptron/core.cpp:46]   --->   Operation 352 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 353 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 353 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 15> <Delay = 7.68>
ST_80 : Operation 354 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 354 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 16> <Delay = 7.68>
ST_81 : Operation 355 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 355 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 17> <Delay = 7.68>
ST_82 : Operation 356 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 356 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 18> <Delay = 7.68>
ST_83 : Operation 357 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 357 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 19> <Delay = 7.68>
ST_84 : Operation 358 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 358 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 20> <Delay = 7.68>
ST_85 : Operation 359 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 359 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 21> <Delay = 7.68>
ST_86 : Operation 360 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 360 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 22> <Delay = 7.68>
ST_87 : Operation 361 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln46_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:46]   --->   Operation 361 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 23> <Delay = 8.42>
ST_88 : Operation 362 [5/5] (8.42ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:46]   --->   Operation 362 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 24> <Delay = 7.25>
ST_89 : Operation 363 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:46]   --->   Operation 363 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 25> <Delay = 7.25>
ST_90 : Operation 364 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:46]   --->   Operation 364 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 26> <Delay = 7.25>
ST_91 : Operation 365 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:46]   --->   Operation 365 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 27> <Delay = 7.25>
ST_92 : Operation 366 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:46]   --->   Operation 366 'fadd' 'tmp_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 28> <Delay = 6.07>
ST_93 : Operation 367 [16/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 367 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 29> <Delay = 6.07>
ST_94 : Operation 368 [15/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 368 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 30> <Delay = 6.07>
ST_95 : Operation 369 [14/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 369 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 31> <Delay = 6.07>
ST_96 : Operation 370 [13/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 370 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 32> <Delay = 6.07>
ST_97 : Operation 371 [12/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 371 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 33> <Delay = 6.07>
ST_98 : Operation 372 [11/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 372 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 34> <Delay = 6.07>
ST_99 : Operation 373 [10/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 373 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 35> <Delay = 6.07>
ST_100 : Operation 374 [9/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 374 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 36> <Delay = 6.07>
ST_101 : Operation 375 [8/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 375 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 37> <Delay = 6.07>
ST_102 : Operation 376 [7/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 376 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 38> <Delay = 6.07>
ST_103 : Operation 377 [6/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 377 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 39> <Delay = 6.07>
ST_104 : Operation 378 [5/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 378 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 40> <Delay = 6.07>
ST_105 : Operation 379 [4/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 379 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 41> <Delay = 6.07>
ST_106 : Operation 380 [3/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 380 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 42> <Delay = 6.07>
ST_107 : Operation 381 [2/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 381 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 43> <Delay = 6.07>
ST_108 : Operation 382 [1/16] (6.07ns)   --->   "%tmp_4 = fdiv float 1.000000e+00, %tmp_3" [simple_perceptron/core.cpp:46]   --->   Operation 382 'fdiv' 'tmp_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 44> <Delay = 3.25>
ST_109 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i32 %j_0 to i64" [simple_perceptron/core.cpp:46]   --->   Operation 383 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 384 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln46_1" [simple_perceptron/core.cpp:46]   --->   Operation 384 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 385 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %res_addr_3, align 4" [simple_perceptron/core.cpp:46]   --->   Operation 385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_109 : Operation 386 [1/1] (0.00ns)   --->   "br label %calcPerceptron_label3_end" [simple_perceptron/core.cpp:47]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 110 <SV = 5> <Delay = 2.32>
ST_110 : Operation 387 [2/2] (2.32ns)   --->   "%model_load_4 = load i32* %model_addr_3, align 4" [simple_perceptron/core.cpp:62]   --->   Operation 387 'load' 'model_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 111 <SV = 6> <Delay = 4.79>
ST_111 : Operation 388 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k, %11 ], [ 0, %.preheader1.preheader ]"   --->   Operation 388 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 389 [1/2] (2.32ns)   --->   "%model_load_4 = load i32* %model_addr_3, align 4" [simple_perceptron/core.cpp:62]   --->   Operation 389 'load' 'model_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_111 : Operation 390 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp slt i32 %k_0, %model_load_4" [simple_perceptron/core.cpp:62]   --->   Operation 390 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 391 [1/1] (2.55ns)   --->   "%k = add nsw i32 %k_0, 1" [simple_perceptron/core.cpp:62]   --->   Operation 391 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 392 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %11, label %calcPerceptron_label2_end" [simple_perceptron/core.cpp:62]   --->   Operation 392 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i32 %k_0 to i64" [simple_perceptron/core.cpp:63]   --->   Operation 393 'sext' 'sext_ln63' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_111 : Operation 394 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln63" [simple_perceptron/core.cpp:63]   --->   Operation 394 'getelementptr' 'res_addr_1' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_111 : Operation 395 [2/2] (3.25ns)   --->   "%res_load_1 = load float* %res_addr_1, align 4" [simple_perceptron/core.cpp:63]   --->   Operation 395 'load' 'res_load_1' <Predicate = (icmp_ln62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_111 : Operation 396 [2/2] (2.32ns)   --->   "%model_load_5 = load i32* %model_addr_4, align 4" [simple_perceptron/core.cpp:65]   --->   Operation 396 'load' 'model_load_5' <Predicate = (!icmp_ln62)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 112 <SV = 7> <Delay = 6.50>
ST_112 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind" [simple_perceptron/core.cpp:62]   --->   Operation 397 'specloopname' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 398 [1/2] (3.25ns)   --->   "%res_load_1 = load float* %res_addr_1, align 4" [simple_perceptron/core.cpp:63]   --->   Operation 398 'load' 'res_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_112 : Operation 399 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [784 x float]* %x, i64 0, i64 %sext_ln63" [simple_perceptron/core.cpp:63]   --->   Operation 399 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 400 [1/1] (3.25ns)   --->   "store float %res_load_1, float* %x_addr, align 4" [simple_perceptron/core.cpp:63]   --->   Operation 400 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_112 : Operation 401 [1/1] (0.00ns)   --->   "br label %.preheader1" [simple_perceptron/core.cpp:62]   --->   Operation 401 'br' <Predicate = true> <Delay = 0.00>

State 113 <SV = 7> <Delay = 2.32>
ST_113 : Operation 402 [1/2] (2.32ns)   --->   "%model_load_5 = load i32* %model_addr_4, align 4" [simple_perceptron/core.cpp:65]   --->   Operation 402 'load' 'model_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 114 <SV = 8> <Delay = 8.51>
ST_114 : Operation 403 [1/1] (8.51ns)   --->   "%mul_ln65 = mul nsw i32 %model_load_5, %model_load_4" [simple_perceptron/core.cpp:65]   --->   Operation 403 'mul' 'mul_ln65' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 404 [1/1] (2.55ns)   --->   "%b_offset = add nsw i32 %model_load_4, %b_offset_0" [simple_perceptron/core.cpp:66]   --->   Operation 404 'add' 'b_offset' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 9> <Delay = 2.55>
ST_115 : Operation 405 [1/1] (2.55ns)   --->   "%w_offset = add nsw i32 %mul_ln65, %w_offset_0" [simple_perceptron/core.cpp:65]   --->   Operation 405 'add' 'w_offset' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 406 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str4, i32 %tmp_5) nounwind" [simple_perceptron/core.cpp:68]   --->   Operation 406 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 407 [1/1] (0.00ns)   --->   "br label %1" [simple_perceptron/core.cpp:35]   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>

State 116 <SV = 3> <Delay = 4.79>
ST_116 : Operation 408 [1/2] (2.32ns)   --->   "%model_load = load i32* %model_addr_1, align 4" [simple_perceptron/core.cpp:71]   --->   Operation 408 'load' 'model_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_116 : Operation 409 [1/1] (2.47ns)   --->   "%icmp_ln71 = icmp eq i32 %model_load, 1" [simple_perceptron/core.cpp:71]   --->   Operation 409 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 410 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %.preheader.preheader, label %.loopexit" [simple_perceptron/core.cpp:71]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 411 [1/1] (2.55ns)   --->   "%add_ln72 = add nsw i32 %layers, 3" [simple_perceptron/core.cpp:72]   --->   Operation 411 'add' 'add_ln72' <Predicate = (icmp_ln71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i32 %add_ln72 to i64" [simple_perceptron/core.cpp:72]   --->   Operation 412 'sext' 'sext_ln72' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_116 : Operation 413 [1/1] (0.00ns)   --->   "%model_addr_5 = getelementptr [30 x i32]* %model, i64 0, i64 %sext_ln72" [simple_perceptron/core.cpp:72]   --->   Operation 413 'getelementptr' 'model_addr_5' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_116 : Operation 414 [1/1] (1.76ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:72]   --->   Operation 414 'br' <Predicate = (icmp_ln71)> <Delay = 1.76>

State 117 <SV = 4> <Delay = 2.32>
ST_117 : Operation 415 [2/2] (2.32ns)   --->   "%model_load_2 = load i32* %model_addr_5, align 4" [simple_perceptron/core.cpp:72]   --->   Operation 415 'load' 'model_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 118 <SV = 5> <Delay = 4.79>
ST_118 : Operation 416 [1/1] (0.00ns)   --->   "%j1_0 = phi i32 [ %j, %13 ], [ 0, %.preheader.preheader ]"   --->   Operation 416 'phi' 'j1_0' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_118 : Operation 417 [1/2] (2.32ns)   --->   "%model_load_2 = load i32* %model_addr_5, align 4" [simple_perceptron/core.cpp:72]   --->   Operation 417 'load' 'model_load_2' <Predicate = (icmp_ln71)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_118 : Operation 418 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp slt i32 %j1_0, %model_load_2" [simple_perceptron/core.cpp:72]   --->   Operation 418 'icmp' 'icmp_ln72' <Predicate = (icmp_ln71)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 419 [1/1] (2.55ns)   --->   "%j = add nsw i32 %j1_0, 1" [simple_perceptron/core.cpp:72]   --->   Operation 419 'add' 'j' <Predicate = (icmp_ln71)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 420 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %13, label %.loopexit.loopexit" [simple_perceptron/core.cpp:72]   --->   Operation 420 'br' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_118 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i32 %j1_0 to i64" [simple_perceptron/core.cpp:73]   --->   Operation 421 'sext' 'sext_ln73' <Predicate = (icmp_ln71 & icmp_ln72)> <Delay = 0.00>
ST_118 : Operation 422 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [300 x float]* %res, i64 0, i64 %sext_ln73" [simple_perceptron/core.cpp:73]   --->   Operation 422 'getelementptr' 'res_addr_2' <Predicate = (icmp_ln71 & icmp_ln72)> <Delay = 0.00>
ST_118 : Operation 423 [2/2] (3.25ns)   --->   "%res_load = load float* %res_addr_2, align 4" [simple_perceptron/core.cpp:73]   --->   Operation 423 'load' 'res_load' <Predicate = (icmp_ln71 & icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_118 : Operation 424 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 424 'br' <Predicate = (icmp_ln71 & !icmp_ln72)> <Delay = 0.00>
ST_118 : Operation 425 [1/1] (0.00ns)   --->   "ret void" [simple_perceptron/core.cpp:78]   --->   Operation 425 'ret' <Predicate = (!icmp_ln72) | (!icmp_ln71)> <Delay = 0.00>

State 119 <SV = 6> <Delay = 3.25>
ST_119 : Operation 426 [1/2] (3.25ns)   --->   "%res_load = load float* %res_addr_2, align 4" [simple_perceptron/core.cpp:73]   --->   Operation 426 'load' 'res_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 120 <SV = 7> <Delay = 6.07>
ST_120 : Operation 427 [1/1] (0.00ns)   --->   "%softmax_sum_1_load = load float* %softmax_sum_1" [simple_perceptron/core.cpp:73]   --->   Operation 427 'load' 'softmax_sum_1_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 428 [16/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 428 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 8> <Delay = 6.07>
ST_121 : Operation 429 [15/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 429 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 9> <Delay = 6.07>
ST_122 : Operation 430 [14/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 430 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 10> <Delay = 6.07>
ST_123 : Operation 431 [13/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 431 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 11> <Delay = 6.07>
ST_124 : Operation 432 [12/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 432 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 12> <Delay = 6.07>
ST_125 : Operation 433 [11/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 433 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 13> <Delay = 6.07>
ST_126 : Operation 434 [10/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 434 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 14> <Delay = 6.07>
ST_127 : Operation 435 [9/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 435 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 15> <Delay = 6.07>
ST_128 : Operation 436 [8/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 436 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 16> <Delay = 6.07>
ST_129 : Operation 437 [7/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 437 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 17> <Delay = 6.07>
ST_130 : Operation 438 [6/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 438 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 18> <Delay = 6.07>
ST_131 : Operation 439 [5/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 439 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 19> <Delay = 6.07>
ST_132 : Operation 440 [4/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 440 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 20> <Delay = 6.07>
ST_133 : Operation 441 [3/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 441 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 21> <Delay = 6.07>
ST_134 : Operation 442 [2/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 442 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 22> <Delay = 6.07>
ST_135 : Operation 443 [1/16] (6.07ns)   --->   "%tmp = fdiv float %res_load, %softmax_sum_1_load" [simple_perceptron/core.cpp:73]   --->   Operation 443 'fdiv' 'tmp' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 23> <Delay = 3.25>
ST_136 : Operation 444 [1/1] (3.25ns)   --->   "store float %tmp, float* %res_addr_2, align 4" [simple_perceptron/core.cpp:73]   --->   Operation 444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_136 : Operation 445 [1/1] (0.00ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:72]   --->   Operation 445 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ model]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
softmax_sum_1        (alloca         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
model_addr           (getelementptr  ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr             (getelementptr  ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln15   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln17   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln18   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln19   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln20   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln21   (specinterface  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
layers               (load           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000]
prune_thresh         (load           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
add_ln44             (add            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_addr_1         (getelementptr  ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000]
model_addr_2         (getelementptr  ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
bitcast_ln40         (bitcast        ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
trunc_ln40           (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_3          (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln35              (br             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
w_offset_0           (phi            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
b_offset_0           (phi            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000]
l_0                  (phi            ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln35            (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln35            (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
l                    (add            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln35              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln35    (specloopname   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (specregionbegin) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
specpipeline_ln36    (specpipeline   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln37            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
model_addr_3         (getelementptr  ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000]
add_ln39             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln39            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
model_addr_4         (getelementptr  ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000]
icmp_ln44            (icmp           ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000]
br_ln37              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
j_0                  (phi            ) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000]
model_load_1         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln37            (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
j_1                  (add            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln37              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_load_3         (load           ) [ 00000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln37    (specloopname   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                (specregionbegin) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000]
specpipeline_ln38    (specpipeline   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln40             (mul            ) [ 00000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
x_assign_8           (phi            ) [ 00000000111111111111111111100000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000]
i_0                  (phi            ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39            (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39            (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
i                    (add            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln39              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln40_1           (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln40            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_addr               (getelementptr  ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                (partselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_2          (icmp           ) [ 00000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln44              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln46            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_addr               (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
w_load               (load           ) [ 00000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s             (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368          (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln40_1         (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s           (bitconcatenate ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln348        (bitcast        ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (partselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40            (icmp           ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40_1          (icmp           ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41            (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr_1             (getelementptr  ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln40              (or             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln40_1            (or             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln40             (and            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10               (fcmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln40_1           (and            ) [ 00000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_load               (load           ) [ 00000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                (fmul           ) [ 00000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln39    (specloopname   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                  (fadd           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_1                (select         ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln39              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_load_8         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln52            (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln52              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t_V_1                (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V                (partselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V_1              (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833           (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833_1         (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25             (and            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln833_2         (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln837           (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ymaggreater          (bitselect      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln25_1           (and            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln25             (xor            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27             (and            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln27_1           (and            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27              (or             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27_1            (or             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln27          (select         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln55            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr_6           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln55           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln53             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln53            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_addr_1             (getelementptr  ) [ 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
b_load_1             (load           ) [ 00000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                (fadd           ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln53         (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln53             (xor            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln53_1       (bitcast        ) [ 00000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2             (fexp           ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (fadd           ) [ 00000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                (fdiv           ) [ 00011111111111111111100000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111000000000000000000000]
sext_ln53_1          (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr_5           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln54              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                (specregionend  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln37              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_load_7         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45            (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
b_load               (load           ) [ 00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign_1           (fadd           ) [ 00000000000000000000000000000000000000000000000000000000000000001111111110000001000000000000000000000000000000000000000000000000000000000]
br_ln45              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1             (fexp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000]
softmax_sum_1_load_1 (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000]
sext_ln48            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr_4           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln48           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
softmax_sum          (fadd           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
store_ln49           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0               (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln46         (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln46             (xor            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln46_1       (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000]
tmp_i_i              (fexp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000]
tmp_3                (fadd           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000]
tmp_4                (fdiv           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000]
sext_ln46_1          (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr_3           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_0                  (phi            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
model_load_4         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000]
icmp_ln62            (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
k                    (add            ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
br_ln62              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln63            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
res_addr_1           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
specloopname_ln62    (specloopname   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_load_1           (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr               (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln63           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62              (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_load_5         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
mul_ln65             (mul            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
b_offset             (add            ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000]
w_offset             (add            ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
empty_5              (specregionend  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln35              (br             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000]
model_load           (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln71            (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
br_ln71              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln72             (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln72            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
model_addr_5         (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111]
br_ln72              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
j1_0                 (phi            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
model_load_2         (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln72            (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111]
j                    (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
br_ln72              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln73            (sext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_addr_2           (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111]
br_ln0               (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln78             (ret            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
res_load             (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110]
softmax_sum_1_load   (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110]
tmp                  (fdiv           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
store_ln73           (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln72              (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="model">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="model"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcPerceptron_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="softmax_sum_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_sum_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="model_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="res_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layers/1 model_load/3 model_load_1/4 model_load_3/5 model_load_8/8 model_load_7/8 model_load_4/110 model_load_5/111 model_load_2/117 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prune_thresh/1 store_ln55/20 store_ln53/57 store_ln48/73 store_ln46/109 res_load_1/111 res_load/118 store_ln73/136 "/>
</bind>
</comp>

<comp id="124" class="1004" name="model_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="model_addr_2_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="model_addr_3_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr_3/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="model_addr_4_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr_4/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="b_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/8 b_load_1/20 "/>
</bind>
</comp>

<comp id="180" class="1004" name="x_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="31" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/9 store_ln63/112 "/>
</bind>
</comp>

<comp id="193" class="1004" name="res_addr_6_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="32" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/20 "/>
</bind>
</comp>

<comp id="201" class="1004" name="b_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/20 "/>
</bind>
</comp>

<comp id="209" class="1004" name="res_addr_5_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/57 "/>
</bind>
</comp>

<comp id="217" class="1004" name="res_addr_4_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/73 "/>
</bind>
</comp>

<comp id="225" class="1004" name="res_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/109 "/>
</bind>
</comp>

<comp id="233" class="1004" name="res_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/111 "/>
</bind>
</comp>

<comp id="241" class="1004" name="x_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="1"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/112 "/>
</bind>
</comp>

<comp id="250" class="1004" name="model_addr_5_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="model_addr_5/116 "/>
</bind>
</comp>

<comp id="257" class="1004" name="res_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/118 "/>
</bind>
</comp>

<comp id="265" class="1005" name="w_offset_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_offset_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="w_offset_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_offset_0/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="b_offset_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="b_offset_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_offset_0/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="l_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="31" slack="1"/>
<pin id="291" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="l_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="31" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="j_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2"/>
<pin id="302" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="x_assign_8_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_8 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="x_assign_8_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign_8/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_0_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="1"/>
<pin id="326" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_0_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="31" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="336" class="1005" name="k_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="k_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="2"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/111 "/>
</bind>
</comp>

<comp id="347" class="1005" name="j1_0_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2"/>
<pin id="349" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="j1_0_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="2"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/118 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/15 tmp_1/22 tmp_s/36 x_assign_1/59 softmax_sum/73 tmp_3/88 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="2"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_9/41 tmp_4/93 tmp/120 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="7"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i2/27 tmp_i_i1/64 tmp_i_i/79 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="5"/>
<pin id="384" dir="0" index="1" bw="32" slack="3"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/8 add_ln53/20 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/20 icmp_ln45/58 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="7"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_sum_1_load_1/73 softmax_sum_1_load/120 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prune_thresh res_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="model_load_3 model_load_4 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load_1 b_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_s x_assign_1 softmax_sum tmp_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 tmp_i_i1 tmp_i_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp "/>
</bind>
</comp>

<comp id="432" class="1005" name="reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_sum_1_load_1 softmax_sum_1_load "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln35_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln44_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln40_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln40_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln40_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="23" slack="0"/>
<pin id="459" dir="0" index="1" bw="23" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln35_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln35_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="l_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="31" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln37_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="0"/>
<pin id="480" dir="0" index="1" bw="4" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln37_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln39_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="31" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sext_ln39_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln44_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="icmp_ln37_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="j_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="mul_ln40_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="2"/>
<pin id="520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln39_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln39_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="2"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="31" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln40_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="31" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln40_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="5"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln40_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/8 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="6"/>
<pin id="558" dir="0" index="2" bw="6" slack="0"/>
<pin id="559" dir="0" index="3" bw="6" slack="0"/>
<pin id="560" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln40_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_2/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sext_ln46_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_s_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln368_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="trunc_ln40_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Result_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="31" slack="0"/>
<pin id="591" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="bitcast_ln348_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348/9 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln40_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln40_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="23" slack="0"/>
<pin id="618" dir="0" index="1" bw="23" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln41_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="31" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln40_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="0" index="1" bw="1" slack="1"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln40_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="8"/>
<pin id="633" dir="0" index="1" bw="1" slack="2"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln40_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="and_ln40_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_1/10 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sum_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="9"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="0" index="2" bw="32" slack="11"/>
<pin id="651" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_1/19 "/>
</bind>
</comp>

<comp id="654" class="1004" name="t_V_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="t_V_1/20 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="6" slack="0"/>
<pin id="662" dir="0" index="3" bw="6" slack="0"/>
<pin id="663" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/20 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_V_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/20 "/>
</bind>
</comp>

<comp id="672" class="1004" name="icmp_ln833_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="0" index="1" bw="8" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/20 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln833_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="0"/>
<pin id="680" dir="0" index="1" bw="23" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_1/20 "/>
</bind>
</comp>

<comp id="684" class="1004" name="and_ln25_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln833_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_2/20 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln837_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="0"/>
<pin id="698" dir="0" index="1" bw="23" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/20 "/>
</bind>
</comp>

<comp id="702" class="1004" name="ymaggreater_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="6" slack="0"/>
<pin id="706" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ymaggreater/20 "/>
</bind>
</comp>

<comp id="710" class="1004" name="and_ln25_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/20 "/>
</bind>
</comp>

<comp id="716" class="1004" name="xor_ln25_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/20 "/>
</bind>
</comp>

<comp id="722" class="1004" name="and_ln27_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/20 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln27_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_1/20 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln27_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/20 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln27_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_1/20 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln27_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="32" slack="1"/>
<pin id="750" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/20 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sext_ln55_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="4"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/20 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln53_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/20 "/>
</bind>
</comp>

<comp id="765" class="1004" name="bitcast_ln53_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/27 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln53_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln53/27 "/>
</bind>
</comp>

<comp id="775" class="1004" name="bitcast_ln53_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53_1/27 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sext_ln53_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="41"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/57 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sext_ln48_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="19"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/73 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln49_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="0" index="1" bw="32" slack="28"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/78 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bitcast_ln46_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/79 "/>
</bind>
</comp>

<comp id="799" class="1004" name="xor_ln46_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/79 "/>
</bind>
</comp>

<comp id="805" class="1004" name="bitcast_ln46_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46_1/79 "/>
</bind>
</comp>

<comp id="810" class="1004" name="sext_ln46_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="40"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/109 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln62_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/111 "/>
</bind>
</comp>

<comp id="821" class="1004" name="k_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/111 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln63_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/111 "/>
</bind>
</comp>

<comp id="832" class="1004" name="mul_ln65_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="0" index="1" bw="32" slack="2"/>
<pin id="835" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65/114 "/>
</bind>
</comp>

<comp id="837" class="1004" name="b_offset_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="0" index="1" bw="32" slack="6"/>
<pin id="840" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_offset/114 "/>
</bind>
</comp>

<comp id="843" class="1004" name="w_offset_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="0" index="1" bw="32" slack="7"/>
<pin id="846" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_offset/115 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln71_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/116 "/>
</bind>
</comp>

<comp id="854" class="1004" name="add_ln72_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="0" index="1" bw="3" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/116 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln72_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln72/116 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln72_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/118 "/>
</bind>
</comp>

<comp id="870" class="1004" name="j_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/118 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln73_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/118 "/>
</bind>
</comp>

<comp id="881" class="1005" name="softmax_sum_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_sum_1 "/>
</bind>
</comp>

<comp id="888" class="1005" name="model_addr_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="5" slack="1"/>
<pin id="890" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="model_addr "/>
</bind>
</comp>

<comp id="893" class="1005" name="res_addr_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="9" slack="1"/>
<pin id="895" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="898" class="1005" name="layers_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layers "/>
</bind>
</comp>

<comp id="904" class="1005" name="add_ln44_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="909" class="1005" name="model_addr_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="model_addr_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="model_addr_2_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="6"/>
<pin id="916" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="model_addr_2 "/>
</bind>
</comp>

<comp id="919" class="1005" name="bitcast_ln40_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="6"/>
<pin id="921" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="bitcast_ln40 "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln40_3_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="8"/>
<pin id="926" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln40_3 "/>
</bind>
</comp>

<comp id="932" class="1005" name="l_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="31" slack="0"/>
<pin id="934" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="937" class="1005" name="model_addr_3_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="1"/>
<pin id="939" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="model_addr_3 "/>
</bind>
</comp>

<comp id="942" class="1005" name="model_addr_4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="2"/>
<pin id="944" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="model_addr_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="icmp_ln44_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="5"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="954" class="1005" name="j_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="mul_ln40_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40 "/>
</bind>
</comp>

<comp id="967" class="1005" name="i_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="31" slack="0"/>
<pin id="969" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="972" class="1005" name="w_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="16" slack="1"/>
<pin id="974" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="icmp_ln40_2_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="2"/>
<pin id="979" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln40_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="b_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="1"/>
<pin id="984" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="987" class="1005" name="w_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="bitcast_ln348_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln348 "/>
</bind>
</comp>

<comp id="997" class="1005" name="icmp_ln40_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="1"/>
<pin id="999" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="icmp_ln40_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="1"/>
<pin id="1004" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln40_1 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="x_addr_1_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="10" slack="1"/>
<pin id="1009" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="and_ln40_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln40_1 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="x_load_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmp_8_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="sum_1_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="icmp_ln52_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="37"/>
<pin id="1034" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="b_addr_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="1"/>
<pin id="1038" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="bitcast_ln53_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="icmp_ln45_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="5"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="bitcast_ln46_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_4_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="k_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1068" class="1005" name="sext_ln63_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="1"/>
<pin id="1070" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="res_addr_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="9" slack="1"/>
<pin id="1075" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="model_load_5_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="model_load_5 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="mul_ln65_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln65 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="b_offset_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_offset "/>
</bind>
</comp>

<comp id="1093" class="1005" name="w_offset_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_offset "/>
</bind>
</comp>

<comp id="1098" class="1005" name="icmp_ln71_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="2"/>
<pin id="1100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="model_addr_5_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="5" slack="1"/>
<pin id="1104" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="model_addr_5 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="j_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1115" class="1005" name="res_addr_2_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="9" slack="1"/>
<pin id="1117" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="res_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="96" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="118" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="281" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="24" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="24" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="312" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="372"><net_src comp="86" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="381"><net_src comp="84" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="277" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="300" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="112" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="402"><net_src comp="118" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="408"><net_src comp="112" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="174" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="417"><net_src comp="358" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="423"><net_src comp="377" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="430"><net_src comp="368" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="435"><net_src comp="394" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="442"><net_src comp="14" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="34" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="112" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="118" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="40" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="293" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="293" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="463" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="493"><net_src comp="463" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="504"><net_src comp="463" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="304" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="112" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="304" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="10" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="405" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="300" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="328" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="405" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="328" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="523" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="265" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="561"><net_src comp="60" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="62" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="563"><net_src comp="64" pin="0"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="555" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="66" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="382" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="578"><net_src comp="161" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="575" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="579" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="598"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="575" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="62" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="614"><net_src comp="600" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="66" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="583" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="40" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="324" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="373" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="358" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="653"><net_src comp="312" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="657"><net_src comp="312" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="664"><net_src comp="60" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="62" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="64" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="671"><net_src comp="654" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="658" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="74" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="668" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="40" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="672" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="658" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="66" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="668" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="40" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="76" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="654" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="78" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="672" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="678" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="80" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="696" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="690" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="684" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="702" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="14" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="312" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="754"><net_src comp="746" pin="3"/><net_sink comp="118" pin=1"/></net>

<net id="758"><net_src comp="300" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="763"><net_src comp="382" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="768"><net_src comp="414" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="82" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="783"><net_src comp="300" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="788"><net_src comp="300" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="794"><net_src comp="414" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="414" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="82" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="813"><net_src comp="300" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="819"><net_src comp="340" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="112" pin="3"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="340" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="10" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="340" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="836"><net_src comp="405" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="405" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="277" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="265" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="112" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="10" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="56" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="868"><net_src comp="351" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="112" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="351" pin="4"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="10" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="351" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="884"><net_src comp="92" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="891"><net_src comp="96" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="896"><net_src comp="104" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="901"><net_src comp="112" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="907"><net_src comp="443" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="912"><net_src comp="124" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="917"><net_src comp="132" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="922"><net_src comp="449" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="927"><net_src comp="457" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="935"><net_src comp="472" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="940"><net_src comp="140" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="945"><net_src comp="147" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="950"><net_src comp="500" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="957"><net_src comp="511" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="962"><net_src comp="517" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="970"><net_src comp="533" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="975"><net_src comp="154" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="980"><net_src comp="564" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="985"><net_src comp="167" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="990"><net_src comp="161" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="995"><net_src comp="595" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1000"><net_src comp="610" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="1005"><net_src comp="616" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1010"><net_src comp="180" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1015"><net_src comp="641" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1020"><net_src comp="187" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1025"><net_src comp="364" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="1030"><net_src comp="647" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1035"><net_src comp="388" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="201" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1044"><net_src comp="775" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1049"><net_src comp="388" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="805" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="1058"><net_src comp="368" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="1066"><net_src comp="821" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1071"><net_src comp="827" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1076"><net_src comp="233" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="1081"><net_src comp="112" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1086"><net_src comp="832" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1091"><net_src comp="837" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1096"><net_src comp="843" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1101"><net_src comp="848" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="250" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="1113"><net_src comp="870" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1118"><net_src comp="257" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {112 }
	Port: res | {20 57 73 109 136 }
 - Input state : 
	Port: calcPerceptron : x | {9 10 }
	Port: calcPerceptron : w | {8 9 }
	Port: calcPerceptron : b | {8 20 21 58 }
	Port: calcPerceptron : res | {1 2 111 112 118 119 }
	Port: calcPerceptron : model | {1 2 3 4 5 6 8 20 58 110 111 113 116 117 118 }
  - Chain level:
	State 1
		layers : 1
		prune_thresh : 1
		store_ln35 : 1
	State 2
		add_ln44 : 1
		bitcast_ln40 : 1
		trunc_ln40 : 2
		icmp_ln40_3 : 3
	State 3
		zext_ln35 : 1
		icmp_ln35 : 2
		l : 1
		br_ln35 : 3
		add_ln37 : 2
		sext_ln37 : 3
		model_addr_3 : 4
		add_ln39 : 2
		sext_ln39 : 3
		model_addr_4 : 4
		icmp_ln44 : 2
	State 4
	State 5
		icmp_ln37 : 1
		j_1 : 1
		br_ln37 : 2
	State 6
	State 7
	State 8
		zext_ln39 : 1
		icmp_ln39 : 2
		i : 1
		br_ln39 : 3
		add_ln40 : 2
		add_ln40_1 : 3
		sext_ln40 : 4
		w_addr : 5
		w_load : 6
		icmp_ln40_2 : 1
		sext_ln46 : 1
		b_addr : 2
		b_load : 3
	State 9
		p_Val2_s : 1
		trunc_ln368 : 2
		trunc_ln40_1 : 2
		p_Result_s : 3
		bitcast_ln348 : 4
		tmp_6 : 2
		icmp_ln40 : 3
		icmp_ln40_1 : 3
		tmp_10 : 5
		x_addr_1 : 1
		x_load : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		sum_1 : 1
	State 20
		icmp_ln52 : 1
		br_ln52 : 2
		tmp_V : 1
		tmp_V_1 : 1
		icmp_ln833 : 2
		icmp_ln833_1 : 2
		and_ln25 : 3
		icmp_ln833_2 : 2
		icmp_ln837 : 2
		ymaggreater : 1
		and_ln25_1 : 3
		xor_ln25 : 3
		and_ln27 : 3
		and_ln27_1 : 3
		or_ln27 : 3
		or_ln27_1 : 3
		select_ln27 : 3
		res_addr_6 : 1
		store_ln55 : 4
		sext_ln53 : 1
		b_addr_1 : 2
		b_load_1 : 3
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		xor_ln53 : 1
		bitcast_ln53_1 : 1
		tmp_i_i2 : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		res_addr_5 : 1
		store_ln53 : 2
	State 58
		icmp_ln45 : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		res_addr_4 : 1
		store_ln48 : 2
		softmax_sum : 1
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		xor_ln46 : 1
		bitcast_ln46_1 : 1
		tmp_i_i : 2
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
		res_addr_3 : 1
		store_ln46 : 2
	State 110
	State 111
		icmp_ln62 : 1
		k : 1
		br_ln62 : 2
		sext_ln63 : 1
		res_addr_1 : 2
		res_load_1 : 3
	State 112
		store_ln63 : 1
	State 113
	State 114
	State 115
	State 116
		icmp_ln71 : 1
		br_ln71 : 2
		sext_ln72 : 1
		model_addr_5 : 2
	State 117
	State 118
		icmp_ln72 : 1
		j : 1
		br_ln72 : 2
		sext_ln73 : 1
		res_addr_2 : 2
		res_load : 3
	State 119
	State 120
		tmp : 1
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fdiv   |      grp_fu_368     |    0    |   761   |   994   |
|----------|---------------------|---------|---------|---------|
|   fexp   |      grp_fu_377     |    7    |   277   |   924   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_358     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_382     |    0    |    0    |    39   |
|          |   add_ln44_fu_443   |    0    |    0    |    39   |
|          |       l_fu_472      |    0    |    0    |    38   |
|          |   add_ln37_fu_478   |    0    |    0    |    38   |
|          |   add_ln39_fu_489   |    0    |    0    |    38   |
|          |      j_1_fu_511     |    0    |    0    |    39   |
|    add   |       i_fu_533      |    0    |    0    |    38   |
|          |   add_ln40_fu_539   |    0    |    0    |    32   |
|          |  add_ln40_1_fu_544  |    0    |    0    |    32   |
|          |       k_fu_821      |    0    |    0    |    39   |
|          |   b_offset_fu_837   |    0    |    0    |    39   |
|          |   w_offset_fu_843   |    0    |    0    |    39   |
|          |   add_ln72_fu_854   |    0    |    0    |    39   |
|          |       j_fu_870      |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_364     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_373     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_388     |    0    |    0    |    18   |
|          |  icmp_ln40_3_fu_457 |    0    |    0    |    18   |
|          |   icmp_ln35_fu_467  |    0    |    0    |    18   |
|          |   icmp_ln44_fu_500  |    0    |    0    |    18   |
|          |   icmp_ln37_fu_505  |    0    |    0    |    18   |
|          |   icmp_ln39_fu_527  |    0    |    0    |    18   |
|          |  icmp_ln40_2_fu_564 |    0    |    0    |    11   |
|   icmp   |   icmp_ln40_fu_610  |    0    |    0    |    11   |
|          |  icmp_ln40_1_fu_616 |    0    |    0    |    18   |
|          |  icmp_ln833_fu_672  |    0    |    0    |    11   |
|          | icmp_ln833_1_fu_678 |    0    |    0    |    18   |
|          | icmp_ln833_2_fu_690 |    0    |    0    |    11   |
|          |  icmp_ln837_fu_696  |    0    |    0    |    18   |
|          |   icmp_ln62_fu_815  |    0    |    0    |    18   |
|          |   icmp_ln71_fu_848  |    0    |    0    |    18   |
|          |   icmp_ln72_fu_864  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln25_fu_716   |    0    |    0    |    2    |
|    xor   |   xor_ln53_fu_769   |    0    |    0    |    32   |
|          |   xor_ln46_fu_799   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|  select  |     sum_1_fu_647    |    0    |    0    |    32   |
|          |  select_ln27_fu_746 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln40_fu_517   |    3    |    0    |    20   |
|          |   mul_ln65_fu_832   |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln40_fu_635   |    0    |    0    |    2    |
|          |  and_ln40_1_fu_641  |    0    |    0    |    2    |
|    and   |   and_ln25_fu_684   |    0    |    0    |    2    |
|          |  and_ln25_1_fu_710  |    0    |    0    |    2    |
|          |   and_ln27_fu_722   |    0    |    0    |    2    |
|          |  and_ln27_1_fu_728  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |    or_ln40_fu_627   |    0    |    0    |    2    |
|    or    |   or_ln40_1_fu_631  |    0    |    0    |    2    |
|          |    or_ln27_fu_734   |    0    |    0    |    2    |
|          |   or_ln27_1_fu_740  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln40_fu_453  |    0    |    0    |    0    |
|   trunc  |  trunc_ln368_fu_579 |    0    |    0    |    0    |
|          | trunc_ln40_1_fu_583 |    0    |    0    |    0    |
|          |    tmp_V_1_fu_668   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_463  |    0    |    0    |    0    |
|   zext   |   zext_ln39_fu_523  |    0    |    0    |    0    |
|          |   zext_ln41_fu_622  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln37_fu_484  |    0    |    0    |    0    |
|          |   sext_ln39_fu_495  |    0    |    0    |    0    |
|          |   sext_ln40_fu_550  |    0    |    0    |    0    |
|          |   sext_ln46_fu_570  |    0    |    0    |    0    |
|          |   sext_ln55_fu_755  |    0    |    0    |    0    |
|   sext   |   sext_ln53_fu_760  |    0    |    0    |    0    |
|          |  sext_ln53_1_fu_780 |    0    |    0    |    0    |
|          |   sext_ln48_fu_785  |    0    |    0    |    0    |
|          |  sext_ln46_1_fu_810 |    0    |    0    |    0    |
|          |   sext_ln63_fu_827  |    0    |    0    |    0    |
|          |   sext_ln72_fu_859  |    0    |    0    |    0    |
|          |   sext_ln73_fu_876  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_7_fu_555    |    0    |    0    |    0    |
|partselect|     tmp_6_fu_600    |    0    |    0    |    0    |
|          |     tmp_V_fu_658    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|  p_Result_s_fu_587  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|  ymaggreater_fu_702 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |   1452  |   3846  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln44_reg_904   |   32   |
|  and_ln40_1_reg_1012  |    1   |
|   b_addr_1_reg_1036   |    9   |
|     b_addr_reg_982    |    9   |
|   b_offset_0_reg_277  |   32   |
|   b_offset_reg_1088   |   32   |
| bitcast_ln348_reg_992 |   32   |
|  bitcast_ln40_reg_919 |   32   |
|bitcast_ln46_1_reg_1050|   32   |
|bitcast_ln53_1_reg_1041|   32   |
|      i_0_reg_324      |   31   |
|       i_reg_967       |   31   |
|  icmp_ln40_1_reg_1002 |    1   |
|  icmp_ln40_2_reg_977  |    1   |
|  icmp_ln40_3_reg_924  |    1   |
|   icmp_ln40_reg_997   |    1   |
|   icmp_ln44_reg_947   |    1   |
|   icmp_ln45_reg_1046  |    1   |
|   icmp_ln52_reg_1032  |    1   |
|   icmp_ln71_reg_1098  |    1   |
|      j1_0_reg_347     |   32   |
|      j_0_reg_300      |   32   |
|      j_1_reg_954      |   32   |
|       j_reg_1110      |   32   |
|      k_0_reg_336      |   32   |
|       k_reg_1063      |   32   |
|      l_0_reg_289      |   31   |
|       l_reg_932       |   31   |
|     layers_reg_898    |   32   |
|  model_addr_1_reg_909 |    5   |
|  model_addr_2_reg_914 |    5   |
|  model_addr_3_reg_937 |    5   |
|  model_addr_4_reg_942 |    5   |
| model_addr_5_reg_1102 |    5   |
|   model_addr_reg_888  |    5   |
| model_load_5_reg_1078 |   32   |
|    mul_ln40_reg_959   |   32   |
|   mul_ln65_reg_1083   |   32   |
|        reg_399        |   32   |
|        reg_405        |   32   |
|        reg_409        |   32   |
|        reg_414        |   32   |
|        reg_420        |   32   |
|        reg_427        |   32   |
|        reg_432        |   32   |
|  res_addr_1_reg_1073  |    9   |
|  res_addr_2_reg_1115  |    9   |
|    res_addr_reg_893   |    9   |
|   sext_ln63_reg_1068  |   64   |
| softmax_sum_1_reg_881 |   32   |
|     sum_1_reg_1027    |   32   |
|     tmp_4_reg_1055    |   32   |
|     tmp_8_reg_1022    |   32   |
|     w_addr_reg_972    |   16   |
|     w_load_reg_987    |   32   |
|   w_offset_0_reg_265  |   32   |
|   w_offset_reg_1093   |   32   |
|   x_addr_1_reg_1007   |   10   |
|   x_assign_8_reg_312  |   32   |
|    x_load_reg_1017    |   32   |
+-----------------------+--------+
|         Total         |  1354  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_112 |  p0  |   7  |   5  |   35   ||    38   |
|  grp_access_fu_118 |  p0  |  10  |   9  |   90   ||    47   |
|  grp_access_fu_118 |  p1  |   4  |  32  |   128  ||    21   |
|  grp_access_fu_161 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_174 |  p0  |   4  |   9  |   36   ||    21   |
|  grp_access_fu_187 |  p0  |   3  |  10  |   30   ||    15   |
| w_offset_0_reg_265 |  p0  |   2  |  32  |   64   ||    9    |
| b_offset_0_reg_277 |  p0  |   2  |  32  |   64   ||    9    |
|     j_0_reg_300    |  p0  |   2  |  32  |   64   ||    9    |
| x_assign_8_reg_312 |  p0  |   2  |  32  |   64   ||    9    |
|     i_0_reg_324    |  p0  |   2  |  31  |   62   ||    9    |
|     grp_fu_358     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_358     |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_368     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_368     |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_373     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_377     |  p1  |   5  |  32  |   160  ||    27   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1309  || 31.1572 ||   298   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |  1452  |  3846  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   298  |
|  Register |    -   |    -   |  1354  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   31   |  2806  |  4144  |
+-----------+--------+--------+--------+--------+
