
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  578041.9      1.60   52436.2  110244.2                          
    0:01:42  578041.9      1.60   52436.2  110244.2                          
    0:01:42  578643.6      1.60   52436.2  109824.7                          
    0:01:43  579237.3      1.60   52436.2  109405.2                          
    0:01:43  579831.1      1.60   52436.1  108985.7                          
    0:01:43  580424.8      1.60   52436.1  108566.2                          
    0:01:44  581018.5      1.60   52436.1  108146.7                          
    0:01:44  581612.2      1.60   52436.1  107727.2                          
    0:01:44  582205.9      1.60   52436.1  107307.7                          
    0:01:44  582799.6      1.60   52436.0  106888.2                          
    0:01:45  583393.3      1.60   52436.0  106468.7                          
    0:01:45  583987.0      1.60   52436.0  106049.2                          
    0:01:46  584791.7      1.60   43065.2   87414.1                          
    0:01:47  585617.4      1.60   32898.6   67539.5                          
    0:01:48  586406.6      1.60   23516.5   48877.3                          
    0:01:50  587230.1      1.60   13355.7   29195.0                          
    0:01:51  588031.8      1.60    3972.0   10125.9                          
    0:02:57  558390.7      0.51     858.8      12.6                          
    0:02:59  558349.2      0.51     858.8      12.6                          
    0:02:59  558349.2      0.51     858.8      12.6                          
    0:02:59  558347.6      0.51     858.8      12.6                          
    0:03:01  558347.6      0.51     858.8      12.6                          
    0:03:45  452309.3      0.25     180.6       0.0                          
    0:03:53  451603.6      0.25     201.7       0.0                          
    0:03:59  451823.9      0.24     179.2       0.0                          
    0:04:12  451827.1      0.24     178.8       0.0                          
    0:04:14  451829.5      0.24     178.4       0.0                          
    0:04:16  451831.6      0.24     178.0       0.0                          
    0:04:19  451834.2      0.24     177.2       0.0                          
    0:04:21  451836.4      0.24     176.8       0.0                          
    0:04:23  451838.8      0.24     176.0       0.0                          
    0:04:26  451840.9      0.24     175.5       0.0                          
    0:04:27  451843.6      0.24     175.1       0.0                          
    0:04:28  451845.9      0.24     174.1       0.0                          
    0:04:29  451849.4      0.24     172.7       0.0                          
    0:04:30  451853.1      0.24     172.3       0.0                          
    0:04:32  451856.6      0.24     171.4       0.0                          
    0:04:33  451859.8      0.24     170.9       0.0                          
    0:04:34  451863.8      0.23     169.4       0.0                          
    0:04:35  451864.8      0.23     168.8       0.0                          
    0:04:36  451868.3      0.23     167.5       0.0                          
    0:04:38  451868.0      0.23     167.5       0.0                          
    0:04:38  451868.0      0.23     167.5       0.0                          
    0:04:38  451868.0      0.23     167.5       0.0                          
    0:04:39  451868.0      0.23     167.5       0.0                          
    0:04:39  451868.0      0.23     167.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:39  451868.0      0.23     167.5       0.0                          
    0:04:39  451899.7      0.19     147.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:39  451911.1      0.18     144.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:39  451917.8      0.18     142.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  451929.5      0.18     140.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  451945.7      0.18     137.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  451957.7      0.17     136.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:40  451980.0      0.17     133.8       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:40  451984.5      0.17     132.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  451991.7      0.17     131.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  451999.7      0.17     130.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  452014.3      0.17     128.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  452027.9      0.16     127.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  452036.4      0.16     125.5       0.0 path/genblk1[21].path/path/add_out_reg[39]/D
    0:04:41  452043.6      0.16     125.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  452047.8      0.16     124.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452052.4      0.16     123.7       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:42  452060.3      0.16     123.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452067.0      0.16     122.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  452078.2      0.16     121.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  452085.6      0.16     120.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  452094.9      0.16     119.4       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:42  452099.2      0.15     118.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452113.0      0.15     117.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452123.4      0.15     116.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452137.7      0.15     115.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452140.7      0.15     115.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452144.7      0.15     115.3       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:43  452150.0      0.15     114.7       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:43  452151.6      0.15     114.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452155.0      0.15     113.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452164.9      0.15     113.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  452171.3      0.15     112.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452177.4      0.15     112.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452181.4      0.15     112.0       0.0 path/genblk1[27].path/path/add_out_reg[38]/D
    0:04:44  452185.1      0.15     111.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452192.3      0.15     111.4       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:44  452196.3      0.15     110.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452197.3      0.15     110.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452201.9      0.15     110.3       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:44  452207.2      0.14     110.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452218.9      0.14     109.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452226.6      0.14     109.5       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:04:45  452240.7      0.14     109.0       0.0 path/genblk1[28].path/path/add_out_reg[39]/D
    0:04:45  452246.5      0.14     108.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452250.3      0.14     108.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452252.1      0.14     107.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452258.0      0.14     107.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452262.8      0.14     107.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452265.2      0.14     107.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452273.4      0.14     107.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452276.3      0.14     107.0       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:45  452281.4      0.14     106.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452284.0      0.14     106.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452290.2      0.14     106.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452295.5      0.14     105.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452300.8      0.14     105.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452304.5      0.14     105.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452309.3      0.14     105.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452312.8      0.14     104.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452320.0      0.14     104.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452327.4      0.14     104.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:46  452327.9      0.14     103.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452332.2      0.14     103.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452334.6      0.14     103.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:47  452340.4      0.14     103.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  452343.9      0.14     103.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452350.8      0.14     102.7       0.0 path/genblk1[3].path/path/add_out_reg[34]/D
    0:04:47  452355.3      0.14     102.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452360.7      0.14     102.4       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:47  452363.3      0.14     102.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452369.4      0.14     102.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:47  452375.0      0.14     101.9       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:47  452378.7      0.13     101.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452387.8      0.13     101.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452391.5      0.13     101.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452395.8      0.13     100.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452398.7      0.13     100.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452397.9      0.13     100.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452400.8      0.13     100.2       0.0 path/genblk1[18].path/path/add_out_reg[34]/D
    0:04:48  452409.3      0.13     100.0       0.0 path/genblk1[13].path/path/add_out_reg[37]/D
    0:04:48  452409.1      0.13      99.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452415.5      0.13      99.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452418.6      0.13      98.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452420.8      0.13      99.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452428.5      0.13      98.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452431.9      0.13      98.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452436.5      0.13      98.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452437.5      0.13      98.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452454.0      0.13      97.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452459.9      0.13      97.5       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:49  452463.1      0.13      97.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452464.9      0.13      97.3       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:49  452467.9      0.13      97.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  452471.8      0.13      97.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452477.2      0.13      97.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452481.7      0.13      96.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452485.9      0.13      96.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452491.8      0.13      96.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452497.4      0.13      95.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452500.0      0.13      95.7       0.0 path/genblk1[31].path/path/add_out_reg[36]/D
    0:04:50  452502.4      0.13      95.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452505.1      0.13      95.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:04:50  452511.2      0.13      94.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452516.0      0.13      94.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452520.3      0.13      94.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452521.3      0.13      94.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452524.5      0.13      94.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452526.1      0.13      94.2       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:04:50  452528.5      0.13      94.1       0.0 path/genblk1[19].path/path/add_out_reg[33]/D
    0:04:51  452532.0      0.13      94.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452534.6      0.13      93.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  452536.7      0.13      93.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452539.4      0.13      93.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452543.1      0.12      93.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  452547.4      0.12      93.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452554.8      0.12      93.5       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:04:51  452559.6      0.12      93.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452563.1      0.12      93.3       0.0 path/genblk1[31].path/path/add_out_reg[36]/D
    0:04:51  452569.2      0.12      93.0       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:51  452576.6      0.12      92.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452587.6      0.12      92.8      13.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452591.8      0.12      92.4      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452593.4      0.12      92.3      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452599.3      0.12      92.0      13.1 path/genblk1[27].path/path/add_out_reg[38]/D
    0:04:52  452603.2      0.12      91.9      13.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452608.0      0.12      91.8      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452611.8      0.12      91.6      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452617.3      0.12      91.6      13.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452617.6      0.12      91.3      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452627.2      0.12      91.0      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:52  452628.8      0.12      90.9      13.1 path/genblk1[3].path/path/add_out_reg[35]/D
    0:04:52  452631.4      0.12      90.7      13.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452634.6      0.12      90.6      13.1 path/genblk1[23].path/path/add_out_reg[39]/D
    0:04:53  452641.3      0.12      90.6      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452646.1      0.12      90.3      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452650.3      0.12      90.1      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452654.1      0.12      90.1      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452656.4      0.12      89.9      13.1 path/genblk1[29].path/path/add_out_reg[37]/D
    0:04:53  452659.9      0.12      89.9      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452663.6      0.12      89.7      13.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452672.9      0.12      89.4      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452685.7      0.12      89.0      26.1 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452689.2      0.12      88.9      26.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:53  452694.5      0.12      88.8      26.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452699.3      0.12      88.6      26.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452703.3      0.12      88.4      26.1 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:54  452706.5      0.12      88.3      26.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452710.7      0.12      88.3      26.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452714.7      0.12      87.9      26.1 path/genblk1[22].path/path/add_out_reg[38]/D
    0:04:54  452718.2      0.12      87.7      26.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452724.0      0.12      87.6      26.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452729.1      0.12      87.5      26.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452740.8      0.12      87.4      39.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452742.9      0.12      87.4      39.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452745.6      0.12      87.3      39.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:04:54  452751.4      0.12      87.1      39.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452754.3      0.12      87.1      39.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:04:54  452754.3      0.11      86.9      39.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452758.3      0.11      86.8      39.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452762.8      0.11      86.5      39.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452764.2      0.11      86.4      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452763.9      0.11      86.2      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452768.7      0.11      86.2      39.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452772.4      0.11      86.1      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:55  452776.7      0.11      86.1      39.2 path/genblk1[18].path/path/add_out_reg[38]/D
    0:04:55  452784.7      0.11      85.9      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452794.8      0.11      85.7      52.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452799.3      0.11      85.5      52.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452805.4      0.11      85.2      52.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452807.3      0.11      85.1      52.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:55  452809.1      0.11      85.0      52.3 path/genblk1[2].path/path/add_out_reg[37]/D
    0:04:56  452811.5      0.11      84.7      52.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452814.7      0.11      84.5      52.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452816.8      0.11      84.3      52.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452821.1      0.11      84.2      52.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452825.4      0.11      84.0      52.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452829.6      0.11      83.8      52.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452839.7      0.11      83.7      52.3 path/genblk1[27].path/path/add_out_reg[37]/D
    0:04:56  452844.5      0.11      83.7      52.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:56  452849.8      0.11      83.5      52.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452853.3      0.11      83.4      52.3 path/genblk1[22].path/path/add_out_reg[37]/D
    0:04:56  452854.4      0.11      83.2      52.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452855.2      0.11      83.2      52.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452860.2      0.11      83.0      52.3 path/genblk1[20].path/path/add_out_reg[37]/D
    0:04:57  452862.9      0.11      82.9      52.3 path/genblk1[28].path/path/add_out_reg[34]/D
    0:04:57  452864.7      0.11      82.8      52.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452865.3      0.11      82.4      52.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:57  452864.2      0.11      82.2      52.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452868.7      0.11      82.1      52.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452872.7      0.11      82.0      52.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452876.4      0.11      81.7      52.3 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:57  452878.0      0.11      81.7      52.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452880.7      0.11      81.6      52.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452885.2      0.11      81.4      52.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452891.1      0.11      81.3      52.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452893.5      0.11      81.2      52.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452893.7      0.11      81.2      52.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452893.7      0.11      81.2      52.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:58  452895.1      0.11      81.1      52.3 path/genblk1[13].path/path/add_out_reg[39]/D
    0:04:58  452899.3      0.11      81.0      52.3 path/genblk1[31].path/path/add_out_reg[36]/D
    0:04:58  452901.4      0.11      80.6      52.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452906.2      0.11      80.4      52.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452913.4      0.11      79.9      52.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452919.3      0.11      79.8      52.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:58  452920.1      0.11      79.5      52.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452920.9      0.11      79.5      52.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452921.4      0.11      79.3      52.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452927.8      0.11      79.1      52.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452929.9      0.11      78.9      52.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452932.0      0.10      78.9      52.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452931.8      0.10      78.7      52.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452932.6      0.10      78.6      52.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452936.5      0.10      78.4      52.3 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:59  452940.5      0.10      78.2      52.3 path/genblk1[24].path/path/add_out_reg[36]/D
    0:04:59  452943.7      0.10      78.0      52.3 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:00  452948.3      0.10      77.9      52.3 path/genblk1[7].path/path/add_out_reg[38]/D
    0:05:00  452950.4      0.10      77.8      52.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452953.8      0.10      77.8      52.3 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  452956.5      0.10      77.6      52.3 path/path/path/add_out_reg[37]/D
    0:05:00  452958.9      0.10      77.3      52.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  452962.9      0.10      77.1      52.3 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:00  452966.1      0.10      77.0      52.3 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452968.7      0.10      76.9      52.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452972.7      0.10      76.9      52.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452974.6      0.10      76.9      52.3 path/genblk1[20].path/path/add_out_reg[37]/D
    0:05:00  452979.6      0.10      76.7      52.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  452982.8      0.10      76.5      52.3 path/genblk1[28].path/path/add_out_reg[39]/D
    0:05:01  452986.0      0.10      76.5      52.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452989.2      0.10      76.4      52.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452991.1      0.10      76.3      52.3 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  452994.5      0.10      76.1      52.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  452998.3      0.10      76.0      52.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  453008.1      0.10      76.0      52.3 path/genblk1[24].path/path/add_out_reg[36]/D
    0:05:01  453013.4      0.10      75.8      52.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  453017.9      0.10      75.6      52.3 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:01  453023.8      0.10      75.4      52.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  453027.5      0.10      75.2      52.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  453032.0      0.10      75.2      52.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453038.4      0.10      74.9      52.3 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  453041.6      0.10      74.7      52.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  453047.2      0.10      74.7      52.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  453053.6      0.10      74.6      52.3 path/genblk1[19].path/path/add_out_reg[38]/D
    0:05:02  453055.2      0.10      74.4      52.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:02  453061.3      0.10      74.2      52.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  453064.5      0.10      74.1      52.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453068.0      0.10      73.9      49.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  453075.1      0.10      73.6      49.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:02  453081.3      0.10      73.6      49.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  453084.4      0.10      73.5      49.7 path/genblk1[17].path/path/add_out_reg[33]/D
    0:05:02  453085.5      0.10      73.5      49.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453090.0      0.10      73.3      49.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:03  453098.8      0.10      73.3      49.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:03  453099.3      0.10      72.6      49.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:03  453101.2      0.10      72.5      49.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453105.5      0.10      72.4      49.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453109.4      0.10      72.4      49.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453112.9      0.09      72.2      49.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453118.2      0.09      72.1      49.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453120.6      0.09      72.0      49.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:03  453118.2      0.09      72.0      36.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453122.2      0.09      72.1      36.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453124.6      0.09      72.0      36.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:04  453127.5      0.09      71.9      36.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:04  453131.3      0.09      71.8      36.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:04  453134.5      0.09      71.6      36.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453136.3      0.09      71.6      36.6 path/genblk1[17].path/path/add_out_reg[33]/D
    0:05:04  453140.0      0.09      71.4      36.6 path/genblk1[11].path/path/add_out_reg[31]/D
    0:05:04  453145.9      0.09      71.3      36.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453148.8      0.09      71.1      36.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453153.3      0.09      71.0      36.6 path/genblk1[3].path/path/add_out_reg[31]/D
    0:05:04  453156.0      0.09      70.7      36.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453160.3      0.09      70.6      36.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453165.3      0.09      70.4      36.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453169.8      0.09      70.5      36.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:05  453174.6      0.09      70.3      36.6 path/genblk1[17].path/path/add_out_reg[33]/D
    0:05:05  453179.4      0.09      70.1      36.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:05  453182.3      0.09      70.0      36.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453185.8      0.09      69.9      36.6 path/genblk1[30].path/path/add_out_reg[39]/D
    0:05:05  453189.2      0.09      69.8      36.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453191.1      0.09      69.9      36.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:05  453192.7      0.09      69.9      36.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:05  453198.3      0.09      69.8      36.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453203.1      0.09      69.6      36.6 path/genblk1[30].path/path/add_out_reg[39]/D
    0:05:05  453206.8      0.09      69.5      36.6 path/genblk1[27].path/path/add_out_reg[36]/D
    0:05:05  453206.8      0.09      69.5      36.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453206.8      0.09      69.5      36.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:05  453208.4      0.09      69.4      34.0 path/genblk1[19].path/path/add_out_reg[38]/D
    0:05:06  453211.1      0.09      69.4      32.2 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:06  453211.1      0.09      69.3      30.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  453223.0      0.09      69.3      75.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453225.4      0.09      69.2      75.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:06  453227.3      0.09      69.3      75.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  453230.7      0.09      69.2      75.6 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:06  453235.0      0.09      69.0      75.6 path/genblk1[1].path/path/add_out_reg[39]/D
    0:05:06  453236.9      0.09      69.0      75.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453238.7      0.09      68.9      75.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  453240.9      0.09      68.8      75.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453243.5      0.09      68.8      75.6 path/genblk1[2].path/path/add_out_reg[33]/D
    0:05:06  453245.9      0.09      68.8      75.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453248.6      0.09      68.7      75.6 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:07  453253.4      0.09      68.5      75.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453257.6      0.09      68.4      75.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453261.9      0.09      68.3      75.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  453265.3      0.09      68.2      75.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453267.7      0.09      68.1      75.6 path/path/path/add_out_reg[36]/D
    0:05:07  453272.2      0.09      68.0      75.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  453275.2      0.09      67.9      75.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453278.9      0.09      67.7      75.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  453282.6      0.09      67.7      75.6 path/genblk1[13].path/path/add_out_reg[31]/D
    0:05:07  453286.6      0.08      67.8      75.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453289.5      0.08      67.8      75.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453294.3      0.08      67.6      75.6 path/genblk1[15].path/path/add_out_reg[36]/D
    0:05:07  453297.5      0.08      67.6      75.6 path/genblk1[22].path/path/add_out_reg[33]/D
    0:05:08  453300.7      0.08      67.6      75.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453301.5      0.08      67.5      75.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:08  453304.2      0.08      67.4      75.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453306.3      0.08      67.3      75.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453311.3      0.08      67.2      75.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:08  453307.1      0.08      67.1      62.5 path/genblk1[22].path/path/add_out_reg[33]/D
    0:05:08  453310.3      0.08      67.0      62.5 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:08  453315.6      0.08      66.8      62.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  453317.2      0.08      66.7      62.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  453319.6      0.08      66.6      60.7 path/genblk1[28].path/path/add_out_reg[30]/D
    0:05:08  453325.7      0.08      66.4      60.7 path/genblk1[15].path/path/add_out_reg[33]/D
    0:05:08  453328.4      0.08      66.3      60.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453333.4      0.08      66.0      60.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  453336.6      0.08      65.9      60.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453339.8      0.08      65.8      60.7 path/path/path/add_out_reg[36]/D
    0:05:09  453344.1      0.08      65.7      60.7 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:09  453345.1      0.08      65.7      60.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:09  453346.7      0.08      65.6      60.7 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:09  453348.3      0.08      65.3      58.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453349.9      0.08      65.1      58.8 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:09  453354.7      0.08      65.0      58.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:09  453357.1      0.08      64.6      58.8 path/path/path/add_out_reg[36]/D
    0:05:09  453362.1      0.08      64.6      58.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453364.0      0.08      64.4      58.8 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:09  453366.7      0.08      64.3      58.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453371.2      0.08      64.2      58.8 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:09  453375.4      0.08      64.1      58.8 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:10  453381.6      0.08      64.0      58.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:10  453383.7      0.08      63.9      58.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453386.1      0.08      63.9      58.8 path/path/path/add_out_reg[36]/D
    0:05:10  453389.0      0.08      63.8      58.8 path/genblk1[14].path/path/add_out_reg[38]/D
    0:05:10  453389.3      0.08      63.7      58.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453392.2      0.08      63.6      58.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453395.1      0.08      63.5      58.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453400.2      0.08      63.4      58.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453401.5      0.08      63.2      58.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453402.8      0.08      63.2      58.8 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:10  453406.3      0.08      63.1      58.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453406.8      0.08      63.0      58.8 path/genblk1[10].path/path/add_out_reg[29]/D
    0:05:10  453414.0      0.08      62.9      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453418.5      0.08      62.6      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453422.5      0.08      62.5      56.6 path/genblk1[4].path/path/add_out_reg[38]/D
    0:05:11  453423.1      0.08      62.4      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453426.3      0.08      62.4      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453431.6      0.08      62.4      56.6 path/genblk1[25].path/path/add_out_reg[31]/D
    0:05:11  453436.9      0.08      62.3      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:11  453441.4      0.07      62.2      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453444.1      0.07      62.1      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:11  453446.7      0.07      62.0      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:11  453452.3      0.07      61.8      56.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453456.3      0.07      61.7      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:11  453461.4      0.07      61.6      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453465.1      0.07      61.5      56.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453471.2      0.07      61.4      56.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453472.3      0.07      61.4      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453476.0      0.07      61.3      56.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:12  453478.7      0.07      61.1      56.6 path/genblk1[18].path/path/add_out_reg[35]/D
    0:05:12  453480.5      0.07      61.0      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453482.6      0.07      61.0      56.6 path/genblk1[1].path/path/add_out_reg[38]/D
    0:05:12  453486.9      0.07      60.9      56.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:12  453493.8      0.07      60.8      56.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:12  453498.1      0.07      60.7      56.6 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:12  453502.3      0.07      60.7      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453505.3      0.07      60.7      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453510.3      0.07      60.5      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:12  453516.7      0.07      60.4      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453522.5      0.07      60.2      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:13  453524.9      0.07      60.1      56.6 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:13  453529.7      0.07      60.1      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:13  453534.2      0.07      59.9      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453537.4      0.07      59.9      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453542.0      0.07      59.8      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  453544.6      0.07      59.6      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:13  453549.7      0.07      59.6      56.6 path/genblk1[14].path/path/add_out_reg[31]/D
    0:05:13  453553.4      0.07      59.5      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453558.2      0.07      59.4      56.6 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:13  453559.0      0.07      59.3      56.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  453561.1      0.07      59.3      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:13  453563.2      0.07      59.2      56.6 path/genblk1[14].path/path/add_out_reg[31]/D
    0:05:13  453568.0      0.07      59.2      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:13  453576.3      0.07      59.1      56.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453584.3      0.07      58.9      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453585.6      0.07      58.8      56.6 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:14  453588.2      0.07      58.7      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453596.0      0.07      58.5      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453603.4      0.07      58.4      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:14  453607.7      0.07      58.4      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:14  453611.7      0.07      58.3      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  453614.3      0.07      58.2      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:14  453614.8      0.07      58.2      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:14  453619.6      0.07      58.1      56.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453619.4      0.07      58.0      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:14  453620.2      0.07      57.9      56.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453624.4      0.07      57.8      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453625.5      0.07      57.8      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:15  453625.5      0.07      57.8      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453627.3      0.07      57.8      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453629.2      0.07      57.7      56.6 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:15  453631.3      0.07      57.6      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:15  453632.4      0.07      57.6      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453632.9      0.07      57.6      56.6 path/genblk1[23].path/path/add_out_reg[31]/D
    0:05:15  453634.0      0.07      57.6      56.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453635.3      0.07      57.6      56.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453636.4      0.07      57.5      56.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453637.5      0.07      57.5      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:16  453638.0      0.07      57.5      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  453639.1      0.07      57.4      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453640.4      0.07      57.4      56.6 path/genblk1[22].path/path/add_out_reg[33]/D
    0:05:16  453641.7      0.07      57.4      56.6 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:16  453643.3      0.07      57.4      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:16  453643.6      0.07      57.4      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  453645.4      0.07      57.3      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453648.6      0.07      57.3      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453650.5      0.07      57.1      56.6 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:16  453650.5      0.07      57.1      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  453651.0      0.07      57.1      56.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  453655.3      0.07      57.0      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453658.5      0.07      57.0      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:17  453659.8      0.07      56.9      56.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:17  453660.1      0.07      56.9      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453661.4      0.07      56.7      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:17  453661.7      0.07      56.7      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:17  453662.7      0.07      56.7      56.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:17  453665.1      0.07      56.6      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:17  453666.7      0.07      56.6      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453669.1      0.07      56.5      56.6 path/genblk1[28].path/path/add_out_reg[31]/D
    0:05:17  453671.5      0.07      56.5      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453673.1      0.07      56.4      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:17  453677.4      0.07      56.4      56.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453679.2      0.07      56.3      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:17  453681.1      0.07      56.3      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  453684.3      0.07      56.2      56.6 path/genblk1[24].path/path/add_out_reg[32]/D
    0:05:18  453686.9      0.07      56.1      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  453686.9      0.07      56.1      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:18  453688.5      0.07      56.1      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  453697.6      0.07      56.0      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453699.7      0.07      56.0      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453701.3      0.07      55.9      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:18  453702.1      0.07      55.8      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453707.9      0.07      55.8      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:18  453710.1      0.07      55.8      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:18  453711.7      0.07      55.6      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:18  453713.3      0.07      55.6      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:18  453720.2      0.07      55.4      56.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:18  453719.9      0.07      55.4      56.6 path/genblk1[20].path/path/add_out_reg[31]/D
    0:05:18  453727.6      0.07      55.3      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:18  453734.3      0.07      55.1      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:19  453735.1      0.07      55.1      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:19  453739.6      0.06      55.0      56.6 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:19  453743.1      0.06      54.9      56.6 path/genblk1[22].path/path/add_out_reg[33]/D
    0:05:19  453744.9      0.06      54.9      56.6 path/genblk1[3].path/path/add_out_reg[39]/D
    0:05:19  453746.0      0.06      54.8      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:19  453747.0      0.06      54.8      56.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  453750.5      0.06      54.5      56.6 path/genblk1[8].path/path/add_out_reg[39]/D
    0:05:19  453752.1      0.06      54.3      56.6 path/genblk1[23].path/path/add_out_reg[37]/D
    0:05:19  453755.3      0.06      54.2      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:19  453756.4      0.06      54.2      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  453756.4      0.06      54.2      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:19  453760.1      0.06      54.1      56.6 path/path/path/add_out_reg[29]/D
    0:05:20  453762.2      0.06      54.0      56.6 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:20  453763.0      0.06      53.9      56.6 path/genblk1[8].path/path/add_out_reg[30]/D
    0:05:20  453766.2      0.06      53.9      56.6 path/genblk1[8].path/path/add_out_reg[30]/D
    0:05:20  453765.7      0.06      53.9      56.6 path/genblk1[28].path/path/add_out_reg[31]/D
    0:05:20  453767.3      0.06      53.9      56.6 path/genblk1[26].path/path/add_out_reg[38]/D
    0:05:20  453768.3      0.06      53.9      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:20  453769.1      0.06      53.9      56.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  453771.3      0.06      53.9      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:20  453772.9      0.06      53.7      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  453775.2      0.06      53.7      56.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:05:20  453777.9      0.06      53.6      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  453782.2      0.06      53.5      56.6 path/genblk1[23].path/path/add_out_reg[29]/D
    0:05:20  453784.3      0.06      53.4      56.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:20  453784.6      0.06      53.4      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:21  453787.5      0.06      53.4      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  453788.5      0.06      53.4      56.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:05:21  453790.4      0.06      53.3      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:21  453793.1      0.06      53.3      56.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:21  453795.7      0.06      53.2      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:21  453800.0      0.06      53.2      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:21  453803.4      0.06      53.1      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:21  453807.4      0.06      53.0      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:21  453809.3      0.06      52.8      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:21  453812.2      0.06      52.8      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:21  453815.9      0.06      52.8      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:21  453816.7      0.06      52.8      56.6 path/genblk1[14].path/path/add_out_reg[31]/D
    0:05:21  453817.0      0.06      52.7      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:22  453819.4      0.06      52.6      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:22  453820.2      0.06      52.7      56.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:22  453822.6      0.06      52.6      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:22  453825.5      0.06      52.5      56.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:22  453826.3      0.06      52.5      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:22  453830.6      0.06      52.4      56.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:22  453831.9      0.06      52.3      56.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:22  453836.2      0.06      52.2      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:22  453838.8      0.06      52.1      56.6 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:22  453839.9      0.06      52.0      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:22  453840.9      0.06      52.1      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:22  453840.9      0.06      52.1      56.6 path/genblk1[14].path/path/add_out_reg[31]/D
    0:05:22  453843.9      0.06      52.0      56.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:22  453846.3      0.06      52.0      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:22  453851.3      0.06      51.9      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:23  453854.2      0.06      51.8      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:23  453855.0      0.06      51.8      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  453857.2      0.06      51.7      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  453859.0      0.06      51.5      56.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  453866.0      0.06      51.4      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  453871.8      0.06      51.2      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:23  453877.4      0.06      51.1      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  453880.8      0.06      51.0      56.6 path/genblk1[28].path/path/add_out_reg[38]/D
    0:05:23  453881.4      0.06      50.8      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  453883.2      0.06      50.8      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  453885.4      0.06      50.7      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  453884.8      0.06      50.6      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  453887.0      0.06      50.5      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:24  453886.7      0.06      50.5      56.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:05:24  453887.5      0.06      50.5      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:24  453889.6      0.06      50.4      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  453891.5      0.06      50.4      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:24  453892.6      0.06      50.5      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:24  453894.1      0.06      50.5      56.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:24  453894.4      0.06      50.4      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:24  453894.9      0.06      50.4      56.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:24  453898.1      0.06      50.2      56.6 path/genblk1[22].path/path/add_out_reg[29]/D
    0:05:24  453904.3      0.06      50.2      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:24  453904.3      0.06      50.1      56.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  453904.3      0.06      50.1      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  453904.0      0.06      50.1      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:25  453903.2      0.06      50.1      56.6 path/genblk1[15].path/path/add_out_reg[36]/D
    0:05:25  453905.3      0.06      50.0      56.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  453907.4      0.06      50.0      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:25  453913.8      0.06      49.9      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:25  453913.3      0.06      49.9      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  453918.1      0.06      49.9      56.6 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:25  453919.2      0.06      49.9      56.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  453918.4      0.06      49.8      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:25  453918.1      0.06      49.8      56.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  453918.9      0.06      49.8      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:25  453919.2      0.06      49.8      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:25  453922.6      0.06      49.7      56.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:26  453925.0      0.06      49.6      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:26  453926.6      0.06      49.6      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:26  453929.8      0.06      49.5      56.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:26  453932.5      0.06      49.5      56.6                          
    0:05:32  453934.0      0.06      49.4      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:32  453934.0      0.06      49.4      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:32  453938.6      0.06      49.4      56.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  453941.2      0.06      49.3      56.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  453940.7      0.06      49.3      56.6 path/genblk1[19].path/path/add_out_reg[29]/D
    0:05:32  453945.2      0.06      49.2      56.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  453948.7      0.06      49.2      56.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  453951.3      0.06      49.2      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:32  453955.1      0.06      49.1      56.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:33  453954.8      0.06      49.1      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:33  453955.1      0.06      49.1      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  453956.1      0.06      49.0      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  453957.7      0.06      48.9      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:33  453958.8      0.06      48.9      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:33  453960.9      0.06      48.8      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:33  453963.0      0.06      48.8      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:33  453964.4      0.06      48.7      56.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:33  453966.2      0.06      48.6      56.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:33  453970.0      0.06      48.6      56.6 path/genblk1[6].path/path/add_out_reg[31]/D
    0:05:33  453970.5      0.06      48.5      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:34  453971.3      0.06      48.5      56.6 path/genblk1[31].path/path/add_out_reg[31]/D
    0:05:34  453972.4      0.06      48.5      56.6 path/genblk1[17].path/path/add_out_reg[34]/D
    0:05:34  453974.2      0.06      48.5      56.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:34  453974.5      0.06      48.5      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:34  453975.5      0.06      48.5      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:34  453984.6      0.06      48.4      56.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  453987.2      0.06      48.4      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  453992.8      0.06      48.3      56.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:34  453992.8      0.06      48.1      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:34  453992.0      0.06      48.1      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:34  453993.6      0.06      48.0      56.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  453996.3      0.06      48.0      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:35  453998.7      0.06      48.0      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  453999.5      0.06      47.9      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:35  454001.9      0.06      47.9      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:35  454001.9      0.06      47.9      56.6 path/genblk1[17].path/path/add_out_reg[39]/D
    0:05:35  454005.3      0.06      47.8      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:35  454006.9      0.06      47.7      56.6 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:35  454007.5      0.06      47.7      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:35  454008.0      0.06      47.7      56.6 path/path/path/add_out_reg[37]/D
    0:05:35  454012.5      0.06      47.6      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:35  454011.5      0.06      47.6      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:35  454013.8      0.06      47.5      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:35  454014.6      0.06      47.5      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:35  454016.8      0.06      47.4      56.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  454017.3      0.06      47.4      56.6 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:36  454021.0      0.06      47.4      56.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:36  454022.1      0.06      47.3      56.6 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:36  454024.5      0.06      47.3      56.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  454027.9      0.06      47.2      56.6 path/genblk1[23].path/path/add_out_reg[31]/D
    0:05:36  454031.9      0.06      47.1      56.6 path/genblk1[12].path/path/add_out_reg[31]/D
    0:05:36  454033.5      0.06      47.0      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:36  454037.0      0.06      46.9      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:36  454039.6      0.06      46.9      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:36  454038.1      0.06      46.9      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:36  454041.2      0.06      46.8      56.6 path/path/path/add_out_reg[37]/D
    0:05:36  454045.5      0.06      46.7      56.6 path/genblk1[7].path/path/add_out_reg[39]/D
    0:05:36  454046.6      0.06      46.7      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:36  454052.4      0.06      46.7      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:37  454055.6      0.06      46.6      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:37  454057.2      0.06      46.6      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:37  454058.5      0.06      46.6      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:37  454061.7      0.06      46.5      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:37  454063.3      0.05      46.5      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:37  454063.3      0.05      46.5      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:37  454067.6      0.05      46.4      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:37  454072.6      0.05      46.2      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:37  454074.8      0.05      46.2      56.6 path/path/path/add_out_reg[37]/D
    0:05:37  454075.8      0.05      46.1      56.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:37  454078.5      0.05      46.1      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:37  454080.1      0.05      46.1      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:38  454079.5      0.05      46.1      56.6 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:38  454080.6      0.05      46.0      56.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  454080.3      0.05      45.9      56.6 path/genblk1[31].path/path/add_out_reg[35]/D
    0:05:38  454081.1      0.05      45.9      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:38  454084.6      0.05      45.9      56.6 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:38  454089.4      0.05      45.8      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:38  454090.5      0.05      45.7      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:38  454093.4      0.05      45.7      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:38  454093.4      0.05      45.7      56.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:38  454095.0      0.05      45.7      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:38  454095.0      0.05      45.7      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:38  454095.2      0.05      45.6      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:38  454096.0      0.05      45.6      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:39  454098.2      0.05      45.5      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:39  454101.9      0.05      45.4      56.6 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:39  454106.4      0.05      45.4      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:39  454106.9      0.05      45.3      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:39  454107.7      0.05      45.3      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:39  454110.7      0.05      45.3      56.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:39  454112.0      0.05      45.2      56.6 path/genblk1[13].path/path/add_out_reg[29]/D
    0:05:39  454112.5      0.05      45.2      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:39  454112.8      0.05      45.2      56.6                          
    0:05:45  454115.2      0.05      45.2      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  454117.1      0.05      45.1      56.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:45  454118.9      0.05      45.1      56.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:45  454121.0      0.05      45.1      56.6 path/genblk1[8].path/path/add_out_reg[35]/D
    0:05:45  454124.5      0.05      45.1      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:45  454127.4      0.05      45.0      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454128.0      0.05      45.0      56.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454129.3      0.05      45.0      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454132.0      0.05      44.9      56.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:45  454132.2      0.05      44.9      56.6 path/genblk1[31].path/path/add_out_reg[35]/D
    0:05:45  454134.3      0.05      44.9      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:45  454135.4      0.05      44.8      56.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454139.9      0.05      44.8      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:46  454145.5      0.05      44.7      56.6 path/genblk1[7].path/path/add_out_reg[39]/D
    0:05:46  454145.3      0.05      44.7      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:46  454144.7      0.05      44.7      56.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:46  454148.7      0.05      44.7      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:46  454153.8      0.05      44.7      56.6 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:46  454154.6      0.05      44.6      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  454160.7      0.05      44.6      56.6 path/genblk1[31].path/path/add_out_reg[35]/D
    0:05:46  454166.5      0.05      44.5      56.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  454167.6      0.05      44.4      56.6 path/genblk1[6].path/path/add_out_reg[38]/D
    0:05:46  454169.7      0.05      44.4      56.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:46  454174.0      0.05      44.4      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:47  454178.5      0.05      44.3      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:47  454180.9      0.05      44.2      56.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:47  454180.9      0.05      44.2      56.6 path/genblk1[31].path/path/add_out_reg[35]/D
    0:05:47  454180.9      0.05      44.1      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:47  454182.0      0.05      44.1      56.6 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:47  454184.4      0.05      44.1      56.6 path/path/path/add_out_reg[37]/D
    0:05:47  454187.8      0.05      44.0      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:47  454191.3      0.05      43.8      56.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:47  454193.1      0.05      43.8      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:47  454202.4      0.05      43.8      56.6 path/genblk1[6].path/path/add_out_reg[38]/D
    0:05:47  454208.8      0.05      43.7      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  454211.5      0.05      43.5      56.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:48  454211.0      0.05      43.5      56.6 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:48  454218.1      0.05      43.5      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:48  454221.1      0.05      43.4      56.6 path/genblk1[28].path/path/add_out_reg[31]/D
    0:05:48  454225.3      0.05      43.3      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:48  454230.1      0.05      43.3      56.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:48  454230.4      0.05      43.3      56.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:48  454230.4      0.05      43.3      56.6 path/genblk1[11].path/path/add_out_reg[37]/D
    0:05:48  454233.6      0.05      43.2      56.6 path/genblk1[29].path/path/add_out_reg[31]/D
    0:05:48  454236.0      0.05      43.2      56.6 path/genblk1[8].path/path/add_out_reg[35]/D
    0:05:48  454237.3      0.05      43.1      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  454238.4      0.05      43.1      56.6 path/genblk1[22].path/path/add_out_reg[38]/D
    0:05:49  454239.4      0.05      43.1      56.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:49  454239.1      0.05      43.1      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  454240.2      0.05      43.0      56.6 path/genblk1[29].path/path/add_out_reg[31]/D
    0:05:49  454243.7      0.05      43.0      56.6 path/genblk1[4].path/path/add_out_reg[31]/D
    0:05:49  454244.5      0.05      43.0      56.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:49  454247.9      0.05      42.9      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  454252.2      0.05      42.8      56.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:05:49  454252.2      0.05      42.8      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  454253.0      0.05      42.8      56.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:49  454255.1      0.05      42.7      56.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  454257.0      0.05      42.7      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:49  454258.8      0.05      42.7      56.6 path/genblk1[12].path/path/add_out_reg[28]/D
    0:05:49  454260.2      0.05      42.6      56.6 path/genblk1[10].path/path/add_out_reg[39]/D
    0:05:50  454263.1      0.05      42.5      56.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:50  454269.5      0.05      42.4      56.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:50  454270.3      0.05      42.4      56.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:50  454271.6      0.05      42.3      56.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:05:50  454271.6      0.05      42.3      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:50  454272.4      0.05      42.3      56.6 path/genblk1[28].path/path/add_out_reg[31]/D
    0:05:50  454274.0      0.05      42.3      56.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:05:50  454276.1      0.05      42.2      56.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:50  454276.1      0.05      42.2      56.6 path/genblk1[13].path/path/add_out_reg[29]/D
    0:05:50  454276.7      0.05      42.2      56.6 path/genblk1[31].path/path/add_out_reg[35]/D
    0:05:50  454277.5      0.05      42.2      56.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:51  454282.0      0.05      42.0      56.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  454289.2      0.05      41.9      56.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  454292.1      0.05      41.8      56.6 path/genblk1[1].path/path/add_out_reg[33]/D
    0:05:53  454299.3      0.05      41.7      56.6 path/genblk1[3].path/path/add_out_reg[38]/D
    0:05:54  454304.3      0.05      41.5      56.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:54  454320.3      0.05      41.1      56.6 path/genblk1[29].path/path/add_out_reg[36]/D
    0:05:55  454328.3      0.05      41.0      56.6                          
    0:05:57  454282.5      0.05      41.0      56.6                          
    0:05:58  454078.0      0.05      41.0      56.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:58  454078.0      0.05      41.0      56.6                          
    0:05:58  454055.3      0.05      40.9       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:05:59  454056.4      0.05      40.8       0.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:59  454060.4      0.05      40.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:59  454060.4      0.05      40.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:59  454063.1      0.05      40.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:59  454068.4      0.05      40.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:59  454068.4      0.05      40.8       0.0                          
    0:06:00  454068.4      0.05      40.8       0.0                          
    0:06:14  452384.9      0.05      40.2       0.0                          
    0:06:21  451956.3      0.05      40.4       0.0                          
    0:06:24  451830.8      0.05      40.4       0.0                          
    0:06:25  451792.7      0.05      40.4       0.0                          
    0:06:26  451786.1      0.05      40.4       0.0                          
    0:06:26  451780.2      0.05      40.5       0.0                          
    0:06:27  451776.5      0.05      40.5       0.0                          
    0:06:28  451773.9      0.05      40.5       0.0                          
    0:06:28  451773.9      0.05      40.5       0.0                          
    0:06:28  451776.5      0.05      40.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:29  451863.5      0.05      40.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:29  451870.2      0.05      39.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:29  451872.5      0.05      39.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:29  451873.6      0.05      39.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:29  451877.1      0.05      39.7       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:29  451877.6      0.05      39.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:29  451883.7      0.05      39.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:29  451883.7      0.05      39.6       0.0 path/path/path/add_out_reg[34]/D
    0:06:29  451889.6      0.05      39.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:30  451889.8      0.05      39.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:30  451891.2      0.05      39.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:30  451892.5      0.05      39.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:30  451895.7      0.05      39.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:32  451895.7      0.05      39.2       0.0                          
    0:06:34  451484.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:35  451480.2      0.06      41.0       0.0                          
    0:06:36  451483.7      0.05      40.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:06:36  451486.0      0.05      40.0       0.0 path/path/path/add_out_reg[38]/D
    0:06:36  451487.9      0.05      39.9       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:36  451489.2      0.05      39.7       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:06:36  451495.1      0.05      39.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:36  451495.1      0.05      39.6       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:06:36  451496.7      0.05      39.5       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:06:36  451497.8      0.05      39.5       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:36  451499.1      0.05      39.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:36  451502.5      0.05      39.4       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:37  451503.9      0.05      39.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:37  451506.0      0.05      39.3       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:06:37  451508.4      0.05      39.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:37  451511.3      0.05      39.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:37  451517.7      0.05      38.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:37  451523.8      0.05      38.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:06:37  451527.5      0.05      38.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:37  451534.7      0.05      38.5       0.0 path/path/path/add_out_reg[38]/D
    0:06:37  451540.3      0.05      38.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:37  451543.2      0.05      38.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:37  451545.6      0.05      38.4       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:06:38  451546.4      0.05      38.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:38  451548.6      0.05      38.4       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:38  451549.9      0.05      38.4       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:38  451550.4      0.05      38.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:38  451554.1      0.05      38.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:38  451559.7      0.05      38.2       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:06:38  451565.8      0.05      38.1       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:06:38  451567.4      0.05      38.1       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:06:38  451567.4      0.05      38.1       0.0 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:38  451569.3      0.05      38.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:38  451572.0      0.05      38.0       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:06:38  451572.5      0.05      38.0       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:06:38  451576.8      0.05      37.8       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:06:38  451579.1      0.05      37.7       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:06:39  451582.1      0.05      37.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:39  451589.3      0.05      37.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:39  451594.0      0.05      37.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:39  451600.4      0.05      37.3       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:06:39  451601.5      0.05      37.3       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:06:39  451604.4      0.05      37.3       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:06:39  451609.5      0.05      37.1       0.0 path/path/path/add_out_reg[38]/D
    0:06:39  451611.3      0.05      37.0       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:06:39  451614.3      0.05      37.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:39  451615.6      0.05      37.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:39  451620.1      0.05      36.8       0.0 path/path/path/add_out_reg[38]/D
    0:06:39  451623.6      0.05      36.7       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:06:39  451625.2      0.05      36.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:40  451626.2      0.05      36.7       0.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:06:40  451626.8      0.05      36.6       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:06:40  451631.0      0.05      36.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:40  451633.7      0.05      36.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:06:40  451635.0      0.05      36.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:40  451640.6      0.05      36.5       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:06:40  451645.1      0.05      36.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:40  451648.0      0.05      36.4       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:06:40  451649.9      0.05      36.4       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:06:40  451653.6      0.05      36.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:40  451659.7      0.05      36.3       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:06:40  451661.3      0.05      36.2       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:06:40  451663.2      0.05      36.2       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:06:40  451669.1      0.05      36.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:41  451670.7      0.05      36.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:41  451672.0      0.05      36.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:41  451684.8      0.05      36.0       0.0 path/genblk1[29].path/path/add_out_reg[30]/D
    0:06:41  451688.7      0.05      35.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:41  451690.6      0.05      35.9       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:06:41  451701.0      0.05      35.8       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:06:41  451703.4      0.05      35.7       0.0 path/path/path/add_out_reg[38]/D
    0:06:41  451710.3      0.04      35.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:41  451714.0      0.04      35.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:41  451717.2      0.04      35.4       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:06:41  451718.8      0.04      35.3       0.0                          
    0:06:41  451715.6      0.04      35.3       0.0                          
    0:06:50  451691.1      0.04      35.3       0.0                          
    0:06:54  451659.7      0.04      35.3       0.0                          
    0:06:54  451587.7      0.04      35.3       0.0                          
    0:06:54  451508.4      0.04      35.3       0.0                          
    0:06:55  451428.9      0.04      35.2       0.0                          
    0:06:55  451345.6      0.04      35.2       0.0                          
    0:06:55  451264.2      0.04      35.2       0.0                          
    0:06:56  451165.3      0.04      35.2       0.0                          
    0:06:56  451044.0      0.04      35.2       0.0                          
    0:06:57  450932.2      0.04      35.2       0.0                          
    0:06:57  450822.1      0.04      35.2       0.0                          
    0:06:58  450710.4      0.04      35.2       0.0                          
    0:06:59  450600.3      0.04      35.2       0.0                          
    0:06:59  450488.5      0.04      35.2       0.0                          
    0:07:00  450378.4      0.04      35.2       0.0                          
    0:07:00  450266.7      0.04      35.2       0.0                          
    0:07:01  450155.8      0.04      35.2       0.0                          
    0:07:01  450044.9      0.04      35.2       0.0                          
    0:07:02  449933.9      0.04      35.2       0.0                          
    0:07:02  449823.0      0.04      35.2       0.0                          
    0:07:03  449710.5      0.04      35.2       0.0                          
    0:07:03  449599.6      0.04      35.2       0.0                          
    0:07:04  449488.7      0.04      35.2       0.0                          
    0:07:04  449377.7      0.04      35.2       0.0                          
    0:07:05  449266.8      0.04      35.2       0.0                          
    0:07:05  449155.9      0.04      35.2       0.0                          
    0:07:06  449045.0      0.04      35.2       0.0                          
    0:07:06  448958.8      0.04      35.2       0.0                          
    0:07:07  448863.8      0.04      35.2       0.0                          
    0:07:07  448772.8      0.04      35.2       0.0                          
    0:07:08  448680.0      0.04      35.2       0.0                          
    0:07:08  448584.8      0.04      35.2       0.0                          
    0:07:08  448489.6      0.04      35.2       0.0                          
    0:07:09  448405.8      0.04      35.2       0.0                          
    0:07:09  448308.4      0.04      35.2       0.0                          
    0:07:10  448215.6      0.04      35.2       0.0                          
    0:07:10  448111.6      0.04      35.2       0.0                          
    0:07:11  448023.3      0.04      35.2       0.0                          
    0:07:11  447921.1      0.04      35.2       0.0                          
    0:07:12  447817.4      0.04      35.2       0.0                          
    0:07:12  447721.4      0.04      35.2       0.0                          
    0:07:12  447641.8      0.04      35.2       0.0                          
    0:07:13  447544.7      0.04      35.2       0.0                          
    0:07:13  447443.1      0.04      35.2       0.0                          
    0:07:14  447343.4      0.04      35.2       0.0                          
    0:07:14  447261.4      0.04      35.2       0.0                          
    0:07:15  447153.7      0.04      35.2       0.0                          
    0:07:15  447042.8      0.04      35.2       0.0                          
    0:07:15  446916.7      0.04      35.2       0.0                          
    0:07:16  446813.8      0.04      35.2       0.0                          
    0:07:16  446707.6      0.04      35.2       0.0                          
    0:07:17  446583.1      0.04      35.2       0.0                          
    0:07:17  446468.2      0.04      35.2       0.0                          
    0:07:18  446341.3      0.04      35.2       0.0                          
    0:07:18  446211.3      0.04      35.2       0.0                          
    0:07:19  446095.6      0.04      35.2       0.0                          
    0:07:19  445971.1      0.04      35.2       0.0                          
    0:07:20  445850.6      0.04      35.2       0.0                          
    0:07:20  445727.7      0.04      35.2       0.0                          
    0:07:21  445603.2      0.04      35.2       0.0                          
    0:07:21  445484.0      0.04      35.2       0.0                          
    0:07:22  445357.9      0.04      35.2       0.0                          
    0:07:22  445229.5      0.04      35.2       0.0                          
    0:07:23  445112.2      0.04      35.2       0.0                          
    0:07:24  444980.5      0.04      35.2       0.0                          
    0:07:24  444848.8      0.04      35.2       0.0                          
    0:07:25  444724.3      0.04      35.2       0.0                          
    0:07:25  444596.6      0.04      35.2       0.0                          
    0:07:25  444536.3      0.04      35.2       0.0                          
    0:07:25  444519.5      0.04      35.2       0.0                          
    0:07:26  444503.8      0.04      35.1       0.0                          
    0:07:26  444486.0      0.04      35.0       0.0                          
    0:07:26  444435.2      0.04      35.0       0.0                          
    0:07:26  444357.5      0.04      35.0       0.0                          
    0:07:26  444306.4      0.04      35.0       0.0                          
    0:07:26  444171.0      0.04      35.0       0.0                          
    0:07:27  444031.4      0.04      35.0       0.0                          
    0:07:27  443883.5      0.04      35.0       0.0                          
    0:07:27  443747.3      0.04      35.0       0.0                          
    0:07:27  443618.3      0.04      35.0       0.0                          
    0:07:27  443590.4      0.04      35.0       0.0                          
    0:07:27  443544.4      0.04      35.0       0.0                          
    0:07:28  443539.8      0.04      35.0       0.0                          
    0:07:28  443523.3      0.04      35.0       0.0                          
    0:07:28  443482.1      0.04      35.0       0.0                          
    0:07:28  443480.5      0.04      35.0       0.0                          
    0:07:28  443474.9      0.04      34.9       0.0                          
    0:07:28  443468.3      0.04      34.8       0.0                          
    0:07:28  443459.2      0.04      34.8       0.0                          
    0:07:28  443454.4      0.04      34.8       0.0                          
    0:07:28  443445.4      0.04      34.8       0.0                          
    0:07:28  443439.3      0.04      34.8       0.0                          
    0:07:30  443432.1      0.04      34.8       0.0                          
    0:07:31  443410.6      0.04      34.8       0.0                          
    0:07:31  443406.3      0.04      34.8       0.0                          
    0:07:32  443403.9      0.04      34.8       0.0                          
    0:07:32  443402.6      0.04      34.8       0.0                          
    0:07:33  443402.0      0.04      34.8       0.0                          
    0:07:34  443400.2      0.04      34.8       0.0                          
    0:07:40  443398.9      0.04      34.8       0.0                          
    0:07:41  443393.8      0.04      34.8       0.0                          
    0:07:44  443393.3      0.04      34.8       0.0                          
    0:07:44  443389.8      0.04      34.8       0.0                          
    0:07:44  443385.3      0.04      34.8       0.0                          
    0:07:44  443381.0      0.04      34.8       0.0                          
    0:07:44  443370.4      0.04      34.8       0.0                          
    0:07:44  443368.3      0.04      34.8       0.0                          
    0:07:44  443358.2      0.04      34.8       0.0                          
    0:07:44  443350.7      0.04      34.8       0.0                          
    0:07:45  443348.0      0.04      34.8       0.0                          
    0:07:45  443347.2      0.04      34.8       0.0                          
    0:07:45  443344.9      0.04      34.8       0.0                          
    0:07:45  443344.1      0.04      34.8       0.0                          
    0:07:45  443343.5      0.04      34.8       0.0                          
    0:07:45  443341.1      0.04      34.8       0.0                          
    0:07:47  443336.9      0.04      34.8       0.0                          
    0:07:48  443282.9      0.05      35.7       0.0                          
    0:07:48  443282.3      0.05      35.7       0.0                          
    0:07:48  443282.3      0.05      35.7       0.0                          
    0:07:48  443282.3      0.05      35.7       0.0                          
    0:07:49  443282.3      0.05      35.7       0.0                          
    0:07:49  443282.3      0.05      35.7       0.0                          
    0:07:49  443282.3      0.05      35.7       0.0                          
    0:07:49  443283.9      0.05      35.3       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:07:49  443289.5      0.05      35.0       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:07:50  443305.0      0.05      34.8       0.0 path/genblk1[9].path/path/add_out_reg[32]/D
    0:07:50  443306.0      0.04      34.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:50  443306.5      0.04      34.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:50  443307.1      0.04      34.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:50  443319.6      0.04      34.6       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:50  443320.1      0.04      34.6       0.0 path/path/path/add_out_reg[38]/D
    0:07:50  443322.2      0.04      34.5       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:07:50  443328.6      0.04      34.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:50  443329.4      0.04      34.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:50  443331.8      0.04      34.4       0.0 path/genblk1[27].path/path/add_out_reg[31]/D
    0:07:50  443337.7      0.04      34.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:50  443337.7      0.04      34.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:51  443343.0      0.04      34.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:51  443344.1      0.04      34.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:51  443345.4      0.04      34.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:51  443348.3      0.04      34.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:51  443348.6      0.04      34.1       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:07:51  443354.2      0.04      34.2       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:07:51  443357.1      0.04      34.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:51  443359.7      0.04      34.0       0.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:07:51  443365.3      0.04      34.0       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:07:51  443370.9      0.04      33.8       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:07:51  443373.6      0.04      33.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:51  443376.8      0.04      33.7       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:07:51  443381.3      0.04      33.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:52  443386.3      0.04      33.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:52  443391.1      0.04      33.4       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:07:52  443393.8      0.04      33.3       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:07:52  443398.9      0.04      33.3       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:07:52  443401.2      0.04      33.2       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:52  443406.0      0.04      33.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:52  443409.2      0.04      33.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:52  443411.6      0.04      33.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:52  443415.6      0.04      33.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:52  443423.1      0.04      33.0       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:07:52  443428.6      0.04      33.0       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:07:52  443439.5      0.04      32.9       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:07:53  443446.2      0.04      32.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:53  443456.3      0.04      32.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:53  443460.6      0.04      32.4       0.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:07:53  443467.5      0.04      32.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:53  443471.2      0.04      32.3       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:53  443480.0      0.04      32.2       0.0 path/genblk1[9].path/path/add_out_reg[32]/D
    0:07:53  443486.9      0.04      32.2       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:07:53  443499.9      0.04      32.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:53  443506.0      0.04      32.1       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:07:53  443507.6      0.04      32.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:53  443510.0      0.04      32.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:53  443512.2      0.04      32.0       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:54  443518.3      0.04      31.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:54  443518.6      0.04      31.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:54  443522.8      0.04      31.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:54  443524.1      0.04      31.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:54  443527.9      0.04      31.8       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:07:54  443530.5      0.04      31.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:07:54  443535.6      0.04      31.7       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:07:54  443536.4      0.04      31.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:07:54  443536.6      0.04      31.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:54  443544.1      0.04      31.4       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:07:54  443547.0      0.04      31.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:54  443550.5      0.04      31.3       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:07:54  443551.5      0.04      31.3       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:07:55  443557.7      0.04      31.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:55  443562.7      0.04      31.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:55  443565.9      0.04      30.9       0.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:07:55  443571.8      0.04      30.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:55  443572.5      0.04      30.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:55  443577.1      0.04      30.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:55  443579.2      0.04      30.8       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:07:55  443586.9      0.04      30.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:55  443590.6      0.04      30.7       0.0 path/genblk1[22].path/path/add_out_reg[39]/D
    0:07:55  443594.9      0.04      30.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:55  443603.4      0.04      30.6       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:07:55  443606.6      0.04      30.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:07:55  443609.5      0.04      30.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:56  443611.9      0.04      30.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:56  443615.9      0.04      30.4       0.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:07:56  443618.8      0.04      30.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:56  443622.3      0.04      30.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:56  443623.9      0.04      30.3       0.0                          
    0:07:56  443622.0      0.04      30.3       0.0                          
    0:07:56  443626.5      0.04      30.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:57  443627.3      0.04      30.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:57  443630.0      0.04      30.2       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:07:57  443630.5      0.04      30.2       0.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:07:57  443631.6      0.04      30.1       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:07:57  443634.5      0.04      30.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:57  443636.9      0.04      30.1       0.0 path/genblk1[14].path/path/add_out_reg[33]/D
    0:07:57  443640.9      0.04      30.0       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:07:57  443640.9      0.04      29.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:57  443642.8      0.04      29.9       0.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:07:57  443645.2      0.04      29.8       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:57  443645.7      0.04      29.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:57  443646.0      0.04      29.7       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:07:57  443650.2      0.04      29.7       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:58  443652.6      0.04      29.7       0.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:07:58  443654.2      0.04      29.7       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:07:58  443655.5      0.04      29.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:58  443660.6      0.04      29.6       0.0 path/path/path/add_out_reg[38]/D
    0:07:58  443664.6      0.04      29.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:58  443668.6      0.04      29.5       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:07:58  443669.9      0.04      29.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:58  443671.5      0.04      29.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:58  443680.3      0.04      29.2       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:07:58  443686.4      0.04      29.1       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:07:58  443690.1      0.04      29.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:59  443694.9      0.04      29.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:59  443702.6      0.04      29.0       0.0 path/genblk1[4].path/path/add_out_reg[34]/D
    0:07:59  443702.6      0.04      29.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:59  443704.2      0.04      29.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:59  443705.0      0.04      28.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:59  443707.7      0.04      28.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:59  443713.0      0.04      28.7       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:07:59  443715.7      0.04      28.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:59  443718.8      0.04      28.5       0.0 path/genblk1[26].path/path/add_out_reg[31]/D
    0:07:59  443721.0      0.04      28.5       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:07:59  443723.4      0.04      28.5       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:59  443726.3      0.04      28.4       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:07:59  443728.2      0.04      28.3       0.0 path/genblk1[28].path/path/add_out_reg[37]/D
    0:07:59  443736.9      0.04      28.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:00  443743.1      0.04      28.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:00  443748.1      0.04      28.0       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:08:00  443753.7      0.04      28.0       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:00  443761.1      0.04      27.9       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:00  443761.1      0.04      27.8       0.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:08:00  443764.9      0.04      27.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:00  443768.3      0.04      27.7       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:00  443768.6      0.04      27.7       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:00  443769.9      0.04      27.6       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:08:00  443771.5      0.04      27.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:00  443772.3      0.04      27.4       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:00  443774.4      0.04      27.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:00  443781.4      0.04      27.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:01  443781.4      0.04      27.4       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:01  443786.1      0.04      27.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:01  443787.5      0.04      27.1       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:08:01  443792.3      0.04      27.1       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:08:01  443799.2      0.04      27.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:01  443802.4      0.04      26.9       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:01  443806.1      0.04      26.9       0.0 path/genblk1[24].path/path/add_out_reg[33]/D
    0:08:01  443813.0      0.04      26.8       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:08:01  443821.5      0.04      26.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:01  443822.9      0.04      26.7       0.0 path/genblk1[24].path/path/add_out_reg[33]/D
    0:08:01  443826.3      0.04      26.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:01  443835.9      0.04      26.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:08:01  443841.7      0.04      26.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:01  443844.9      0.04      26.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:02  443849.5      0.04      26.1       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:02  443856.4      0.03      26.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:02  443858.0      0.03      26.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:02  443859.0      0.03      26.0       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:08:02  443861.4      0.03      25.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:02  443863.8      0.03      25.9       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:08:02  443866.7      0.03      25.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:08:02  443878.4      0.03      25.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:02  443881.1      0.03      25.6       0.0 path/genblk1[10].path/path/add_out_reg[33]/D
    0:08:02  443882.4      0.03      25.6       0.0 path/genblk1[9].path/path/add_out_reg[32]/D
    0:08:02  443885.4      0.03      25.5       0.0 path/genblk1[24].path/path/add_out_reg[33]/D
    0:08:02  443886.2      0.03      25.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:08:02  443893.3      0.03      25.5       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:08:03  443897.1      0.03      25.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:03  443899.7      0.03      25.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:03  443901.6      0.03      25.2       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:03  443905.8      0.03      25.2       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:03  443921.8      0.03      25.1       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:08:03  443930.3      0.03      25.1       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:03  443933.0      0.03      24.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:03  443937.0      0.03      24.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:03  443940.7      0.03      24.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:03  443937.8      0.03      24.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:03  443939.4      0.03      24.8       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:03  443939.4      0.03      24.7       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:03  443941.5      0.03      24.7       0.0 path/genblk1[26].path/path/add_out_reg[38]/D
    0:08:04  443942.0      0.03      24.7       0.0 path/genblk1[12].path/path/add_out_reg[34]/D
    0:08:04  443941.0      0.03      24.7       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:04  443943.4      0.03      24.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:04  443950.3      0.03      24.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:04  443954.8      0.03      24.5       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:08:04  443961.4      0.03      24.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:04  443962.8      0.03      24.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:04  443968.4      0.03      24.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:04  443971.0      0.03      24.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:04  443972.1      0.03      24.1       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:08:04  443974.2      0.03      24.0       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:08:04  443974.2      0.03      24.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:05  443978.5      0.03      24.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:05  443981.4      0.03      23.9       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:05  443985.1      0.03      23.8       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:05  443990.7      0.03      23.8       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:05  443990.7      0.03      23.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:05  443994.4      0.03      23.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:05  443998.9      0.03      23.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:05  444005.1      0.03      23.6       0.0 path/genblk1[24].path/path/add_out_reg[33]/D
    0:08:05  444008.8      0.03      23.4       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:08:05  444010.4      0.03      23.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:05  444013.0      0.03      23.3       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:08:05  444016.2      0.03      23.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:05  444022.6      0.03      23.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:05  444024.7      0.03      23.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:06  444033.3      0.03      23.0       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:06  444038.3      0.03      23.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:06  444039.4      0.03      23.0       0.0 path/genblk1[21].path/path/add_out_reg[34]/D
    0:08:06  444040.7      0.03      23.0       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:08:06  444047.1      0.03      22.9       0.0 path/genblk1[16].path/path/add_out_reg[37]/D
    0:08:06  444055.9      0.03      22.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:06  444057.5      0.03      22.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:06  444058.8      0.03      22.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:06  444063.1      0.03      22.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:06  444065.4      0.03      22.7       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:08:06  444065.4      0.03      22.7       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:06  444071.8      0.03      22.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:07  444078.7      0.03      22.6       0.0 path/genblk1[20].path/path/add_out_reg[38]/D
    0:08:07  444083.5      0.03      22.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444095.5      0.03      22.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:07  444098.2      0.03      22.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:07  444099.5      0.03      22.4       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:08:07  444100.8      0.03      22.4       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:08:07  444101.6      0.03      22.3       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:07  444104.8      0.03      22.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:07  444107.2      0.03      22.3       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:08:07  444108.8      0.03      22.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:07  444112.5      0.03      22.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:08:07  444115.5      0.03      22.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:08  444120.2      0.03      22.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:08  444124.5      0.03      21.9       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:08:08  444128.0      0.03      21.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:08  444129.6      0.03      21.9       0.0 path/genblk1[30].path/path/add_out_reg[31]/D
    0:08:08  444132.7      0.03      21.8       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:08  444138.9      0.03      21.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:08  444146.6      0.03      21.7       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:08:08  444150.8      0.03      21.5       0.0 path/genblk1[12].path/path/add_out_reg[26]/D
    0:08:08  444151.6      0.03      21.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:08  444156.7      0.03      21.5       0.0 path/genblk1[18].path/path/add_out_reg[32]/D
    0:08:09  444155.9      0.03      21.4       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:09  444157.2      0.03      21.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:09  444160.4      0.03      21.3       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:08:09  444162.8      0.03      21.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:09  444167.9      0.03      21.2       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:08:09  444169.7      0.03      21.1       0.0 path/genblk1[25].path/path/add_out_reg[36]/D
    0:08:09  444171.6      0.03      20.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:09  444173.4      0.03      20.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:09  444172.9      0.03      20.8       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:09  444175.0      0.03      20.8       0.0 path/genblk1[27].path/path/add_out_reg[39]/D
    0:08:09  444175.8      0.03      20.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:09  444179.8      0.03      20.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:09  444182.0      0.03      20.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:09  444182.8      0.03      20.5       0.0 path/genblk1[31].path/path/add_out_reg[33]/D
    0:08:10  444185.7      0.03      20.4       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:10  444194.7      0.03      20.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:10  444195.3      0.03      20.2       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:08:10  444196.1      0.03      20.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444197.9      0.03      19.9       0.0 path/genblk1[29].path/path/add_out_reg[37]/D
    0:08:10  444201.9      0.03      19.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:10  444202.4      0.03      19.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:10  444207.2      0.03      19.7       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:10  444210.9      0.03      19.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:10  444210.9      0.03      19.6       0.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:08:10  444215.7      0.03      19.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:11  444221.3      0.03      19.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:11  444225.6      0.03      19.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444230.6      0.03      19.1       0.0 path/path/path/add_out_reg[38]/D
    0:08:11  444234.6      0.03      19.0       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:11  444241.5      0.03      18.9       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:11  444246.1      0.03      18.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:11  444249.0      0.03      18.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444253.2      0.03      18.7       0.0 path/genblk1[22].path/path/add_out_reg[38]/D
    0:08:11  444255.1      0.03      18.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:11  444259.4      0.03      18.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:11  444260.2      0.03      18.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:11  444261.2      0.03      18.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:11  444262.8      0.03      18.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:12  444266.0      0.03      18.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:12  444270.3      0.03      18.3       0.0 path/genblk1[18].path/path/add_out_reg[38]/D
    0:08:12  444272.9      0.03      18.3       0.0 path/genblk1[2].path/path/add_out_reg[32]/D
    0:08:12  444274.0      0.03      18.2       0.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:08:12  444277.2      0.03      17.9       0.0 path/genblk1[18].path/path/add_out_reg[32]/D
    0:08:12  444281.4      0.03      17.9       0.0 path/genblk1[1].path/path/add_out_reg[27]/D
    0:08:12  444285.7      0.03      17.9       0.0 path/genblk1[15].path/path/add_out_reg[31]/D
    0:08:12  444289.4      0.03      17.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:12  444293.1      0.03      17.8       0.0 path/genblk1[18].path/path/add_out_reg[32]/D
    0:08:12  444295.0      0.03      17.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:12  444300.6      0.03      17.7       0.0 path/genblk1[25].path/path/add_out_reg[32]/D
    0:08:12  444300.6      0.03      17.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:12  444302.5      0.03      17.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:13  444308.0      0.03      17.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:13  444311.5      0.03      17.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:13  444314.7      0.03      17.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:13  444322.1      0.03      17.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:13  444323.7      0.03      17.2       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:08:13  444326.1      0.03      17.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:13  444329.3      0.03      17.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:13  444333.3      0.03      16.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:08:13  444334.1      0.03      16.9       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:08:13  444339.4      0.03      16.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:13  444343.4      0.02      16.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:13  444347.1      0.02      16.7       0.0 path/genblk1[25].path/path/add_out_reg[36]/D
    0:08:14  444349.0      0.02      16.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:14  444350.3      0.02      16.7       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:08:14  444353.8      0.02      16.7       0.0 path/genblk1[22].path/path/add_out_reg[35]/D
    0:08:14  444356.7      0.02      16.6       0.0 path/genblk1[18].path/path/add_out_reg[32]/D
    0:08:14  444357.8      0.02      16.5       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:08:14  444359.4      0.02      16.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:14  444361.2      0.02      16.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:14  444365.2      0.02      16.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:14  444366.0      0.02      16.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:08:14  444370.3      0.02      16.3       0.0 path/genblk1[21].path/path/add_out_reg[37]/D
    0:08:14  444372.7      0.02      16.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:14  444374.8      0.02      16.2       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:08:14  444376.9      0.02      16.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:08:15  444380.4      0.02      16.1       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:08:15  444388.4      0.02      16.0       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:08:15  444392.4      0.02      15.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:08:15  444394.0      0.02      15.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:15  444397.1      0.02      15.7       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:08:15  444399.8      0.02      15.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:15  444400.9      0.02      15.7       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:08:15  444404.1      0.02      15.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:15  444408.3      0.02      15.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:15  444409.7      0.02      15.5       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:08:15  444416.8      0.02      15.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:15  444420.3      0.02      15.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:15  444422.7      0.02      15.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:16  444425.1      0.02      15.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:16  444430.9      0.02      15.2       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:08:16  444431.2      0.02      15.2       0.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:08:16  444433.1      0.02      15.1       0.0 path/genblk1[11].path/path/add_out_reg[31]/D
    0:08:16  444438.1      0.02      15.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:16  444439.2      0.02      15.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:08:16  444444.0      0.02      15.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:16  444449.6      0.02      15.0       0.0 path/genblk1[23].path/path/add_out_reg[37]/D
    0:08:16  444455.7      0.02      15.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:18  444459.9      0.02      14.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1851 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:13:12 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             216004.503187
Buf/Inv area:                    13540.995974
Noncombinational area:          228455.422016
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444459.925203
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:13:31 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 144.0992 mW   (89%)
  Net Switching Power  =  18.3240 mW   (11%)
                         ---------
Total Dynamic Power    = 162.4233 mW  (100%)

Cell Leakage Power     =   9.2978 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3618e+05        1.4614e+03        3.8895e+06        1.4153e+05  (  82.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.9226e+03        1.6861e+04        5.4083e+06        3.0193e+04  (  17.58%)
--------------------------------------------------------------------------------------------------
Total          1.4410e+05 uW     1.8322e+04 uW     9.2978e+06 nW     1.7172e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:13:32 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[3].path/path/add_out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[17]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[3].path/Mat_a_Mem/Mem/U813/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[3].path/Mat_a_Mem/Mem/data_out[17] (memory_b20_SIZE32_LOGSIZE5_58)
                                                          0.00       0.23 f
  path/genblk1[3].path/Mat_a_Mem/data_out[17] (seqMemory_b20_SIZE32_58)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/in0[17] (mac_b20_g0_29)       0.00       0.23 f
  path/genblk1[3].path/path/mult_21/a[17] (mac_b20_g0_29_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[3].path/path/mult_21/U2215/Z (XOR2_X1)     0.08       0.31 f
  path/genblk1[3].path/path/mult_21/U2212/ZN (NAND2_X1)
                                                          0.04       0.35 r
  path/genblk1[3].path/path/mult_21/U1305/Z (BUF_X1)      0.05       0.40 r
  path/genblk1[3].path/path/mult_21/U1698/ZN (OAI22_X1)
                                                          0.04       0.44 f
  path/genblk1[3].path/path/mult_21/U585/CO (FA_X1)       0.10       0.54 f
  path/genblk1[3].path/path/mult_21/U572/S (FA_X1)        0.13       0.68 r
  path/genblk1[3].path/path/mult_21/U570/CO (FA_X1)       0.07       0.74 r
  path/genblk1[3].path/path/mult_21/U560/S (FA_X1)        0.11       0.86 f
  path/genblk1[3].path/path/mult_21/U559/S (FA_X1)        0.14       1.00 r
  path/genblk1[3].path/path/mult_21/U1324/ZN (NOR2_X1)
                                                          0.03       1.02 f
  path/genblk1[3].path/path/mult_21/U1462/ZN (NOR2_X1)
                                                          0.05       1.07 r
  path/genblk1[3].path/path/mult_21/U1468/ZN (NAND2_X1)
                                                          0.03       1.10 f
  path/genblk1[3].path/path/mult_21/U2165/ZN (OAI21_X1)
                                                          0.06       1.16 r
  path/genblk1[3].path/path/mult_21/U1227/Z (BUF_X2)      0.05       1.22 r
  path/genblk1[3].path/path/mult_21/U2186/ZN (AOI21_X1)
                                                          0.04       1.25 f
  path/genblk1[3].path/path/mult_21/U1327/ZN (XNOR2_X1)
                                                          0.06       1.31 f
  path/genblk1[3].path/path/mult_21/product[25] (mac_b20_g0_29_DW_mult_tc_1)
                                                          0.00       1.31 f
  path/genblk1[3].path/path/add_27/A[25] (mac_b20_g0_29_DW01_add_1)
                                                          0.00       1.31 f
  path/genblk1[3].path/path/add_27/U490/ZN (NOR2_X1)      0.05       1.36 r
  path/genblk1[3].path/path/add_27/U583/ZN (OAI21_X1)     0.03       1.40 f
  path/genblk1[3].path/path/add_27/U825/ZN (AOI21_X1)     0.05       1.44 r
  path/genblk1[3].path/path/add_27/U838/ZN (OAI21_X1)     0.03       1.48 f
  path/genblk1[3].path/path/add_27/U850/ZN (AOI21_X1)     0.05       1.53 r
  path/genblk1[3].path/path/add_27/U835/ZN (OAI21_X1)     0.04       1.57 f
  path/genblk1[3].path/path/add_27/U494/Z (BUF_X1)        0.04       1.61 f
  path/genblk1[3].path/path/add_27/U844/ZN (AOI21_X1)     0.04       1.66 r
  path/genblk1[3].path/path/add_27/U491/ZN (XNOR2_X1)     0.06       1.72 r
  path/genblk1[3].path/path/add_27/SUM[36] (mac_b20_g0_29_DW01_add_1)
                                                          0.00       1.72 r
  path/genblk1[3].path/path/U19/ZN (INV_X1)               0.02       1.74 f
  path/genblk1[3].path/path/U20/ZN (NOR2_X1)              0.04       1.78 r
  path/genblk1[3].path/path/add_out_reg[36]/D (DFF_X2)
                                                          0.01       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[3].path/path/add_out_reg[36]/CK (DFF_X2)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
