import lc3b_types::*;

module array #(parameter width = 128)
(
    input clk,
    input load,
	 input lc3b_reg index,
    input [width-1:0] in,
    output logic [width-1:0] out
);

lc3b_word data [7:0] 

initial
begin
    for (int i = 0; i < $size(data); i++)
    begin
        data[i] = 16'b0;
    end
end

always_ff @(posedge clk)
begin
    if (load == 1)
    begin
        data[dest] = in;
    end
end

always_comb
begin
    reg_a = data[src_a];
    reg_b = data[src_b];
end

endmodule : regfile
