<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:103) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:25.449+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_3_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.888+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.716+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.630+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.627+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.624+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.621+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.619+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.616+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:24.371+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:23.870+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:23.349+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:23.273+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:23.249+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.563+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.560+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:84) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.556+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:81) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.553+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.550+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.547+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:100) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.543+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:97) because its parent loop or function is pipelined." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:22.539+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:19.230+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:19.226+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:19.006+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'." projectName="dct" solutionName="solution1" date="2023-06-19T20:01:17.902+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'." projectName="dct" solutionName="solution1" date="2023-06-19T20:05:26.279+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'." projectName="dct" solutionName="solution1" date="2023-06-19T20:05:25.214+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 4778.605 ; gain = 1801.074 ; free physical = 2884 ; free virtual = 17301&#xA;Contents of report file './report/DCT_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-----------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date              : Mon Jun 19 20:15:06 2023&#xA;| Host              : PSC-Home-Linux running 64-bit Manjaro Linux&#xA;| Command           : report_timing_summary -file ./report/DCT_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xcvu47p-fsvh2892&#xA;| Speed File        : -3  PRODUCTION 1.26 08-13-2019&#xA;| Temperature Grade : E&#xA;-----------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 258 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 371 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              5.295        0.000                      0                 4794        0.066        0.000                      0                 4794        4.505        0.000                       0                  1586  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        5.295ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.505ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             5.295ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]&#xA;                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        4.450ns  (logic 3.218ns (72.315%)  route 1.232ns (27.685%))&#xA;  Logic Levels:           16  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ap_clk&#xA;                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[4])&#xA;                                                      0.788     0.788 f  bd_0_i/hls_inst/inst/input_buf_2d_7_U/DCT_input_buf_2d_0_ram_U/ram_reg_bram_0/DOUTADOUT[4]&#xA;                         net (fo=9, unplaced)         0.282     1.070    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/A[4]&#xA;                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[4]_A2_DATA[4])&#xA;                                                      0.155     1.225 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA_INST/A2_DATA[4]&#xA;                         net (fo=1, unplaced)         0.000     1.225    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_A_B_DATA.A2_DATA&lt;4>&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[4]_A2A1[4])&#xA;                                                      0.060     1.285 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA_INST/A2A1[4]&#xA;                         net (fo=1, unplaced)         0.000     1.285    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_PREADD_DATA.A2A1&lt;4>&#xA;                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[4]_U[5])&#xA;                                                      0.403     1.688 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER_INST/U[5]&#xA;                         net (fo=1, unplaced)         0.000     1.688    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_MULTIPLIER.U&lt;5>&#xA;                         DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])&#xA;                                                      0.035     1.723 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA_INST/U_DATA[5]&#xA;                         net (fo=1, unplaced)         0.000     1.723    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_M_DATA.U_DATA&lt;5>&#xA;                         DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[5])&#xA;                                                      0.451     2.174 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU_INST/ALU_OUT[5]&#xA;                         net (fo=1, unplaced)         0.000     2.174    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_ALU.ALU_OUT&lt;5>&#xA;                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])&#xA;                                                      0.089     2.263 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16jbC_U41/DCT_mac_muladd_16jbC_DSP48_8_U/p/DSP_OUTPUT_INST/P[5]&#xA;                         net (fo=1, unplaced)         0.097     2.360    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/C[5]&#xA;                         DSP_C_DATA (Prop_DSP_C_DATA_C[5]_C_DATA[5])&#xA;                                                      0.088     2.448 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA_INST/C_DATA[5]&#xA;                         net (fo=2, unplaced)         0.000     2.448    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_C_DATA.C_DATA&lt;5>&#xA;                         DSP_ALU (Prop_DSP_ALU_C_DATA[5]_ALU_OUT[5])&#xA;                                                      0.472     2.920 f  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU_INST/ALU_OUT[5]&#xA;                         net (fo=1, unplaced)         0.000     2.920    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_ALU.ALU_OUT&lt;5>&#xA;                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[5]_P[5])&#xA;                                                      0.089     3.009 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16rcU_U40/DCT_mac_muladd_16rcU_DSP48_16_U/p/DSP_OUTPUT_INST/P[5]&#xA;                         net (fo=1, unplaced)         0.235     3.244    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry__2[5]&#xA;                         LUT2 (Prop_LUT2_I1_O)        0.031     3.275 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38/DCT_mac_muladd_16cud_DSP48_1_U/add_ln52_3_fu_614_p2__84_carry_i_3/O&#xA;                         net (fo=1, unplaced)         0.032     3.307    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/DCT_mac_muladd_16cud_U38_n_31&#xA;                         CARRY8 (Prop_CARRY8_S[5]_CO[7])&#xA;                                                      0.143     3.450 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry/CO[7]&#xA;                         net (fo=1, unplaced)         0.005     3.455    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry_n_0&#xA;                         CARRY8 (Prop_CARRY8_CI_O[1])&#xA;                                                      0.067     3.522 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__84_carry__0/O[1]&#xA;                         net (fo=1, unplaced)         0.182     3.704    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_28_fu_610_p2[9]&#xA;                         LUT2 (Prop_LUT2_I1_O)        0.031     3.735 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7/O&#xA;                         net (fo=1, unplaced)         0.026     3.761    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_i_7_n_0&#xA;                         CARRY8 (Prop_CARRY8_S[1]_CO[7])&#xA;                                                      0.176     3.937 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0/CO[7]&#xA;                         net (fo=1, unplaced)         0.005     3.942    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__0_n_0&#xA;                         CARRY8 (Prop_CARRY8_CI_O[4])&#xA;                                                      0.076     4.018 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/add_ln52_3_fu_614_p2__169_carry__1/O[4]&#xA;                         net (fo=1, unplaced)         0.178     4.196    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/grp_DCT_1D_1_fu_828_output_3_d0[7]&#xA;                         LUT2 (Prop_LUT2_I0_O)        0.064     4.260 r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/grp_DCT_1D_1_fu_828/ram_reg_bram_0_i_9__16/O&#xA;                         net (fo=1, unplaced)         0.190     4.450    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/DINBDIN[7]&#xA;                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/DINBDIN[7]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=1585, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ap_clk&#xA;                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0/CLKBWRCLK&#xA;                         clock pessimism              0.000    10.000    &#xA;                         clock uncertainty           -0.035     9.965    &#xA;                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_DINBDIN[7])&#xA;                                                     -0.220     9.745    bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_out_buf_row_3_U/DCT_2D_DCT_1D_outOgC_ram_U/ram_reg_bram_0&#xA;  -------------------------------------------------------------------&#xA;                         required time                          9.745    &#xA;                         arrival time                          -4.450    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  5.295    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.066ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))&#xA;  Logic Levels:           0  &#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q&#xA;                         net (fo=2, unplaced)         0.074     0.112    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[9]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=1585, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.112    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.066    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         10.000      8.608                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         5.000       4.505                bd_0_i/hls_inst/inst/grp_DCT_2D_fu_410/DCT_1D_in_buf_col_0_U/DCT_2D_DCT_1D_in_yd2_ram_U/ram_reg_bram_0/CLKARDCLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (32 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 {0 } 960&#xA;HLS EXTRACTION: synth area_current: 0 2897 1266 114 32 0 0 0 0 960&#xA;HLS EXTRACTION: generated /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/report/verilog/DCT_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             dct&#xA;Solution:            solution1&#xA;Device target:       xcvu47p-fsvh2892-3-e&#xA;Report date:         Mon Jun 19 20:15:06 CST 2023&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:           2897&#xA;FF:            1266&#xA;DSP:            114&#xA;BRAM:            32&#xA;SRL:              0&#xA;URAM:             0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    4.705&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/report/verilog/DCT_export.rpt" projectName="dct" solutionName="solution1" date="2023-06-19T20:15:06.733+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="dct" solutionName="solution1" date="2023-06-19T20:13:50.474+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3032.195 ; gain = 309.000 ; free physical = 3942 ; free virtual = 18230&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3411.047 ; gain = 687.852 ; free physical = 3437 ; free virtual = 17702&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3411.047 ; gain = 687.852 ; free physical = 3437 ; free virtual = 17702&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3421.062 ; gain = 697.867 ; free physical = 3430 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |   403|&#xA;|2     |  bd_0_i |bd_0   |   403|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.938 ; gain = 712.742 ; free physical = 3429 ; free virtual = 17694&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 3435.938 ; gain = 602.148 ; free physical = 3466 ; free virtual = 17731&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 3435.945 ; gain = 712.742 ; free physical = 3466 ; free virtual = 17731" projectName="dct" solutionName="solution1" date="2023-06-19T20:13:50.470+0800" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xA;&#x9;FREQ_HZ=100000000.0 &#xA;Wrote  : &lt;/home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xA;VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xA;VHDL Output written to : /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;Using BD top: bd_0_wrapper" projectName="dct" solutionName="solution1" date="2023-06-19T20:11:07.762+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'." projectName="dct" solutionName="solution1" date="2023-06-19T20:10:41.608+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'." projectName="dct" solutionName="solution1" date="2023-06-19T20:10:40.551+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'." projectName="dct" solutionName="solution1" date="2023-06-19T20:08:11.321+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'." projectName="dct" solutionName="solution1" date="2023-06-19T20:08:10.255+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
