============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Fri May 29 10:55:46 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-5007 WARNING: net 'counta[31]' does not have a driver in source/rtl/Display.v(37)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 111 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[0]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(138)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[0]" in source/rtl/Display.v(134)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[10]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[11]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[12]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[13]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[14]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[15]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[16]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[17]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[18]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[8]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[19]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[9]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[1]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[1]" in source/rtl/Display.v(134)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[20]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[10]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[21]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[11]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[22]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[12]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[23]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[13]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[24]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[14]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[25]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[15]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[22]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[26]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[16]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[23]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[27]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[17]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[24]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[28]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[18]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[25]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[29]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[19]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[26]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[2]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[2]" in source/rtl/Display.v(134)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[30]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[20]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[27]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[31]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i1[21]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[28]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[3]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[3]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[4]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[4]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[5]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[5]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[6]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[6]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[7]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[7]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[8]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[8]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[8]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/rtl/Display.v(133)
SYN-5013 WARNING: Undriven net: model "VGA_Demo" / net "u2_Display/counta[9]" in source/rtl/Display.v(37)
SYN-5014 WARNING: the net's pin: pin "i0" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[9]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i0[9]" in source/rtl/Display.v(134)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/rtl/Display.v(133)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 2368/112 useful/useless nets, 1293/2 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 1, 141 better
SYN-1014 : Optimize round 2
SYN-1032 : 2219/125 useful/useless nets, 1201/0 useful/useless insts
SYN-1019 : Optimized 323 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 2, 398 better
SYN-1014 : Optimize round 3
SYN-1032 : 1509/381 useful/useless nets, 833/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 3, 40 better
SYN-1014 : Optimize round 4
SYN-1032 : 1443/40 useful/useless nets, 798/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 4, 40 better
SYN-1014 : Optimize round 5
SYN-1032 : 1377/40 useful/useless nets, 763/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 5, 40 better
SYN-1014 : Optimize round 6
SYN-1032 : 1311/40 useful/useless nets, 728/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 6, 40 better
SYN-1014 : Optimize round 7
SYN-1032 : 1245/40 useful/useless nets, 693/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 7, 40 better
SYN-1014 : Optimize round 8
SYN-1032 : 1179/40 useful/useless nets, 658/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 8, 40 better
SYN-1014 : Optimize round 9
SYN-1032 : 1113/40 useful/useless nets, 623/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 9, 40 better
SYN-1014 : Optimize round 10
SYN-1032 : 1047/40 useful/useless nets, 588/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 29 instances.
SYN-1015 : Optimize round 10, 40 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            458
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   18
  #bufif1                 0
  #MX21                 398
  #FADD                   0
  #DFF                   36
  #LATCH                  0
#MACRO_ADD               39
#MACRO_EQ                 4
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |422    |36     |44     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1012/7 useful/useless nets, 585/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 39 macro adder
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 2069/3 useful/useless nets, 1642/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 5621, tnet num: 2074, tinst num: 1642, tnode num: 6080, tedge num: 8120.
TMR-2508 : Levelizing timing graph completed, there are 915 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2074 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 444 (2.95), #lev = 13 (6.32)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 445 (2.93), #lev = 13 (6.32)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 543 instances into 449 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            1477
  #lut4                 442
  #lut5                   7
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1028

Utilization Statistics
#lut                   1477   out of  19600    7.54%
#reg                     36   out of  19600    0.18%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |1477  |36    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 17 carry chain into lslice
SYN-4007 : Packing 568 adder to BLE ...
SYN-4008 : Packed 568 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.076052s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (92.9%)

RUN-1004 : used memory is 235 MB, reserved memory is 175 MB, peak memory is 240 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (36 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 931 instances
RUN-1001 : 449 luts, 36 seqs, 284 mslices, 127 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1358 nets
RUN-1001 : 933 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 929 instances, 449 luts, 36 seqs, 411 slices, 39 macros(411 instances: 284 mslices 127 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4122, tnet num: 1356, tinst num: 929, tnode num: 4242, tedge num: 7028.
TMR-2508 : Levelizing timing graph completed, there are 468 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161593s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (77.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 355888
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 929.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 198045, overlap = 0
PHY-3002 : Step(2): len = 164152, overlap = 0
PHY-3002 : Step(3): len = 103486, overlap = 0
PHY-3002 : Step(4): len = 85560.4, overlap = 0
PHY-3002 : Step(5): len = 65126.1, overlap = 0
PHY-3002 : Step(6): len = 53395.6, overlap = 0
PHY-3002 : Step(7): len = 46387.2, overlap = 0
PHY-3002 : Step(8): len = 40452, overlap = 8.34375
PHY-3002 : Step(9): len = 36618.8, overlap = 12.25
PHY-3002 : Step(10): len = 33055.7, overlap = 15.375
PHY-3002 : Step(11): len = 33241.2, overlap = 15.5313
PHY-3002 : Step(12): len = 30250.2, overlap = 15.8125
PHY-3002 : Step(13): len = 29360.3, overlap = 17.9688
PHY-3002 : Step(14): len = 25710.2, overlap = 20.1875
PHY-3002 : Step(15): len = 22708.3, overlap = 25.75
PHY-3002 : Step(16): len = 22938.4, overlap = 25.4063
PHY-3002 : Step(17): len = 21073.2, overlap = 31.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.20369e-05
PHY-3002 : Step(18): len = 21047.7, overlap = 28.9063
PHY-3002 : Step(19): len = 20683.1, overlap = 29.2813
PHY-3002 : Step(20): len = 20668.6, overlap = 28.9063
PHY-3002 : Step(21): len = 20678.9, overlap = 28.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000144074
PHY-3002 : Step(22): len = 19805.8, overlap = 29.125
PHY-3002 : Step(23): len = 19758.5, overlap = 29.125
PHY-3002 : Step(24): len = 19615.5, overlap = 28.6563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015306s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (204.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.53943e-07
PHY-3002 : Step(25): len = 19058.3, overlap = 77.5313
PHY-3002 : Step(26): len = 19058.3, overlap = 77.5313
PHY-3002 : Step(27): len = 18819.8, overlap = 78.1563
PHY-3002 : Step(28): len = 18965.8, overlap = 78.3438
PHY-3002 : Step(29): len = 19131.2, overlap = 80.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.70789e-06
PHY-3002 : Step(30): len = 17818.7, overlap = 81.2188
PHY-3002 : Step(31): len = 17828.2, overlap = 81.2188
PHY-3002 : Step(32): len = 17828.2, overlap = 81.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.41577e-06
PHY-3002 : Step(33): len = 18761, overlap = 82.8438
PHY-3002 : Step(34): len = 18761, overlap = 82.8438
PHY-3002 : Step(35): len = 18005.9, overlap = 83.4063
PHY-3002 : Step(36): len = 18005.9, overlap = 83.4063
PHY-3002 : Step(37): len = 18389.3, overlap = 84.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.83155e-06
PHY-3002 : Step(38): len = 18803.1, overlap = 70.1875
PHY-3002 : Step(39): len = 19171.9, overlap = 70.4375
PHY-3002 : Step(40): len = 20255.6, overlap = 66.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36631e-05
PHY-3002 : Step(41): len = 19743, overlap = 64.875
PHY-3002 : Step(42): len = 19899.8, overlap = 64.875
PHY-3002 : Step(43): len = 20118.3, overlap = 61.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.73262e-05
PHY-3002 : Step(44): len = 21346.7, overlap = 55.25
PHY-3002 : Step(45): len = 21795.4, overlap = 48.2188
PHY-3002 : Step(46): len = 21940.2, overlap = 51.9375
PHY-3002 : Step(47): len = 22141.8, overlap = 47.1875
PHY-3002 : Step(48): len = 21648.3, overlap = 46.875
PHY-3002 : Step(49): len = 21476.9, overlap = 47.8438
PHY-3002 : Step(50): len = 21549.5, overlap = 48.1563
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.46524e-05
PHY-3002 : Step(51): len = 21516, overlap = 48.6563
PHY-3002 : Step(52): len = 21592, overlap = 48.6563
PHY-3002 : Step(53): len = 21172.7, overlap = 47.8438
PHY-3002 : Step(54): len = 21103.6, overlap = 47.6875
PHY-3002 : Step(55): len = 20682.8, overlap = 50
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000109305
PHY-3002 : Step(56): len = 21219.4, overlap = 48.4688
PHY-3002 : Step(57): len = 21432.4, overlap = 48.7188
PHY-3002 : Step(58): len = 21618.9, overlap = 48.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014333s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50535e-05
PHY-3002 : Step(59): len = 21629.2, overlap = 82.1875
PHY-3002 : Step(60): len = 21629.2, overlap = 82.1875
PHY-3002 : Step(61): len = 22099.6, overlap = 78.9375
PHY-3002 : Step(62): len = 22099.6, overlap = 78.9375
PHY-3002 : Step(63): len = 21599.8, overlap = 74.25
PHY-3002 : Step(64): len = 21599.8, overlap = 74.25
PHY-3002 : Step(65): len = 22123.9, overlap = 66.875
PHY-3002 : Step(66): len = 22123.9, overlap = 66.875
PHY-3002 : Step(67): len = 21605.5, overlap = 65.3438
PHY-3002 : Step(68): len = 21605.5, overlap = 65.3438
PHY-3002 : Step(69): len = 22022.5, overlap = 62.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01069e-05
PHY-3002 : Step(70): len = 22686.7, overlap = 53.3438
PHY-3002 : Step(71): len = 22686.7, overlap = 53.3438
PHY-3002 : Step(72): len = 22809.2, overlap = 47.0313
PHY-3002 : Step(73): len = 22809.2, overlap = 47.0313
PHY-3002 : Step(74): len = 22672.2, overlap = 42.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.02139e-05
PHY-3002 : Step(75): len = 24401.8, overlap = 34.125
PHY-3002 : Step(76): len = 24545.2, overlap = 32.8438
PHY-3002 : Step(77): len = 24707.6, overlap = 33.1875
PHY-3002 : Step(78): len = 24775.9, overlap = 33.375
PHY-3002 : Step(79): len = 24679.9, overlap = 34.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 87.81 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 38016, over cnt = 131(0%), over = 192, worst = 3
PHY-1002 : len = 39464, over cnt = 54(0%), over = 71, worst = 3
PHY-1002 : len = 39720, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 39848, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053688s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (145.5%)

PHY-1001 : End incremental global routing;  0.142509s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (131.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020672s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (151.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.226222s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (117.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 38016, over cnt = 131(0%), over = 192, worst = 3
PHY-1002 : len = 39464, over cnt = 54(0%), over = 71, worst = 3
PHY-1002 : len = 39720, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 39848, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054608s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (343.4%)

OPT-1001 : End congestion update;  0.161770s wall, 0.218750s user + 0.093750s system = 0.312500s CPU (193.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015727s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.177699s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (184.7%)

OPT-1001 : End physical optimization;  0.407976s wall, 0.437500s user + 0.156250s system = 0.593750s CPU (145.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 449 LUT to BLE ...
SYN-4008 : Packed 449 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 413 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 449/895 primitive instances ...
PHY-3001 : End packing;  0.050792s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (123.1%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 680 instances
RUN-1001 : 322 mslices, 323 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1322 nets
RUN-1001 : 897 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 678 instances, 645 slices, 39 macros(411 instances: 284 mslices 127 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 25012.6, Over = 45.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4013, tnet num: 1320, tinst num: 678, tnode num: 4096, tedge num: 6898.
TMR-2508 : Levelizing timing graph completed, there are 466 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.193409s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (113.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83444e-05
PHY-3002 : Step(80): len = 24241.7, overlap = 48.5
PHY-3002 : Step(81): len = 24232.8, overlap = 47
PHY-3002 : Step(82): len = 23839.4, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66888e-05
PHY-3002 : Step(83): len = 24114.6, overlap = 45.25
PHY-3002 : Step(84): len = 24198, overlap = 45.25
PHY-3002 : Step(85): len = 24474.4, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33776e-05
PHY-3002 : Step(86): len = 25682.2, overlap = 43
PHY-3002 : Step(87): len = 25682.2, overlap = 43
PHY-3002 : Step(88): len = 25376, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.074198s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (126.4%)

PHY-3001 : Trial Legalized: Len = 35164.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (212.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031726
PHY-3002 : Step(89): len = 30944.1, overlap = 6.75
PHY-3002 : Step(90): len = 29558.2, overlap = 10.5
PHY-3002 : Step(91): len = 28771.5, overlap = 10
PHY-3002 : Step(92): len = 28570.9, overlap = 9.5
PHY-3002 : Step(93): len = 28057.4, overlap = 11.75
PHY-3002 : Step(94): len = 27881.8, overlap = 11.75
PHY-3002 : Step(95): len = 27802.3, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31422.6, Over = 0
PHY-3001 : End spreading;  0.003479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 31422.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 47976, over cnt = 67(0%), over = 74, worst = 2
PHY-1002 : len = 48200, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 48184, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 48192, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 48200, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.055226s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (339.5%)

PHY-1001 : End incremental global routing;  0.166419s wall, 0.234375s user + 0.078125s system = 0.312500s CPU (187.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021760s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.255937s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (152.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 47976, over cnt = 67(0%), over = 74, worst = 2
PHY-1002 : len = 48200, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 48184, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 48192, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 48200, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.056433s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (193.8%)

OPT-1001 : End congestion update;  0.167194s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (102.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.8%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.182012s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (103.0%)

OPT-1001 : End physical optimization;  0.441867s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (130.8%)

RUN-1003 : finish command "place" in  3.738688s wall, 5.093750s user + 1.312500s system = 6.406250s CPU (171.4%)

RUN-1004 : used memory is 272 MB, reserved memory is 213 MB, peak memory is 287 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 680 instances
RUN-1001 : 322 mslices, 323 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1322 nets
RUN-1001 : 897 nets have 2 pins
RUN-1001 : 380 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 47976, over cnt = 67(0%), over = 74, worst = 2
PHY-1002 : len = 48200, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 48232, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 48232, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 48240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057397s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (136.1%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 34 to 16
PHY-1001 : End pin swap;  0.009486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.381751s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058520s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (133.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1002 : len = 68472, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End Routed; 0.420466s wall, 0.562500s user + 0.093750s system = 0.656250s CPU (156.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 68448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.012528s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (249.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 68472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 68472
PHY-1001 : End DR Iter 2; 0.012183s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.582859s wall, 5.500000s user + 0.265625s system = 5.765625s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.146302s wall, 6.093750s user + 0.296875s system = 6.390625s CPU (104.0%)

RUN-1004 : used memory is 377 MB, reserved memory is 321 MB, peak memory is 789 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   1271   out of  19600    6.48%
#reg                     36   out of  19600    0.18%
#le                    1271
  #lut only            1235   out of   1271   97.17%
  #reg only               0   out of   1271    0.00%
  #lut&reg               36   out of   1271    2.83%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 4013, tnet num: 1320, tinst num: 678, tnode num: 4096, tedge num: 6898.
TMR-2508 : Levelizing timing graph completed, there are 466 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1320 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 680
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1322, pip num: 7912
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 642 valid insts, and 32182 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  2.650032s wall, 9.687500s user + 0.187500s system = 9.875000s CPU (372.6%)

RUN-1004 : used memory is 807 MB, reserved memory is 752 MB, peak memory is 958 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.469559s wall, 1.406250s user + 0.140625s system = 1.546875s CPU (105.3%)

RUN-1004 : used memory is 944 MB, reserved memory is 893 MB, peak memory is 958 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.680165s wall, 0.750000s user + 0.812500s system = 1.562500s CPU (20.3%)

RUN-1004 : used memory is 972 MB, reserved memory is 922 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.782068s wall, 2.359375s user + 1.000000s system = 3.359375s CPU (34.3%)

RUN-1004 : used memory is 848 MB, reserved memory is 793 MB, peak memory is 972 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 107 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2468/112 useful/useless nets, 1362/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 132 better
SYN-1014 : Optimize round 2
SYN-1032 : 2380/131 useful/useless nets, 1274/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 364 better
SYN-1014 : Optimize round 3
SYN-1032 : 1675/352 useful/useless nets, 910/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            793
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               60
#MACRO_EQ                 4
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |715    |78     |65     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1705/7 useful/useless nets, 941/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 60 macro adder
SYN-1016 : Merged 29 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9444, tnet num: 3421, tinst num: 2652, tnode num: 10449, tedge num: 14029.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3421 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 733 (3.02), #lev = 22 (10.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 733 (3.02), #lev = 22 (10.75)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 844 instances into 737 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2432
  #lut4                 725
  #lut5                  12
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1695

Utilization Statistics
#lut                   2432   out of  19600   12.41%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2432  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 29 carry chain into lslice
SYN-4007 : Packing 874 adder to BLE ...
SYN-4008 : Packed 874 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.530821s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (106.2%)

RUN-1004 : used memory is 417 MB, reserved memory is 367 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1512 instances
RUN-1001 : 737 luts, 78 seqs, 437 mslices, 225 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1513 nets have 2 pins
RUN-1001 : 698 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1510 instances, 737 luts, 78 seqs, 662 slices, 60 macros(662 instances: 437 mslices 225 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7003, tnet num: 2274, tinst num: 1510, tnode num: 7249, tedge num: 12309.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.218547s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 618417
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1510.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(96): len = 364949, overlap = 0
PHY-3002 : Step(97): len = 234934, overlap = 1.75
PHY-3002 : Step(98): len = 166016, overlap = 10.25
PHY-3002 : Step(99): len = 118621, overlap = 13.0625
PHY-3002 : Step(100): len = 96739, overlap = 15.1563
PHY-3002 : Step(101): len = 75600.1, overlap = 8.46875
PHY-3002 : Step(102): len = 58593.6, overlap = 20.875
PHY-3002 : Step(103): len = 54494.7, overlap = 33.8125
PHY-3002 : Step(104): len = 47434.9, overlap = 44.0313
PHY-3002 : Step(105): len = 42783.6, overlap = 39.25
PHY-3002 : Step(106): len = 42570.1, overlap = 40.3438
PHY-3002 : Step(107): len = 37734.4, overlap = 44.3438
PHY-3002 : Step(108): len = 35336.7, overlap = 46.8125
PHY-3002 : Step(109): len = 35509.7, overlap = 50.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82606e-05
PHY-3002 : Step(110): len = 36769.9, overlap = 56.4063
PHY-3002 : Step(111): len = 38470.9, overlap = 66.2188
PHY-3002 : Step(112): len = 35011.6, overlap = 66.4063
PHY-3002 : Step(113): len = 34945, overlap = 67.375
PHY-3002 : Step(114): len = 34637.6, overlap = 64.875
PHY-3002 : Step(115): len = 33035.3, overlap = 63.5313
PHY-3002 : Step(116): len = 32849.1, overlap = 60.2188
PHY-3002 : Step(117): len = 32950.3, overlap = 59.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.65213e-05
PHY-3002 : Step(118): len = 32368.6, overlap = 64.0625
PHY-3002 : Step(119): len = 32577.3, overlap = 64.5313
PHY-3002 : Step(120): len = 32785.8, overlap = 65.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.30426e-05
PHY-3002 : Step(121): len = 31849.5, overlap = 64.25
PHY-3002 : Step(122): len = 31849.5, overlap = 64.25
PHY-3002 : Step(123): len = 31834.8, overlap = 64
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.89542e-07
PHY-3002 : Step(124): len = 31101.6, overlap = 127.594
PHY-3002 : Step(125): len = 31202, overlap = 127.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77908e-06
PHY-3002 : Step(126): len = 30949.2, overlap = 128.063
PHY-3002 : Step(127): len = 30949.2, overlap = 128.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55817e-06
PHY-3002 : Step(128): len = 31301.8, overlap = 127.438
PHY-3002 : Step(129): len = 31493.3, overlap = 127.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11634e-06
PHY-3002 : Step(130): len = 32601.3, overlap = 104.688
PHY-3002 : Step(131): len = 33017.1, overlap = 101.813
PHY-3002 : Step(132): len = 34492.5, overlap = 68.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027716s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (112.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33236e-05
PHY-3002 : Step(133): len = 35057.3, overlap = 118.75
PHY-3002 : Step(134): len = 35816.9, overlap = 119.469
PHY-3002 : Step(135): len = 37380.1, overlap = 112.25
PHY-3002 : Step(136): len = 36424.8, overlap = 109.781
PHY-3002 : Step(137): len = 36815.7, overlap = 108.75
PHY-3002 : Step(138): len = 36961.6, overlap = 105.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66472e-05
PHY-3002 : Step(139): len = 36989.1, overlap = 100.063
PHY-3002 : Step(140): len = 36989.1, overlap = 100.063
PHY-3002 : Step(141): len = 37125.4, overlap = 101.094
PHY-3002 : Step(142): len = 37342.3, overlap = 101.25
PHY-3002 : Step(143): len = 37728, overlap = 97.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.32943e-05
PHY-3002 : Step(144): len = 39482.3, overlap = 79.25
PHY-3002 : Step(145): len = 40061.4, overlap = 78.25
PHY-3002 : Step(146): len = 42457.3, overlap = 69.8438
PHY-3002 : Step(147): len = 43553, overlap = 60.9688
PHY-3002 : Step(148): len = 43292.5, overlap = 63.3438
PHY-3002 : Step(149): len = 43083.8, overlap = 57.9688
PHY-3002 : Step(150): len = 41120.3, overlap = 61.5938
PHY-3002 : Step(151): len = 40924.4, overlap = 63.25
PHY-3002 : Step(152): len = 40706.2, overlap = 63
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000106589
PHY-3002 : Step(153): len = 42113.1, overlap = 58.0313
PHY-3002 : Step(154): len = 41905.4, overlap = 60.0625
PHY-3002 : Step(155): len = 41906.3, overlap = 59.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 153.63 peak overflow 3.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68576, over cnt = 300(0%), over = 446, worst = 4
PHY-1002 : len = 71248, over cnt = 142(0%), over = 201, worst = 4
PHY-1002 : len = 71912, over cnt = 45(0%), over = 67, worst = 2
PHY-1002 : len = 72112, over cnt = 23(0%), over = 33, worst = 2
PHY-1002 : len = 72104, over cnt = 6(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.074706s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (209.2%)

PHY-1001 : End incremental global routing;  0.195380s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (144.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036932s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337332s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (129.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68576, over cnt = 300(0%), over = 446, worst = 4
PHY-1002 : len = 71248, over cnt = 142(0%), over = 201, worst = 4
PHY-1002 : len = 71912, over cnt = 45(0%), over = 67, worst = 2
PHY-1002 : len = 72112, over cnt = 23(0%), over = 33, worst = 2
PHY-1002 : len = 72104, over cnt = 6(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.076590s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (163.2%)

OPT-1001 : End congestion update;  0.202937s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031765s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.234920s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (93.1%)

OPT-1001 : End physical optimization;  0.576780s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (113.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 737 LUT to BLE ...
SYN-4008 : Packed 737 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 14 SEQ with LUT/SLICE
SYN-4006 : 693 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 765/1462 primitive instances ...
PHY-3001 : End packing;  0.084593s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (129.3%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1084 instances
RUN-1001 : 525 mslices, 524 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2240 nets
RUN-1001 : 1477 nets have 2 pins
RUN-1001 : 698 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1082 instances, 1049 slices, 60 macros(662 instances: 437 mslices 225 lslices)
PHY-3001 : Cell area utilization is 13%
PHY-3001 : After packing: Len = 42559.2, Over = 74
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6851, tnet num: 2238, tinst num: 1082, tnode num: 7017, tedge num: 12114.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.270350s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (109.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26888e-05
PHY-3002 : Step(156): len = 41002, overlap = 80.5
PHY-3002 : Step(157): len = 40960.5, overlap = 80.5
PHY-3002 : Step(158): len = 39711.2, overlap = 88.75
PHY-3002 : Step(159): len = 39645.6, overlap = 91
PHY-3002 : Step(160): len = 38759.5, overlap = 95.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53776e-05
PHY-3002 : Step(161): len = 40619.1, overlap = 86
PHY-3002 : Step(162): len = 40813, overlap = 84.5
PHY-3002 : Step(163): len = 41447.4, overlap = 78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.07551e-05
PHY-3002 : Step(164): len = 44149.7, overlap = 62.25
PHY-3002 : Step(165): len = 44410.8, overlap = 61.75
PHY-3002 : Step(166): len = 45202.5, overlap = 55.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.148550s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (231.4%)

PHY-3001 : Trial Legalized: Len = 57656.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000272956
PHY-3002 : Step(167): len = 50284.2, overlap = 12.75
PHY-3002 : Step(168): len = 48749.1, overlap = 18
PHY-3002 : Step(169): len = 48596.1, overlap = 16.75
PHY-3002 : Step(170): len = 48513.1, overlap = 16
PHY-3002 : Step(171): len = 48490.4, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007820s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.8%)

PHY-3001 : Legalized: Len = 53516.2, Over = 0
PHY-3001 : End spreading;  0.004332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53516.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81392, over cnt = 104(0%), over = 124, worst = 2
PHY-1002 : len = 81888, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 82184, over cnt = 18(0%), over = 24, worst = 2
PHY-1002 : len = 82264, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 82240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.086636s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (126.2%)

PHY-1001 : End incremental global routing;  0.226097s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (103.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.421398s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (107.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81392, over cnt = 104(0%), over = 124, worst = 2
PHY-1002 : len = 81888, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 82184, over cnt = 18(0%), over = 24, worst = 2
PHY-1002 : len = 82264, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 82240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.080919s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (173.8%)

OPT-1001 : End congestion update;  0.213870s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (131.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024808s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (251.9%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.238843s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (143.9%)

OPT-1001 : End physical optimization;  0.664464s wall, 0.718750s user + 0.078125s system = 0.796875s CPU (119.9%)

RUN-1003 : finish command "place" in  4.375517s wall, 6.671875s user + 1.546875s system = 8.218750s CPU (187.8%)

RUN-1004 : used memory is 451 MB, reserved memory is 396 MB, peak memory is 972 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1084 instances
RUN-1001 : 525 mslices, 524 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2240 nets
RUN-1001 : 1477 nets have 2 pins
RUN-1001 : 698 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81392, over cnt = 104(0%), over = 124, worst = 2
PHY-1002 : len = 81888, over cnt = 45(0%), over = 55, worst = 2
PHY-1002 : len = 82104, over cnt = 17(0%), over = 22, worst = 2
PHY-1002 : len = 82240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 82232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084118s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (148.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 61 to 26
PHY-1001 : End pin swap;  0.021747s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.7%)

PHY-1001 : End global routing;  0.537640s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (113.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057391s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 113480, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End Routed; 0.563420s wall, 1.312500s user + 0.343750s system = 1.656250s CPU (294.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113424, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.022108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113472, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 113472
PHY-1001 : End DR Iter 2; 0.021059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.617381s wall, 3.093750s user + 0.625000s system = 3.718750s CPU (142.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.385518s wall, 3.921875s user + 0.656250s system = 4.578125s CPU (135.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 416 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2061   out of  19600   10.52%
#reg                     78   out of  19600    0.40%
#le                    2089
  #lut only            2011   out of   2089   96.27%
  #reg only              28   out of   2089    1.34%
  #lut&reg               50   out of   2089    2.39%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6851, tnet num: 2238, tinst num: 1082, tnode num: 7017, tedge num: 12114.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1084
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2240, pip num: 13650
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 778 valid insts, and 54238 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.008778s wall, 13.078125s user + 0.156250s system = 13.234375s CPU (439.9%)

RUN-1004 : used memory is 920 MB, reserved memory is 862 MB, peak memory is 1038 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.463363s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (102.5%)

RUN-1004 : used memory is 1019 MB, reserved memory is 962 MB, peak memory is 1038 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.606017s wall, 0.687500s user + 0.718750s system = 1.406250s CPU (18.5%)

RUN-1004 : used memory is 1048 MB, reserved memory is 993 MB, peak memory is 1048 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.701186s wall, 2.312500s user + 0.828125s system = 3.140625s CPU (32.4%)

RUN-1004 : used memory is 933 MB, reserved memory is 875 MB, peak memory is 1048 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(22)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 130 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2469/112 useful/useless nets, 1363/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 133 better
SYN-1014 : Optimize round 2
SYN-1032 : 2380/132 useful/useless nets, 1274/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 364 better
SYN-1014 : Optimize round 3
SYN-1032 : 1675/352 useful/useless nets, 910/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            793
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               60
#MACRO_EQ                 4
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |715    |78     |65     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1707/7 useful/useless nets, 943/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 60 macro adder
SYN-1016 : Merged 29 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9447, tnet num: 3422, tinst num: 2653, tnode num: 10452, tedge num: 14033.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3422 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 733 (3.02), #lev = 22 (10.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 733 (3.02), #lev = 22 (10.75)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 845 instances into 737 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2432
  #lut4                 724
  #lut5                  13
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1695

Utilization Statistics
#lut                   2432   out of  19600   12.41%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2432  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 29 carry chain into lslice
SYN-4007 : Packing 874 adder to BLE ...
SYN-4008 : Packed 874 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.557207s wall, 1.578125s user + 0.078125s system = 1.656250s CPU (106.4%)

RUN-1004 : used memory is 436 MB, reserved memory is 385 MB, peak memory is 1048 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1512 instances
RUN-1001 : 737 luts, 78 seqs, 437 mslices, 225 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1512 nets have 2 pins
RUN-1001 : 699 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1510 instances, 737 luts, 78 seqs, 662 slices, 60 macros(662 instances: 437 mslices 225 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7004, tnet num: 2274, tinst num: 1510, tnode num: 7250, tedge num: 12311.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.207284s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (98.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621925
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1510.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(172): len = 364604, overlap = 0
PHY-3002 : Step(173): len = 232223, overlap = 1.75
PHY-3002 : Step(174): len = 166394, overlap = 7.21875
PHY-3002 : Step(175): len = 116511, overlap = 18.625
PHY-3002 : Step(176): len = 98466.3, overlap = 17.7188
PHY-3002 : Step(177): len = 76295.6, overlap = 10.9688
PHY-3002 : Step(178): len = 59056.9, overlap = 21.0625
PHY-3002 : Step(179): len = 56005.2, overlap = 33
PHY-3002 : Step(180): len = 45570.6, overlap = 42.8438
PHY-3002 : Step(181): len = 41427.1, overlap = 41.3125
PHY-3002 : Step(182): len = 41424.8, overlap = 40.0313
PHY-3002 : Step(183): len = 36567.5, overlap = 42.625
PHY-3002 : Step(184): len = 36217.4, overlap = 41.2813
PHY-3002 : Step(185): len = 34855.7, overlap = 47.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.76572e-05
PHY-3002 : Step(186): len = 36445.1, overlap = 62.3438
PHY-3002 : Step(187): len = 37714.4, overlap = 65.5313
PHY-3002 : Step(188): len = 34930, overlap = 59.9688
PHY-3002 : Step(189): len = 34946.4, overlap = 62.5313
PHY-3002 : Step(190): len = 35263.7, overlap = 58.1563
PHY-3002 : Step(191): len = 33645.3, overlap = 59
PHY-3002 : Step(192): len = 31926.4, overlap = 63.6563
PHY-3002 : Step(193): len = 31847.2, overlap = 64.0313
PHY-3002 : Step(194): len = 31909.2, overlap = 63.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.53143e-05
PHY-3002 : Step(195): len = 31788.3, overlap = 63.7188
PHY-3002 : Step(196): len = 32003.8, overlap = 63.6563
PHY-3002 : Step(197): len = 32003.8, overlap = 63.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.06286e-05
PHY-3002 : Step(198): len = 31921.8, overlap = 62.9063
PHY-3002 : Step(199): len = 31921.8, overlap = 62.9063
PHY-3002 : Step(200): len = 31812.4, overlap = 63.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026359s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37537e-07
PHY-3002 : Step(201): len = 30745, overlap = 130.594
PHY-3002 : Step(202): len = 30683.5, overlap = 129.469
PHY-3002 : Step(203): len = 29192.6, overlap = 133.031
PHY-3002 : Step(204): len = 28815.3, overlap = 135.656
PHY-3002 : Step(205): len = 27173.9, overlap = 138.813
PHY-3002 : Step(206): len = 27190.4, overlap = 137.125
PHY-3002 : Step(207): len = 26648.4, overlap = 136.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47507e-06
PHY-3002 : Step(208): len = 25062.8, overlap = 139
PHY-3002 : Step(209): len = 25139.7, overlap = 138.563
PHY-3002 : Step(210): len = 25139.7, overlap = 138.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95015e-06
PHY-3002 : Step(211): len = 28153.1, overlap = 128.969
PHY-3002 : Step(212): len = 28505.9, overlap = 128.781
PHY-3002 : Step(213): len = 30278.3, overlap = 96.0625
PHY-3002 : Step(214): len = 28151.8, overlap = 101.844
PHY-3002 : Step(215): len = 28029.2, overlap = 102.344
PHY-3002 : Step(216): len = 27520.9, overlap = 92.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.9003e-06
PHY-3002 : Step(217): len = 29252.3, overlap = 80.6875
PHY-3002 : Step(218): len = 29651.1, overlap = 76
PHY-3002 : Step(219): len = 30821.7, overlap = 67.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025782s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.98658e-06
PHY-3002 : Step(220): len = 31466.5, overlap = 122.344
PHY-3002 : Step(221): len = 31792.2, overlap = 122.094
PHY-3002 : Step(222): len = 31932.6, overlap = 108.25
PHY-3002 : Step(223): len = 31097.5, overlap = 115.875
PHY-3002 : Step(224): len = 31587.4, overlap = 106.094
PHY-3002 : Step(225): len = 31587.4, overlap = 106.094
PHY-3002 : Step(226): len = 30992, overlap = 98.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79731e-05
PHY-3002 : Step(227): len = 33926.5, overlap = 91.2188
PHY-3002 : Step(228): len = 33926.5, overlap = 91.2188
PHY-3002 : Step(229): len = 33046.5, overlap = 92.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.39674e-05
PHY-3002 : Step(230): len = 36385, overlap = 79.6875
PHY-3002 : Step(231): len = 36905.4, overlap = 79.4688
PHY-3002 : Step(232): len = 37802.5, overlap = 65.375
PHY-3002 : Step(233): len = 37674.8, overlap = 59.9688
PHY-3002 : Step(234): len = 37690.4, overlap = 59.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.79348e-05
PHY-3002 : Step(235): len = 38563.1, overlap = 52.7188
PHY-3002 : Step(236): len = 38747.6, overlap = 52.3438
PHY-3002 : Step(237): len = 38747.6, overlap = 52.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130051
PHY-3002 : Step(238): len = 41565.7, overlap = 52.9688
PHY-3002 : Step(239): len = 42295.5, overlap = 54.7188
PHY-3002 : Step(240): len = 43101.4, overlap = 50.2188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 167.81 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64728, over cnt = 244(0%), over = 347, worst = 4
PHY-1002 : len = 66904, over cnt = 83(0%), over = 108, worst = 2
PHY-1002 : len = 67208, over cnt = 30(0%), over = 39, worst = 2
PHY-1002 : len = 67328, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 67336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.073647s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (148.5%)

PHY-1001 : End incremental global routing;  0.197720s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (118.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035559s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (131.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.342534s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (109.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64728, over cnt = 244(0%), over = 347, worst = 4
PHY-1002 : len = 66904, over cnt = 83(0%), over = 108, worst = 2
PHY-1002 : len = 67208, over cnt = 30(0%), over = 39, worst = 2
PHY-1002 : len = 67328, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 67336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081048s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (212.1%)

OPT-1001 : End congestion update;  0.206063s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (159.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031409s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (149.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.237683s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (157.8%)

OPT-1001 : End physical optimization;  0.584463s wall, 0.671875s user + 0.140625s system = 0.812500s CPU (139.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 737 LUT to BLE ...
SYN-4008 : Packed 737 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 16 SEQ with LUT/SLICE
SYN-4006 : 695 single LUT's are left
SYN-4006 : 26 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 763/1460 primitive instances ...
PHY-3001 : End packing;  0.080679s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (116.2%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1088 instances
RUN-1001 : 527 mslices, 526 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2240 nets
RUN-1001 : 1476 nets have 2 pins
RUN-1001 : 699 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1086 instances, 1053 slices, 60 macros(662 instances: 437 mslices 225 lslices)
PHY-3001 : Cell area utilization is 13%
PHY-3001 : After packing: Len = 43894.2, Over = 63
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6857, tnet num: 2238, tinst num: 1086, tnode num: 7028, tedge num: 12124.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.263462s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35533e-05
PHY-3002 : Step(241): len = 40374.9, overlap = 66.75
PHY-3002 : Step(242): len = 40047.6, overlap = 66.5
PHY-3002 : Step(243): len = 39583, overlap = 69.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71066e-05
PHY-3002 : Step(244): len = 41354.6, overlap = 65.5
PHY-3002 : Step(245): len = 42131.8, overlap = 63
PHY-3002 : Step(246): len = 42131.8, overlap = 63
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.42132e-05
PHY-3002 : Step(247): len = 44579.7, overlap = 58
PHY-3002 : Step(248): len = 45082, overlap = 57
PHY-3002 : Step(249): len = 45847.3, overlap = 54.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.155413s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (160.9%)

PHY-3001 : Trial Legalized: Len = 58542.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025504s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000351616
PHY-3002 : Step(250): len = 51492.2, overlap = 14.5
PHY-3002 : Step(251): len = 49331.8, overlap = 20.25
PHY-3002 : Step(252): len = 48114.6, overlap = 19.5
PHY-3002 : Step(253): len = 47708.5, overlap = 21
PHY-3002 : Step(254): len = 47622.4, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000651924
PHY-3002 : Step(255): len = 48144.4, overlap = 21.5
PHY-3002 : Step(256): len = 48267.5, overlap = 21.5
PHY-3002 : Step(257): len = 48287.4, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130385
PHY-3002 : Step(258): len = 48621.8, overlap = 21
PHY-3002 : Step(259): len = 48764, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53594.2, Over = 0
PHY-3001 : End spreading;  0.004327s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53594.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79464, over cnt = 124(0%), over = 165, worst = 3
PHY-1002 : len = 80112, over cnt = 67(0%), over = 82, worst = 2
PHY-1002 : len = 80520, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 80576, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 80568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.081971s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (285.9%)

PHY-1001 : End incremental global routing;  0.223035s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (154.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.368750s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (144.1%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79464, over cnt = 124(0%), over = 165, worst = 3
PHY-1002 : len = 80112, over cnt = 67(0%), over = 82, worst = 2
PHY-1002 : len = 80520, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 80576, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 80568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.094168s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (215.7%)

OPT-1001 : End congestion update;  0.227720s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (144.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.252814s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (129.8%)

OPT-1001 : End physical optimization;  0.625699s wall, 0.750000s user + 0.109375s system = 0.859375s CPU (137.3%)

RUN-1003 : finish command "place" in  4.350002s wall, 6.421875s user + 1.437500s system = 7.859375s CPU (180.7%)

RUN-1004 : used memory is 464 MB, reserved memory is 416 MB, peak memory is 1048 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1088 instances
RUN-1001 : 527 mslices, 526 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2240 nets
RUN-1001 : 1476 nets have 2 pins
RUN-1001 : 699 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79464, over cnt = 124(0%), over = 165, worst = 3
PHY-1002 : len = 80112, over cnt = 67(0%), over = 82, worst = 2
PHY-1002 : len = 80224, over cnt = 26(0%), over = 35, worst = 2
PHY-1002 : len = 80440, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 80408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086256s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (144.9%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 59 to 29
PHY-1001 : End pin swap;  0.018153s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.1%)

PHY-1001 : End global routing;  0.573357s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (111.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058300s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 113736, over cnt = 36(0%), over = 36, worst = 1
PHY-1001 : End Routed; 0.541646s wall, 1.359375s user + 0.234375s system = 1.593750s CPU (294.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.024145s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113672, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.023234s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (269.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 113688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 113688
PHY-1001 : End DR Iter 3; 0.023171s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (269.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.616357s wall, 3.234375s user + 0.593750s system = 3.828125s CPU (146.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.408809s wall, 4.078125s user + 0.625000s system = 4.703125s CPU (138.0%)

RUN-1004 : used memory is 479 MB, reserved memory is 424 MB, peak memory is 1048 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2061   out of  19600   10.52%
#reg                     78   out of  19600    0.40%
#le                    2087
  #lut only            2009   out of   2087   96.26%
  #reg only              26   out of   2087    1.25%
  #lut&reg               52   out of   2087    2.49%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6857, tnet num: 2238, tinst num: 1086, tnode num: 7028, tedge num: 12124.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1088
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2240, pip num: 13535
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 833 valid insts, and 53958 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.312440s wall, 13.984375s user + 0.125000s system = 14.109375s CPU (426.0%)

RUN-1004 : used memory is 925 MB, reserved memory is 870 MB, peak memory is 1048 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.509808s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (89.0%)

RUN-1004 : used memory is 1024 MB, reserved memory is 970 MB, peak memory is 1048 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.662269s wall, 0.781250s user + 0.796875s system = 1.578125s CPU (20.6%)

RUN-1004 : used memory is 1053 MB, reserved memory is 1000 MB, peak memory is 1053 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.807297s wall, 2.312500s user + 0.875000s system = 3.187500s CPU (32.5%)

RUN-1004 : used memory is 936 MB, reserved memory is 877 MB, peak memory is 1053 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'reg' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'reg' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'reg' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'reg' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'reg' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword reg used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'wire' in source/rtl/Display.v(23)
HDL-8007 ERROR: Verilog 2000 keyword wire used in incorrect context in source/rtl/Display.v(23)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'parameter' in source/rtl/Display.v(24)
HDL-8007 ERROR: Verilog 2000 keyword parameter used in incorrect context in source/rtl/Display.v(24)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-8007 ERROR: procedural assignment to a non-register 'clk1s' is not permitted in source/rtl/Display.v(55)
HDL-8007 ERROR: procedural assignment to a non-register 'clk1s' is not permitted in source/rtl/Display.v(56)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(183)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(25)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 130 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2566/112 useful/useless nets, 1430/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 165 better
SYN-1014 : Optimize round 2
SYN-1032 : 2445/164 useful/useless nets, 1309/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 364 better
SYN-1014 : Optimize round 3
SYN-1032 : 1740/352 useful/useless nets, 945/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            826
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   27
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                  110
  #LATCH                  0
#MACRO_ADD               61
#MACRO_EQ                 5
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |716    |110    |67     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1772/7 useful/useless nets, 978/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 59 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 61 macro adder
SYN-1016 : Merged 30 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9884, tnet num: 3564, tinst num: 2760, tnode num: 11325, tedge num: 14931.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 885 instances into 748 LUTs, name keeping = 97%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2475
  #lut4                 735
  #lut5                  13
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1727

Utilization Statistics
#lut                   2475   out of  19600   12.63%
#reg                    110   out of  19600    0.56%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2475  |110   |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 110 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 874 adder to BLE ...
SYN-4008 : Packed 874 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.694202s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (97.8%)

RUN-1004 : used memory is 437 MB, reserved memory is 388 MB, peak memory is 1053 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1564 instances
RUN-1001 : 748 luts, 110 seqs, 437 mslices, 233 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2358 nets
RUN-1001 : 1560 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1562 instances, 748 luts, 110 seqs, 670 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7262, tnet num: 2356, tinst num: 1562, tnode num: 7604, tedge num: 12777.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208434s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609319
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1562.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(260): len = 367266, overlap = 0
PHY-3002 : Step(261): len = 256535, overlap = 0
PHY-3002 : Step(262): len = 174770, overlap = 0
PHY-3002 : Step(263): len = 139129, overlap = 0
PHY-3002 : Step(264): len = 102426, overlap = 1.5
PHY-3002 : Step(265): len = 86658.1, overlap = 4.125
PHY-3002 : Step(266): len = 75932.7, overlap = 8.65625
PHY-3002 : Step(267): len = 61555, overlap = 10.5
PHY-3002 : Step(268): len = 57815.6, overlap = 15.5625
PHY-3002 : Step(269): len = 56072.5, overlap = 29.0938
PHY-3002 : Step(270): len = 48569.6, overlap = 37.4688
PHY-3002 : Step(271): len = 48509.2, overlap = 51.375
PHY-3002 : Step(272): len = 48762.6, overlap = 53.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000291535
PHY-3002 : Step(273): len = 44278.7, overlap = 44.375
PHY-3002 : Step(274): len = 42585.4, overlap = 46.75
PHY-3002 : Step(275): len = 42667.7, overlap = 46.625
PHY-3002 : Step(276): len = 42108, overlap = 44.9063
PHY-3002 : Step(277): len = 41577.6, overlap = 42.9375
PHY-3002 : Step(278): len = 39967.7, overlap = 42.875
PHY-3002 : Step(279): len = 39110.2, overlap = 46.125
PHY-3002 : Step(280): len = 39080.4, overlap = 45.6563
PHY-3002 : Step(281): len = 39060.9, overlap = 47.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000583069
PHY-3002 : Step(282): len = 37738.4, overlap = 47.2813
PHY-3002 : Step(283): len = 37770.5, overlap = 47.9063
PHY-3002 : Step(284): len = 37762.4, overlap = 48.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00116614
PHY-3002 : Step(285): len = 37156.8, overlap = 47.5625
PHY-3002 : Step(286): len = 37115.8, overlap = 48.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027345s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30132e-06
PHY-3002 : Step(287): len = 35967, overlap = 117.969
PHY-3002 : Step(288): len = 36169.1, overlap = 115.875
PHY-3002 : Step(289): len = 33478.3, overlap = 125.469
PHY-3002 : Step(290): len = 33790.9, overlap = 128.438
PHY-3002 : Step(291): len = 32824.2, overlap = 141.125
PHY-3002 : Step(292): len = 31229.7, overlap = 133.938
PHY-3002 : Step(293): len = 27631.9, overlap = 138.375
PHY-3002 : Step(294): len = 26947.2, overlap = 134.719
PHY-3002 : Step(295): len = 26877.2, overlap = 135.75
PHY-3002 : Step(296): len = 26881.9, overlap = 136.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60264e-06
PHY-3002 : Step(297): len = 27072, overlap = 129.469
PHY-3002 : Step(298): len = 27072, overlap = 129.469
PHY-3002 : Step(299): len = 27016.4, overlap = 127.438
PHY-3002 : Step(300): len = 27322.7, overlap = 125.656
PHY-3002 : Step(301): len = 27630.5, overlap = 125.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.20527e-06
PHY-3002 : Step(302): len = 29191.6, overlap = 124.563
PHY-3002 : Step(303): len = 29565.5, overlap = 124.469
PHY-3002 : Step(304): len = 33283.7, overlap = 103.719
PHY-3002 : Step(305): len = 34349.2, overlap = 90.3125
PHY-3002 : Step(306): len = 30543.1, overlap = 101.688
PHY-3002 : Step(307): len = 30044.8, overlap = 105.75
PHY-3002 : Step(308): len = 29809.9, overlap = 111.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04105e-05
PHY-3002 : Step(309): len = 32101.4, overlap = 96.5313
PHY-3002 : Step(310): len = 32101.4, overlap = 96.5313
PHY-3002 : Step(311): len = 30794, overlap = 95.8125
PHY-3002 : Step(312): len = 31693, overlap = 90.4688
PHY-3002 : Step(313): len = 31693, overlap = 90.4688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.99028e-05
PHY-3002 : Step(314): len = 33105.5, overlap = 75.4688
PHY-3002 : Step(315): len = 33447.3, overlap = 74.6563
PHY-3002 : Step(316): len = 33448.9, overlap = 51.9063
PHY-3002 : Step(317): len = 33772, overlap = 46.8438
PHY-3002 : Step(318): len = 34396, overlap = 52.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.98057e-05
PHY-3002 : Step(319): len = 33959.8, overlap = 50.875
PHY-3002 : Step(320): len = 33959.8, overlap = 50.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.06738e-06
PHY-3002 : Step(321): len = 34797.1, overlap = 126.375
PHY-3002 : Step(322): len = 34797.1, overlap = 126.375
PHY-3002 : Step(323): len = 34295.7, overlap = 125.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.61348e-05
PHY-3002 : Step(324): len = 36308.8, overlap = 120.25
PHY-3002 : Step(325): len = 36308.8, overlap = 120.25
PHY-3002 : Step(326): len = 35791.6, overlap = 119.344
PHY-3002 : Step(327): len = 36028.9, overlap = 117.719
PHY-3002 : Step(328): len = 36238.4, overlap = 115.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.22695e-05
PHY-3002 : Step(329): len = 38489.6, overlap = 88.1875
PHY-3002 : Step(330): len = 39326.4, overlap = 76.0313
PHY-3002 : Step(331): len = 40393.9, overlap = 75.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.4539e-05
PHY-3002 : Step(332): len = 42180.3, overlap = 46.6563
PHY-3002 : Step(333): len = 43138.6, overlap = 41.7813
PHY-3002 : Step(334): len = 43609.9, overlap = 45.3438
PHY-3002 : Step(335): len = 42433.1, overlap = 47.625
PHY-3002 : Step(336): len = 42081.5, overlap = 45.2188
PHY-3002 : Step(337): len = 41645.9, overlap = 45.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129078
PHY-3002 : Step(338): len = 42292.9, overlap = 41.875
PHY-3002 : Step(339): len = 42776.9, overlap = 41
PHY-3002 : Step(340): len = 43418.2, overlap = 38.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000258156
PHY-3002 : Step(341): len = 44393.3, overlap = 34.25
PHY-3002 : Step(342): len = 44393.3, overlap = 34.25
PHY-3002 : Step(343): len = 44131.3, overlap = 36
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 165.81 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65760, over cnt = 230(0%), over = 332, worst = 4
PHY-1002 : len = 67512, over cnt = 97(0%), over = 130, worst = 2
PHY-1002 : len = 68088, over cnt = 41(0%), over = 54, worst = 2
PHY-1002 : len = 68168, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 68168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.074898s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (229.5%)

PHY-1001 : End incremental global routing;  0.194790s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (128.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337807s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65760, over cnt = 230(0%), over = 332, worst = 4
PHY-1002 : len = 67512, over cnt = 97(0%), over = 130, worst = 2
PHY-1002 : len = 68088, over cnt = 41(0%), over = 54, worst = 2
PHY-1002 : len = 68168, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 68168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.077948s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (280.6%)

OPT-1001 : End congestion update;  0.204369s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (160.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025576s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.230128s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (149.4%)

OPT-1001 : End physical optimization;  0.571657s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (120.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 748 LUT to BLE ...
SYN-4008 : Packed 748 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4005 : Packed 40 SEQ with LUT/SLICE
SYN-4006 : 682 single LUT's are left
SYN-4006 : 33 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 781/1487 primitive instances ...
PHY-3001 : End packing;  0.083845s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (149.1%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1108 instances
RUN-1001 : 536 mslices, 536 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1106 instances, 1072 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 45258.2, Over = 58.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7083, tnet num: 2319, tinst num: 1106, tnode num: 7320, tedge num: 12543.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.270611s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5959e-05
PHY-3002 : Step(344): len = 43278.8, overlap = 61.75
PHY-3002 : Step(345): len = 43157.7, overlap = 62.25
PHY-3002 : Step(346): len = 42615.4, overlap = 64
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.19181e-05
PHY-3002 : Step(347): len = 43917, overlap = 58
PHY-3002 : Step(348): len = 44255.2, overlap = 57.25
PHY-3002 : Step(349): len = 44440.9, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103836
PHY-3002 : Step(350): len = 46533.4, overlap = 55.75
PHY-3002 : Step(351): len = 46764, overlap = 55.5
PHY-3002 : Step(352): len = 47505.8, overlap = 57
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.147911s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (169.0%)

PHY-3001 : Trial Legalized: Len = 60440.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026661s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000440196
PHY-3002 : Step(353): len = 55739.2, overlap = 10.5
PHY-3002 : Step(354): len = 52019.9, overlap = 15
PHY-3002 : Step(355): len = 50883.6, overlap = 20
PHY-3002 : Step(356): len = 50143.9, overlap = 21.25
PHY-3002 : Step(357): len = 49582.1, overlap = 21
PHY-3002 : Step(358): len = 49322.2, overlap = 21.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000830137
PHY-3002 : Step(359): len = 49980.8, overlap = 21.5
PHY-3002 : Step(360): len = 50153.6, overlap = 22
PHY-3002 : Step(361): len = 50258.7, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00166027
PHY-3002 : Step(362): len = 50343.3, overlap = 21.75
PHY-3002 : Step(363): len = 50343.3, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 55780.7, Over = 0
PHY-3001 : End spreading;  0.004678s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 55780.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83488, over cnt = 119(0%), over = 154, worst = 3
PHY-1002 : len = 84536, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 84528, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 84584, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 84528, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.082545s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (265.0%)

PHY-1001 : End incremental global routing;  0.223137s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (154.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037984s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.368192s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (131.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83488, over cnt = 119(0%), over = 154, worst = 3
PHY-1002 : len = 84536, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 84528, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 84584, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 84528, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.083926s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.9%)

OPT-1001 : End congestion update;  0.219450s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (85.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026714s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (175.5%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.246386s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.1%)

OPT-1001 : End physical optimization;  0.619522s wall, 0.765625s user + 0.078125s system = 0.843750s CPU (136.2%)

RUN-1003 : finish command "place" in  4.717991s wall, 6.890625s user + 1.687500s system = 8.578125s CPU (181.8%)

RUN-1004 : used memory is 460 MB, reserved memory is 416 MB, peak memory is 1053 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1108 instances
RUN-1001 : 536 mslices, 536 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83488, over cnt = 119(0%), over = 154, worst = 3
PHY-1002 : len = 84536, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 84576, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 84568, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 84576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086174s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (217.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 70 to 23
PHY-1001 : End pin swap;  0.021994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.552390s wall, 0.531250s user + 0.093750s system = 0.625000s CPU (113.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.229626s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 119816, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End Routed; 0.556634s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (283.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 119664, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.023660s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (264.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 119760, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 119760
PHY-1001 : End DR Iter 2; 0.018986s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.741766s wall, 3.453125s user + 0.343750s system = 3.796875s CPU (138.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.513909s wall, 4.203125s user + 0.437500s system = 4.640625s CPU (132.1%)

RUN-1004 : used memory is 472 MB, reserved memory is 422 MB, peak memory is 1053 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2088   out of  19600   10.65%
#reg                    110   out of  19600    0.56%
#le                    2121
  #lut only            2011   out of   2121   94.81%
  #reg only              33   out of   2121    1.56%
  #lut&reg               77   out of   2121    3.63%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     2   out of     16   12.50%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7083, tnet num: 2319, tinst num: 1106, tnode num: 7320, tedge num: 12543.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	clk_vga
	u2_Display/clk1s
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1108
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2321, pip num: 14140
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 931 valid insts, and 55455 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.243908s wall, 15.375000s user + 0.156250s system = 15.531250s CPU (478.8%)

RUN-1004 : used memory is 919 MB, reserved memory is 866 MB, peak memory is 1053 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.473774s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (101.8%)

RUN-1004 : used memory is 1039 MB, reserved memory is 990 MB, peak memory is 1053 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.634043s wall, 0.671875s user + 0.906250s system = 1.578125s CPU (20.7%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1021 MB, peak memory is 1069 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.723034s wall, 2.281250s user + 1.109375s system = 3.390625s CPU (34.9%)

RUN-1004 : used memory is 956 MB, reserved memory is 901 MB, peak memory is 1069 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(25)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 130 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2566/112 useful/useless nets, 1430/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 165 better
SYN-1014 : Optimize round 2
SYN-1032 : 2445/164 useful/useless nets, 1309/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 364 better
SYN-1014 : Optimize round 3
SYN-1032 : 1740/352 useful/useless nets, 945/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            826
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   27
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                  110
  #LATCH                  0
#MACRO_ADD               61
#MACRO_EQ                 5
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |716    |110    |67     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1772/7 useful/useless nets, 978/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 59 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 61 macro adder
SYN-1016 : Merged 30 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9882, tnet num: 3563, tinst num: 2759, tnode num: 11323, tedge num: 14929.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 884 instances into 748 LUTs, name keeping = 97%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2475
  #lut4                 735
  #lut5                  13
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1727

Utilization Statistics
#lut                   2475   out of  19600   12.63%
#reg                    110   out of  19600    0.56%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2475  |110   |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 110 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 874 adder to BLE ...
SYN-4008 : Packed 874 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.790438s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (110.0%)

RUN-1004 : used memory is 473 MB, reserved memory is 426 MB, peak memory is 1069 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1564 instances
RUN-1001 : 748 luts, 110 seqs, 437 mslices, 233 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2358 nets
RUN-1001 : 1560 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1562 instances, 748 luts, 110 seqs, 670 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7262, tnet num: 2356, tinst num: 1562, tnode num: 7604, tedge num: 12777.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214351s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (131.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609447
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1562.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(364): len = 367250, overlap = 0
PHY-3002 : Step(365): len = 256567, overlap = 0
PHY-3002 : Step(366): len = 174881, overlap = 0
PHY-3002 : Step(367): len = 138797, overlap = 0
PHY-3002 : Step(368): len = 102440, overlap = 1.5
PHY-3002 : Step(369): len = 87136.3, overlap = 3.4375
PHY-3002 : Step(370): len = 77451.2, overlap = 8.4375
PHY-3002 : Step(371): len = 61240, overlap = 10.375
PHY-3002 : Step(372): len = 58162.5, overlap = 11.75
PHY-3002 : Step(373): len = 54333.2, overlap = 28.2813
PHY-3002 : Step(374): len = 50840.2, overlap = 37.5
PHY-3002 : Step(375): len = 47110.1, overlap = 53.1563
PHY-3002 : Step(376): len = 44962.9, overlap = 61.1563
PHY-3002 : Step(377): len = 44703.1, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138744
PHY-3002 : Step(378): len = 41164.2, overlap = 55.625
PHY-3002 : Step(379): len = 39058.1, overlap = 52.125
PHY-3002 : Step(380): len = 39040.5, overlap = 52.9063
PHY-3002 : Step(381): len = 39059, overlap = 54.5938
PHY-3002 : Step(382): len = 37690.8, overlap = 52.25
PHY-3002 : Step(383): len = 37517.8, overlap = 43.9375
PHY-3002 : Step(384): len = 35816.4, overlap = 41.9688
PHY-3002 : Step(385): len = 35854.4, overlap = 43.7813
PHY-3002 : Step(386): len = 35658.9, overlap = 42.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277488
PHY-3002 : Step(387): len = 35577.9, overlap = 41.2188
PHY-3002 : Step(388): len = 34736.6, overlap = 42.0938
PHY-3002 : Step(389): len = 34736.6, overlap = 42.0938
PHY-3002 : Step(390): len = 34630.1, overlap = 42.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000554977
PHY-3002 : Step(391): len = 34548.9, overlap = 40.625
PHY-3002 : Step(392): len = 34514.6, overlap = 40.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005144s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028449s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (164.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19026e-06
PHY-3002 : Step(393): len = 33698.4, overlap = 94.9688
PHY-3002 : Step(394): len = 33698.4, overlap = 94.9688
PHY-3002 : Step(395): len = 32601.8, overlap = 88.9063
PHY-3002 : Step(396): len = 32716.1, overlap = 88.1563
PHY-3002 : Step(397): len = 32882.1, overlap = 85.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.38052e-06
PHY-3002 : Step(398): len = 31891.8, overlap = 91.4688
PHY-3002 : Step(399): len = 31891.8, overlap = 91.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76104e-06
PHY-3002 : Step(400): len = 33216, overlap = 87.2188
PHY-3002 : Step(401): len = 33216, overlap = 87.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.52208e-06
PHY-3002 : Step(402): len = 33141, overlap = 82.8438
PHY-3002 : Step(403): len = 33791.5, overlap = 82.7813
PHY-3002 : Step(404): len = 35201.7, overlap = 74.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.90442e-05
PHY-3002 : Step(405): len = 34798, overlap = 76.7188
PHY-3002 : Step(406): len = 34798, overlap = 76.7188
PHY-3002 : Step(407): len = 34571.7, overlap = 72.5938
PHY-3002 : Step(408): len = 35891, overlap = 60.4375
PHY-3002 : Step(409): len = 36320.7, overlap = 55.7188
PHY-3002 : Step(410): len = 35362.3, overlap = 47.375
PHY-3002 : Step(411): len = 35574.3, overlap = 45.5938
PHY-3002 : Step(412): len = 35457.6, overlap = 56.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027105s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66542e-06
PHY-3002 : Step(413): len = 36028.2, overlap = 136.438
PHY-3002 : Step(414): len = 36028.2, overlap = 136.438
PHY-3002 : Step(415): len = 35839.3, overlap = 129.469
PHY-3002 : Step(416): len = 36315.9, overlap = 129.313
PHY-3002 : Step(417): len = 36552.8, overlap = 129.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73308e-05
PHY-3002 : Step(418): len = 37160, overlap = 104
PHY-3002 : Step(419): len = 37160, overlap = 104
PHY-3002 : Step(420): len = 37431.6, overlap = 98.9063
PHY-3002 : Step(421): len = 37554.9, overlap = 98.4063
PHY-3002 : Step(422): len = 38605.9, overlap = 84.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.46617e-05
PHY-3002 : Step(423): len = 39769.9, overlap = 75.9688
PHY-3002 : Step(424): len = 40398.5, overlap = 75.8438
PHY-3002 : Step(425): len = 41266.2, overlap = 72.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.93233e-05
PHY-3002 : Step(426): len = 43241.8, overlap = 63.4688
PHY-3002 : Step(427): len = 44061.2, overlap = 59.75
PHY-3002 : Step(428): len = 45083, overlap = 59.625
PHY-3002 : Step(429): len = 45226.1, overlap = 56.5313
PHY-3002 : Step(430): len = 44780, overlap = 51.4375
PHY-3002 : Step(431): len = 43991.2, overlap = 51.5625
PHY-3002 : Step(432): len = 42540.2, overlap = 52.5938
PHY-3002 : Step(433): len = 42416.5, overlap = 53.125
PHY-3002 : Step(434): len = 42470.6, overlap = 49.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138647
PHY-3002 : Step(435): len = 43507.3, overlap = 47.125
PHY-3002 : Step(436): len = 43678.3, overlap = 47.125
PHY-3002 : Step(437): len = 43918, overlap = 46.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000277293
PHY-3002 : Step(438): len = 44967.1, overlap = 49.0313
PHY-3002 : Step(439): len = 45696.2, overlap = 47.875
PHY-3002 : Step(440): len = 45696.2, overlap = 47.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000554587
PHY-3002 : Step(441): len = 46543.5, overlap = 47.75
PHY-3002 : Step(442): len = 46936.5, overlap = 49
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00110917
PHY-3002 : Step(443): len = 47318.9, overlap = 46.9375
PHY-3002 : Step(444): len = 47318.9, overlap = 46.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 172.63 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72104, over cnt = 215(0%), over = 300, worst = 4
PHY-1002 : len = 73496, over cnt = 91(0%), over = 123, worst = 4
PHY-1002 : len = 74128, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 74288, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 74344, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.078383s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (259.1%)

PHY-1001 : End incremental global routing;  0.205066s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (160.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354665s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (123.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72104, over cnt = 215(0%), over = 300, worst = 4
PHY-1002 : len = 73496, over cnt = 91(0%), over = 123, worst = 4
PHY-1002 : len = 74128, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 74288, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 74344, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.083313s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (131.3%)

OPT-1001 : End congestion update;  0.217753s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (129.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026692s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (175.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.244633s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (134.1%)

OPT-1001 : End physical optimization;  0.603871s wall, 0.718750s user + 0.046875s system = 0.765625s CPU (126.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 748 LUT to BLE ...
SYN-4008 : Packed 748 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 682 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 782/1488 primitive instances ...
PHY-3001 : End packing;  0.092880s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (84.1%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1110 instances
RUN-1001 : 537 mslices, 537 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1108 instances, 1074 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 48488.2, Over = 61.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7087, tnet num: 2319, tinst num: 1108, tnode num: 7328, tedge num: 12549.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.270126s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (115.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.3833e-05
PHY-3002 : Step(445): len = 45657.3, overlap = 67
PHY-3002 : Step(446): len = 45486.1, overlap = 67
PHY-3002 : Step(447): len = 44416.9, overlap = 67.5
PHY-3002 : Step(448): len = 43977.2, overlap = 68
PHY-3002 : Step(449): len = 43528.6, overlap = 68
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41085e-05
PHY-3002 : Step(450): len = 45465.2, overlap = 64
PHY-3002 : Step(451): len = 45815.6, overlap = 64
PHY-3002 : Step(452): len = 46232.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128217
PHY-3002 : Step(453): len = 47645.1, overlap = 64.25
PHY-3002 : Step(454): len = 48083.5, overlap = 63.75
PHY-3002 : Step(455): len = 48280.6, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.156521s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (169.7%)

PHY-3001 : Trial Legalized: Len = 62945.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026353s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00116098
PHY-3002 : Step(456): len = 58570.5, overlap = 7
PHY-3002 : Step(457): len = 56513, overlap = 8.75
PHY-3002 : Step(458): len = 55025.5, overlap = 11.75
PHY-3002 : Step(459): len = 53487.4, overlap = 12.5
PHY-3002 : Step(460): len = 52240.4, overlap = 13.75
PHY-3002 : Step(461): len = 51722, overlap = 13.75
PHY-3002 : Step(462): len = 51195.1, overlap = 14.5
PHY-3002 : Step(463): len = 50924.3, overlap = 13.75
PHY-3002 : Step(464): len = 50695, overlap = 14.25
PHY-3002 : Step(465): len = 50500.7, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008622s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56253, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005125s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 56277, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86048, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 86144, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 86088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084194s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (129.9%)

PHY-1001 : End incremental global routing;  0.230897s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (121.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038010s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (164.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.397582s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (121.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86048, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 86144, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 86088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.085442s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (164.6%)

OPT-1001 : End congestion update;  0.218788s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (128.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026559s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.245546s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (127.3%)

OPT-1001 : End physical optimization;  0.647241s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (142.4%)

RUN-1003 : finish command "place" in  4.934625s wall, 8.343750s user + 1.796875s system = 10.140625s CPU (205.5%)

RUN-1004 : used memory is 487 MB, reserved memory is 440 MB, peak memory is 1069 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1110 instances
RUN-1001 : 537 mslices, 537 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86152, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 86064, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 86048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090741s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (120.5%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 52 to 16
PHY-1001 : End pin swap;  0.023435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.7%)

PHY-1001 : End global routing;  0.578552s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.198329s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (118.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 121376, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End Routed; 0.580997s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (290.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 121248, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.018701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 121304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 121304
PHY-1001 : End DR Iter 2; 0.016205s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (192.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.801784s wall, 3.546875s user + 0.343750s system = 3.890625s CPU (138.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.599827s wall, 4.281250s user + 0.406250s system = 4.687500s CPU (130.2%)

RUN-1004 : used memory is 606 MB, reserved memory is 563 MB, peak memory is 1069 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2088   out of  19600   10.65%
#reg                    110   out of  19600    0.56%
#le                    2122
  #lut only            2012   out of   2122   94.82%
  #reg only              34   out of   2122    1.60%
  #lut&reg               76   out of   2122    3.58%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     2   out of     16   12.50%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7087, tnet num: 2319, tinst num: 1108, tnode num: 7328, tedge num: 12549.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	clk_vga
	u2_Display/clk1s
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1110
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2321, pip num: 14116
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 915 valid insts, and 55387 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.429141s wall, 15.500000s user + 0.156250s system = 15.656250s CPU (456.6%)

RUN-1004 : used memory is 955 MB, reserved memory is 907 MB, peak memory is 1074 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.461328s wall, 1.500000s user + 0.187500s system = 1.687500s CPU (115.5%)

RUN-1004 : used memory is 1049 MB, reserved memory is 1005 MB, peak memory is 1074 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.677896s wall, 0.781250s user + 0.718750s system = 1.500000s CPU (19.5%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1036 MB, peak memory is 1078 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.776921s wall, 2.500000s user + 1.015625s system = 3.515625s CPU (36.0%)

RUN-1004 : used memory is 962 MB, reserved memory is 908 MB, peak memory is 1078 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(25)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 130 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2566/112 useful/useless nets, 1430/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 165 better
SYN-1014 : Optimize round 2
SYN-1032 : 2445/164 useful/useless nets, 1309/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 364 better
SYN-1014 : Optimize round 3
SYN-1032 : 1740/352 useful/useless nets, 945/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            826
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   27
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                  110
  #LATCH                  0
#MACRO_ADD               61
#MACRO_EQ                 5
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |716    |110    |67     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1772/7 useful/useless nets, 978/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 59 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 61 macro adder
SYN-1016 : Merged 30 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9882, tnet num: 3563, tinst num: 2759, tnode num: 11323, tedge num: 14929.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 743 (3.03), #lev = 22 (10.72)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 884 instances into 748 LUTs, name keeping = 97%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2475
  #lut4                 735
  #lut5                  13
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1727

Utilization Statistics
#lut                   2475   out of  19600   12.63%
#reg                    110   out of  19600    0.56%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2475  |110   |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 110 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 874 adder to BLE ...
SYN-4008 : Packed 874 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.895026s wall, 1.531250s user + 0.125000s system = 1.656250s CPU (87.4%)

RUN-1004 : used memory is 489 MB, reserved memory is 439 MB, peak memory is 1078 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1564 instances
RUN-1001 : 748 luts, 110 seqs, 437 mslices, 233 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2358 nets
RUN-1001 : 1560 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1562 instances, 748 luts, 110 seqs, 670 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7262, tnet num: 2356, tinst num: 1562, tnode num: 7604, tedge num: 12777.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.242273s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (116.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 609447
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1562.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(466): len = 367250, overlap = 0
PHY-3002 : Step(467): len = 256567, overlap = 0
PHY-3002 : Step(468): len = 174881, overlap = 0
PHY-3002 : Step(469): len = 138797, overlap = 0
PHY-3002 : Step(470): len = 102440, overlap = 1.5
PHY-3002 : Step(471): len = 87136.3, overlap = 3.4375
PHY-3002 : Step(472): len = 77451.2, overlap = 8.4375
PHY-3002 : Step(473): len = 61240, overlap = 10.375
PHY-3002 : Step(474): len = 58162.5, overlap = 11.75
PHY-3002 : Step(475): len = 54333.2, overlap = 28.2813
PHY-3002 : Step(476): len = 50840.2, overlap = 37.5
PHY-3002 : Step(477): len = 47110.1, overlap = 53.1563
PHY-3002 : Step(478): len = 44962.9, overlap = 61.1563
PHY-3002 : Step(479): len = 44703.1, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138744
PHY-3002 : Step(480): len = 41164.2, overlap = 55.625
PHY-3002 : Step(481): len = 39058.1, overlap = 52.125
PHY-3002 : Step(482): len = 39040.5, overlap = 52.9063
PHY-3002 : Step(483): len = 39059, overlap = 54.5938
PHY-3002 : Step(484): len = 37690.8, overlap = 52.25
PHY-3002 : Step(485): len = 37517.8, overlap = 43.9375
PHY-3002 : Step(486): len = 35816.4, overlap = 41.9688
PHY-3002 : Step(487): len = 35854.4, overlap = 43.7813
PHY-3002 : Step(488): len = 35658.9, overlap = 42.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277488
PHY-3002 : Step(489): len = 35577.9, overlap = 41.2188
PHY-3002 : Step(490): len = 34736.6, overlap = 42.0938
PHY-3002 : Step(491): len = 34736.6, overlap = 42.0938
PHY-3002 : Step(492): len = 34630.1, overlap = 42.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000554977
PHY-3002 : Step(493): len = 34548.9, overlap = 40.625
PHY-3002 : Step(494): len = 34514.6, overlap = 40.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028556s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (218.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19026e-06
PHY-3002 : Step(495): len = 33698.4, overlap = 94.9688
PHY-3002 : Step(496): len = 33698.4, overlap = 94.9688
PHY-3002 : Step(497): len = 32601.8, overlap = 88.9063
PHY-3002 : Step(498): len = 32716.1, overlap = 88.1563
PHY-3002 : Step(499): len = 32882.1, overlap = 85.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.38052e-06
PHY-3002 : Step(500): len = 31891.8, overlap = 91.4688
PHY-3002 : Step(501): len = 31891.8, overlap = 91.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76104e-06
PHY-3002 : Step(502): len = 33216, overlap = 87.2188
PHY-3002 : Step(503): len = 33216, overlap = 87.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.52208e-06
PHY-3002 : Step(504): len = 33141, overlap = 82.8438
PHY-3002 : Step(505): len = 33791.5, overlap = 82.7813
PHY-3002 : Step(506): len = 35201.7, overlap = 74.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.90442e-05
PHY-3002 : Step(507): len = 34798, overlap = 76.7188
PHY-3002 : Step(508): len = 34798, overlap = 76.7188
PHY-3002 : Step(509): len = 34571.7, overlap = 72.5938
PHY-3002 : Step(510): len = 35891, overlap = 60.4375
PHY-3002 : Step(511): len = 36320.7, overlap = 55.7188
PHY-3002 : Step(512): len = 35362.3, overlap = 47.375
PHY-3002 : Step(513): len = 35574.3, overlap = 45.5938
PHY-3002 : Step(514): len = 35457.6, overlap = 56.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027384s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (171.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66542e-06
PHY-3002 : Step(515): len = 36028.2, overlap = 136.438
PHY-3002 : Step(516): len = 36028.2, overlap = 136.438
PHY-3002 : Step(517): len = 35839.3, overlap = 129.469
PHY-3002 : Step(518): len = 36315.9, overlap = 129.313
PHY-3002 : Step(519): len = 36552.8, overlap = 129.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73308e-05
PHY-3002 : Step(520): len = 37160, overlap = 104
PHY-3002 : Step(521): len = 37160, overlap = 104
PHY-3002 : Step(522): len = 37431.6, overlap = 98.9063
PHY-3002 : Step(523): len = 37554.9, overlap = 98.4063
PHY-3002 : Step(524): len = 38605.9, overlap = 84.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.46617e-05
PHY-3002 : Step(525): len = 39769.9, overlap = 75.9688
PHY-3002 : Step(526): len = 40398.5, overlap = 75.8438
PHY-3002 : Step(527): len = 41266.2, overlap = 72.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.93233e-05
PHY-3002 : Step(528): len = 43241.8, overlap = 63.4688
PHY-3002 : Step(529): len = 44061.2, overlap = 59.75
PHY-3002 : Step(530): len = 45083, overlap = 59.625
PHY-3002 : Step(531): len = 45226.1, overlap = 56.5313
PHY-3002 : Step(532): len = 44780, overlap = 51.4375
PHY-3002 : Step(533): len = 43991.2, overlap = 51.5625
PHY-3002 : Step(534): len = 42540.2, overlap = 52.5938
PHY-3002 : Step(535): len = 42416.5, overlap = 53.125
PHY-3002 : Step(536): len = 42470.6, overlap = 49.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138647
PHY-3002 : Step(537): len = 43507.3, overlap = 47.125
PHY-3002 : Step(538): len = 43678.3, overlap = 47.125
PHY-3002 : Step(539): len = 43918, overlap = 46.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000277293
PHY-3002 : Step(540): len = 44967.1, overlap = 49.0313
PHY-3002 : Step(541): len = 45696.2, overlap = 47.875
PHY-3002 : Step(542): len = 45696.2, overlap = 47.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000554587
PHY-3002 : Step(543): len = 46543.5, overlap = 47.75
PHY-3002 : Step(544): len = 46936.5, overlap = 49
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00110917
PHY-3002 : Step(545): len = 47318.9, overlap = 46.9375
PHY-3002 : Step(546): len = 47318.9, overlap = 46.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 172.63 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72104, over cnt = 215(0%), over = 300, worst = 4
PHY-1002 : len = 73496, over cnt = 91(0%), over = 123, worst = 4
PHY-1002 : len = 74128, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 74288, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 74344, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.082982s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (188.3%)

PHY-1001 : End incremental global routing;  0.203382s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (130.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036339s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354873s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (114.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72104, over cnt = 215(0%), over = 300, worst = 4
PHY-1002 : len = 73496, over cnt = 91(0%), over = 123, worst = 4
PHY-1002 : len = 74128, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 74288, over cnt = 8(0%), over = 12, worst = 2
PHY-1002 : len = 74344, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.083820s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (186.4%)

OPT-1001 : End congestion update;  0.227802s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (137.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2356 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026735s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.9%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.254727s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (134.9%)

OPT-1001 : End physical optimization;  0.613966s wall, 0.703125s user + 0.109375s system = 0.812500s CPU (132.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 748 LUT to BLE ...
SYN-4008 : Packed 748 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4005 : Packed 39 SEQ with LUT/SLICE
SYN-4006 : 682 single LUT's are left
SYN-4006 : 34 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 782/1488 primitive instances ...
PHY-3001 : End packing;  0.082396s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (113.8%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1110 instances
RUN-1001 : 537 mslices, 537 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1108 instances, 1074 slices, 61 macros(670 instances: 437 mslices 233 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 48488.2, Over = 61.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7087, tnet num: 2319, tinst num: 1108, tnode num: 7328, tedge num: 12549.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.269169s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.3833e-05
PHY-3002 : Step(547): len = 45657.3, overlap = 67
PHY-3002 : Step(548): len = 45486.1, overlap = 67
PHY-3002 : Step(549): len = 44416.9, overlap = 67.5
PHY-3002 : Step(550): len = 43977.2, overlap = 68
PHY-3002 : Step(551): len = 43528.6, overlap = 68
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41085e-05
PHY-3002 : Step(552): len = 45465.2, overlap = 64
PHY-3002 : Step(553): len = 45815.6, overlap = 64
PHY-3002 : Step(554): len = 46232.1, overlap = 63.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128217
PHY-3002 : Step(555): len = 47645.1, overlap = 64.25
PHY-3002 : Step(556): len = 48083.5, overlap = 63.75
PHY-3002 : Step(557): len = 48280.6, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.159345s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (147.1%)

PHY-3001 : Trial Legalized: Len = 62945.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027293s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00116098
PHY-3002 : Step(558): len = 58570.5, overlap = 7
PHY-3002 : Step(559): len = 56513, overlap = 8.75
PHY-3002 : Step(560): len = 55025.5, overlap = 11.75
PHY-3002 : Step(561): len = 53487.4, overlap = 12.5
PHY-3002 : Step(562): len = 52240.4, overlap = 13.75
PHY-3002 : Step(563): len = 51722, overlap = 13.75
PHY-3002 : Step(564): len = 51195.1, overlap = 14.5
PHY-3002 : Step(565): len = 50924.3, overlap = 13.75
PHY-3002 : Step(566): len = 50695, overlap = 14.25
PHY-3002 : Step(567): len = 50500.7, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008869s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 56253, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 56277, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86048, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 86144, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 86088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088360s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (159.1%)

PHY-1001 : End incremental global routing;  0.231658s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (128.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378140s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (119.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86048, over cnt = 28(0%), over = 36, worst = 2
PHY-1002 : len = 86144, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 86088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.085133s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (165.2%)

OPT-1001 : End congestion update;  0.221311s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (120.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026505s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.9%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.248013s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (119.7%)

OPT-1001 : End physical optimization;  0.630663s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (118.9%)

RUN-1003 : finish command "place" in  4.969984s wall, 7.984375s user + 1.687500s system = 9.671875s CPU (194.6%)

RUN-1004 : used memory is 498 MB, reserved memory is 448 MB, peak memory is 1078 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1110 instances
RUN-1001 : 537 mslices, 537 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2321 nets
RUN-1001 : 1523 nets have 2 pins
RUN-1001 : 731 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 84992, over cnt = 134(0%), over = 170, worst = 2
PHY-1002 : len = 85856, over cnt = 57(0%), over = 71, worst = 2
PHY-1002 : len = 86152, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 86064, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 86048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089532s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (192.0%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 52 to 16
PHY-1001 : End pin swap;  0.017662s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-1001 : End global routing;  0.565739s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (110.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.202596s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 7096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 121376, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End Routed; 0.598906s wall, 1.343750s user + 0.218750s system = 1.562500s CPU (260.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 121248, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.020965s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 121304, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 121304
PHY-1001 : End DR Iter 2; 0.019470s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.748809s wall, 3.343750s user + 0.515625s system = 3.859375s CPU (140.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.535521s wall, 4.156250s user + 0.562500s system = 4.718750s CPU (133.5%)

RUN-1004 : used memory is 611 MB, reserved memory is 566 MB, peak memory is 1078 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2088   out of  19600   10.65%
#reg                    110   out of  19600    0.56%
#le                    2122
  #lut only            2012   out of   2122   94.82%
  #reg only              34   out of   2122    1.60%
  #lut&reg               76   out of   2122    3.58%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     2   out of     16   12.50%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7087, tnet num: 2319, tinst num: 1108, tnode num: 7328, tedge num: 12549.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2319 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	clk_vga
	u2_Display/clk1s
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1110
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2321, pip num: 14116
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 915 valid insts, and 55387 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.203441s wall, 14.406250s user + 0.125000s system = 14.531250s CPU (453.6%)

RUN-1004 : used memory is 963 MB, reserved memory is 913 MB, peak memory is 1081 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.469068s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (105.3%)

RUN-1004 : used memory is 1057 MB, reserved memory is 1012 MB, peak memory is 1081 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.318855s wall, 1.375000s user + 1.187500s system = 2.562500s CPU (30.8%)

RUN-1004 : used memory is 1087 MB, reserved memory is 1042 MB, peak memory is 1087 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.418605s wall, 3.109375s user + 1.375000s system = 4.484375s CPU (43.0%)

RUN-1004 : used memory is 1002 MB, reserved memory is 954 MB, peak memory is 1087 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'i' in source/rtl/Display.v(157)
HDL-8007 ERROR: syntax error near 'else' in source/rtl/Display.v(163)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in source/rtl/Display.v(163)
HDL-8007 ERROR: syntax error near 'end' in source/rtl/Display.v(169)
HDL-8007 ERROR: Verilog 2000 keyword end used in incorrect context in source/rtl/Display.v(169)
HDL-8007 ERROR: module 'Display' ignored due to previous errors in source/rtl/Display.v(184)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 23 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 108/55 useful/useless nets, 84/32 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 101 better
SYN-1014 : Optimize round 2
SYN-1032 : 94/13 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             31
  #and                    3
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   24
  #LATCH                  0
#MACRO_ADD                9
#MACRO_EQ                 2
#MACRO_MUX               24

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |7      |24     |12     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 775, tnet num: 277, tinst num: 249, tnode num: 1078, tedge num: 1173.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 35 LUTs, name keeping = 88%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             159
  #lut4                  31
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           124

Utilization Statistics
#lut                    159   out of  19600    0.81%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |159   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 151 instances
RUN-1001 : 35 luts, 24 seqs, 49 mslices, 8 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 143 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 35 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 534, tnet num: 172, tinst num: 149, tnode num: 618, tedge num: 771.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077778s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 38683
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 149.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(568): len = 24408.7, overlap = 0
PHY-3002 : Step(569): len = 21598.1, overlap = 0
PHY-3002 : Step(570): len = 11447.2, overlap = 0
PHY-3002 : Step(571): len = 9665.3, overlap = 0
PHY-3002 : Step(572): len = 6166.8, overlap = 0
PHY-3002 : Step(573): len = 5405.9, overlap = 0
PHY-3002 : Step(574): len = 3952.9, overlap = 1
PHY-3002 : Step(575): len = 2972.8, overlap = 0.75
PHY-3002 : Step(576): len = 2902.2, overlap = 0
PHY-3002 : Step(577): len = 2948.1, overlap = 0
PHY-3002 : Step(578): len = 2969.7, overlap = 0
PHY-3002 : Step(579): len = 2814.9, overlap = 0
PHY-3002 : Step(580): len = 2840.8, overlap = 0
PHY-3002 : Step(581): len = 2671.7, overlap = 0
PHY-3002 : Step(582): len = 2546.2, overlap = 0
PHY-3002 : Step(583): len = 2560, overlap = 0
PHY-3002 : Step(584): len = 2548.9, overlap = 0
PHY-3002 : Step(585): len = 2593.1, overlap = 0
PHY-3002 : Step(586): len = 2482.7, overlap = 0
PHY-3002 : Step(587): len = 2477.8, overlap = 0
PHY-3002 : Step(588): len = 2569.4, overlap = 0
PHY-3002 : Step(589): len = 2569.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(590): len = 2328, overlap = 2.4375
PHY-3002 : Step(591): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(592): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(593): len = 2221.9, overlap = 3.0625
PHY-3002 : Step(594): len = 2248.7, overlap = 3.0625
PHY-3002 : Step(595): len = 2248.7, overlap = 3.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001510s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (2069.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000106116
PHY-3002 : Step(596): len = 2725, overlap = 5.34375
PHY-3002 : Step(597): len = 2754.2, overlap = 6.40625
PHY-3002 : Step(598): len = 2783.6, overlap = 6.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000212232
PHY-3002 : Step(599): len = 2705.2, overlap = 5.4375
PHY-3002 : Step(600): len = 2715.1, overlap = 7.59375
PHY-3002 : Step(601): len = 2735.8, overlap = 7.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000424464
PHY-3002 : Step(602): len = 2724.8, overlap = 7.59375
PHY-3002 : Step(603): len = 2721.2, overlap = 7.59375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 12.53 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021354s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (439.0%)

PHY-1001 : End incremental global routing;  0.100747s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (170.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.109996s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (156.3%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023423s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (200.1%)

OPT-1001 : End congestion update;  0.119563s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (143.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.121357s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (141.6%)

OPT-1001 : End physical optimization;  0.235172s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (146.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 35/127 primitive instances ...
PHY-3001 : End packing;  0.005868s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (532.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 112 instances, 79 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2655.2, Over = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082572s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (113.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000807227
PHY-3002 : Step(604): len = 2667.1, overlap = 5.75
PHY-3002 : Step(605): len = 2674.2, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161445
PHY-3002 : Step(606): len = 2679.5, overlap = 5.75
PHY-3002 : Step(607): len = 2679.5, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00322891
PHY-3002 : Step(608): len = 2687.8, overlap = 6
PHY-3002 : Step(609): len = 2687.8, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018742s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (166.7%)

PHY-3001 : Trial Legalized: Len = 3898.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001565s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(610): len = 3369.9, overlap = 1.75
PHY-3002 : Step(611): len = 3337.4, overlap = 2.25
PHY-3002 : Step(612): len = 3320.3, overlap = 2.75
PHY-3002 : Step(613): len = 3310.8, overlap = 3.25
PHY-3002 : Step(614): len = 3258.5, overlap = 3.25
PHY-3002 : Step(615): len = 3219.3, overlap = 3.25
PHY-3002 : Step(616): len = 3219.3, overlap = 3.25
PHY-3002 : Step(617): len = 3228.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006029s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (518.4%)

PHY-3001 : Legalized: Len = 3554.2, Over = 0
PHY-3001 : End spreading;  0.002464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3554.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017211s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (544.7%)

PHY-1001 : End incremental global routing;  0.107231s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (145.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002256s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.115565s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (135.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016919s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (184.7%)

OPT-1001 : End congestion update;  0.105956s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (118.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001831s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1707.0%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.107937s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (144.8%)

OPT-1001 : End physical optimization;  0.227003s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (151.4%)

RUN-1003 : finish command "place" in  1.788200s wall, 2.953125s user + 0.843750s system = 3.796875s CPU (212.3%)

RUN-1004 : used memory is 423 MB, reserved memory is 412 MB, peak memory is 1087 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018593s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (168.1%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 5 to 3
PHY-1001 : End pin swap;  0.001220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.177852s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (105.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055323s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 46% nets.
PHY-1002 : len = 9528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 9528
PHY-1001 : End Routed; 0.112551s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (166.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.388366s wall, 1.250000s user + 0.250000s system = 1.500000s CPU (108.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.673581s wall, 1.531250s user + 0.265625s system = 1.796875s CPU (107.4%)

RUN-1004 : used memory is 513 MB, reserved memory is 518 MB, peak memory is 1087 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    149   out of  19600    0.76%
#reg                     24   out of  19600    0.12%
#le                     149
  #lut only             125   out of    149   83.89%
  #reg only               0   out of    149    0.00%
  #lut&reg               24   out of    149   16.11%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 114
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 150, pip num: 921
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 227 valid insts, and 3500 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.485894s wall, 1.359375s user + 0.156250s system = 1.515625s CPU (102.0%)

RUN-1004 : used memory is 903 MB, reserved memory is 908 MB, peak memory is 1087 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.397514s wall, 0.328125s user + 0.625000s system = 0.953125s CPU (11.4%)

RUN-1004 : used memory is 929 MB, reserved memory is 935 MB, peak memory is 1087 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.524875s wall, 1.843750s user + 0.859375s system = 2.703125s CPU (25.7%)

RUN-1004 : used memory is 870 MB, reserved memory is 876 MB, peak memory is 1087 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 195 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2496/90 useful/useless nets, 1417/2 useful/useless insts
SYN-1020 : Optimized 23 distributor mux.
SYN-1016 : Merged 52 instances.
SYN-1015 : Optimize round 1, 197 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2386/111 useful/useless nets, 1307/23 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 388 better
SYN-1014 : Optimize round 3
SYN-1032 : 1681/352 useful/useless nets, 943/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            795
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               59
#MACRO_EQ                 4
#MACRO_MUX               81

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |717    |78     |64     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1713/7 useful/useless nets, 976/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 28 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 59 macro adder
SYN-1016 : Merged 27 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9532, tnet num: 3432, tinst num: 2690, tnode num: 10537, tedge num: 14129.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 765 (2.97), #lev = 22 (10.32)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 764 (2.98), #lev = 22 (10.32)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 879 instances into 768 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2466
  #lut4                 751
  #lut5                  17
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1698

Utilization Statistics
#lut                   2466   out of  19600   12.58%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2466  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 27 carry chain into lslice
SYN-4007 : Packing 908 adder to BLE ...
SYN-4008 : Packed 908 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.623263s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (117.4%)

RUN-1004 : used memory is 578 MB, reserved memory is 580 MB, peak memory is 1087 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1552 instances
RUN-1001 : 768 luts, 78 seqs, 454 mslices, 217 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2289 nets
RUN-1001 : 1545 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1550 instances, 768 luts, 78 seqs, 671 slices, 59 macros(671 instances: 454 mslices 217 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7091, tnet num: 2287, tinst num: 1550, tnode num: 7337, tedge num: 12385.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.213752s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (109.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 705144
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1550.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(618): len = 406266, overlap = 0
PHY-3002 : Step(619): len = 276676, overlap = 0
PHY-3002 : Step(620): len = 179146, overlap = 0
PHY-3002 : Step(621): len = 136814, overlap = 0.5625
PHY-3002 : Step(622): len = 110923, overlap = 5.90625
PHY-3002 : Step(623): len = 85518.4, overlap = 10.2188
PHY-3002 : Step(624): len = 78080.5, overlap = 20.8438
PHY-3002 : Step(625): len = 67813.9, overlap = 18.25
PHY-3002 : Step(626): len = 54876, overlap = 35.5938
PHY-3002 : Step(627): len = 46359, overlap = 51.0938
PHY-3002 : Step(628): len = 46723.4, overlap = 67.9375
PHY-3002 : Step(629): len = 39432.7, overlap = 69.125
PHY-3002 : Step(630): len = 38292, overlap = 70.0625
PHY-3002 : Step(631): len = 36439.6, overlap = 79.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.44016e-05
PHY-3002 : Step(632): len = 37865.2, overlap = 61
PHY-3002 : Step(633): len = 38918.9, overlap = 60.625
PHY-3002 : Step(634): len = 36218.1, overlap = 50.0313
PHY-3002 : Step(635): len = 34164.4, overlap = 45.0313
PHY-3002 : Step(636): len = 34286.6, overlap = 44
PHY-3002 : Step(637): len = 33661.9, overlap = 42.2813
PHY-3002 : Step(638): len = 33661.9, overlap = 42.2813
PHY-3002 : Step(639): len = 33022.5, overlap = 46.9688
PHY-3002 : Step(640): len = 33079.1, overlap = 47.1563
PHY-3002 : Step(641): len = 33074.4, overlap = 46.0625
PHY-3002 : Step(642): len = 33223.2, overlap = 45.4688
PHY-3002 : Step(643): len = 32130.2, overlap = 44.625
PHY-3002 : Step(644): len = 32220.1, overlap = 44.5625
PHY-3002 : Step(645): len = 30708.7, overlap = 42.5625
PHY-3002 : Step(646): len = 30734.6, overlap = 43.9375
PHY-3002 : Step(647): len = 29054.4, overlap = 35.25
PHY-3002 : Step(648): len = 29083.8, overlap = 35.25
PHY-3002 : Step(649): len = 29134.6, overlap = 42.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.88033e-05
PHY-3002 : Step(650): len = 29059.5, overlap = 38.5313
PHY-3002 : Step(651): len = 29059.5, overlap = 38.5313
PHY-3002 : Step(652): len = 28843, overlap = 36.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.76066e-05
PHY-3002 : Step(653): len = 29693.7, overlap = 40.0938
PHY-3002 : Step(654): len = 29926.2, overlap = 37.7188
PHY-3002 : Step(655): len = 30290.1, overlap = 36.2813
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.64707e-07
PHY-3002 : Step(656): len = 29035.2, overlap = 98.125
PHY-3002 : Step(657): len = 28995, overlap = 98.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.72941e-06
PHY-3002 : Step(658): len = 28959.3, overlap = 98.5313
PHY-3002 : Step(659): len = 28959.3, overlap = 98.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45883e-06
PHY-3002 : Step(660): len = 28716.9, overlap = 98.8438
PHY-3002 : Step(661): len = 28716.9, overlap = 98.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.91766e-06
PHY-3002 : Step(662): len = 30365.5, overlap = 100.219
PHY-3002 : Step(663): len = 30365.5, overlap = 100.219
PHY-3002 : Step(664): len = 29697.4, overlap = 101.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.19317e-05
PHY-3002 : Step(665): len = 32505.4, overlap = 94.2188
PHY-3002 : Step(666): len = 32893.2, overlap = 94.5938
PHY-3002 : Step(667): len = 33074.6, overlap = 67.4688
PHY-3002 : Step(668): len = 33459.8, overlap = 65.5625
PHY-3002 : Step(669): len = 34006.7, overlap = 51.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.38634e-05
PHY-3002 : Step(670): len = 33596, overlap = 52.2188
PHY-3002 : Step(671): len = 33596, overlap = 52.2188
PHY-3002 : Step(672): len = 33283.1, overlap = 51.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.77268e-05
PHY-3002 : Step(673): len = 34407, overlap = 50.5625
PHY-3002 : Step(674): len = 34407, overlap = 50.5625
PHY-3002 : Step(675): len = 34042.8, overlap = 50.4375
PHY-3002 : Step(676): len = 34042.8, overlap = 50.4375
PHY-3002 : Step(677): len = 34352.2, overlap = 51.5313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.61525e-05
PHY-3002 : Step(678): len = 35621, overlap = 49.9063
PHY-3002 : Step(679): len = 35621, overlap = 49.9063
PHY-3002 : Step(680): len = 35186.4, overlap = 49.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000172305
PHY-3002 : Step(681): len = 36462.9, overlap = 49.1875
PHY-3002 : Step(682): len = 36578.5, overlap = 49.1875
PHY-3002 : Step(683): len = 36365.3, overlap = 45.9063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026642s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (175.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08692e-05
PHY-3002 : Step(684): len = 37948.8, overlap = 72.25
PHY-3002 : Step(685): len = 37948.8, overlap = 72.25
PHY-3002 : Step(686): len = 37232.9, overlap = 67.7188
PHY-3002 : Step(687): len = 37232.9, overlap = 67.7188
PHY-3002 : Step(688): len = 37264.4, overlap = 68.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.17383e-05
PHY-3002 : Step(689): len = 38690.8, overlap = 62.0313
PHY-3002 : Step(690): len = 38889, overlap = 61.75
PHY-3002 : Step(691): len = 39524.1, overlap = 57.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.34766e-05
PHY-3002 : Step(692): len = 40863.7, overlap = 57.25
PHY-3002 : Step(693): len = 41455.9, overlap = 55.6563
PHY-3002 : Step(694): len = 42168.1, overlap = 57.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 169.19 peak overflow 3.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64792, over cnt = 282(0%), over = 403, worst = 3
PHY-1002 : len = 66624, over cnt = 141(0%), over = 206, worst = 3
PHY-1002 : len = 67888, over cnt = 53(0%), over = 74, worst = 3
PHY-1002 : len = 68272, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 68472, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.077938s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (120.3%)

PHY-1001 : End incremental global routing;  0.206323s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (113.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036440s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348077s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (107.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64792, over cnt = 282(0%), over = 403, worst = 3
PHY-1002 : len = 66624, over cnt = 141(0%), over = 206, worst = 3
PHY-1002 : len = 67888, over cnt = 53(0%), over = 74, worst = 3
PHY-1002 : len = 68272, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 68472, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.079082s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (138.3%)

OPT-1001 : End congestion update;  0.213196s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025958s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (180.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.239564s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (117.4%)

OPT-1001 : End physical optimization;  0.592398s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (110.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 768 LUT to BLE ...
SYN-4008 : Packed 768 LUT and 68 SEQ to BLE.
SYN-4003 : Packing 10 remaining SEQ's ...
SYN-4005 : Packed 10 SEQ with LUT/SLICE
SYN-4006 : 692 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 768/1474 primitive instances ...
PHY-3001 : End packing;  0.083795s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.9%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1099 instances
RUN-1001 : 532 mslices, 532 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2221 nets
RUN-1001 : 1477 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1097 instances, 1064 slices, 59 macros(671 instances: 454 mslices 217 lslices)
PHY-3001 : Cell area utilization is 13%
PHY-3001 : After packing: Len = 42719.4, Over = 69
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6880, tnet num: 2219, tinst num: 1097, tnode num: 7051, tedge num: 12134.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.272313s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.73842e-05
PHY-3002 : Step(695): len = 39408.6, overlap = 72.5
PHY-3002 : Step(696): len = 39271.7, overlap = 72.75
PHY-3002 : Step(697): len = 38353, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.47684e-05
PHY-3002 : Step(698): len = 40721.4, overlap = 66.75
PHY-3002 : Step(699): len = 41187.5, overlap = 65.5
PHY-3002 : Step(700): len = 41187.5, overlap = 65.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.95369e-05
PHY-3002 : Step(701): len = 43877.4, overlap = 65.5
PHY-3002 : Step(702): len = 44355.9, overlap = 64.25
PHY-3002 : Step(703): len = 44756.9, overlap = 62.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119732s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (182.7%)

PHY-3001 : Trial Legalized: Len = 57050.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025673s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000273616
PHY-3002 : Step(704): len = 49733.9, overlap = 17
PHY-3002 : Step(705): len = 47802.3, overlap = 24.25
PHY-3002 : Step(706): len = 47555.2, overlap = 22
PHY-3002 : Step(707): len = 47542.8, overlap = 22.75
PHY-3002 : Step(708): len = 47557.6, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000547233
PHY-3002 : Step(709): len = 48426.4, overlap = 21.25
PHY-3002 : Step(710): len = 48734.6, overlap = 21.25
PHY-3002 : Step(711): len = 48825, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00109447
PHY-3002 : Step(712): len = 49735.9, overlap = 20
PHY-3002 : Step(713): len = 49973.1, overlap = 20.25
PHY-3002 : Step(714): len = 50201.8, overlap = 20
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 54190.4, Over = 0
PHY-3001 : End spreading;  0.004512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54190.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80184, over cnt = 98(0%), over = 119, worst = 3
PHY-1002 : len = 80824, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 80840, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 80928, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 80888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.088904s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (175.8%)

PHY-1001 : End incremental global routing;  0.230672s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (115.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036458s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373986s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (108.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80184, over cnt = 98(0%), over = 119, worst = 3
PHY-1002 : len = 80824, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 80840, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 80928, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 80888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.088179s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (88.6%)

OPT-1001 : End congestion update;  0.223192s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (91.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025723s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.5%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.249100s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (94.1%)

OPT-1001 : End physical optimization;  0.627775s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (102.0%)

RUN-1003 : finish command "place" in  4.610281s wall, 6.421875s user + 1.890625s system = 8.312500s CPU (180.3%)

RUN-1004 : used memory is 578 MB, reserved memory is 580 MB, peak memory is 1087 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1099 instances
RUN-1001 : 532 mslices, 532 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2221 nets
RUN-1001 : 1477 nets have 2 pins
RUN-1001 : 655 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80184, over cnt = 98(0%), over = 119, worst = 3
PHY-1002 : len = 80824, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 80800, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 80904, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 80848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.096124s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (146.3%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 65 to 29
PHY-1001 : End pin swap;  0.021276s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.568202s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (110.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057246s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 111856, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 0.611767s wall, 1.406250s user + 0.250000s system = 1.656250s CPU (270.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 111696, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.018814s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (249.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 111712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 111712
PHY-1001 : End DR Iter 2; 0.013810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.591550s wall, 3.203125s user + 0.609375s system = 3.812500s CPU (147.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.387015s wall, 4.015625s user + 0.640625s system = 4.656250s CPU (137.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 590 MB, peak memory is 1087 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2110   out of  19600   10.77%
#reg                     78   out of  19600    0.40%
#le                    2110
  #lut only            2032   out of   2110   96.30%
  #reg only               0   out of   2110    0.00%
  #lut&reg               78   out of   2110    3.70%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6880, tnet num: 2219, tinst num: 1097, tnode num: 7051, tedge num: 12134.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1099
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2221, pip num: 13457
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 826 valid insts, and 54398 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.222851s wall, 13.531250s user + 0.125000s system = 13.656250s CPU (423.7%)

RUN-1004 : used memory is 927 MB, reserved memory is 925 MB, peak memory is 1087 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  2.172531s wall, 1.859375s user + 0.468750s system = 2.328125s CPU (107.2%)

RUN-1004 : used memory is 1019 MB, reserved memory is 1016 MB, peak memory is 1087 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.674601s wall, 0.843750s user + 0.843750s system = 1.687500s CPU (22.0%)

RUN-1004 : used memory is 1048 MB, reserved memory is 1047 MB, peak memory is 1087 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.473666s wall, 2.843750s user + 1.437500s system = 4.281250s CPU (40.9%)

RUN-1004 : used memory is 972 MB, reserved memory is 969 MB, peak memory is 1087 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 234 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2451/63 useful/useless nets, 1375/2 useful/useless insts
SYN-1020 : Optimized 10 distributor mux.
SYN-1016 : Merged 23 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2373/95 useful/useless nets, 1297/10 useful/useless insts
SYN-1019 : Optimized 256 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 274 better
SYN-1014 : Optimize round 3
SYN-1032 : 1860/256 useful/useless nets, 1032/5 useful/useless insts
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            878
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   29
  #bufif1                 0
  #MX21                 776
  #FADD                   0
  #DFF                   65
  #LATCH                  0
#MACRO_ADD               65
#MACRO_EQ                 4
#MACRO_MUX               81

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |813    |65     |70     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1892/7 useful/useless nets, 1065/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 33 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 65 macro adder
SYN-1016 : Merged 30 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10486, tnet num: 3798, tinst num: 2966, tnode num: 11322, tedge num: 15407.
TMR-2508 : Levelizing timing graph completed, there are 1757 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3798 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 858 (2.97), #lev = 25 (11.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 857 (2.97), #lev = 25 (11.75)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 970 instances into 861 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2757
  #lut4                 849
  #lut5                  12
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1896

Utilization Statistics
#lut                   2757   out of  19600   14.07%
#reg                     65   out of  19600    0.33%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2757  |65    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 65 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 1010 adder to BLE ...
SYN-4008 : Packed 1010 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.764903s wall, 1.750000s user + 0.109375s system = 1.859375s CPU (105.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 651 MB, peak memory is 1087 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (65 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1710 instances
RUN-1001 : 861 luts, 65 seqs, 505 mslices, 244 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2537 nets
RUN-1001 : 1690 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1708 instances, 861 luts, 65 seqs, 749 slices, 65 macros(749 instances: 505 mslices 244 lslices)
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7834, tnet num: 2535, tinst num: 1708, tnode num: 8041, tedge num: 13721.
TMR-2508 : Levelizing timing graph completed, there are 903 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.252803s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 699782
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1708.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(715): len = 390818, overlap = 0
PHY-3002 : Step(716): len = 275134, overlap = 0
PHY-3002 : Step(717): len = 219150, overlap = 1.25
PHY-3002 : Step(718): len = 160804, overlap = 2.5625
PHY-3002 : Step(719): len = 138764, overlap = 2.125
PHY-3002 : Step(720): len = 102035, overlap = 3.03125
PHY-3002 : Step(721): len = 82135.3, overlap = 11.1875
PHY-3002 : Step(722): len = 72940.4, overlap = 19.5938
PHY-3002 : Step(723): len = 60532.3, overlap = 19.3438
PHY-3002 : Step(724): len = 55568, overlap = 25.4063
PHY-3002 : Step(725): len = 54130.5, overlap = 40.7188
PHY-3002 : Step(726): len = 49134, overlap = 48.6563
PHY-3002 : Step(727): len = 43905.1, overlap = 58.1875
PHY-3002 : Step(728): len = 40095.4, overlap = 64.5313
PHY-3002 : Step(729): len = 40421.6, overlap = 66.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98524e-05
PHY-3002 : Step(730): len = 39798, overlap = 43.125
PHY-3002 : Step(731): len = 42201.1, overlap = 34.0938
PHY-3002 : Step(732): len = 38575.7, overlap = 23.4375
PHY-3002 : Step(733): len = 37622.6, overlap = 21.5
PHY-3002 : Step(734): len = 37591, overlap = 22.1563
PHY-3002 : Step(735): len = 36316, overlap = 20.6875
PHY-3002 : Step(736): len = 35403.6, overlap = 22.3125
PHY-3002 : Step(737): len = 35515.7, overlap = 22.3125
PHY-3002 : Step(738): len = 34304.2, overlap = 27.6875
PHY-3002 : Step(739): len = 33972.2, overlap = 32.5313
PHY-3002 : Step(740): len = 32952.4, overlap = 37.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97049e-05
PHY-3002 : Step(741): len = 32546.4, overlap = 34.9063
PHY-3002 : Step(742): len = 32785, overlap = 34.7188
PHY-3002 : Step(743): len = 32320.6, overlap = 35.0625
PHY-3002 : Step(744): len = 32054.4, overlap = 35.4375
PHY-3002 : Step(745): len = 32054.4, overlap = 35.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.94097e-05
PHY-3002 : Step(746): len = 31949.7, overlap = 34.875
PHY-3002 : Step(747): len = 31949.7, overlap = 34.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029312s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.85431e-07
PHY-3002 : Step(748): len = 31358.4, overlap = 95.8438
PHY-3002 : Step(749): len = 31358.4, overlap = 95.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37086e-06
PHY-3002 : Step(750): len = 31159.4, overlap = 97.3125
PHY-3002 : Step(751): len = 30998.4, overlap = 102.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.74172e-06
PHY-3002 : Step(752): len = 29877.8, overlap = 102.938
PHY-3002 : Step(753): len = 29877.8, overlap = 102.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.48345e-06
PHY-3002 : Step(754): len = 32534.6, overlap = 92.0938
PHY-3002 : Step(755): len = 32534.6, overlap = 92.0938
PHY-3002 : Step(756): len = 31464.7, overlap = 92.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.02218e-05
PHY-3002 : Step(757): len = 33885.5, overlap = 88.625
PHY-3002 : Step(758): len = 33885.5, overlap = 88.625
PHY-3002 : Step(759): len = 32293.4, overlap = 86.8438
PHY-3002 : Step(760): len = 32428.9, overlap = 87
PHY-3002 : Step(761): len = 32428.9, overlap = 87
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65389e-05
PHY-3002 : Step(762): len = 35665.5, overlap = 69.875
PHY-3002 : Step(763): len = 36101.2, overlap = 67.2813
PHY-3002 : Step(764): len = 34861, overlap = 69.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.32901e-06
PHY-3002 : Step(765): len = 36496.6, overlap = 121.594
PHY-3002 : Step(766): len = 36686.6, overlap = 118.563
PHY-3002 : Step(767): len = 36496.1, overlap = 108.969
PHY-3002 : Step(768): len = 36412.4, overlap = 109.656
PHY-3002 : Step(769): len = 36513.7, overlap = 104.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8658e-05
PHY-3002 : Step(770): len = 37081.2, overlap = 100.969
PHY-3002 : Step(771): len = 37374.8, overlap = 99.9063
PHY-3002 : Step(772): len = 37522.3, overlap = 96.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.29882e-05
PHY-3002 : Step(773): len = 39872.4, overlap = 86.375
PHY-3002 : Step(774): len = 40310.9, overlap = 83.75
PHY-3002 : Step(775): len = 41878.6, overlap = 78.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.59764e-05
PHY-3002 : Step(776): len = 43692.1, overlap = 67.8438
PHY-3002 : Step(777): len = 44146.4, overlap = 70.7188
PHY-3002 : Step(778): len = 44892.3, overlap = 66.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000131953
PHY-3002 : Step(779): len = 46870.4, overlap = 60.6563
PHY-3002 : Step(780): len = 47490.8, overlap = 62.4375
PHY-3002 : Step(781): len = 48284.2, overlap = 60.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000263906
PHY-3002 : Step(782): len = 49519.7, overlap = 62.3438
PHY-3002 : Step(783): len = 49944.7, overlap = 61.8125
PHY-3002 : Step(784): len = 50656.9, overlap = 64.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 210.88 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76192, over cnt = 250(0%), over = 359, worst = 3
PHY-1002 : len = 78776, over cnt = 85(0%), over = 114, worst = 2
PHY-1002 : len = 79504, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 79576, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 79800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.084962s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (110.3%)

PHY-1001 : End incremental global routing;  0.215833s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (79.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040066s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (156.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.369708s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (93.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76192, over cnt = 250(0%), over = 359, worst = 3
PHY-1002 : len = 78776, over cnt = 85(0%), over = 114, worst = 2
PHY-1002 : len = 79504, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 79576, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 79800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.088494s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (141.3%)

OPT-1001 : End congestion update;  0.226352s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (110.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028506s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (164.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.255057s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (116.4%)

OPT-1001 : End physical optimization;  0.629725s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (101.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 861 LUT to BLE ...
SYN-4008 : Packed 861 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 861/1645 primitive instances ...
PHY-3001 : End packing;  0.094671s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.0%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1232 instances
RUN-1001 : 599 mslices, 598 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2472 nets
RUN-1001 : 1625 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1230 instances, 1197 slices, 65 macros(749 instances: 505 mslices 244 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 51506.6, Over = 77.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7645, tnet num: 2470, tinst num: 1230, tnode num: 7793, tedge num: 13500.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.297569s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (94.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.12342e-05
PHY-3002 : Step(785): len = 46178, overlap = 77.25
PHY-3002 : Step(786): len = 45442, overlap = 75.5
PHY-3002 : Step(787): len = 44783.7, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.8325e-05
PHY-3002 : Step(788): len = 47644, overlap = 71.75
PHY-3002 : Step(789): len = 48200.5, overlap = 74
PHY-3002 : Step(790): len = 48922.1, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011665
PHY-3002 : Step(791): len = 51281, overlap = 68
PHY-3002 : Step(792): len = 51902.2, overlap = 68.5
PHY-3002 : Step(793): len = 52830, overlap = 63.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.184240s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (203.5%)

PHY-3001 : Trial Legalized: Len = 66904.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029151s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (214.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000640748
PHY-3002 : Step(794): len = 61224.9, overlap = 8
PHY-3002 : Step(795): len = 57829.5, overlap = 13.25
PHY-3002 : Step(796): len = 55730.4, overlap = 21.5
PHY-3002 : Step(797): len = 55670.8, overlap = 20.5
PHY-3002 : Step(798): len = 55475, overlap = 22.5
PHY-3002 : Step(799): len = 54904.7, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012815
PHY-3002 : Step(800): len = 55127.3, overlap = 22.75
PHY-3002 : Step(801): len = 55125.5, overlap = 23.25
PHY-3002 : Step(802): len = 55076.5, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00256299
PHY-3002 : Step(803): len = 55223.6, overlap = 23.5
PHY-3002 : Step(804): len = 55239.4, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 59824.6, Over = 0
PHY-3001 : End spreading;  0.005382s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 59824.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 89960, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 89984, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.092549s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (135.1%)

PHY-1001 : End incremental global routing;  0.247370s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (113.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040653s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.426211s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (110.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 89960, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 89984, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.092963s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (201.7%)

OPT-1001 : End congestion update;  0.230472s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (142.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027464s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.258182s wall, 0.265625s user + 0.078125s system = 0.343750s CPU (133.1%)

OPT-1001 : End physical optimization;  0.689268s wall, 0.703125s user + 0.109375s system = 0.812500s CPU (117.9%)

RUN-1003 : finish command "place" in  4.821818s wall, 6.796875s user + 1.500000s system = 8.296875s CPU (172.1%)

RUN-1004 : used memory is 648 MB, reserved memory is 650 MB, peak memory is 1087 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1232 instances
RUN-1001 : 599 mslices, 598 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2472 nets
RUN-1001 : 1625 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 90000, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 89960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092356s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (152.3%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 36 to 14
PHY-1001 : End pin swap;  0.013018s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.0%)

PHY-1001 : End global routing;  0.606354s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (105.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057734s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 125224, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 0.559270s wall, 1.109375s user + 0.093750s system = 1.203125s CPU (215.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 125112, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.022670s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 125024
PHY-1001 : End DR Iter 2; 0.021490s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.567854s wall, 2.921875s user + 0.328125s system = 3.250000s CPU (126.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.416504s wall, 3.750000s user + 0.390625s system = 4.140625s CPU (121.2%)

RUN-1004 : used memory is 650 MB, reserved memory is 650 MB, peak memory is 1087 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2359   out of  19600   12.04%
#reg                     65   out of  19600    0.33%
#le                    2359
  #lut only            2294   out of   2359   97.24%
  #reg only               0   out of   2359    0.00%
  #lut&reg               65   out of   2359    2.76%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7645, tnet num: 2470, tinst num: 1230, tnode num: 7793, tedge num: 13500.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1232
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2472, pip num: 14991
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 60633 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.592012s wall, 16.015625s user + 0.140625s system = 16.156250s CPU (449.8%)

RUN-1004 : used memory is 953 MB, reserved memory is 951 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.434297s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (100.2%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1024 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.656495s wall, 0.796875s user + 0.734375s system = 1.531250s CPU (20.0%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1054 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.720793s wall, 2.359375s user + 0.796875s system = 3.156250s CPU (32.5%)

RUN-1004 : used memory is 989 MB, reserved memory is 988 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 234 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2451/63 useful/useless nets, 1375/2 useful/useless insts
SYN-1020 : Optimized 10 distributor mux.
SYN-1016 : Merged 23 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2373/95 useful/useless nets, 1297/10 useful/useless insts
SYN-1019 : Optimized 256 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 274 better
SYN-1014 : Optimize round 3
SYN-1032 : 1860/256 useful/useless nets, 1032/5 useful/useless insts
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            878
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   29
  #bufif1                 0
  #MX21                 776
  #FADD                   0
  #DFF                   65
  #LATCH                  0
#MACRO_ADD               65
#MACRO_EQ                 4
#MACRO_MUX               81

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |813    |65     |70     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1892/7 useful/useless nets, 1065/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 33 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 65 macro adder
SYN-1016 : Merged 30 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10486, tnet num: 3798, tinst num: 2966, tnode num: 11322, tedge num: 15407.
TMR-2508 : Levelizing timing graph completed, there are 1757 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3798 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 858 (2.97), #lev = 25 (11.75)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 857 (2.97), #lev = 25 (11.75)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 970 instances into 861 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2757
  #lut4                 849
  #lut5                  12
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1896

Utilization Statistics
#lut                   2757   out of  19600   14.07%
#reg                     65   out of  19600    0.33%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2757  |65    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 65 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 1010 adder to BLE ...
SYN-4008 : Packed 1010 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.750911s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (104.4%)

RUN-1004 : used memory is 650 MB, reserved memory is 649 MB, peak memory is 1091 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (65 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1710 instances
RUN-1001 : 861 luts, 65 seqs, 505 mslices, 244 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2537 nets
RUN-1001 : 1690 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 58 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1708 instances, 861 luts, 65 seqs, 749 slices, 65 macros(749 instances: 505 mslices 244 lslices)
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7834, tnet num: 2535, tinst num: 1708, tnode num: 8041, tedge num: 13721.
TMR-2508 : Levelizing timing graph completed, there are 903 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.215513s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 699782
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1708.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(805): len = 390818, overlap = 0
PHY-3002 : Step(806): len = 275134, overlap = 0
PHY-3002 : Step(807): len = 219150, overlap = 1.25
PHY-3002 : Step(808): len = 160804, overlap = 2.5625
PHY-3002 : Step(809): len = 138764, overlap = 2.125
PHY-3002 : Step(810): len = 102035, overlap = 3.03125
PHY-3002 : Step(811): len = 82135.3, overlap = 11.1875
PHY-3002 : Step(812): len = 72940.4, overlap = 19.5938
PHY-3002 : Step(813): len = 60532.3, overlap = 19.3438
PHY-3002 : Step(814): len = 55568, overlap = 25.4063
PHY-3002 : Step(815): len = 54130.5, overlap = 40.7188
PHY-3002 : Step(816): len = 49134, overlap = 48.6563
PHY-3002 : Step(817): len = 43905.1, overlap = 58.1875
PHY-3002 : Step(818): len = 40095.4, overlap = 64.5313
PHY-3002 : Step(819): len = 40421.6, overlap = 66.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98524e-05
PHY-3002 : Step(820): len = 39798, overlap = 43.125
PHY-3002 : Step(821): len = 42201.1, overlap = 34.0938
PHY-3002 : Step(822): len = 38575.7, overlap = 23.4375
PHY-3002 : Step(823): len = 37622.6, overlap = 21.5
PHY-3002 : Step(824): len = 37591, overlap = 22.1563
PHY-3002 : Step(825): len = 36316, overlap = 20.6875
PHY-3002 : Step(826): len = 35403.6, overlap = 22.3125
PHY-3002 : Step(827): len = 35515.7, overlap = 22.3125
PHY-3002 : Step(828): len = 34304.2, overlap = 27.6875
PHY-3002 : Step(829): len = 33972.2, overlap = 32.5313
PHY-3002 : Step(830): len = 32952.4, overlap = 37.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.97049e-05
PHY-3002 : Step(831): len = 32546.4, overlap = 34.9063
PHY-3002 : Step(832): len = 32785, overlap = 34.7188
PHY-3002 : Step(833): len = 32320.6, overlap = 35.0625
PHY-3002 : Step(834): len = 32054.4, overlap = 35.4375
PHY-3002 : Step(835): len = 32054.4, overlap = 35.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.94097e-05
PHY-3002 : Step(836): len = 31949.7, overlap = 34.875
PHY-3002 : Step(837): len = 31949.7, overlap = 34.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004218s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.85431e-07
PHY-3002 : Step(838): len = 31358.4, overlap = 95.8438
PHY-3002 : Step(839): len = 31358.4, overlap = 95.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37086e-06
PHY-3002 : Step(840): len = 31159.4, overlap = 97.3125
PHY-3002 : Step(841): len = 30998.4, overlap = 102.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.74172e-06
PHY-3002 : Step(842): len = 29877.8, overlap = 102.938
PHY-3002 : Step(843): len = 29877.8, overlap = 102.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.48345e-06
PHY-3002 : Step(844): len = 32534.6, overlap = 92.0938
PHY-3002 : Step(845): len = 32534.6, overlap = 92.0938
PHY-3002 : Step(846): len = 31464.7, overlap = 92.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.02218e-05
PHY-3002 : Step(847): len = 33885.5, overlap = 88.625
PHY-3002 : Step(848): len = 33885.5, overlap = 88.625
PHY-3002 : Step(849): len = 32293.4, overlap = 86.8438
PHY-3002 : Step(850): len = 32428.9, overlap = 87
PHY-3002 : Step(851): len = 32428.9, overlap = 87
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.65389e-05
PHY-3002 : Step(852): len = 35665.5, overlap = 69.875
PHY-3002 : Step(853): len = 36101.2, overlap = 67.2813
PHY-3002 : Step(854): len = 34861, overlap = 69.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028442s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.32901e-06
PHY-3002 : Step(855): len = 36496.6, overlap = 121.594
PHY-3002 : Step(856): len = 36686.6, overlap = 118.563
PHY-3002 : Step(857): len = 36496.1, overlap = 108.969
PHY-3002 : Step(858): len = 36412.4, overlap = 109.656
PHY-3002 : Step(859): len = 36513.7, overlap = 104.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.8658e-05
PHY-3002 : Step(860): len = 37081.2, overlap = 100.969
PHY-3002 : Step(861): len = 37374.8, overlap = 99.9063
PHY-3002 : Step(862): len = 37522.3, overlap = 96.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.29882e-05
PHY-3002 : Step(863): len = 39872.4, overlap = 86.375
PHY-3002 : Step(864): len = 40310.9, overlap = 83.75
PHY-3002 : Step(865): len = 41878.6, overlap = 78.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.59764e-05
PHY-3002 : Step(866): len = 43692.1, overlap = 67.8438
PHY-3002 : Step(867): len = 44146.4, overlap = 70.7188
PHY-3002 : Step(868): len = 44892.3, overlap = 66.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000131953
PHY-3002 : Step(869): len = 46870.4, overlap = 60.6563
PHY-3002 : Step(870): len = 47490.8, overlap = 62.4375
PHY-3002 : Step(871): len = 48284.2, overlap = 60.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000263906
PHY-3002 : Step(872): len = 49519.7, overlap = 62.3438
PHY-3002 : Step(873): len = 49944.7, overlap = 61.8125
PHY-3002 : Step(874): len = 50656.9, overlap = 64.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 210.88 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76192, over cnt = 250(0%), over = 359, worst = 3
PHY-1002 : len = 78776, over cnt = 85(0%), over = 114, worst = 2
PHY-1002 : len = 79504, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 79576, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 79800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.084905s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (165.6%)

PHY-1001 : End incremental global routing;  0.220153s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (127.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039764s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.372696s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (117.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76192, over cnt = 250(0%), over = 359, worst = 3
PHY-1002 : len = 78776, over cnt = 85(0%), over = 114, worst = 2
PHY-1002 : len = 79504, over cnt = 37(0%), over = 48, worst = 2
PHY-1002 : len = 79576, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 79800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.095840s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (163.0%)

OPT-1001 : End congestion update;  0.232835s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (120.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028063s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.261097s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (119.7%)

OPT-1001 : End physical optimization;  0.637665s wall, 0.671875s user + 0.078125s system = 0.750000s CPU (117.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 861 LUT to BLE ...
SYN-4008 : Packed 861 LUT and 65 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 796 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 861/1645 primitive instances ...
PHY-3001 : End packing;  0.090398s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (86.4%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1232 instances
RUN-1001 : 599 mslices, 598 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2472 nets
RUN-1001 : 1625 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1230 instances, 1197 slices, 65 macros(749 instances: 505 mslices 244 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 51506.6, Over = 77.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7645, tnet num: 2470, tinst num: 1230, tnode num: 7793, tedge num: 13500.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.290650s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.12342e-05
PHY-3002 : Step(875): len = 46178, overlap = 77.25
PHY-3002 : Step(876): len = 45442, overlap = 75.5
PHY-3002 : Step(877): len = 44783.7, overlap = 78.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.8325e-05
PHY-3002 : Step(878): len = 47644, overlap = 71.75
PHY-3002 : Step(879): len = 48200.5, overlap = 74
PHY-3002 : Step(880): len = 48922.1, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011665
PHY-3002 : Step(881): len = 51281, overlap = 68
PHY-3002 : Step(882): len = 51902.2, overlap = 68.5
PHY-3002 : Step(883): len = 52830, overlap = 63.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181229s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (189.7%)

PHY-3001 : Trial Legalized: Len = 66904.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028153s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000640748
PHY-3002 : Step(884): len = 61224.9, overlap = 8
PHY-3002 : Step(885): len = 57829.5, overlap = 13.25
PHY-3002 : Step(886): len = 55730.4, overlap = 21.5
PHY-3002 : Step(887): len = 55670.8, overlap = 20.5
PHY-3002 : Step(888): len = 55475, overlap = 22.5
PHY-3002 : Step(889): len = 54904.7, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0012815
PHY-3002 : Step(890): len = 55127.3, overlap = 22.75
PHY-3002 : Step(891): len = 55125.5, overlap = 23.25
PHY-3002 : Step(892): len = 55076.5, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00256299
PHY-3002 : Step(893): len = 55223.6, overlap = 23.5
PHY-3002 : Step(894): len = 55239.4, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009721s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.7%)

PHY-3001 : Legalized: Len = 59824.6, Over = 0
PHY-3001 : End spreading;  0.005403s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (289.2%)

PHY-3001 : Final: Len = 59824.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 89960, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 89984, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.093424s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (150.5%)

PHY-1001 : End incremental global routing;  0.241541s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (110.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041061s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (152.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.401174s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (109.1%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 89960, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 89984, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.094500s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (214.9%)

OPT-1001 : End congestion update;  0.231420s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (141.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027918s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.259536s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (126.4%)

OPT-1001 : End physical optimization;  0.666156s wall, 0.687500s user + 0.078125s system = 0.765625s CPU (114.9%)

RUN-1003 : finish command "place" in  4.754387s wall, 7.281250s user + 1.656250s system = 8.937500s CPU (188.0%)

RUN-1004 : used memory is 650 MB, reserved memory is 649 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1232 instances
RUN-1001 : 599 mslices, 598 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2472 nets
RUN-1001 : 1625 nets have 2 pins
RUN-1001 : 755 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88680, over cnt = 162(0%), over = 204, worst = 2
PHY-1002 : len = 89600, over cnt = 73(0%), over = 89, worst = 2
PHY-1002 : len = 89944, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 90000, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 89960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.094489s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 36 to 14
PHY-1001 : End pin swap;  0.012799s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.1%)

PHY-1001 : End global routing;  0.614058s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (99.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059127s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 125224, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End Routed; 0.569371s wall, 1.156250s user + 0.234375s system = 1.390625s CPU (244.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 125112, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.023571s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (198.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 125024
PHY-1001 : End DR Iter 2; 0.023149s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.575654s wall, 3.078125s user + 0.437500s system = 3.515625s CPU (136.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.424931s wall, 3.890625s user + 0.468750s system = 4.359375s CPU (127.3%)

RUN-1004 : used memory is 650 MB, reserved memory is 647 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2359   out of  19600   12.04%
#reg                     65   out of  19600    0.33%
#le                    2359
  #lut only            2294   out of   2359   97.24%
  #reg only               0   out of   2359    0.00%
  #lut&reg               65   out of   2359    2.76%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7645, tnet num: 2470, tinst num: 1230, tnode num: 7793, tedge num: 13500.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1232
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2472, pip num: 14991
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 60633 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.600407s wall, 16.250000s user + 0.125000s system = 16.375000s CPU (454.8%)

RUN-1004 : used memory is 956 MB, reserved memory is 954 MB, peak memory is 1091 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 162/3 useful/useless nets, 116/2 useful/useless insts
SYN-1015 : Optimize round 1, 22 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/13 useful/useless nets, 103/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             34
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 3
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |25     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 181/7 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1134, tnet num: 406, tinst num: 356, tnode num: 1450, tedge num: 1683.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 406 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 41 (2.90), #lev = 4 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (2.83), #lev = 4 (2.09)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 118 instances into 46 LUTs, name keeping = 73%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             224
  #lut4                  41
  #lut5                   5
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           178

Utilization Statistics
#lut                    224   out of  19600    1.14%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |224   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 185 instances
RUN-1001 : 46 luts, 25 seqs, 63 mslices, 16 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 230 nets
RUN-1001 : 195 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 183 instances, 46 luts, 25 seqs, 79 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 722, tnet num: 228, tinst num: 183, tnode num: 809, tedge num: 1113.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 228 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082798s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 50452.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 183.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(895): len = 34975.8, overlap = 0
PHY-3002 : Step(896): len = 28049.8, overlap = 0
PHY-3002 : Step(897): len = 18327.8, overlap = 0
PHY-3002 : Step(898): len = 13893.5, overlap = 0
PHY-3002 : Step(899): len = 11302, overlap = 0
PHY-3002 : Step(900): len = 8500.2, overlap = 0
PHY-3002 : Step(901): len = 7226.6, overlap = 0
PHY-3002 : Step(902): len = 6896.6, overlap = 0.5
PHY-3002 : Step(903): len = 6197.4, overlap = 0
PHY-3002 : Step(904): len = 5134.9, overlap = 3
PHY-3002 : Step(905): len = 4492.1, overlap = 4
PHY-3002 : Step(906): len = 4217.3, overlap = 3.25
PHY-3002 : Step(907): len = 4044.8, overlap = 2
PHY-3002 : Step(908): len = 4030.5, overlap = 2
PHY-3002 : Step(909): len = 3751.7, overlap = 2
PHY-3002 : Step(910): len = 3783.5, overlap = 2
PHY-3002 : Step(911): len = 3711.4, overlap = 1.5
PHY-3002 : Step(912): len = 3486.8, overlap = 1.5
PHY-3002 : Step(913): len = 3486.8, overlap = 1.5
PHY-3002 : Step(914): len = 3419.1, overlap = 2
PHY-3002 : Step(915): len = 3419.1, overlap = 2
PHY-3002 : Step(916): len = 3409.1, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 228 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002097s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(917): len = 3323.4, overlap = 7.09375
PHY-3002 : Step(918): len = 3327.1, overlap = 7.09375
PHY-3002 : Step(919): len = 3327.1, overlap = 7.09375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 228 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28901e-05
PHY-3002 : Step(920): len = 3773.8, overlap = 24.1875
PHY-3002 : Step(921): len = 3773.8, overlap = 24.1875
PHY-3002 : Step(922): len = 3732.5, overlap = 24.625
PHY-3002 : Step(923): len = 3732.5, overlap = 24.625
PHY-3002 : Step(924): len = 3852, overlap = 17.0625
PHY-3002 : Step(925): len = 3852, overlap = 17.0625
PHY-3002 : Step(926): len = 3806.8, overlap = 17.0625
PHY-3002 : Step(927): len = 3834.7, overlap = 13.75
PHY-3002 : Step(928): len = 3834.7, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57802e-05
PHY-3002 : Step(929): len = 4106.1, overlap = 13
PHY-3002 : Step(930): len = 4106.1, overlap = 13
PHY-3002 : Step(931): len = 4093.5, overlap = 12.7188
PHY-3002 : Step(932): len = 4110.1, overlap = 12.5313
PHY-3002 : Step(933): len = 4110.1, overlap = 12.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.15604e-05
PHY-3002 : Step(934): len = 4204.7, overlap = 9.78125
PHY-3002 : Step(935): len = 4215.4, overlap = 9.6875
PHY-3002 : Step(936): len = 4247.9, overlap = 9.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 17.66 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6648, over cnt = 21(0%), over = 29, worst = 2
PHY-1002 : len = 6872, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024618s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (253.9%)

PHY-1001 : End incremental global routing;  0.104447s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (134.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 228 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003073s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.117430s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6648, over cnt = 21(0%), over = 29, worst = 2
PHY-1002 : len = 6872, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024782s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (315.3%)

OPT-1001 : End congestion update;  0.116389s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (161.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 228 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002157s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.118683s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (158.0%)

OPT-1001 : End physical optimization;  0.239834s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (136.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 46 LUT to BLE ...
SYN-4008 : Packed 46 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 21 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 46/160 primitive instances ...
PHY-3001 : End packing;  0.007315s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (854.4%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 141 instances
RUN-1001 : 63 mslices, 43 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 205 nets
RUN-1001 : 170 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 139 instances, 106 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4206.2, Over = 8.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 647, tnet num: 203, tinst num: 139, tnode num: 709, tedge num: 1023.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093309s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (117.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.05579e-05
PHY-3002 : Step(937): len = 4049.4, overlap = 8.25
PHY-3002 : Step(938): len = 4049.4, overlap = 8.25
PHY-3002 : Step(939): len = 3994.7, overlap = 8.25
PHY-3002 : Step(940): len = 3994.7, overlap = 8.25
PHY-3002 : Step(941): len = 3927.6, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.11158e-05
PHY-3002 : Step(942): len = 4021.1, overlap = 8.75
PHY-3002 : Step(943): len = 4034.1, overlap = 8.75
PHY-3002 : Step(944): len = 4034.1, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000122232
PHY-3002 : Step(945): len = 4118.1, overlap = 8.75
PHY-3002 : Step(946): len = 4134, overlap = 8.75
PHY-3002 : Step(947): len = 4155, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018592s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (168.1%)

PHY-3001 : Trial Legalized: Len = 5605.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(948): len = 4736.2, overlap = 1.5
PHY-3002 : Step(949): len = 4737.8, overlap = 1.75
PHY-3002 : Step(950): len = 4650, overlap = 2
PHY-3002 : Step(951): len = 4490.6, overlap = 2
PHY-3002 : Step(952): len = 4488.3, overlap = 2
PHY-3002 : Step(953): len = 4488.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4975.2, Over = 0
PHY-3001 : End spreading;  0.002806s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1113.7%)

PHY-3001 : Final: Len = 4975.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019408s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.0%)

PHY-1001 : End incremental global routing;  0.110227s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004829s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.126479s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019536s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (239.9%)

OPT-1001 : End congestion update;  0.114006s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002311s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1352.3%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.116467s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (134.2%)

OPT-1001 : End physical optimization;  0.246254s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (120.6%)

RUN-1003 : finish command "place" in  2.151740s wall, 2.843750s user + 0.781250s system = 3.625000s CPU (168.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 652 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 141 instances
RUN-1001 : 63 mslices, 43 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 205 nets
RUN-1001 : 170 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.4%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 5 to 1
PHY-1001 : End pin swap;  0.002401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.204094s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (130.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057198s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 51% nets.
PHY-1002 : len = 15872, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.253567s wall, 0.312500s user + 0.140625s system = 0.453125s CPU (178.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 15904, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15904
PHY-1001 : End DR Iter 1; 0.006053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.619048s wall, 1.703125s user + 0.359375s system = 2.062500s CPU (127.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.931554s wall, 2.062500s user + 0.390625s system = 2.453125s CPU (127.0%)

RUN-1004 : used memory is 654 MB, reserved memory is 652 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    204   out of  19600    1.04%
#reg                     25   out of  19600    0.13%
#le                     204
  #lut only             179   out of    204   87.75%
  #reg only               0   out of    204    0.00%
  #lut&reg               25   out of    204   12.25%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 647, tnet num: 203, tinst num: 139, tnode num: 709, tedge num: 1023.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 203 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 141
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 205, pip num: 1301
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 302 valid insts, and 4899 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.110033s wall, 3.687500s user + 0.093750s system = 3.781250s CPU (340.6%)

RUN-1004 : used memory is 951 MB, reserved memory is 950 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.466583s wall, 1.546875s user + 0.234375s system = 1.781250s CPU (121.5%)

RUN-1004 : used memory is 983 MB, reserved memory is 983 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.687260s wall, 0.843750s user + 0.937500s system = 1.781250s CPU (23.2%)

RUN-1004 : used memory is 990 MB, reserved memory is 992 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.800359s wall, 2.593750s user + 1.312500s system = 3.906250s CPU (39.9%)

RUN-1004 : used memory is 940 MB, reserved memory is 942 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 162/3 useful/useless nets, 116/2 useful/useless insts
SYN-1015 : Optimize round 1, 22 better
SYN-1014 : Optimize round 2
SYN-1032 : 149/13 useful/useless nets, 103/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             34
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               14
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |25     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 181/7 useful/useless nets, 136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1114, tnet num: 396, tinst num: 346, tnode num: 1430, tedge num: 1663.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 396 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.34), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (2.34), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 94 instances into 62 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             254
  #lut4                  58
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           192

Utilization Statistics
#lut                    254   out of  19600    1.30%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |254   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 208 instances
RUN-1001 : 62 luts, 25 seqs, 70 mslices, 16 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 253 nets
RUN-1001 : 216 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 206 instances, 62 luts, 25 seqs, 86 slices, 14 macros(86 instances: 70 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 792, tnet num: 251, tinst num: 206, tnode num: 879, tedge num: 1207.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081158s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (115.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52710.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(954): len = 36673.9, overlap = 0
PHY-3002 : Step(955): len = 30271.3, overlap = 0
PHY-3002 : Step(956): len = 18336.9, overlap = 0
PHY-3002 : Step(957): len = 15148.2, overlap = 0
PHY-3002 : Step(958): len = 11164.9, overlap = 0
PHY-3002 : Step(959): len = 10283.6, overlap = 0
PHY-3002 : Step(960): len = 7991.4, overlap = 0
PHY-3002 : Step(961): len = 7390.1, overlap = 0
PHY-3002 : Step(962): len = 7489.4, overlap = 0
PHY-3002 : Step(963): len = 5835.5, overlap = 0
PHY-3002 : Step(964): len = 4740.7, overlap = 0
PHY-3002 : Step(965): len = 4563.6, overlap = 2
PHY-3002 : Step(966): len = 4217.1, overlap = 2.5
PHY-3002 : Step(967): len = 4201.8, overlap = 2.5
PHY-3002 : Step(968): len = 3777.7, overlap = 2.75
PHY-3002 : Step(969): len = 3762.7, overlap = 3.75
PHY-3002 : Step(970): len = 3789.5, overlap = 4.125
PHY-3002 : Step(971): len = 3575.8, overlap = 5.125
PHY-3002 : Step(972): len = 3557.2, overlap = 6.625
PHY-3002 : Step(973): len = 3372.8, overlap = 5.15625
PHY-3002 : Step(974): len = 3372.8, overlap = 5.15625
PHY-3002 : Step(975): len = 3178.2, overlap = 5.875
PHY-3002 : Step(976): len = 3183.3, overlap = 5.96875
PHY-3002 : Step(977): len = 3183.3, overlap = 5.96875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001431
PHY-3002 : Step(978): len = 3085, overlap = 10.9063
PHY-3002 : Step(979): len = 3085, overlap = 10.9063
PHY-3002 : Step(980): len = 3059.6, overlap = 10.5313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000286199
PHY-3002 : Step(981): len = 3077, overlap = 10.5313
PHY-3002 : Step(982): len = 3077, overlap = 10.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000572398
PHY-3002 : Step(983): len = 3066.5, overlap = 11.5938
PHY-3002 : Step(984): len = 3066.5, overlap = 11.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.60137e-06
PHY-3002 : Step(985): len = 3465.4, overlap = 21.6563
PHY-3002 : Step(986): len = 3497, overlap = 21.4063
PHY-3002 : Step(987): len = 3619.8, overlap = 20.2188
PHY-3002 : Step(988): len = 3516.4, overlap = 21.2813
PHY-3002 : Step(989): len = 3553.6, overlap = 21.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.20274e-06
PHY-3002 : Step(990): len = 3651.1, overlap = 19.4688
PHY-3002 : Step(991): len = 3651.1, overlap = 19.4688
PHY-3002 : Step(992): len = 3589, overlap = 20.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.44055e-05
PHY-3002 : Step(993): len = 3819.8, overlap = 18.9688
PHY-3002 : Step(994): len = 3819.8, overlap = 18.9688
PHY-3002 : Step(995): len = 3699.5, overlap = 20.4375
PHY-3002 : Step(996): len = 3699.5, overlap = 20.4375
PHY-3002 : Step(997): len = 3779.1, overlap = 20.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.8811e-05
PHY-3002 : Step(998): len = 3948.2, overlap = 18.125
PHY-3002 : Step(999): len = 3948.2, overlap = 18.125
PHY-3002 : Step(1000): len = 3886.1, overlap = 17.875
PHY-3002 : Step(1001): len = 3886.1, overlap = 17.875
PHY-3002 : Step(1002): len = 3981.8, overlap = 16.4375
PHY-3002 : Step(1003): len = 3981.8, overlap = 16.4375
PHY-3002 : Step(1004): len = 3972.1, overlap = 8.6875
PHY-3002 : Step(1005): len = 3972.1, overlap = 8.6875
PHY-3002 : Step(1006): len = 4004.7, overlap = 8
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 19.59 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5504, over cnt = 18(0%), over = 28, worst = 4
PHY-1002 : len = 5840, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024264s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.8%)

PHY-1001 : End incremental global routing;  0.105076s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003256s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (959.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.119111s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5504, over cnt = 18(0%), over = 28, worst = 4
PHY-1002 : len = 5840, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 5880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026151s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

OPT-1001 : End congestion update;  0.116506s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002310s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.118964s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.2%)

OPT-1001 : End physical optimization;  0.242400s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (154.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 62/183 primitive instances ...
PHY-3001 : End packing;  0.008359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 157 instances
RUN-1001 : 70 mslices, 52 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 155 instances, 122 slices, 14 macros(86 instances: 70 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3967.8, Over = 9.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 717, tnet num: 226, tinst num: 155, tnode num: 779, tedge num: 1117.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.108294s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.97807e-06
PHY-3002 : Step(1007): len = 3831.3, overlap = 11
PHY-3002 : Step(1008): len = 3831.3, overlap = 11
PHY-3002 : Step(1009): len = 3725.5, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.59561e-05
PHY-3002 : Step(1010): len = 3777.3, overlap = 8.75
PHY-3002 : Step(1011): len = 3777.3, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.19123e-05
PHY-3002 : Step(1012): len = 3948, overlap = 6.75
PHY-3002 : Step(1013): len = 3948, overlap = 6.75
PHY-3002 : Step(1014): len = 3930, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020720s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (226.2%)

PHY-3001 : Trial Legalized: Len = 5759.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1015): len = 4617.6, overlap = 2.75
PHY-3002 : Step(1016): len = 4579.7, overlap = 3
PHY-3002 : Step(1017): len = 4560, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.92119e-05
PHY-3002 : Step(1018): len = 4546.1, overlap = 2.75
PHY-3002 : Step(1019): len = 4546.1, overlap = 2.75
PHY-3002 : Step(1020): len = 4538.1, overlap = 2.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.84237e-05
PHY-3002 : Step(1021): len = 4549.2, overlap = 2.5
PHY-3002 : Step(1022): len = 4549.2, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5099.8, Over = 0
PHY-3001 : End spreading;  0.002544s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5099.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8720, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023760s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (328.8%)

PHY-1001 : End incremental global routing;  0.112977s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (124.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003392s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.126266s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (160.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8720, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024391s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (512.5%)

OPT-1001 : End congestion update;  0.115523s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (162.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.118018s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (158.9%)

OPT-1001 : End physical optimization;  0.248633s wall, 0.296875s user + 0.093750s system = 0.390625s CPU (157.1%)

RUN-1003 : finish command "place" in  2.465795s wall, 3.546875s user + 1.062500s system = 4.609375s CPU (186.9%)

RUN-1004 : used memory is 641 MB, reserved memory is 642 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 157 instances
RUN-1001 : 70 mslices, 52 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 228 nets
RUN-1001 : 191 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8720, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024814s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.0%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 9 to 6
PHY-1001 : End pin swap;  0.002008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.195406s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055865s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (139.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 53% nets.
PHY-1002 : len = 16616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16616
PHY-1001 : End Routed; 0.253786s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (135.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.553169s wall, 1.468750s user + 0.234375s system = 1.703125s CPU (109.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.852571s wall, 1.718750s user + 0.250000s system = 1.968750s CPU (106.3%)

RUN-1004 : used memory is 639 MB, reserved memory is 639 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    234   out of  19600    1.19%
#reg                     25   out of  19600    0.13%
#le                     234
  #lut only             209   out of    234   89.32%
  #reg only               0   out of    234    0.00%
  #lut&reg               25   out of    234   10.68%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 717, tnet num: 226, tinst num: 155, tnode num: 779, tedge num: 1117.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 157
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 228, pip num: 1414
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 317 valid insts, and 5392 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.365001s wall, 4.062500s user + 0.125000s system = 4.187500s CPU (306.8%)

RUN-1004 : used memory is 936 MB, reserved memory is 936 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.535040s wall, 1.515625s user + 0.156250s system = 1.671875s CPU (108.9%)

RUN-1004 : used memory is 968 MB, reserved memory is 970 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.024034s wall, 0.531250s user + 0.437500s system = 0.968750s CPU (12.1%)

RUN-1004 : used memory is 976 MB, reserved memory is 978 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.184183s wall, 2.234375s user + 0.671875s system = 2.906250s CPU (28.5%)

RUN-1004 : used memory is 934 MB, reserved memory is 936 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 140/27 useful/useless nets, 105/15 useful/useless insts
SYN-1015 : Optimize round 1, 57 better
SYN-1014 : Optimize round 2
SYN-1032 : 127/13 useful/useless nets, 92/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             35
  #and                    6
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               14
#MACRO_EQ                 2
#MACRO_MUX               37

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |10     |25     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 159/7 useful/useless nets, 125/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1060, tnet num: 375, tinst num: 336, tnode num: 1376, tedge num: 1575.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 375 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 46 (2.46), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 46 (2.46), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 83 instances into 50 LUTs, name keeping = 92%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             243
  #lut4                  46
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           193

Utilization Statistics
#lut                    243   out of  19600    1.24%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |243   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 154 adder to BLE ...
SYN-4008 : Packed 154 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 199 instances
RUN-1001 : 50 luts, 25 seqs, 77 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 233 nets
RUN-1001 : 184 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 197 instances, 50 luts, 25 seqs, 89 slices, 14 macros(89 instances: 77 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 740, tnet num: 231, tinst num: 197, tnode num: 827, tedge num: 1104.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085788s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 51208.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 197.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1023): len = 33663.6, overlap = 0
PHY-3002 : Step(1024): len = 26251.8, overlap = 0
PHY-3002 : Step(1025): len = 18565.4, overlap = 0
PHY-3002 : Step(1026): len = 14550.9, overlap = 0
PHY-3002 : Step(1027): len = 9874.5, overlap = 0
PHY-3002 : Step(1028): len = 8167.5, overlap = 0
PHY-3002 : Step(1029): len = 7425.2, overlap = 0
PHY-3002 : Step(1030): len = 6425.7, overlap = 0
PHY-3002 : Step(1031): len = 6154.9, overlap = 0
PHY-3002 : Step(1032): len = 4811.5, overlap = 1.5
PHY-3002 : Step(1033): len = 4118, overlap = 0.5
PHY-3002 : Step(1034): len = 4097.6, overlap = 0.5
PHY-3002 : Step(1035): len = 3943.1, overlap = 0
PHY-3002 : Step(1036): len = 3755.6, overlap = 0
PHY-3002 : Step(1037): len = 3509.3, overlap = 0
PHY-3002 : Step(1038): len = 3534.5, overlap = 0
PHY-3002 : Step(1039): len = 3493.5, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004070s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002186s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.45944e-05
PHY-3002 : Step(1040): len = 3317.8, overlap = 7.125
PHY-3002 : Step(1041): len = 3317.8, overlap = 7.125
PHY-3002 : Step(1042): len = 3284.9, overlap = 9.78125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000129189
PHY-3002 : Step(1043): len = 3242.8, overlap = 8.28125
PHY-3002 : Step(1044): len = 3242.8, overlap = 8.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000258378
PHY-3002 : Step(1045): len = 3265.7, overlap = 7.34375
PHY-3002 : Step(1046): len = 3265.7, overlap = 7.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002636s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.60114e-06
PHY-3002 : Step(1047): len = 3425.6, overlap = 14.7188
PHY-3002 : Step(1048): len = 3425.6, overlap = 14.7188
PHY-3002 : Step(1049): len = 3430.4, overlap = 14.2813
PHY-3002 : Step(1050): len = 3430.4, overlap = 14.2813
PHY-3002 : Step(1051): len = 3382.1, overlap = 14.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12023e-05
PHY-3002 : Step(1052): len = 3499.5, overlap = 14
PHY-3002 : Step(1053): len = 3499.5, overlap = 14
PHY-3002 : Step(1054): len = 3440.8, overlap = 13.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.24046e-05
PHY-3002 : Step(1055): len = 3542.7, overlap = 15.9063
PHY-3002 : Step(1056): len = 3542.7, overlap = 15.9063
PHY-3002 : Step(1057): len = 3536.3, overlap = 15.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.48091e-05
PHY-3002 : Step(1058): len = 3726.6, overlap = 11.5
PHY-3002 : Step(1059): len = 3726.6, overlap = 11.5
PHY-3002 : Step(1060): len = 3768.1, overlap = 10.9688
PHY-3002 : Step(1061): len = 3768.1, overlap = 10.9688
PHY-3002 : Step(1062): len = 3838.2, overlap = 7.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.38 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5384, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 5528, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 5512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024770s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (189.2%)

PHY-1001 : End incremental global routing;  0.104388s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.118101s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (92.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 5384, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 5528, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 5512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023037s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.6%)

OPT-1001 : End congestion update;  0.112983s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (110.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002468s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (633.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.115622s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.6%)

OPT-1001 : End physical optimization;  0.237259s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (105.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 50 LUT to BLE ...
SYN-4008 : Packed 50 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 50/174 primitive instances ...
PHY-3001 : End packing;  0.007334s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 153 instances
RUN-1001 : 77 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 208 nets
RUN-1001 : 159 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 151 instances, 118 slices, 14 macros(89 instances: 77 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3814.8, Over = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 665, tnet num: 206, tinst num: 151, tnode num: 727, tedge num: 1014.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.088679s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.82841e-05
PHY-3002 : Step(1063): len = 3892.4, overlap = 6.75
PHY-3002 : Step(1064): len = 3892.4, overlap = 6.75
PHY-3002 : Step(1065): len = 3891.8, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000156568
PHY-3002 : Step(1066): len = 4004.4, overlap = 8
PHY-3002 : Step(1067): len = 4004.4, overlap = 8
PHY-3002 : Step(1068): len = 4003.3, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000313136
PHY-3002 : Step(1069): len = 4067, overlap = 8
PHY-3002 : Step(1070): len = 4071.7, overlap = 8
PHY-3002 : Step(1071): len = 4082.1, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021823s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (214.8%)

PHY-3001 : Trial Legalized: Len = 5101.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002408s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1297.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1072): len = 4392.3, overlap = 1.5
PHY-3002 : Step(1073): len = 4381.3, overlap = 1.25
PHY-3002 : Step(1074): len = 4368.2, overlap = 2
PHY-3002 : Step(1075): len = 4329.7, overlap = 2
PHY-3002 : Step(1076): len = 4329.7, overlap = 2
PHY-3002 : Step(1077): len = 4332, overlap = 1.75
PHY-3002 : Step(1078): len = 4332, overlap = 1.75
PHY-3002 : Step(1079): len = 4320.6, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4589.8, Over = 0
PHY-3001 : End spreading;  0.002547s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4589.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7080, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 7104, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 7184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024389s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (384.4%)

PHY-1001 : End incremental global routing;  0.116539s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (134.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003283s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (951.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.129661s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (144.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7080, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 7104, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 7184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025414s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.5%)

OPT-1001 : End congestion update;  0.116128s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002293s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.118590s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.4%)

OPT-1001 : End physical optimization;  0.251986s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (124.0%)

RUN-1003 : finish command "place" in  2.164126s wall, 2.921875s user + 0.906250s system = 3.828125s CPU (176.9%)

RUN-1004 : used memory is 638 MB, reserved memory is 639 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 153 instances
RUN-1001 : 77 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 208 nets
RUN-1001 : 159 nets have 2 pins
RUN-1001 : 16 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7080, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 7104, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 7184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026538s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (294.4%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 14 to 6
PHY-1001 : End pin swap;  0.004952s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.201476s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (124.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057119s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 15728, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 15728
PHY-1001 : End Routed; 0.246482s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (152.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.551682s wall, 1.484375s user + 0.218750s system = 1.703125s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.862125s wall, 1.812500s user + 0.265625s system = 2.078125s CPU (111.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 638 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    228   out of  19600    1.16%
#reg                     25   out of  19600    0.13%
#le                     228
  #lut only             203   out of    228   89.04%
  #reg only               0   out of    228    0.00%
  #lut&reg               25   out of    228   10.96%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 665, tnet num: 206, tinst num: 151, tnode num: 727, tedge num: 1014.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 153
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 208, pip num: 1287
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 309 valid insts, and 5003 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.330699s wall, 3.812500s user + 0.031250s system = 3.843750s CPU (288.9%)

RUN-1004 : used memory is 934 MB, reserved memory is 935 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.519508s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (106.9%)

RUN-1004 : used memory is 968 MB, reserved memory is 969 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.685708s wall, 0.890625s user + 0.812500s system = 1.703125s CPU (22.2%)

RUN-1004 : used memory is 976 MB, reserved memory is 978 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.824686s wall, 2.593750s user + 0.968750s system = 3.562500s CPU (36.3%)

RUN-1004 : used memory is 934 MB, reserved memory is 936 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 147 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 26 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 178/50 useful/useless nets, 143/15 useful/useless insts
SYN-1020 : Optimized 6 distributor mux.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 66 better
SYN-1014 : Optimize round 2
SYN-1032 : 172/14 useful/useless nets, 137/6 useful/useless insts
SYN-1015 : Optimize round 2, 6 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             58
  #and                   17
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   13
  #bufif1                 0
  #MX21                   1
  #FADD                   0
  #DFF                   27
  #LATCH                  0
#MACRO_ADD               25
#MACRO_EQ                 2
#MACRO_MUX               48

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |31     |27     |28     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 204/21 useful/useless nets, 170/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 25 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1588, tnet num: 563, tinst num: 524, tnode num: 1930, tedge num: 2267.
TMR-2508 : Levelizing timing graph completed, there are 83 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 563 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.66), #lev = 4 (2.06)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (2.65), #lev = 4 (2.06)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 115 instances into 61 LUTs, name keeping = 83%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             408
  #lut4                  54
  #lut5                   7
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           347

Utilization Statistics
#lut                    408   out of  19600    2.08%
#reg                     27   out of  19600    0.14%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |408   |27    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 27 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 308 adder to BLE ...
SYN-4008 : Packed 308 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 289 instances
RUN-1001 : 61 luts, 27 seqs, 154 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 323 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 27 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 287 instances, 61 luts, 27 seqs, 166 slices, 25 macros(166 instances: 154 mslices 12 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1072, tnet num: 321, tinst num: 287, tnode num: 1165, tedge num: 1588.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089408s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (139.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 61046.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 287.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1080): len = 42040.8, overlap = 0
PHY-3002 : Step(1081): len = 36465.4, overlap = 0
PHY-3002 : Step(1082): len = 24078.2, overlap = 0
PHY-3002 : Step(1083): len = 21406.9, overlap = 0
PHY-3002 : Step(1084): len = 16330.2, overlap = 0
PHY-3002 : Step(1085): len = 14653, overlap = 0
PHY-3002 : Step(1086): len = 12039.1, overlap = 2.75
PHY-3002 : Step(1087): len = 11287.8, overlap = 3.5
PHY-3002 : Step(1088): len = 9397.1, overlap = 3.5
PHY-3002 : Step(1089): len = 8404.6, overlap = 4.5
PHY-3002 : Step(1090): len = 7577.6, overlap = 7.25
PHY-3002 : Step(1091): len = 6765.5, overlap = 10.2813
PHY-3002 : Step(1092): len = 6074.5, overlap = 10.5625
PHY-3002 : Step(1093): len = 5455.1, overlap = 16.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.98231e-05
PHY-3002 : Step(1094): len = 5688.1, overlap = 2
PHY-3002 : Step(1095): len = 5688.1, overlap = 2
PHY-3002 : Step(1096): len = 5507.8, overlap = 2
PHY-3002 : Step(1097): len = 5507.8, overlap = 2
PHY-3002 : Step(1098): len = 5381.3, overlap = 2.5
PHY-3002 : Step(1099): len = 5408.6, overlap = 2.5
PHY-3002 : Step(1100): len = 5462.8, overlap = 3.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96461e-05
PHY-3002 : Step(1101): len = 5265.3, overlap = 3.75
PHY-3002 : Step(1102): len = 5265.3, overlap = 3.75
PHY-3002 : Step(1103): len = 5120.4, overlap = 3
PHY-3002 : Step(1104): len = 5120.4, overlap = 3
PHY-3002 : Step(1105): len = 5013.1, overlap = 3.75
PHY-3002 : Step(1106): len = 5011.8, overlap = 3.75
PHY-3002 : Step(1107): len = 5011.8, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159292
PHY-3002 : Step(1108): len = 5018, overlap = 4.25
PHY-3002 : Step(1109): len = 5018, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004939s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.1289e-06
PHY-3002 : Step(1110): len = 4752.1, overlap = 21.4688
PHY-3002 : Step(1111): len = 4752.1, overlap = 21.4688
PHY-3002 : Step(1112): len = 4707.8, overlap = 21.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25781e-06
PHY-3002 : Step(1113): len = 4720.3, overlap = 18.25
PHY-3002 : Step(1114): len = 4720.3, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51562e-06
PHY-3002 : Step(1115): len = 4934.6, overlap = 17.9375
PHY-3002 : Step(1116): len = 4934.6, overlap = 17.9375
PHY-3002 : Step(1117): len = 4904.9, overlap = 14.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.69777e-06
PHY-3002 : Step(1118): len = 5479, overlap = 36.3125
PHY-3002 : Step(1119): len = 5499.5, overlap = 35.4375
PHY-3002 : Step(1120): len = 5416.4, overlap = 33.125
PHY-3002 : Step(1121): len = 5441.9, overlap = 33.125
PHY-3002 : Step(1122): len = 5570.2, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73955e-05
PHY-3002 : Step(1123): len = 5660.8, overlap = 30.5
PHY-3002 : Step(1124): len = 5690.1, overlap = 30.5
PHY-3002 : Step(1125): len = 5743.4, overlap = 30.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.47911e-05
PHY-3002 : Step(1126): len = 6334.7, overlap = 22.8125
PHY-3002 : Step(1127): len = 6334.7, overlap = 22.8125
PHY-3002 : Step(1128): len = 6323.1, overlap = 24.25
PHY-3002 : Step(1129): len = 6341.1, overlap = 24
PHY-3002 : Step(1130): len = 6356.9, overlap = 23.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.95822e-05
PHY-3002 : Step(1131): len = 6620.2, overlap = 21.3125
PHY-3002 : Step(1132): len = 6635.9, overlap = 21.3125
PHY-3002 : Step(1133): len = 6755.8, overlap = 21.75
PHY-3002 : Step(1134): len = 6794.5, overlap = 21.375
PHY-3002 : Step(1135): len = 6872, overlap = 14.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000139164
PHY-3002 : Step(1136): len = 6837, overlap = 14.9688
PHY-3002 : Step(1137): len = 6837, overlap = 14.9688
PHY-3002 : Step(1138): len = 6924.1, overlap = 14.25
PHY-3002 : Step(1139): len = 6941.2, overlap = 13.5
PHY-3002 : Step(1140): len = 6965.7, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000278329
PHY-3002 : Step(1141): len = 7030.1, overlap = 14
PHY-3002 : Step(1142): len = 7040.7, overlap = 14
PHY-3002 : Step(1143): len = 7048, overlap = 14
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000556657
PHY-3002 : Step(1144): len = 7077.6, overlap = 14
PHY-3002 : Step(1145): len = 7092.4, overlap = 14.25
PHY-3002 : Step(1146): len = 7109.7, overlap = 14.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 39.00 peak overflow 2.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12160, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 12272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022128s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (423.7%)

PHY-1001 : End incremental global routing;  0.102788s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (152.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.122868s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (139.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12160, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 12272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021512s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (290.5%)

OPT-1001 : End congestion update;  0.114429s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (122.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.117655s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.5%)

OPT-1001 : End physical optimization;  0.244534s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (127.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 34 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 61/262 primitive instances ...
PHY-3001 : End packing;  0.008614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.4%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 237 instances
RUN-1001 : 154 mslices, 48 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 296 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 235 instances, 202 slices, 25 macros(166 instances: 154 mslices 12 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7046.4, Over = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 992, tnet num: 294, tinst num: 235, tnode num: 1059, tedge num: 1493.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.104000s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000200729
PHY-3002 : Step(1147): len = 6910.3, overlap = 13.5
PHY-3002 : Step(1148): len = 6931.7, overlap = 13.5
PHY-3002 : Step(1149): len = 6931.7, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000401458
PHY-3002 : Step(1150): len = 6979.4, overlap = 13
PHY-3002 : Step(1151): len = 6994.7, overlap = 13
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000802917
PHY-3002 : Step(1152): len = 7021.5, overlap = 13
PHY-3002 : Step(1153): len = 7021.5, overlap = 13
PHY-3002 : Step(1154): len = 7038.2, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030847s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (152.0%)

PHY-3001 : Trial Legalized: Len = 8323.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1155): len = 7712, overlap = 1
PHY-3002 : Step(1156): len = 7688.7, overlap = 1
PHY-3002 : Step(1157): len = 7680.6, overlap = 1.25
PHY-3002 : Step(1158): len = 7593.7, overlap = 1.5
PHY-3002 : Step(1159): len = 7581.6, overlap = 1.5
PHY-3002 : Step(1160): len = 7571.7, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7887.4, Over = 0
PHY-3001 : End spreading;  0.002808s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7887.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027671s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (225.9%)

PHY-1001 : End incremental global routing;  0.128599s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (145.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004904s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.148912s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (136.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030048s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (312.0%)

OPT-1001 : End congestion update;  0.137896s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (136.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003196s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.141244s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (132.7%)

OPT-1001 : End physical optimization;  0.293475s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (133.1%)

RUN-1003 : finish command "place" in  2.884726s wall, 4.078125s user + 1.203125s system = 5.281250s CPU (183.1%)

RUN-1004 : used memory is 637 MB, reserved memory is 637 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 237 instances
RUN-1001 : 154 mslices, 48 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 296 nets
RUN-1001 : 237 nets have 2 pins
RUN-1001 : 12 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 17 nets have [11 - 20] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17808, over cnt = 4(0%), over = 8, worst = 2
PHY-1002 : len = 17800, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 17808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028694s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (435.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 9 to 6
PHY-1001 : End pin swap;  0.002038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.228041s wall, 0.234375s user + 0.078125s system = 0.312500s CPU (137.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056414s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 13% nets.
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 41% nets.
PHY-1002 : len = 26408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.414878s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (150.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 26408, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 26408
PHY-1001 : End DR Iter 1; 0.006294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.745999s wall, 1.656250s user + 0.296875s system = 1.953125s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.093371s wall, 2.062500s user + 0.406250s system = 2.468750s CPU (117.9%)

RUN-1004 : used memory is 637 MB, reserved memory is 637 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    393   out of  19600    2.01%
#reg                     27   out of  19600    0.14%
#le                     393
  #lut only             366   out of    393   93.13%
  #reg only               0   out of    393    0.00%
  #lut&reg               27   out of    393    6.87%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 992, tnet num: 294, tinst num: 235, tnode num: 1059, tedge num: 1493.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 294 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 296, pip num: 2066
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 382 valid insts, and 7979 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.588075s wall, 4.937500s user + 0.078125s system = 5.015625s CPU (315.8%)

RUN-1004 : used memory is 933 MB, reserved memory is 934 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.468740s wall, 1.468750s user + 0.109375s system = 1.578125s CPU (107.4%)

RUN-1004 : used memory is 966 MB, reserved memory is 967 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.716743s wall, 0.859375s user + 0.953125s system = 1.812500s CPU (23.5%)

RUN-1004 : used memory is 974 MB, reserved memory is 976 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.816888s wall, 2.531250s user + 1.171875s system = 3.703125s CPU (37.7%)

RUN-1004 : used memory is 932 MB, reserved memory is 934 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 44 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 141/27 useful/useless nets, 106/15 useful/useless insts
SYN-1015 : Optimize round 1, 58 better
SYN-1014 : Optimize round 2
SYN-1032 : 127/14 useful/useless nets, 92/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 125/1 useful/useless nets, 90/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             34
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MUX               37

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |25     |16     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 157/7 useful/useless nets, 123/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1002, tnet num: 360, tinst num: 321, tnode num: 1318, tedge num: 1489.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 360 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 46 (2.43), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 46 (2.43), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 82 instances into 50 LUTs, name keeping = 92%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             229
  #lut4                  46
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           179

Utilization Statistics
#lut                    229   out of  19600    1.17%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |229   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 192 instances
RUN-1001 : 50 luts, 25 seqs, 70 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 226 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 190 instances, 50 luts, 25 seqs, 82 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 698, tnet num: 224, tinst num: 190, tnode num: 785, tedge num: 1034.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 224 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093770s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 51159.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 190.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1161): len = 34716.9, overlap = 0
PHY-3002 : Step(1162): len = 29720.7, overlap = 0
PHY-3002 : Step(1163): len = 17487.6, overlap = 0
PHY-3002 : Step(1164): len = 14164.1, overlap = 0
PHY-3002 : Step(1165): len = 10160.1, overlap = 0
PHY-3002 : Step(1166): len = 7898.4, overlap = 0
PHY-3002 : Step(1167): len = 6625.2, overlap = 0
PHY-3002 : Step(1168): len = 6118.1, overlap = 0
PHY-3002 : Step(1169): len = 5909, overlap = 0
PHY-3002 : Step(1170): len = 4724.1, overlap = 0
PHY-3002 : Step(1171): len = 4060.6, overlap = 0
PHY-3002 : Step(1172): len = 4143.6, overlap = 0.25
PHY-3002 : Step(1173): len = 4162.4, overlap = 1
PHY-3002 : Step(1174): len = 3734, overlap = 2.25
PHY-3002 : Step(1175): len = 3654.5, overlap = 3.4375
PHY-3002 : Step(1176): len = 3271.5, overlap = 4.75
PHY-3002 : Step(1177): len = 3215.1, overlap = 5.125
PHY-3002 : Step(1178): len = 3215.1, overlap = 5.125
PHY-3002 : Step(1179): len = 3041.9, overlap = 7.25
PHY-3002 : Step(1180): len = 3041.9, overlap = 7.25
PHY-3002 : Step(1181): len = 2873.2, overlap = 6.75
PHY-3002 : Step(1182): len = 2873.2, overlap = 6.75
PHY-3002 : Step(1183): len = 2891.8, overlap = 8.84375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 224 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002335s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.03642e-05
PHY-3002 : Step(1184): len = 2800.7, overlap = 15.5938
PHY-3002 : Step(1185): len = 2800.7, overlap = 15.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.07284e-05
PHY-3002 : Step(1186): len = 2950.9, overlap = 9.59375
PHY-3002 : Step(1187): len = 2950.9, overlap = 9.59375
PHY-3002 : Step(1188): len = 2887.7, overlap = 9.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000161457
PHY-3002 : Step(1189): len = 2913.4, overlap = 6.6875
PHY-3002 : Step(1190): len = 2913.4, overlap = 6.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 224 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.29199e-06
PHY-3002 : Step(1191): len = 3151.1, overlap = 18.1875
PHY-3002 : Step(1192): len = 3151.1, overlap = 18.1875
PHY-3002 : Step(1193): len = 3096.9, overlap = 17.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0584e-05
PHY-3002 : Step(1194): len = 3370, overlap = 16.0938
PHY-3002 : Step(1195): len = 3370, overlap = 16.0938
PHY-3002 : Step(1196): len = 3306.2, overlap = 16.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.1168e-05
PHY-3002 : Step(1197): len = 3496.1, overlap = 16.25
PHY-3002 : Step(1198): len = 3496.1, overlap = 16.25
PHY-3002 : Step(1199): len = 3443.5, overlap = 16.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23359e-05
PHY-3002 : Step(1200): len = 3681.4, overlap = 13.5313
PHY-3002 : Step(1201): len = 3694.1, overlap = 13.5313
PHY-3002 : Step(1202): len = 3907.5, overlap = 13.125
PHY-3002 : Step(1203): len = 3907.5, overlap = 13.125
PHY-3002 : Step(1204): len = 3720.7, overlap = 10.9063
PHY-3002 : Step(1205): len = 3712.8, overlap = 10.9063
PHY-3002 : Step(1206): len = 3676.7, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 18.59 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4640, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 4728, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 4808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021783s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (286.9%)

PHY-1001 : End incremental global routing;  0.097416s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 224 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.109842s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (113.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4640, over cnt = 10(0%), over = 16, worst = 2
PHY-1002 : len = 4728, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 4808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022369s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (139.7%)

OPT-1001 : End congestion update;  0.116466s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (107.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 224 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.118720s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.3%)

OPT-1001 : End physical optimization;  0.232108s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (107.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 50 LUT to BLE ...
SYN-4008 : Packed 50 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 50/167 primitive instances ...
PHY-3001 : End packing;  0.007324s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (213.3%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 144 instances, 111 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3650.4, Over = 10
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 621, tnet num: 199, tinst num: 144, tnode num: 681, tedge num: 941.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.094561s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.4377e-05
PHY-3002 : Step(1207): len = 3568.1, overlap = 10.5
PHY-3002 : Step(1208): len = 3568.1, overlap = 10.5
PHY-3002 : Step(1209): len = 3497.7, overlap = 10.75
PHY-3002 : Step(1210): len = 3497.7, overlap = 10.75
PHY-3002 : Step(1211): len = 3484.7, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.8754e-05
PHY-3002 : Step(1212): len = 3539.7, overlap = 9.75
PHY-3002 : Step(1213): len = 3539.7, overlap = 9.75
PHY-3002 : Step(1214): len = 3525.9, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75081e-05
PHY-3002 : Step(1215): len = 3591.8, overlap = 7.25
PHY-3002 : Step(1216): len = 3591.8, overlap = 7.25
PHY-3002 : Step(1217): len = 3592.7, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019982s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (156.4%)

PHY-3001 : Trial Legalized: Len = 4406.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001930s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1218): len = 4010, overlap = 2.25
PHY-3002 : Step(1219): len = 4012.9, overlap = 2.25
PHY-3002 : Step(1220): len = 4014.3, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006431s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4394.4, Over = 0
PHY-3001 : End spreading;  0.002707s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4394.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6552, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025756s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (182.0%)

PHY-1001 : End incremental global routing;  0.117647s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (106.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003404s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.130236s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (96.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6552, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024026s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (195.1%)

OPT-1001 : End congestion update;  0.118597s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (118.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.120813s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (116.4%)

OPT-1001 : End physical optimization;  0.254623s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (153.4%)

RUN-1003 : finish command "place" in  2.206455s wall, 3.421875s user + 1.031250s system = 4.453125s CPU (201.8%)

RUN-1004 : used memory is 635 MB, reserved memory is 636 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 201 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 4 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6552, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 6528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 6560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023969s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (260.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 4 to 3
PHY-1001 : End pin swap;  0.000742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.197686s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (126.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056408s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (138.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 13712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.215173s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (145.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 13704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 13704
PHY-1001 : End DR Iter 1; 0.006172s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (506.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.527275s wall, 1.421875s user + 0.265625s system = 1.687500s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.832652s wall, 1.718750s user + 0.328125s system = 2.046875s CPU (111.7%)

RUN-1004 : used memory is 634 MB, reserved memory is 634 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    214   out of  19600    1.09%
#reg                     25   out of  19600    0.13%
#le                     214
  #lut only             189   out of    214   88.32%
  #reg only               0   out of    214    0.00%
  #lut&reg               25   out of    214   11.68%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 621, tnet num: 199, tinst num: 144, tnode num: 681, tedge num: 941.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 146
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 201, pip num: 1211
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 278 valid insts, and 4736 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.134985s wall, 3.671875s user + 0.062500s system = 3.734375s CPU (329.0%)

RUN-1004 : used memory is 931 MB, reserved memory is 932 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.444459s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (101.7%)

RUN-1004 : used memory is 964 MB, reserved memory is 966 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.731423s wall, 0.875000s user + 0.750000s system = 1.625000s CPU (21.0%)

RUN-1004 : used memory is 978 MB, reserved memory is 981 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.807762s wall, 2.500000s user + 0.875000s system = 3.375000s CPU (34.4%)

RUN-1004 : used memory is 935 MB, reserved memory is 938 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 22 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 139/27 useful/useless nets, 104/15 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 58 better
SYN-1014 : Optimize round 2
SYN-1032 : 125/13 useful/useless nets, 90/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             34
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MUX               37

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |25     |16     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 155/7 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 999, tnet num: 359, tinst num: 320, tnode num: 1315, tedge num: 1485.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 45 (2.44), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 45 (2.44), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 81 instances into 49 LUTs, name keeping = 91%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             228
  #lut4                  45
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           179

Utilization Statistics
#lut                    228   out of  19600    1.16%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |228   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 190 instances
RUN-1001 : 49 luts, 24 seqs, 70 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 224 nets
RUN-1001 : 188 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 188 instances, 49 luts, 24 seqs, 82 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 693, tnet num: 222, tinst num: 188, tnode num: 780, tedge num: 1027.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085051s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49243
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 188.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1221): len = 32565.1, overlap = 0
PHY-3002 : Step(1222): len = 25347.9, overlap = 0
PHY-3002 : Step(1223): len = 17071.6, overlap = 0
PHY-3002 : Step(1224): len = 14139.6, overlap = 0
PHY-3002 : Step(1225): len = 9061, overlap = 0
PHY-3002 : Step(1226): len = 7521.1, overlap = 0
PHY-3002 : Step(1227): len = 6558, overlap = 0
PHY-3002 : Step(1228): len = 5696.6, overlap = 0
PHY-3002 : Step(1229): len = 5300.9, overlap = 0
PHY-3002 : Step(1230): len = 4521.8, overlap = 0
PHY-3002 : Step(1231): len = 3849.7, overlap = 0.25
PHY-3002 : Step(1232): len = 3899, overlap = 0.25
PHY-3002 : Step(1233): len = 3816.8, overlap = 1.25
PHY-3002 : Step(1234): len = 3824.8, overlap = 1.5
PHY-3002 : Step(1235): len = 3223.1, overlap = 2.25
PHY-3002 : Step(1236): len = 3150.2, overlap = 2.75
PHY-3002 : Step(1237): len = 3180.2, overlap = 3
PHY-3002 : Step(1238): len = 3152.3, overlap = 4.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (386.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125891
PHY-3002 : Step(1239): len = 2929.3, overlap = 12.3438
PHY-3002 : Step(1240): len = 2929.3, overlap = 12.3438
PHY-3002 : Step(1241): len = 2890.8, overlap = 12.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251783
PHY-3002 : Step(1242): len = 2895, overlap = 12.0313
PHY-3002 : Step(1243): len = 2895, overlap = 12.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000503566
PHY-3002 : Step(1244): len = 2866, overlap = 12.25
PHY-3002 : Step(1245): len = 2866, overlap = 12.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.21627e-06
PHY-3002 : Step(1246): len = 3102.8, overlap = 16.1563
PHY-3002 : Step(1247): len = 3102.8, overlap = 16.1563
PHY-3002 : Step(1248): len = 3172.9, overlap = 15.4063
PHY-3002 : Step(1249): len = 3172.9, overlap = 15.4063
PHY-3002 : Step(1250): len = 3175.2, overlap = 15.0938
PHY-3002 : Step(1251): len = 3175.2, overlap = 15.0938
PHY-3002 : Step(1252): len = 3237.3, overlap = 15.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84325e-05
PHY-3002 : Step(1253): len = 3366.3, overlap = 13.8438
PHY-3002 : Step(1254): len = 3380.9, overlap = 13.8438
PHY-3002 : Step(1255): len = 3429.2, overlap = 13.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68651e-05
PHY-3002 : Step(1256): len = 3721.6, overlap = 13.5625
PHY-3002 : Step(1257): len = 3721.6, overlap = 13.5625
PHY-3002 : Step(1258): len = 3614.8, overlap = 12.6875
PHY-3002 : Step(1259): len = 3621, overlap = 12.6875
PHY-3002 : Step(1260): len = 3672.5, overlap = 12.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37302e-05
PHY-3002 : Step(1261): len = 3979.8, overlap = 7.40625
PHY-3002 : Step(1262): len = 4007.4, overlap = 7.40625
PHY-3002 : Step(1263): len = 4002.6, overlap = 7.53125
PHY-3002 : Step(1264): len = 3997.2, overlap = 7.53125
PHY-3002 : Step(1265): len = 3768.7, overlap = 9.03125
PHY-3002 : Step(1266): len = 3727.5, overlap = 10.2813
PHY-3002 : Step(1267): len = 3650.4, overlap = 10.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00014746
PHY-3002 : Step(1268): len = 3709.1, overlap = 10.7813
PHY-3002 : Step(1269): len = 3715, overlap = 10.7813
PHY-3002 : Step(1270): len = 3675.3, overlap = 10.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000294921
PHY-3002 : Step(1271): len = 3738.9, overlap = 10.7813
PHY-3002 : Step(1272): len = 3738.9, overlap = 10.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 18.69 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4808, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 4944, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022478s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (347.6%)

PHY-1001 : End incremental global routing;  0.102355s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (152.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1042.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.114708s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (163.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4808, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 4944, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025642s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.9%)

OPT-1001 : End congestion update;  0.120823s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (77.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002117s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.123098s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.2%)

OPT-1001 : End physical optimization;  0.241177s wall, 0.203125s user + 0.078125s system = 0.281250s CPU (116.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 49 LUT to BLE ...
SYN-4008 : Packed 49 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 49/166 primitive instances ...
PHY-3001 : End packing;  0.007040s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (443.9%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 200 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 144 instances, 111 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3654.2, Over = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 620, tnet num: 198, tinst num: 144, tnode num: 682, tedge num: 939.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087406s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02232e-05
PHY-3002 : Step(1273): len = 3479.2, overlap = 10
PHY-3002 : Step(1274): len = 3479.2, overlap = 10
PHY-3002 : Step(1275): len = 3456.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04464e-05
PHY-3002 : Step(1276): len = 3511.3, overlap = 10
PHY-3002 : Step(1277): len = 3511.3, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151546
PHY-3002 : Step(1278): len = 3558.3, overlap = 10
PHY-3002 : Step(1279): len = 3558.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020185s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.4%)

PHY-3001 : Trial Legalized: Len = 4952.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001923s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1280): len = 4298.8, overlap = 1.75
PHY-3002 : Step(1281): len = 4243.9, overlap = 2
PHY-3002 : Step(1282): len = 4205.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349805
PHY-3002 : Step(1283): len = 4197.6, overlap = 2.25
PHY-3002 : Step(1284): len = 4197.6, overlap = 2.25
PHY-3002 : Step(1285): len = 4156.5, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069961
PHY-3002 : Step(1286): len = 4162.2, overlap = 2.5
PHY-3002 : Step(1287): len = 4162.2, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4634.2, Over = 0
PHY-3001 : End spreading;  0.002665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4634.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019190s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.4%)

PHY-1001 : End incremental global routing;  0.111632s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.123395s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (126.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020300s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (307.9%)

OPT-1001 : End congestion update;  0.110302s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (99.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.112522s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (97.2%)

OPT-1001 : End physical optimization;  0.239425s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (110.9%)

RUN-1003 : finish command "place" in  2.402122s wall, 3.218750s user + 1.046875s system = 4.265625s CPU (177.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 639 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 200 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021021s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (223.0%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 8 to 6
PHY-1001 : End pin swap;  0.001800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.200545s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (93.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056719s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (137.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 14456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14456
PHY-1001 : End Routed; 0.234904s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (179.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.520993s wall, 1.484375s user + 0.265625s system = 1.750000s CPU (115.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.829082s wall, 1.750000s user + 0.296875s system = 2.046875s CPU (111.9%)

RUN-1004 : used memory is 639 MB, reserved memory is 639 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    213   out of  19600    1.09%
#reg                     25   out of  19600    0.13%
#le                     213
  #lut only             188   out of    213   88.26%
  #reg only               0   out of    213    0.00%
  #lut&reg               25   out of    213   11.74%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 620, tnet num: 198, tinst num: 144, tnode num: 682, tedge num: 939.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 146
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 200, pip num: 1241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 287 valid insts, and 4774 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.236977s wall, 3.656250s user + 0.125000s system = 3.781250s CPU (305.7%)

RUN-1004 : used memory is 936 MB, reserved memory is 936 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.454328s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (92.4%)

RUN-1004 : used memory is 969 MB, reserved memory is 970 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.766074s wall, 0.906250s user + 0.718750s system = 1.625000s CPU (20.9%)

RUN-1004 : used memory is 977 MB, reserved memory is 979 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.861372s wall, 2.390625s user + 0.828125s system = 3.218750s CPU (32.6%)

RUN-1004 : used memory is 935 MB, reserved memory is 937 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 22 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 139/27 useful/useless nets, 104/15 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 58 better
SYN-1014 : Optimize round 2
SYN-1032 : 125/13 useful/useless nets, 90/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             34
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MUX               37

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |25     |16     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 155/7 useful/useless nets, 121/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 999, tnet num: 359, tinst num: 320, tnode num: 1315, tedge num: 1485.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 359 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 45 (2.44), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 45 (2.44), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 81 instances into 49 LUTs, name keeping = 91%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             228
  #lut4                  45
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           179

Utilization Statistics
#lut                    228   out of  19600    1.16%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |228   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 190 instances
RUN-1001 : 49 luts, 24 seqs, 70 mslices, 12 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 224 nets
RUN-1001 : 188 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 188 instances, 49 luts, 24 seqs, 82 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 693, tnet num: 222, tinst num: 188, tnode num: 780, tedge num: 1027.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082407s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 49243
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 188.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1288): len = 32565.1, overlap = 0
PHY-3002 : Step(1289): len = 25347.9, overlap = 0
PHY-3002 : Step(1290): len = 17071.6, overlap = 0
PHY-3002 : Step(1291): len = 14139.6, overlap = 0
PHY-3002 : Step(1292): len = 9061, overlap = 0
PHY-3002 : Step(1293): len = 7521.1, overlap = 0
PHY-3002 : Step(1294): len = 6558, overlap = 0
PHY-3002 : Step(1295): len = 5696.6, overlap = 0
PHY-3002 : Step(1296): len = 5300.9, overlap = 0
PHY-3002 : Step(1297): len = 4521.8, overlap = 0
PHY-3002 : Step(1298): len = 3849.7, overlap = 0.25
PHY-3002 : Step(1299): len = 3899, overlap = 0.25
PHY-3002 : Step(1300): len = 3816.8, overlap = 1.25
PHY-3002 : Step(1301): len = 3824.8, overlap = 1.5
PHY-3002 : Step(1302): len = 3223.1, overlap = 2.25
PHY-3002 : Step(1303): len = 3150.2, overlap = 2.75
PHY-3002 : Step(1304): len = 3180.2, overlap = 3
PHY-3002 : Step(1305): len = 3152.3, overlap = 4.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004198s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002099s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1488.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125891
PHY-3002 : Step(1306): len = 2929.3, overlap = 12.3438
PHY-3002 : Step(1307): len = 2929.3, overlap = 12.3438
PHY-3002 : Step(1308): len = 2890.8, overlap = 12.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251783
PHY-3002 : Step(1309): len = 2895, overlap = 12.0313
PHY-3002 : Step(1310): len = 2895, overlap = 12.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000503566
PHY-3002 : Step(1311): len = 2866, overlap = 12.25
PHY-3002 : Step(1312): len = 2866, overlap = 12.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002036s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.21627e-06
PHY-3002 : Step(1313): len = 3102.8, overlap = 16.1563
PHY-3002 : Step(1314): len = 3102.8, overlap = 16.1563
PHY-3002 : Step(1315): len = 3172.9, overlap = 15.4063
PHY-3002 : Step(1316): len = 3172.9, overlap = 15.4063
PHY-3002 : Step(1317): len = 3175.2, overlap = 15.0938
PHY-3002 : Step(1318): len = 3175.2, overlap = 15.0938
PHY-3002 : Step(1319): len = 3237.3, overlap = 15.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84325e-05
PHY-3002 : Step(1320): len = 3366.3, overlap = 13.8438
PHY-3002 : Step(1321): len = 3380.9, overlap = 13.8438
PHY-3002 : Step(1322): len = 3429.2, overlap = 13.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.68651e-05
PHY-3002 : Step(1323): len = 3721.6, overlap = 13.5625
PHY-3002 : Step(1324): len = 3721.6, overlap = 13.5625
PHY-3002 : Step(1325): len = 3614.8, overlap = 12.6875
PHY-3002 : Step(1326): len = 3621, overlap = 12.6875
PHY-3002 : Step(1327): len = 3672.5, overlap = 12.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37302e-05
PHY-3002 : Step(1328): len = 3979.8, overlap = 7.40625
PHY-3002 : Step(1329): len = 4007.4, overlap = 7.40625
PHY-3002 : Step(1330): len = 4002.6, overlap = 7.53125
PHY-3002 : Step(1331): len = 3997.2, overlap = 7.53125
PHY-3002 : Step(1332): len = 3768.7, overlap = 9.03125
PHY-3002 : Step(1333): len = 3727.5, overlap = 10.2813
PHY-3002 : Step(1334): len = 3650.4, overlap = 10.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00014746
PHY-3002 : Step(1335): len = 3709.1, overlap = 10.7813
PHY-3002 : Step(1336): len = 3715, overlap = 10.7813
PHY-3002 : Step(1337): len = 3675.3, overlap = 10.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000294921
PHY-3002 : Step(1338): len = 3738.9, overlap = 10.7813
PHY-3002 : Step(1339): len = 3738.9, overlap = 10.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 18.69 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4808, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 4944, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022525s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (277.5%)

PHY-1001 : End incremental global routing;  0.099914s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (125.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002828s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.112445s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (139.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4808, over cnt = 12(0%), over = 18, worst = 2
PHY-1002 : len = 4944, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 4952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023170s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (202.3%)

OPT-1001 : End congestion update;  0.112958s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (110.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 222 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002172s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.115266s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (108.4%)

OPT-1001 : End physical optimization;  0.231007s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (121.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 49 LUT to BLE ...
SYN-4008 : Packed 49 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 25 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 49/166 primitive instances ...
PHY-3001 : End packing;  0.007025s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (222.4%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 200 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 144 instances, 111 slices, 13 macros(82 instances: 70 mslices 12 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3654.2, Over = 10.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 620, tnet num: 198, tinst num: 144, tnode num: 682, tedge num: 939.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.093270s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (83.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.02232e-05
PHY-3002 : Step(1340): len = 3479.2, overlap = 10
PHY-3002 : Step(1341): len = 3479.2, overlap = 10
PHY-3002 : Step(1342): len = 3456.8, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.04464e-05
PHY-3002 : Step(1343): len = 3511.3, overlap = 10
PHY-3002 : Step(1344): len = 3511.3, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000151546
PHY-3002 : Step(1345): len = 3558.3, overlap = 10
PHY-3002 : Step(1346): len = 3558.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020397s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (153.2%)

PHY-3001 : Trial Legalized: Len = 4952.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1347): len = 4298.8, overlap = 1.75
PHY-3002 : Step(1348): len = 4243.9, overlap = 2
PHY-3002 : Step(1349): len = 4205.7, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000349805
PHY-3002 : Step(1350): len = 4197.6, overlap = 2.25
PHY-3002 : Step(1351): len = 4197.6, overlap = 2.25
PHY-3002 : Step(1352): len = 4156.5, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00069961
PHY-3002 : Step(1353): len = 4162.2, overlap = 2.5
PHY-3002 : Step(1354): len = 4162.2, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006345s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 4634.2, Over = 0
PHY-3001 : End spreading;  0.002572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 4634.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019222s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (243.9%)

PHY-1001 : End incremental global routing;  0.111294s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (112.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003184s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.123476s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (113.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018825s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (249.0%)

OPT-1001 : End congestion update;  0.112165s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (69.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002445s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (639.1%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.114782s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (81.7%)

OPT-1001 : End physical optimization;  0.241925s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (96.9%)

RUN-1003 : finish command "place" in  2.386956s wall, 3.234375s user + 1.109375s system = 4.343750s CPU (182.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 637 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 146 instances
RUN-1001 : 70 mslices, 41 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 200 nets
RUN-1001 : 164 nets have 2 pins
RUN-1001 : 3 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7296, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017619s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (354.7%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 8 to 6
PHY-1001 : End pin swap;  0.001617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.189615s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (115.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057125s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 3080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 14456, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 14456
PHY-1001 : End Routed; 0.228780s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (157.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.527687s wall, 1.468750s user + 0.281250s system = 1.750000s CPU (114.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.831110s wall, 1.765625s user + 0.312500s system = 2.078125s CPU (113.5%)

RUN-1004 : used memory is 637 MB, reserved memory is 637 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    213   out of  19600    1.09%
#reg                     25   out of  19600    0.13%
#le                     213
  #lut only             188   out of    213   88.26%
  #reg only               0   out of    213    0.00%
  #lut&reg               25   out of    213   11.74%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 620, tnet num: 198, tinst num: 144, tnode num: 682, tedge num: 939.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 198 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 146
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 200, pip num: 1241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 287 valid insts, and 4774 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.183000s wall, 3.515625s user + 0.125000s system = 3.640625s CPU (307.7%)

RUN-1004 : used memory is 934 MB, reserved memory is 935 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.462010s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (98.3%)

RUN-1004 : used memory is 967 MB, reserved memory is 969 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.658154s wall, 0.875000s user + 0.750000s system = 1.625000s CPU (21.2%)

RUN-1004 : used memory is 977 MB, reserved memory is 979 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.739654s wall, 2.500000s user + 0.875000s system = 3.375000s CPU (34.7%)

RUN-1004 : used memory is 935 MB, reserved memory is 937 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near 'endmodule' in source/rtl/Display.v(190)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in source/rtl/Display.v(190)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 172 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2439/114 useful/useless nets, 1371/15 useful/useless insts
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 52 instances.
SYN-1015 : Optimize round 1, 231 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2329/111 useful/useless nets, 1261/22 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 387 better
SYN-1014 : Optimize round 3
SYN-1032 : 1624/352 useful/useless nets, 897/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            794
  #and                    7
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               58
#MACRO_EQ                 4
#MACRO_MUX               37

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |716    |78     |63     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1654/7 useful/useless nets, 928/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 27 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 58 macro adder
SYN-1016 : Merged 26 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9346, tnet num: 3362, tinst num: 2631, tnode num: 10351, tedge num: 13877.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 736 (3.01), #lev = 22 (10.73)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 734 (3.01), #lev = 22 (10.73)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 833 instances into 738 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2423
  #lut4                 726
  #lut5                  12
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1685

Utilization Statistics
#lut                   2423   out of  19600   12.36%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2423  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 26 carry chain into lslice
SYN-4007 : Packing 908 adder to BLE ...
SYN-4008 : Packed 908 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.570702s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (100.5%)

RUN-1004 : used memory is 511 MB, reserved memory is 516 MB, peak memory is 1091 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1518 instances
RUN-1001 : 738 luts, 78 seqs, 454 mslices, 213 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2244 nets
RUN-1001 : 1491 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1516 instances, 738 luts, 78 seqs, 667 slices, 58 macros(667 instances: 454 mslices 213 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6970, tnet num: 2242, tinst num: 1516, tnode num: 7217, tedge num: 12194.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206227s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 604887
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1516.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1355): len = 313129, overlap = 0.25
PHY-3002 : Step(1356): len = 214036, overlap = 0
PHY-3002 : Step(1357): len = 142846, overlap = 0
PHY-3002 : Step(1358): len = 110288, overlap = 3.25
PHY-3002 : Step(1359): len = 90509.2, overlap = 16.0313
PHY-3002 : Step(1360): len = 71881.9, overlap = 16
PHY-3002 : Step(1361): len = 63234.1, overlap = 20.2813
PHY-3002 : Step(1362): len = 56749.7, overlap = 10.2813
PHY-3002 : Step(1363): len = 50969.3, overlap = 16.5
PHY-3002 : Step(1364): len = 46292.3, overlap = 24.25
PHY-3002 : Step(1365): len = 45468.8, overlap = 26.9375
PHY-3002 : Step(1366): len = 40003.6, overlap = 25.7188
PHY-3002 : Step(1367): len = 38806.4, overlap = 31.4375
PHY-3002 : Step(1368): len = 37209.3, overlap = 29.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.97745e-05
PHY-3002 : Step(1369): len = 37368.5, overlap = 25.375
PHY-3002 : Step(1370): len = 34678.1, overlap = 24.5625
PHY-3002 : Step(1371): len = 35192.8, overlap = 25.125
PHY-3002 : Step(1372): len = 35796.9, overlap = 30.2813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159549
PHY-3002 : Step(1373): len = 32844.2, overlap = 28.1875
PHY-3002 : Step(1374): len = 32613, overlap = 33.4063
PHY-3002 : Step(1375): len = 32613, overlap = 33.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000319098
PHY-3002 : Step(1376): len = 32486.8, overlap = 33.125
PHY-3002 : Step(1377): len = 32615.5, overlap = 28.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003983s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025381s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.69994e-06
PHY-3002 : Step(1378): len = 32055.2, overlap = 77.9688
PHY-3002 : Step(1379): len = 32055.2, overlap = 77.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.39989e-06
PHY-3002 : Step(1380): len = 31852.4, overlap = 70.9375
PHY-3002 : Step(1381): len = 31993.7, overlap = 71.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.79977e-06
PHY-3002 : Step(1382): len = 31651.8, overlap = 77.5
PHY-3002 : Step(1383): len = 31807.1, overlap = 77.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.35995e-05
PHY-3002 : Step(1384): len = 32257.4, overlap = 68.625
PHY-3002 : Step(1385): len = 32456.3, overlap = 68.4688
PHY-3002 : Step(1386): len = 33308.6, overlap = 67.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.71991e-05
PHY-3002 : Step(1387): len = 33113.7, overlap = 59.1563
PHY-3002 : Step(1388): len = 34379.7, overlap = 59.5313
PHY-3002 : Step(1389): len = 35417.2, overlap = 59.9063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.43982e-05
PHY-3002 : Step(1390): len = 34479.2, overlap = 43.8125
PHY-3002 : Step(1391): len = 34479.2, overlap = 43.8125
PHY-3002 : Step(1392): len = 34745.5, overlap = 27.7813
PHY-3002 : Step(1393): len = 35079.7, overlap = 26.4688
PHY-3002 : Step(1394): len = 36183.6, overlap = 21.5938
PHY-3002 : Step(1395): len = 36351.6, overlap = 22.5938
PHY-3002 : Step(1396): len = 35363.6, overlap = 22.875
PHY-3002 : Step(1397): len = 35303.1, overlap = 22.625
PHY-3002 : Step(1398): len = 35303.2, overlap = 23.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025435s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (245.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.1237e-05
PHY-3002 : Step(1399): len = 36627.2, overlap = 85.5313
PHY-3002 : Step(1400): len = 36627.2, overlap = 85.5313
PHY-3002 : Step(1401): len = 36065.3, overlap = 84.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.2474e-05
PHY-3002 : Step(1402): len = 37978.1, overlap = 84.6875
PHY-3002 : Step(1403): len = 38232.2, overlap = 78.125
PHY-3002 : Step(1404): len = 39029.3, overlap = 73.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.4948e-05
PHY-3002 : Step(1405): len = 40093.8, overlap = 68.9688
PHY-3002 : Step(1406): len = 40350.6, overlap = 67.25
PHY-3002 : Step(1407): len = 41079.7, overlap = 65.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000169896
PHY-3002 : Step(1408): len = 42895.7, overlap = 56.9375
PHY-3002 : Step(1409): len = 42895.7, overlap = 56.9375
PHY-3002 : Step(1410): len = 42354.7, overlap = 53.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000338918
PHY-3002 : Step(1411): len = 44198.8, overlap = 48.1875
PHY-3002 : Step(1412): len = 45127.5, overlap = 44.0938
PHY-3002 : Step(1413): len = 45790, overlap = 44.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 163.59 peak overflow 4.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68528, over cnt = 234(0%), over = 345, worst = 5
PHY-1002 : len = 70432, over cnt = 115(0%), over = 153, worst = 3
PHY-1002 : len = 70960, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 71248, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 71480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082105s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.2%)

PHY-1001 : End incremental global routing;  0.202963s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (84.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035382s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341968s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (86.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68528, over cnt = 234(0%), over = 345, worst = 5
PHY-1002 : len = 70432, over cnt = 115(0%), over = 153, worst = 3
PHY-1002 : len = 70960, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 71248, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 71480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089131s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (175.3%)

OPT-1001 : End congestion update;  0.214256s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (131.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2242 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025018s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (187.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.239461s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (137.0%)

OPT-1001 : End physical optimization;  0.585443s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (106.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 738 LUT to BLE ...
SYN-4008 : Packed 738 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 671 single LUT's are left
SYN-4006 : 5 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 743/1445 primitive instances ...
PHY-3001 : End packing;  0.078432s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (119.5%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1085 instances
RUN-1001 : 525 mslices, 525 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2208 nets
RUN-1001 : 1455 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1083 instances, 1050 slices, 58 macros(667 instances: 454 mslices 213 lslices)
PHY-3001 : Cell area utilization is 13%
PHY-3001 : After packing: Len = 46782.8, Over = 60
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6825, tnet num: 2206, tinst num: 1083, tnode num: 6999, tedge num: 12010.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.261823s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (107.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.26887e-05
PHY-3002 : Step(1414): len = 42905.1, overlap = 66
PHY-3002 : Step(1415): len = 42582.6, overlap = 66.75
PHY-3002 : Step(1416): len = 41820.3, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.9949e-05
PHY-3002 : Step(1417): len = 44137.7, overlap = 61.5
PHY-3002 : Step(1418): len = 44876.9, overlap = 59.75
PHY-3002 : Step(1419): len = 44876.9, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159898
PHY-3002 : Step(1420): len = 47333.3, overlap = 49.5
PHY-3002 : Step(1421): len = 47613.1, overlap = 49
PHY-3002 : Step(1422): len = 48407.9, overlap = 46
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.149115s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (167.7%)

PHY-3001 : Trial Legalized: Len = 58403.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391648
PHY-3002 : Step(1423): len = 52454, overlap = 7.25
PHY-3002 : Step(1424): len = 49582.4, overlap = 21.25
PHY-3002 : Step(1425): len = 48846.4, overlap = 23.25
PHY-3002 : Step(1426): len = 48075.4, overlap = 24.75
PHY-3002 : Step(1427): len = 47355.2, overlap = 25.75
PHY-3002 : Step(1428): len = 46988, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000712198
PHY-3002 : Step(1429): len = 47477.6, overlap = 24.75
PHY-3002 : Step(1430): len = 47600.9, overlap = 24.5
PHY-3002 : Step(1431): len = 47720.4, overlap = 23.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014244
PHY-3002 : Step(1432): len = 47968.6, overlap = 23.5
PHY-3002 : Step(1433): len = 47968.6, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008223s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52577.8, Over = 0
PHY-3001 : End spreading;  0.004414s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 52577.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79840, over cnt = 129(0%), over = 167, worst = 3
PHY-1002 : len = 80784, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 81224, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 81256, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 81256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.083643s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (298.9%)

PHY-1001 : End incremental global routing;  0.233173s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (167.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036657s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373934s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (133.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79840, over cnt = 129(0%), over = 167, worst = 3
PHY-1002 : len = 80784, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 81224, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 81256, over cnt = 11(0%), over = 14, worst = 2
PHY-1002 : len = 81256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.083045s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (131.7%)

OPT-1001 : End congestion update;  0.218467s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (114.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024908s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.243550s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (102.6%)

OPT-1001 : End physical optimization;  0.622008s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (120.6%)

RUN-1003 : finish command "place" in  4.271567s wall, 6.203125s user + 1.281250s system = 7.484375s CPU (175.2%)

RUN-1004 : used memory is 514 MB, reserved memory is 518 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1085 instances
RUN-1001 : 525 mslices, 525 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2208 nets
RUN-1001 : 1455 nets have 2 pins
RUN-1001 : 665 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 79840, over cnt = 129(0%), over = 167, worst = 3
PHY-1002 : len = 80784, over cnt = 51(0%), over = 65, worst = 3
PHY-1002 : len = 81256, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 81184, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 81232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089308s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (209.9%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 51 to 17
PHY-1001 : End pin swap;  0.022008s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-1001 : End global routing;  0.578072s wall, 0.609375s user + 0.109375s system = 0.718750s CPU (124.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.062441s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (125.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 110824, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End Routed; 0.512367s wall, 1.343750s user + 0.078125s system = 1.421875s CPU (277.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 110680, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.024771s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 110688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 110688
PHY-1001 : End DR Iter 2; 0.027773s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (281.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.500288s wall, 3.156250s user + 0.296875s system = 3.453125s CPU (138.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.308839s wall, 3.953125s user + 0.406250s system = 4.359375s CPU (131.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 605 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2072   out of  19600   10.57%
#reg                     78   out of  19600    0.40%
#le                    2077
  #lut only            1999   out of   2077   96.24%
  #reg only               5   out of   2077    0.24%
  #lut&reg               73   out of   2077    3.51%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6825, tnet num: 2206, tinst num: 1083, tnode num: 6999, tedge num: 12010.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1085
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2208, pip num: 13318
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 851 valid insts, and 53726 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.034048s wall, 14.125000s user + 0.125000s system = 14.250000s CPU (469.7%)

RUN-1004 : used memory is 939 MB, reserved memory is 946 MB, peak memory is 1091 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.441612s wall, 1.437500s user + 0.140625s system = 1.578125s CPU (109.5%)

RUN-1004 : used memory is 1027 MB, reserved memory is 1039 MB, peak memory is 1091 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.711122s wall, 0.890625s user + 0.937500s system = 1.828125s CPU (23.7%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1070 MB, peak memory is 1091 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.777142s wall, 2.484375s user + 1.140625s system = 3.625000s CPU (37.1%)

RUN-1004 : used memory is 978 MB, reserved memory is 989 MB, peak memory is 1091 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 206/55 useful/useless nets, 151/32 useful/useless insts
SYN-1015 : Optimize round 1, 132 better
SYN-1014 : Optimize round 2
SYN-1032 : 161/77 useful/useless nets, 106/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 2 better
SYN-1014 : Optimize round 3
SYN-1032 : 94/65 useful/useless nets, 70/34 useful/useless insts
SYN-1015 : Optimize round 3, 98 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             31
  #and                    3
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   24
  #LATCH                  0
#MACRO_ADD                9
#MACRO_EQ                 2
#MACRO_MUX               24

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |7      |24     |12     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 775, tnet num: 277, tinst num: 249, tnode num: 1078, tedge num: 1173.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 35 LUTs, name keeping = 88%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             159
  #lut4                  31
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           124

Utilization Statistics
#lut                    159   out of  19600    0.81%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |159   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 151 instances
RUN-1001 : 35 luts, 24 seqs, 49 mslices, 8 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 174 nets
RUN-1001 : 143 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 149 instances, 35 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 534, tnet num: 172, tinst num: 149, tnode num: 618, tedge num: 771.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076633s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 38683
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 149.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1434): len = 24408.7, overlap = 0
PHY-3002 : Step(1435): len = 21598.1, overlap = 0
PHY-3002 : Step(1436): len = 11447.2, overlap = 0
PHY-3002 : Step(1437): len = 9665.3, overlap = 0
PHY-3002 : Step(1438): len = 6166.8, overlap = 0
PHY-3002 : Step(1439): len = 5405.9, overlap = 0
PHY-3002 : Step(1440): len = 3952.9, overlap = 1
PHY-3002 : Step(1441): len = 2972.8, overlap = 0.75
PHY-3002 : Step(1442): len = 2902.2, overlap = 0
PHY-3002 : Step(1443): len = 2948.1, overlap = 0
PHY-3002 : Step(1444): len = 2969.7, overlap = 0
PHY-3002 : Step(1445): len = 2814.9, overlap = 0
PHY-3002 : Step(1446): len = 2840.8, overlap = 0
PHY-3002 : Step(1447): len = 2671.7, overlap = 0
PHY-3002 : Step(1448): len = 2546.2, overlap = 0
PHY-3002 : Step(1449): len = 2560, overlap = 0
PHY-3002 : Step(1450): len = 2548.9, overlap = 0
PHY-3002 : Step(1451): len = 2593.1, overlap = 0
PHY-3002 : Step(1452): len = 2482.7, overlap = 0
PHY-3002 : Step(1453): len = 2477.8, overlap = 0
PHY-3002 : Step(1454): len = 2569.4, overlap = 0
PHY-3002 : Step(1455): len = 2569.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001527s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1456): len = 2328, overlap = 2.4375
PHY-3002 : Step(1457): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(1458): len = 2282.7, overlap = 2.6875
PHY-3002 : Step(1459): len = 2221.9, overlap = 3.0625
PHY-3002 : Step(1460): len = 2248.7, overlap = 3.0625
PHY-3002 : Step(1461): len = 2248.7, overlap = 3.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000106116
PHY-3002 : Step(1462): len = 2725, overlap = 5.34375
PHY-3002 : Step(1463): len = 2754.2, overlap = 6.40625
PHY-3002 : Step(1464): len = 2783.6, overlap = 6.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000212232
PHY-3002 : Step(1465): len = 2705.2, overlap = 5.4375
PHY-3002 : Step(1466): len = 2715.1, overlap = 7.59375
PHY-3002 : Step(1467): len = 2735.8, overlap = 7.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000424464
PHY-3002 : Step(1468): len = 2724.8, overlap = 7.59375
PHY-3002 : Step(1469): len = 2721.2, overlap = 7.59375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 12.53 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023317s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (201.0%)

PHY-1001 : End incremental global routing;  0.106172s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (103.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (644.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.115836s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (107.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3832, over cnt = 7(0%), over = 13, worst = 2
PHY-1002 : len = 3952, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 3968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024249s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

OPT-1001 : End congestion update;  0.124722s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (75.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001774s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1761.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.126627s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (98.7%)

OPT-1001 : End physical optimization;  0.245777s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (120.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 35/127 primitive instances ...
PHY-3001 : End packing;  0.005972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 112 instances, 79 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2655.2, Over = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.090831s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000807227
PHY-3002 : Step(1470): len = 2667.1, overlap = 5.75
PHY-3002 : Step(1471): len = 2674.2, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161445
PHY-3002 : Step(1472): len = 2679.5, overlap = 5.75
PHY-3002 : Step(1473): len = 2679.5, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00322891
PHY-3002 : Step(1474): len = 2687.8, overlap = 6
PHY-3002 : Step(1475): len = 2687.8, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020070s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.9%)

PHY-3001 : Trial Legalized: Len = 3898.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1476): len = 3369.9, overlap = 1.75
PHY-3002 : Step(1477): len = 3337.4, overlap = 2.25
PHY-3002 : Step(1478): len = 3320.3, overlap = 2.75
PHY-3002 : Step(1479): len = 3310.8, overlap = 3.25
PHY-3002 : Step(1480): len = 3258.5, overlap = 3.25
PHY-3002 : Step(1481): len = 3219.3, overlap = 3.25
PHY-3002 : Step(1482): len = 3219.3, overlap = 3.25
PHY-3002 : Step(1483): len = 3228.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005847s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3554.2, Over = 0
PHY-3001 : End spreading;  0.002784s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3554.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018802s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (332.4%)

PHY-1001 : End incremental global routing;  0.113446s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (165.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.123654s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (151.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020174s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.9%)

OPT-1001 : End congestion update;  0.116299s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.118089s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.9%)

OPT-1001 : End physical optimization;  0.245194s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (127.5%)

RUN-1003 : finish command "place" in  1.915290s wall, 2.609375s user + 0.656250s system = 3.265625s CPU (170.5%)

RUN-1004 : used memory is 670 MB, reserved memory is 681 MB, peak memory is 1091 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 114 instances
RUN-1001 : 49 mslices, 30 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 150 nets
RUN-1001 : 119 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 6128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.018309s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 5 to 3
PHY-1001 : End pin swap;  0.001354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.188654s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (82.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056469s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 46% nets.
PHY-1002 : len = 9528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 9528
PHY-1001 : End Routed; 0.123786s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (214.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.383656s wall, 1.328125s user + 0.250000s system = 1.578125s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.679183s wall, 1.531250s user + 0.281250s system = 1.812500s CPU (107.9%)

RUN-1004 : used memory is 671 MB, reserved memory is 679 MB, peak memory is 1091 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    149   out of  19600    0.76%
#reg                     24   out of  19600    0.12%
#le                     149
  #lut only             125   out of    149   83.89%
  #reg only               0   out of    149    0.00%
  #lut&reg               24   out of    149   16.11%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 461, tnet num: 148, tinst num: 112, tnode num: 520, tedge num: 683.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 114
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 150, pip num: 921
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 227 valid insts, and 3500 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.457858s wall, 1.296875s user + 0.093750s system = 1.390625s CPU (95.4%)

RUN-1004 : used memory is 1001 MB, reserved memory is 1009 MB, peak memory is 1107 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.747022s wall, 0.921875s user + 0.812500s system = 1.734375s CPU (22.4%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1018 MB, peak memory is 1107 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.840846s wall, 2.390625s user + 1.062500s system = 3.453125s CPU (35.1%)

RUN-1004 : used memory is 943 MB, reserved memory is 951 MB, peak memory is 1107 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.439951s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.8%)

RUN-1004 : used memory is 977 MB, reserved memory is 985 MB, peak memory is 1107 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.907527s wall, 0.984375s user + 0.765625s system = 1.750000s CPU (22.1%)

RUN-1004 : used memory is 985 MB, reserved memory is 994 MB, peak memory is 1107 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.982262s wall, 2.625000s user + 0.859375s system = 3.484375s CPU (34.9%)

RUN-1004 : used memory is 943 MB, reserved memory is 952 MB, peak memory is 1107 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 259/3 useful/useless nets, 182/2 useful/useless insts
SYN-1015 : Optimize round 1, 54 better
SYN-1014 : Optimize round 2
SYN-1032 : 214/77 useful/useless nets, 137/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             66
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   57
  #LATCH                  0
#MACRO_ADD               16
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |57     |19     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 244/7 useful/useless nets, 168/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1016 : Merged 5 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1530, tnet num: 525, tinst num: 444, tnode num: 2262, tedge num: 2493.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 525 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 57 (2.35), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (2.35), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 93 instances into 61 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             320
  #lut4                  57
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           259

Utilization Statistics
#lut                    320   out of  19600    1.63%
#reg                     57   out of  19600    0.29%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |320   |57    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 57 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 174 adder to BLE ...
SYN-4008 : Packed 174 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (57 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 264 instances
RUN-1001 : 61 luts, 56 seqs, 87 mslices, 25 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 340 nets
RUN-1001 : 272 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 262 instances, 61 luts, 56 seqs, 112 slices, 16 macros(112 instances: 87 mslices 25 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1061, tnet num: 338, tinst num: 262, tnode num: 1245, tedge num: 1688.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085911s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 79390.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 262.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1484): len = 47291.4, overlap = 0
PHY-3002 : Step(1485): len = 36659.1, overlap = 0
PHY-3002 : Step(1486): len = 22482.7, overlap = 0
PHY-3002 : Step(1487): len = 18105.1, overlap = 0
PHY-3002 : Step(1488): len = 12070.6, overlap = 0
PHY-3002 : Step(1489): len = 9708.9, overlap = 0
PHY-3002 : Step(1490): len = 9075.2, overlap = 0
PHY-3002 : Step(1491): len = 8939.8, overlap = 0
PHY-3002 : Step(1492): len = 7442.4, overlap = 0
PHY-3002 : Step(1493): len = 7526.4, overlap = 0
PHY-3002 : Step(1494): len = 7443.7, overlap = 0
PHY-3002 : Step(1495): len = 7204.6, overlap = 0
PHY-3002 : Step(1496): len = 5459.8, overlap = 0
PHY-3002 : Step(1497): len = 4684, overlap = 0
PHY-3002 : Step(1498): len = 4710.8, overlap = 0
PHY-3002 : Step(1499): len = 4705.1, overlap = 0
PHY-3002 : Step(1500): len = 4785.9, overlap = 0
PHY-3002 : Step(1501): len = 4470.3, overlap = 0
PHY-3002 : Step(1502): len = 4368.6, overlap = 0
PHY-3002 : Step(1503): len = 4384, overlap = 0
PHY-3002 : Step(1504): len = 4363.8, overlap = 0
PHY-3002 : Step(1505): len = 4398.8, overlap = 0
PHY-3002 : Step(1506): len = 4464, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003307s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000497439
PHY-3002 : Step(1507): len = 4127.9, overlap = 2.4375
PHY-3002 : Step(1508): len = 4119.8, overlap = 8.59375
PHY-3002 : Step(1509): len = 4121.7, overlap = 8.59375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000994878
PHY-3002 : Step(1510): len = 3936.4, overlap = 8.40625
PHY-3002 : Step(1511): len = 3936.1, overlap = 8.40625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003513s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (889.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75314e-06
PHY-3002 : Step(1512): len = 4388.2, overlap = 11.8438
PHY-3002 : Step(1513): len = 4388.2, overlap = 11.8438
PHY-3002 : Step(1514): len = 4247.6, overlap = 11.8125
PHY-3002 : Step(1515): len = 4247.6, overlap = 11.8125
PHY-3002 : Step(1516): len = 4284.1, overlap = 11.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95063e-05
PHY-3002 : Step(1517): len = 4558.4, overlap = 10.8438
PHY-3002 : Step(1518): len = 4558.4, overlap = 10.8438
PHY-3002 : Step(1519): len = 4528.7, overlap = 10.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90126e-05
PHY-3002 : Step(1520): len = 4781, overlap = 9.5
PHY-3002 : Step(1521): len = 4861.5, overlap = 9.5
PHY-3002 : Step(1522): len = 4921.3, overlap = 9.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.80251e-05
PHY-3002 : Step(1523): len = 5007.9, overlap = 8.15625
PHY-3002 : Step(1524): len = 5070.3, overlap = 8.15625
PHY-3002 : Step(1525): len = 5109.6, overlap = 8.15625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00015605
PHY-3002 : Step(1526): len = 5094, overlap = 4.53125
PHY-3002 : Step(1527): len = 5122.3, overlap = 4.3125
PHY-3002 : Step(1528): len = 5159.7, overlap = 3.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.78 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7896, over cnt = 24(0%), over = 36, worst = 2
PHY-1002 : len = 8128, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 8168, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 8224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031763s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (147.6%)

PHY-1001 : End incremental global routing;  0.109767s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004587s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (681.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.129149s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (121.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7896, over cnt = 24(0%), over = 36, worst = 2
PHY-1002 : len = 8128, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 8168, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 8224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032422s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.2%)

OPT-1001 : End congestion update;  0.124513s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (62.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 338 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003408s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.128071s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.0%)

OPT-1001 : End physical optimization;  0.261194s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (101.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 61 LUT to BLE ...
SYN-4008 : Packed 61 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 91/238 primitive instances ...
PHY-3001 : End packing;  0.011717s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (266.7%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 197 instances
RUN-1001 : 87 mslices, 75 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 316 nets
RUN-1001 : 248 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 195 instances, 162 slices, 16 macros(112 instances: 87 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 5139.4, Over = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 958, tnet num: 314, tinst num: 195, tnode num: 1087, tedge num: 1555.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097813s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.82969e-05
PHY-3002 : Step(1529): len = 4860.5, overlap = 9.75
PHY-3002 : Step(1530): len = 4860.5, overlap = 9.75
PHY-3002 : Step(1531): len = 4697.2, overlap = 10.25
PHY-3002 : Step(1532): len = 4703.8, overlap = 10.75
PHY-3002 : Step(1533): len = 4703.8, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65939e-05
PHY-3002 : Step(1534): len = 4754.5, overlap = 11
PHY-3002 : Step(1535): len = 4754.5, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.31877e-05
PHY-3002 : Step(1536): len = 4864, overlap = 9.25
PHY-3002 : Step(1537): len = 4864, overlap = 9.25
PHY-3002 : Step(1538): len = 4826.7, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.8%)

PHY-3001 : Trial Legalized: Len = 7003.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1539): len = 5504.1, overlap = 4.25
PHY-3002 : Step(1540): len = 5486.4, overlap = 5.25
PHY-3002 : Step(1541): len = 5514.7, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000275354
PHY-3002 : Step(1542): len = 5428.8, overlap = 5
PHY-3002 : Step(1543): len = 5428.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000550708
PHY-3002 : Step(1544): len = 5405.3, overlap = 5
PHY-3002 : Step(1545): len = 5405.3, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006209s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 6203.4, Over = 0
PHY-3001 : End spreading;  0.002691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 6203.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11992, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 12008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027333s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.3%)

PHY-1001 : End incremental global routing;  0.123712s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.142769s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (76.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11992, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 12008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028643s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (163.7%)

OPT-1001 : End congestion update;  0.122302s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (102.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003474s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.125911s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (99.3%)

OPT-1001 : End physical optimization;  0.272540s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (108.9%)

RUN-1003 : finish command "place" in  2.329393s wall, 3.218750s user + 0.734375s system = 3.953125s CPU (169.7%)

RUN-1004 : used memory is 646 MB, reserved memory is 653 MB, peak memory is 1107 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 197 instances
RUN-1001 : 87 mslices, 75 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 316 nets
RUN-1001 : 248 nets have 2 pins
RUN-1001 : 35 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11992, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 12008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027140s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 12 to 9
PHY-1001 : End pin swap;  0.002067s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.209932s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058229s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 59% nets.
PHY-1002 : len = 22328, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.263925s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (148.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22328
PHY-1001 : End DR Iter 1; 0.006429s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (486.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.619282s wall, 1.546875s user + 0.203125s system = 1.750000s CPU (108.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.943634s wall, 1.875000s user + 0.218750s system = 2.093750s CPU (107.7%)

RUN-1004 : used memory is 643 MB, reserved memory is 652 MB, peak memory is 1107 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    285   out of  19600    1.45%
#reg                     57   out of  19600    0.29%
#le                     315
  #lut only             258   out of    315   81.90%
  #reg only              30   out of    315    9.52%
  #lut&reg               27   out of    315    8.57%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 958, tnet num: 314, tinst num: 195, tnode num: 1087, tedge num: 1555.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 314 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 197
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 316, pip num: 1808
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 378 valid insts, and 6769 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.367177s wall, 4.500000s user + 0.078125s system = 4.578125s CPU (334.9%)

RUN-1004 : used memory is 940 MB, reserved memory is 949 MB, peak memory is 1107 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.451040s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (102.3%)

RUN-1004 : used memory is 974 MB, reserved memory is 983 MB, peak memory is 1107 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.859489s wall, 1.109375s user + 0.828125s system = 1.937500s CPU (24.7%)

RUN-1004 : used memory is 981 MB, reserved memory is 992 MB, peak memory is 1107 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.947493s wall, 2.687500s user + 1.015625s system = 3.703125s CPU (37.2%)

RUN-1004 : used memory is 940 MB, reserved memory is 950 MB, peak memory is 1107 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 172 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2595/90 useful/useless nets, 1392/2 useful/useless insts
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 52 instances.
SYN-1015 : Optimize round 1, 194 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2485/111 useful/useless nets, 1282/22 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 391 better
SYN-1014 : Optimize round 3
SYN-1032 : 1698/438 useful/useless nets, 918/3 useful/useless insts
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            796
  #and                    9
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               67
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |718    |78     |70     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1728/7 useful/useless nets, 949/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 67 macro adder
SYN-1016 : Merged 31 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9692, tnet num: 3505, tinst num: 2721, tnode num: 10697, tedge num: 14389.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3505 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 802 instances into 746 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2552
  #lut4                 742
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1806

Utilization Statistics
#lut                   2552   out of  19600   13.02%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2552  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 31 carry chain into lslice
SYN-4007 : Packing 966 adder to BLE ...
SYN-4008 : Packed 966 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.487757s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (101.9%)

RUN-1004 : used memory is 644 MB, reserved memory is 652 MB, peak memory is 1107 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1574 instances
RUN-1001 : 746 luts, 78 seqs, 484 mslices, 231 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2353 nets
RUN-1001 : 1563 nets have 2 pins
RUN-1001 : 702 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1572 instances, 746 luts, 78 seqs, 715 slices, 67 macros(715 instances: 484 mslices 231 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7247, tnet num: 2351, tinst num: 1572, tnode num: 7494, tedge num: 12713.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.210195s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591081
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1572.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1546): len = 349824, overlap = 0
PHY-3002 : Step(1547): len = 246361, overlap = 0.75
PHY-3002 : Step(1548): len = 174996, overlap = 0.25
PHY-3002 : Step(1549): len = 127307, overlap = 0.25
PHY-3002 : Step(1550): len = 103858, overlap = 4.375
PHY-3002 : Step(1551): len = 84401.6, overlap = 5.46875
PHY-3002 : Step(1552): len = 71816.4, overlap = 8.96875
PHY-3002 : Step(1553): len = 60674.4, overlap = 12.6563
PHY-3002 : Step(1554): len = 52883.7, overlap = 23.5
PHY-3002 : Step(1555): len = 49208, overlap = 33.0313
PHY-3002 : Step(1556): len = 46247.7, overlap = 46.5
PHY-3002 : Step(1557): len = 42673.9, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.52461e-05
PHY-3002 : Step(1558): len = 42948.7, overlap = 22.1875
PHY-3002 : Step(1559): len = 41116.6, overlap = 17.0313
PHY-3002 : Step(1560): len = 41336.5, overlap = 11.0938
PHY-3002 : Step(1561): len = 41350.9, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.04923e-05
PHY-3002 : Step(1562): len = 39020.3, overlap = 11.2188
PHY-3002 : Step(1563): len = 39037.4, overlap = 11.1875
PHY-3002 : Step(1564): len = 39083.6, overlap = 11.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140985
PHY-3002 : Step(1565): len = 38283.6, overlap = 6.6875
PHY-3002 : Step(1566): len = 38481.7, overlap = 5.75
PHY-3002 : Step(1567): len = 38780.1, overlap = 7.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027231s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (114.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.18252e-06
PHY-3002 : Step(1568): len = 37788.2, overlap = 50.9375
PHY-3002 : Step(1569): len = 37788.2, overlap = 50.9375
PHY-3002 : Step(1570): len = 37276.1, overlap = 63.3125
PHY-3002 : Step(1571): len = 37276.1, overlap = 63.3125
PHY-3002 : Step(1572): len = 36793.9, overlap = 70.9375
PHY-3002 : Step(1573): len = 36793.9, overlap = 70.9375
PHY-3002 : Step(1574): len = 36249.3, overlap = 76.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36504e-06
PHY-3002 : Step(1575): len = 36406.4, overlap = 79.6875
PHY-3002 : Step(1576): len = 36406.4, overlap = 79.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.73008e-06
PHY-3002 : Step(1577): len = 37267.6, overlap = 78.2813
PHY-3002 : Step(1578): len = 37267.6, overlap = 78.2813
PHY-3002 : Step(1579): len = 36954.6, overlap = 76.1563
PHY-3002 : Step(1580): len = 36954.6, overlap = 76.1563
PHY-3002 : Step(1581): len = 36778.9, overlap = 76
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.74602e-05
PHY-3002 : Step(1582): len = 37426.2, overlap = 75.5938
PHY-3002 : Step(1583): len = 37426.2, overlap = 75.5938
PHY-3002 : Step(1584): len = 37111.8, overlap = 78.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.49203e-05
PHY-3002 : Step(1585): len = 38464.6, overlap = 66.3438
PHY-3002 : Step(1586): len = 38799.6, overlap = 65.5313
PHY-3002 : Step(1587): len = 38559.9, overlap = 55.4688
PHY-3002 : Step(1588): len = 37517.2, overlap = 57.375
PHY-3002 : Step(1589): len = 37517.2, overlap = 57.375
PHY-3002 : Step(1590): len = 37811.8, overlap = 57.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026990s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (115.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.86451e-06
PHY-3002 : Step(1591): len = 37970, overlap = 129.25
PHY-3002 : Step(1592): len = 37970, overlap = 129.25
PHY-3002 : Step(1593): len = 37658, overlap = 128.813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5729e-05
PHY-3002 : Step(1594): len = 39051.7, overlap = 106.813
PHY-3002 : Step(1595): len = 39051.7, overlap = 106.813
PHY-3002 : Step(1596): len = 38793.1, overlap = 103.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.11697e-05
PHY-3002 : Step(1597): len = 41960.4, overlap = 90.375
PHY-3002 : Step(1598): len = 41960.4, overlap = 90.375
PHY-3002 : Step(1599): len = 41306.3, overlap = 83.1563
PHY-3002 : Step(1600): len = 41443.7, overlap = 82.6563
PHY-3002 : Step(1601): len = 41443.7, overlap = 82.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.00308e-05
PHY-3002 : Step(1602): len = 44161, overlap = 67.8438
PHY-3002 : Step(1603): len = 44740.7, overlap = 66.5625
PHY-3002 : Step(1604): len = 45792.1, overlap = 51.6875
PHY-3002 : Step(1605): len = 46039.9, overlap = 51.875
PHY-3002 : Step(1606): len = 46035, overlap = 52.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000120062
PHY-3002 : Step(1607): len = 46143.9, overlap = 51.875
PHY-3002 : Step(1608): len = 46262.5, overlap = 51.4063
PHY-3002 : Step(1609): len = 46609.4, overlap = 50.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000240123
PHY-3002 : Step(1610): len = 47392, overlap = 50.5
PHY-3002 : Step(1611): len = 48228.6, overlap = 50.125
PHY-3002 : Step(1612): len = 48894.7, overlap = 43.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000480246
PHY-3002 : Step(1613): len = 49049.5, overlap = 41.9375
PHY-3002 : Step(1614): len = 49133.3, overlap = 41.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000960492
PHY-3002 : Step(1615): len = 49487.7, overlap = 43.0938
PHY-3002 : Step(1616): len = 50247.9, overlap = 38.6563
PHY-3002 : Step(1617): len = 50541.1, overlap = 36.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 167.19 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77296, over cnt = 203(0%), over = 292, worst = 4
PHY-1002 : len = 79040, over cnt = 97(0%), over = 127, worst = 2
PHY-1002 : len = 79432, over cnt = 41(0%), over = 53, worst = 2
PHY-1002 : len = 79592, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 79608, over cnt = 11(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.086461s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (144.6%)

PHY-1001 : End incremental global routing;  0.206219s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (113.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037507s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346406s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (103.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77296, over cnt = 203(0%), over = 292, worst = 4
PHY-1002 : len = 79040, over cnt = 97(0%), over = 127, worst = 2
PHY-1002 : len = 79432, over cnt = 41(0%), over = 53, worst = 2
PHY-1002 : len = 79592, over cnt = 15(0%), over = 21, worst = 2
PHY-1002 : len = 79608, over cnt = 11(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.086296s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (199.2%)

OPT-1001 : End congestion update;  0.228330s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (143.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2351 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027946s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.8%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.256469s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (140.1%)

OPT-1001 : End physical optimization;  0.607333s wall, 0.578125s user + 0.171875s system = 0.750000s CPU (123.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 746 LUT to BLE ...
SYN-4008 : Packed 746 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 687 single LUT's are left
SYN-4006 : 9 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 755/1505 primitive instances ...
PHY-3001 : End packing;  0.085151s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (110.1%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1139 instances
RUN-1001 : 552 mslices, 552 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2317 nets
RUN-1001 : 1527 nets have 2 pins
RUN-1001 : 702 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1137 instances, 1104 slices, 67 macros(715 instances: 484 mslices 231 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 51555.6, Over = 50
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7095, tnet num: 2315, tinst num: 1137, tnode num: 7262, tedge num: 12518.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.288559s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75735e-05
PHY-3002 : Step(1618): len = 46694, overlap = 64
PHY-3002 : Step(1619): len = 46321.7, overlap = 67.75
PHY-3002 : Step(1620): len = 45391.9, overlap = 67
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.18322e-05
PHY-3002 : Step(1621): len = 48079.6, overlap = 56
PHY-3002 : Step(1622): len = 48586, overlap = 55
PHY-3002 : Step(1623): len = 49009.4, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143664
PHY-3002 : Step(1624): len = 50493.5, overlap = 52.5
PHY-3002 : Step(1625): len = 50704.8, overlap = 53.5
PHY-3002 : Step(1626): len = 51160.5, overlap = 52.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137862s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (136.0%)

PHY-3001 : Trial Legalized: Len = 63333.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025876s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00104802
PHY-3002 : Step(1627): len = 57800.6, overlap = 10.25
PHY-3002 : Step(1628): len = 55901.6, overlap = 17
PHY-3002 : Step(1629): len = 56021.2, overlap = 18.25
PHY-3002 : Step(1630): len = 55519.2, overlap = 20.25
PHY-3002 : Step(1631): len = 54579.4, overlap = 24.5
PHY-3002 : Step(1632): len = 53908.3, overlap = 26
PHY-3002 : Step(1633): len = 53463.8, overlap = 25.5
PHY-3002 : Step(1634): len = 53393.2, overlap = 25.75
PHY-3002 : Step(1635): len = 52994.3, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00191128
PHY-3002 : Step(1636): len = 53352, overlap = 25.75
PHY-3002 : Step(1637): len = 53439.4, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00382256
PHY-3002 : Step(1638): len = 53556.7, overlap = 24.75
PHY-3002 : Step(1639): len = 53556.7, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008551s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58167.6, Over = 0
PHY-3001 : End spreading;  0.004857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58167.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88688, over cnt = 129(0%), over = 160, worst = 3
PHY-1002 : len = 89616, over cnt = 47(0%), over = 59, worst = 3
PHY-1002 : len = 89752, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 89840, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089625s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (261.5%)

PHY-1001 : End incremental global routing;  0.234742s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (146.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040556s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (154.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.391095s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (135.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88688, over cnt = 129(0%), over = 160, worst = 3
PHY-1002 : len = 89616, over cnt = 47(0%), over = 59, worst = 3
PHY-1002 : len = 89752, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 89840, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 89824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090724s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (206.7%)

OPT-1001 : End congestion update;  0.223844s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (132.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026237s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (238.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.250272s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (143.6%)

OPT-1001 : End physical optimization;  0.646258s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (137.8%)

RUN-1003 : finish command "place" in  4.840198s wall, 7.328125s user + 1.828125s system = 9.156250s CPU (189.2%)

RUN-1004 : used memory is 644 MB, reserved memory is 652 MB, peak memory is 1107 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1139 instances
RUN-1001 : 552 mslices, 552 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2317 nets
RUN-1001 : 1527 nets have 2 pins
RUN-1001 : 702 nets have [3 - 5] pins
RUN-1001 : 57 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 88688, over cnt = 129(0%), over = 160, worst = 3
PHY-1002 : len = 89616, over cnt = 47(0%), over = 59, worst = 3
PHY-1002 : len = 89856, over cnt = 18(0%), over = 22, worst = 2
PHY-1002 : len = 89840, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 89872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086540s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (144.4%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 70 to 29
PHY-1001 : End pin swap;  0.020932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.6%)

PHY-1001 : End global routing;  0.567790s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (104.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058242s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (80.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 121904, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End Routed; 0.622006s wall, 1.328125s user + 0.171875s system = 1.500000s CPU (241.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 121704, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.026237s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (178.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 121736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.023278s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (335.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 121752, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 121752
PHY-1001 : End DR Iter 3; 0.019081s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.684335s wall, 3.265625s user + 0.343750s system = 3.609375s CPU (134.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.476136s wall, 4.031250s user + 0.390625s system = 4.421875s CPU (127.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 652 MB, peak memory is 1107 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2176   out of  19600   11.10%
#reg                     78   out of  19600    0.40%
#le                    2185
  #lut only            2107   out of   2185   96.43%
  #reg only               9   out of   2185    0.41%
  #lut&reg               69   out of   2185    3.16%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7095, tnet num: 2315, tinst num: 1137, tnode num: 7262, tedge num: 12518.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2315 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1139
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2317, pip num: 14178
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 885 valid insts, and 56694 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.159222s wall, 14.968750s user + 0.109375s system = 15.078125s CPU (477.3%)

RUN-1004 : used memory is 961 MB, reserved memory is 967 MB, peak memory is 1107 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.449942s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (105.6%)

RUN-1004 : used memory is 1045 MB, reserved memory is 1057 MB, peak memory is 1107 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.740724s wall, 0.718750s user + 0.890625s system = 1.609375s CPU (20.8%)

RUN-1004 : used memory is 1075 MB, reserved memory is 1087 MB, peak memory is 1107 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.837442s wall, 2.343750s user + 1.078125s system = 3.421875s CPU (34.8%)

RUN-1004 : used memory is 992 MB, reserved memory is 1001 MB, peak memory is 1107 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 265/3 useful/useless nets, 188/2 useful/useless insts
SYN-1015 : Optimize round 1, 54 better
SYN-1014 : Optimize round 2
SYN-1032 : 220/77 useful/useless nets, 143/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             69
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   57
  #LATCH                  0
#MACRO_ADD               19
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |12     |57     |22     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 250/7 useful/useless nets, 174/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 19 macro adder
SYN-1016 : Merged 5 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1644, tnet num: 570, tinst num: 489, tnode num: 2376, tedge num: 2631.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 570 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 62 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             363
  #lut4                  58
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           301

Utilization Statistics
#lut                    363   out of  19600    1.85%
#reg                     57   out of  19600    0.29%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |363   |57    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 57 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 216 adder to BLE ...
SYN-4008 : Packed 216 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (57 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 287 instances
RUN-1001 : 62 luts, 57 seqs, 108 mslices, 25 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 363 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 285 instances, 62 luts, 57 seqs, 133 slices, 19 macros(133 instances: 108 mslices 25 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1131, tnet num: 361, tinst num: 285, tnode num: 1315, tedge num: 1784.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.087907s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 81874.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 285.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1640): len = 52740.6, overlap = 0
PHY-3002 : Step(1641): len = 36651.8, overlap = 0
PHY-3002 : Step(1642): len = 25548.4, overlap = 0
PHY-3002 : Step(1643): len = 20762.2, overlap = 0
PHY-3002 : Step(1644): len = 14206.4, overlap = 0
PHY-3002 : Step(1645): len = 11374.1, overlap = 0
PHY-3002 : Step(1646): len = 10072.1, overlap = 0
PHY-3002 : Step(1647): len = 9777.1, overlap = 0
PHY-3002 : Step(1648): len = 9427.9, overlap = 0
PHY-3002 : Step(1649): len = 8308.3, overlap = 0
PHY-3002 : Step(1650): len = 7980.9, overlap = 0
PHY-3002 : Step(1651): len = 8095.2, overlap = 0
PHY-3002 : Step(1652): len = 6913, overlap = 2.5
PHY-3002 : Step(1653): len = 5730.9, overlap = 3
PHY-3002 : Step(1654): len = 5618.6, overlap = 3
PHY-3002 : Step(1655): len = 5363.4, overlap = 3.25
PHY-3002 : Step(1656): len = 5266.2, overlap = 2.75
PHY-3002 : Step(1657): len = 5123.8, overlap = 2.75
PHY-3002 : Step(1658): len = 5204.9, overlap = 4.625
PHY-3002 : Step(1659): len = 4907.7, overlap = 5.375
PHY-3002 : Step(1660): len = 4483.5, overlap = 5.75
PHY-3002 : Step(1661): len = 4538.6, overlap = 5.75
PHY-3002 : Step(1662): len = 4538.6, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004137s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (377.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.004041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.0829e-05
PHY-3002 : Step(1663): len = 4215.6, overlap = 14.75
PHY-3002 : Step(1664): len = 4274.8, overlap = 14.75
PHY-3002 : Step(1665): len = 4356.6, overlap = 14.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.1658e-05
PHY-3002 : Step(1666): len = 4309.4, overlap = 14.4375
PHY-3002 : Step(1667): len = 4309.4, overlap = 14.4375
PHY-3002 : Step(1668): len = 4202.9, overlap = 12.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.33161e-05
PHY-3002 : Step(1669): len = 4238.6, overlap = 12.625
PHY-3002 : Step(1670): len = 4238.6, overlap = 12.625
PHY-3002 : Step(1671): len = 4202.6, overlap = 13.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.07523e-05
PHY-3002 : Step(1672): len = 4779.4, overlap = 20.7188
PHY-3002 : Step(1673): len = 4868.6, overlap = 20.7188
PHY-3002 : Step(1674): len = 5049.4, overlap = 17.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.15047e-05
PHY-3002 : Step(1675): len = 5092.2, overlap = 17.125
PHY-3002 : Step(1676): len = 5147.2, overlap = 17.125
PHY-3002 : Step(1677): len = 5293.9, overlap = 18.125
PHY-3002 : Step(1678): len = 5304.2, overlap = 18.0313
PHY-3002 : Step(1679): len = 5124, overlap = 16.2813
PHY-3002 : Step(1680): len = 5124, overlap = 16.2813
PHY-3002 : Step(1681): len = 5031.3, overlap = 13.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.30094e-05
PHY-3002 : Step(1682): len = 5240.7, overlap = 13.6875
PHY-3002 : Step(1683): len = 5240.7, overlap = 13.6875
PHY-3002 : Step(1684): len = 5159.7, overlap = 12.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.47 peak overflow 2.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8096, over cnt = 22(0%), over = 36, worst = 4
PHY-1002 : len = 8240, over cnt = 12(0%), over = 19, worst = 3
PHY-1002 : len = 8088, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 8152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031044s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (100.7%)

PHY-1001 : End incremental global routing;  0.117242s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004893s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.138900s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (112.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8096, over cnt = 22(0%), over = 36, worst = 4
PHY-1002 : len = 8240, over cnt = 12(0%), over = 19, worst = 3
PHY-1002 : len = 8088, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 8152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030919s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (303.2%)

OPT-1001 : End congestion update;  0.125305s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (137.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.129044s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (133.2%)

OPT-1001 : End physical optimization;  0.271650s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (120.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 92/260 primitive instances ...
PHY-3001 : End packing;  0.015481s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (201.9%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 219 instances
RUN-1001 : 108 mslices, 76 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 338 nets
RUN-1001 : 246 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 217 instances, 184 slices, 19 macros(133 instances: 108 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 5171.8, Over = 15
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1021, tnet num: 336, tinst num: 217, tnode num: 1145, tedge num: 1641.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099302s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29626e-05
PHY-3002 : Step(1685): len = 4992.5, overlap = 17
PHY-3002 : Step(1686): len = 5005.3, overlap = 17.75
PHY-3002 : Step(1687): len = 4982, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.59251e-05
PHY-3002 : Step(1688): len = 4974.8, overlap = 18
PHY-3002 : Step(1689): len = 4974.8, overlap = 18
PHY-3002 : Step(1690): len = 4969.6, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.18503e-05
PHY-3002 : Step(1691): len = 5208.2, overlap = 16.5
PHY-3002 : Step(1692): len = 5249, overlap = 16.5
PHY-3002 : Step(1693): len = 5277.7, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027243s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.4%)

PHY-3001 : Trial Legalized: Len = 7929.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003487s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1694): len = 6588.5, overlap = 5.5
PHY-3002 : Step(1695): len = 6546.7, overlap = 5.75
PHY-3002 : Step(1696): len = 6497.5, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.3905e-05
PHY-3002 : Step(1697): len = 6514.7, overlap = 6
PHY-3002 : Step(1698): len = 6514.7, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.781e-05
PHY-3002 : Step(1699): len = 6515.2, overlap = 6
PHY-3002 : Step(1700): len = 6515.2, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7247.8, Over = 0
PHY-3001 : End spreading;  0.002738s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 7247.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11840, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 11864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.1%)

PHY-1001 : End incremental global routing;  0.118304s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.005627s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (555.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.139206s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (123.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11840, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 11864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022012s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

OPT-1001 : End congestion update;  0.119332s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004247s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.123753s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.0%)

OPT-1001 : End physical optimization;  0.266745s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (111.3%)

RUN-1003 : finish command "place" in  2.310750s wall, 2.937500s user + 1.031250s system = 3.968750s CPU (171.8%)

RUN-1004 : used memory is 682 MB, reserved memory is 690 MB, peak memory is 1107 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 219 instances
RUN-1001 : 108 mslices, 76 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 338 nets
RUN-1001 : 246 nets have 2 pins
RUN-1001 : 59 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11840, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 11864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021708s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (431.9%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 17 to 8
PHY-1001 : End pin swap;  0.004528s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.216795s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (129.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056629s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 56% nets.
PHY-1002 : len = 22368, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.277245s wall, 0.375000s user + 0.093750s system = 0.468750s CPU (169.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 22352, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.005874s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (532.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 22368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22368
PHY-1001 : End DR Iter 2; 0.005763s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (271.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.610732s wall, 1.515625s user + 0.328125s system = 1.843750s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.943056s wall, 1.875000s user + 0.375000s system = 2.250000s CPU (115.8%)

RUN-1004 : used memory is 678 MB, reserved memory is 685 MB, peak memory is 1107 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    328   out of  19600    1.67%
#reg                     57   out of  19600    0.29%
#le                     358
  #lut only             301   out of    358   84.08%
  #reg only              30   out of    358    8.38%
  #lut&reg               27   out of    358    7.54%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1021, tnet num: 336, tinst num: 217, tnode num: 1145, tedge num: 1641.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 219
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 338, pip num: 1914
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 387 valid insts, and 7344 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.498608s wall, 4.750000s user + 0.093750s system = 4.843750s CPU (323.2%)

RUN-1004 : used memory is 974 MB, reserved memory is 981 MB, peak memory is 1114 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.461905s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (99.4%)

RUN-1004 : used memory is 1008 MB, reserved memory is 1016 MB, peak memory is 1114 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.774753s wall, 1.046875s user + 0.750000s system = 1.796875s CPU (23.1%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1024 MB, peak memory is 1114 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.876859s wall, 2.625000s user + 0.859375s system = 3.484375s CPU (35.3%)

RUN-1004 : used memory is 950 MB, reserved memory is 958 MB, peak memory is 1114 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 23 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 167/3 useful/useless nets, 121/2 useful/useless insts
SYN-1015 : Optimize round 1, 21 better
SYN-1014 : Optimize round 2
SYN-1032 : 155/12 useful/useless nets, 109/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             37
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               17
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |12     |25     |20     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 185/7 useful/useless nets, 140/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1225, tnet num: 440, tinst num: 390, tnode num: 1541, tedge num: 1797.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 440 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 62 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             296
  #lut4                  58
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           234

Utilization Statistics
#lut                    296   out of  19600    1.51%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |296   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 229 instances
RUN-1001 : 62 luts, 25 seqs, 91 mslices, 16 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 274 nets
RUN-1001 : 214 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 227 instances, 62 luts, 25 seqs, 107 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 857, tnet num: 272, tinst num: 227, tnode num: 944, tedge num: 1295.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.083001s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (75.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57619
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 227.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1701): len = 37916.5, overlap = 0
PHY-3002 : Step(1702): len = 31828.7, overlap = 0
PHY-3002 : Step(1703): len = 18288.7, overlap = 0
PHY-3002 : Step(1704): len = 14911.2, overlap = 0
PHY-3002 : Step(1705): len = 10508.5, overlap = 0
PHY-3002 : Step(1706): len = 9242.1, overlap = 0
PHY-3002 : Step(1707): len = 8070.8, overlap = 0
PHY-3002 : Step(1708): len = 6585.5, overlap = 4.125
PHY-3002 : Step(1709): len = 6395.5, overlap = 7.71875
PHY-3002 : Step(1710): len = 5602.7, overlap = 7.9375
PHY-3002 : Step(1711): len = 4600, overlap = 8.0625
PHY-3002 : Step(1712): len = 4412, overlap = 7.34375
PHY-3002 : Step(1713): len = 4415.5, overlap = 7.625
PHY-3002 : Step(1714): len = 4226.7, overlap = 9.59375
PHY-3002 : Step(1715): len = 4109.5, overlap = 10.1563
PHY-3002 : Step(1716): len = 3557.9, overlap = 10.6875
PHY-3002 : Step(1717): len = 3475.1, overlap = 10
PHY-3002 : Step(1718): len = 3455.5, overlap = 10.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002457s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9608e-05
PHY-3002 : Step(1719): len = 3309.6, overlap = 16.0625
PHY-3002 : Step(1720): len = 3309.6, overlap = 16.0625
PHY-3002 : Step(1721): len = 3381.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9216e-05
PHY-3002 : Step(1722): len = 3839.2, overlap = 11.5
PHY-3002 : Step(1723): len = 3839.2, overlap = 11.5
PHY-3002 : Step(1724): len = 3815.2, overlap = 11.1563
PHY-3002 : Step(1725): len = 3815.2, overlap = 11.1563
PHY-3002 : Step(1726): len = 3773.2, overlap = 11.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.8432e-05
PHY-3002 : Step(1727): len = 3943.4, overlap = 10.7813
PHY-3002 : Step(1728): len = 3943.4, overlap = 10.7813
PHY-3002 : Step(1729): len = 3811.8, overlap = 9.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002706s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41047e-06
PHY-3002 : Step(1730): len = 4129.4, overlap = 19.5
PHY-3002 : Step(1731): len = 4129.4, overlap = 19.5
PHY-3002 : Step(1732): len = 3958.3, overlap = 17.625
PHY-3002 : Step(1733): len = 3958.3, overlap = 17.625
PHY-3002 : Step(1734): len = 4044.3, overlap = 18.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08209e-05
PHY-3002 : Step(1735): len = 4214.1, overlap = 15.0938
PHY-3002 : Step(1736): len = 4266.5, overlap = 15.0625
PHY-3002 : Step(1737): len = 4329.5, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16419e-05
PHY-3002 : Step(1738): len = 4529, overlap = 13.0313
PHY-3002 : Step(1739): len = 4529, overlap = 13.0313
PHY-3002 : Step(1740): len = 4392.4, overlap = 14.4063
PHY-3002 : Step(1741): len = 4392.4, overlap = 14.4063
PHY-3002 : Step(1742): len = 4387, overlap = 14.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 27.78 peak overflow 2.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 18(0%), over = 28, worst = 2
PHY-1002 : len = 6320, over cnt = 8(0%), over = 13, worst = 2
PHY-1002 : len = 6464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024900s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (376.5%)

PHY-1001 : End incremental global routing;  0.103243s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (151.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003837s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.119239s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (144.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 18(0%), over = 28, worst = 2
PHY-1002 : len = 6320, over cnt = 8(0%), over = 13, worst = 2
PHY-1002 : len = 6464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024695s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.5%)

OPT-1001 : End congestion update;  0.119095s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (78.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002855s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1094.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.122302s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (115.0%)

OPT-1001 : End physical optimization;  0.245030s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (127.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 62/204 primitive instances ...
PHY-3001 : End packing;  0.009661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 177 instances
RUN-1001 : 91 mslices, 51 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 175 instances, 142 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4451, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 784, tnet num: 247, tinst num: 175, tnode num: 848, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.098096s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28011e-05
PHY-3002 : Step(1743): len = 4230.5, overlap = 12.5
PHY-3002 : Step(1744): len = 4230.5, overlap = 12.5
PHY-3002 : Step(1745): len = 4184.3, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56022e-05
PHY-3002 : Step(1746): len = 4271.8, overlap = 13.75
PHY-3002 : Step(1747): len = 4271.8, overlap = 13.75
PHY-3002 : Step(1748): len = 4272.3, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12044e-05
PHY-3002 : Step(1749): len = 4418.4, overlap = 12
PHY-3002 : Step(1750): len = 4418.4, overlap = 12
PHY-3002 : Step(1751): len = 4402.2, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017298s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (271.0%)

PHY-3001 : Trial Legalized: Len = 5910
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003109s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1752): len = 5170.5, overlap = 3.25
PHY-3002 : Step(1753): len = 5160.6, overlap = 3.75
PHY-3002 : Step(1754): len = 5155.2, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000784854
PHY-3002 : Step(1755): len = 5163.5, overlap = 4
PHY-3002 : Step(1756): len = 5170.7, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5716, Over = 0
PHY-3001 : End spreading;  0.002602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5716, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024706s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (253.0%)

PHY-1001 : End incremental global routing;  0.116368s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (134.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003838s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.131856s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (130.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025547s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.3%)

OPT-1001 : End congestion update;  0.120129s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.122856s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.7%)

OPT-1001 : End physical optimization;  0.258215s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (115.0%)

RUN-1003 : finish command "place" in  2.127851s wall, 2.859375s user + 0.953125s system = 3.812500s CPU (179.2%)

RUN-1004 : used memory is 651 MB, reserved memory is 659 MB, peak memory is 1114 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 177 instances
RUN-1001 : 91 mslices, 51 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025023s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (312.2%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 8 to 6
PHY-1001 : End pin swap;  0.001710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.207576s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (120.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059326s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (131.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 17528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17528
PHY-1001 : End Routed; 0.269401s wall, 0.343750s user + 0.109375s system = 0.453125s CPU (168.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.559262s wall, 1.500000s user + 0.250000s system = 1.750000s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.877443s wall, 1.828125s user + 0.296875s system = 2.125000s CPU (113.2%)

RUN-1004 : used memory is 651 MB, reserved memory is 659 MB, peak memory is 1114 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    276   out of  19600    1.41%
#reg                     25   out of  19600    0.13%
#le                     276
  #lut only             251   out of    276   90.94%
  #reg only               0   out of    276    0.00%
  #lut&reg               25   out of    276    9.06%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 784, tnet num: 247, tinst num: 175, tnode num: 848, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 177
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 249, pip num: 1510
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 321 valid insts, and 5920 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.412201s wall, 4.203125s user + 0.062500s system = 4.265625s CPU (302.1%)

RUN-1004 : used memory is 948 MB, reserved memory is 956 MB, peak memory is 1114 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.471975s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.8%)

RUN-1004 : used memory is 981 MB, reserved memory is 990 MB, peak memory is 1114 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.735052s wall, 1.000000s user + 0.906250s system = 1.906250s CPU (24.6%)

RUN-1004 : used memory is 989 MB, reserved memory is 999 MB, peak memory is 1114 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.823689s wall, 2.671875s user + 1.000000s system = 3.671875s CPU (37.4%)

RUN-1004 : used memory is 946 MB, reserved memory is 955 MB, peak memory is 1114 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-8007 ERROR: syntax error near ',' in source/rtl/Display.v(33)
HDL-1007 : Verilog file 'source/rtl/Display.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 46 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 169/3 useful/useless nets, 123/2 useful/useless insts
SYN-1015 : Optimize round 1, 23 better
SYN-1014 : Optimize round 2
SYN-1032 : 156/13 useful/useless nets, 110/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             37
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               17
#MACRO_EQ                 3
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |12     |25     |21     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 186/7 useful/useless nets, 141/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1227, tnet num: 441, tinst num: 391, tnode num: 1543, tedge num: 1801.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 441 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.95)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 63 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             297
  #lut4                  59
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           234

Utilization Statistics
#lut                    297   out of  19600    1.52%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |297   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 230 instances
RUN-1001 : 63 luts, 25 seqs, 91 mslices, 16 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 275 nets
RUN-1001 : 214 nets have 2 pins
RUN-1001 : 28 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 228 instances, 63 luts, 25 seqs, 107 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 860, tnet num: 273, tinst num: 228, tnode num: 948, tedge num: 1299.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082676s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (113.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 62253.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 228.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1757): len = 39436.9, overlap = 0
PHY-3002 : Step(1758): len = 32512.8, overlap = 0
PHY-3002 : Step(1759): len = 19398.4, overlap = 0
PHY-3002 : Step(1760): len = 15096.7, overlap = 0
PHY-3002 : Step(1761): len = 11434.5, overlap = 0
PHY-3002 : Step(1762): len = 8921.6, overlap = 0
PHY-3002 : Step(1763): len = 7844.9, overlap = 0
PHY-3002 : Step(1764): len = 7669.4, overlap = 0
PHY-3002 : Step(1765): len = 6288.2, overlap = 0.75
PHY-3002 : Step(1766): len = 5358, overlap = 0
PHY-3002 : Step(1767): len = 5272.8, overlap = 0
PHY-3002 : Step(1768): len = 4801.7, overlap = 0
PHY-3002 : Step(1769): len = 4182.8, overlap = 0
PHY-3002 : Step(1770): len = 4182.8, overlap = 0
PHY-3002 : Step(1771): len = 3769.7, overlap = 0
PHY-3002 : Step(1772): len = 3769.7, overlap = 0
PHY-3002 : Step(1773): len = 3630.6, overlap = 0
PHY-3002 : Step(1774): len = 3630.6, overlap = 0
PHY-3002 : Step(1775): len = 3488.3, overlap = 0
PHY-3002 : Step(1776): len = 3488.3, overlap = 0
PHY-3002 : Step(1777): len = 3443.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31741e-05
PHY-3002 : Step(1778): len = 3367.1, overlap = 6.875
PHY-3002 : Step(1779): len = 3380.2, overlap = 6.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63482e-05
PHY-3002 : Step(1780): len = 3526.7, overlap = 7.5
PHY-3002 : Step(1781): len = 3526.7, overlap = 7.5
PHY-3002 : Step(1782): len = 3501.9, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.26963e-05
PHY-3002 : Step(1783): len = 3808.3, overlap = 8.5
PHY-3002 : Step(1784): len = 3808.3, overlap = 8.5
PHY-3002 : Step(1785): len = 3819.9, overlap = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002552s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.33305e-06
PHY-3002 : Step(1786): len = 4042.5, overlap = 19.25
PHY-3002 : Step(1787): len = 4042.5, overlap = 19.25
PHY-3002 : Step(1788): len = 3977.1, overlap = 19.5
PHY-3002 : Step(1789): len = 3977.1, overlap = 19.5
PHY-3002 : Step(1790): len = 3986.8, overlap = 15.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6661e-06
PHY-3002 : Step(1791): len = 4176.2, overlap = 18.2188
PHY-3002 : Step(1792): len = 4205.2, overlap = 17.7813
PHY-3002 : Step(1793): len = 4267.8, overlap = 18.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.73322e-05
PHY-3002 : Step(1794): len = 4315.6, overlap = 17.6875
PHY-3002 : Step(1795): len = 4335, overlap = 17.6875
PHY-3002 : Step(1796): len = 4394, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.46644e-05
PHY-3002 : Step(1797): len = 4672.5, overlap = 14.4063
PHY-3002 : Step(1798): len = 4694.4, overlap = 11.4063
PHY-3002 : Step(1799): len = 4733.6, overlap = 9.21875
PHY-3002 : Step(1800): len = 4636.5, overlap = 9.25
PHY-3002 : Step(1801): len = 4654.5, overlap = 9.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 27.34 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6024, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 6128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 6208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024357s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (384.9%)

PHY-1001 : End incremental global routing;  0.105852s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (147.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003568s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.121590s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (141.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6024, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 6128, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 6208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024905s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

OPT-1001 : End congestion update;  0.119098s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (144.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 273 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.121789s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (141.1%)

OPT-1001 : End physical optimization;  0.247147s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (189.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 63 LUT to BLE ...
SYN-4008 : Packed 63 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 38 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 63/205 primitive instances ...
PHY-3001 : End packing;  0.008561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (182.5%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 179 instances
RUN-1001 : 91 mslices, 53 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 28 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 177 instances, 144 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4652.2, Over = 9.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 785, tnet num: 248, tinst num: 177, tnode num: 848, tedge num: 1209.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.094591s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (82.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.84365e-05
PHY-3002 : Step(1802): len = 4417.7, overlap = 9.25
PHY-3002 : Step(1803): len = 4417.7, overlap = 9.25
PHY-3002 : Step(1804): len = 4351.7, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.6873e-05
PHY-3002 : Step(1805): len = 4495.3, overlap = 9.75
PHY-3002 : Step(1806): len = 4495.3, overlap = 9.75
PHY-3002 : Step(1807): len = 4498.9, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.37459e-05
PHY-3002 : Step(1808): len = 4679.8, overlap = 10
PHY-3002 : Step(1809): len = 4679.8, overlap = 10
PHY-3002 : Step(1810): len = 4680.6, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023959s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (326.1%)

PHY-3001 : Trial Legalized: Len = 5866.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1811): len = 5172.4, overlap = 3.25
PHY-3002 : Step(1812): len = 5105.4, overlap = 3.25
PHY-3002 : Step(1813): len = 5088.4, overlap = 3.25
PHY-3002 : Step(1814): len = 5077.7, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149733
PHY-3002 : Step(1815): len = 5078.2, overlap = 3.25
PHY-3002 : Step(1816): len = 5078.2, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006380s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5626.2, Over = 0
PHY-3001 : End spreading;  0.002594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5626.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024358s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.3%)

PHY-1001 : End incremental global routing;  0.116620s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (80.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004164s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (1501.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.132236s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (118.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.8%)

OPT-1001 : End congestion update;  0.117585s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (119.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002962s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1055.0%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.120762s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (142.3%)

OPT-1001 : End physical optimization;  0.256341s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (128.0%)

RUN-1003 : finish command "place" in  2.202742s wall, 2.906250s user + 0.984375s system = 3.890625s CPU (176.6%)

RUN-1004 : used memory is 654 MB, reserved memory is 664 MB, peak memory is 1114 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 179 instances
RUN-1001 : 91 mslices, 53 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 28 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 8968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 8968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023583s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.5%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 5 to 2
PHY-1001 : End pin swap;  0.002058s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (1518.4%)

PHY-1001 : End global routing;  0.206592s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (128.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055834s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 16800, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 16800
PHY-1001 : End Routed; 0.260111s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (120.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.543246s wall, 1.359375s user + 0.234375s system = 1.593750s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.863417s wall, 1.671875s user + 0.281250s system = 1.953125s CPU (104.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 664 MB, peak memory is 1114 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    277   out of  19600    1.41%
#reg                     25   out of  19600    0.13%
#le                     277
  #lut only             252   out of    277   90.97%
  #reg only               0   out of    277    0.00%
  #lut&reg               25   out of    277    9.03%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 785, tnet num: 248, tinst num: 177, tnode num: 848, tedge num: 1209.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 179
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1461
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 320 valid insts, and 5836 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.358201s wall, 4.000000s user + 0.093750s system = 4.093750s CPU (301.4%)

RUN-1004 : used memory is 951 MB, reserved memory is 962 MB, peak memory is 1114 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.435441s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (101.2%)

RUN-1004 : used memory is 985 MB, reserved memory is 996 MB, peak memory is 1114 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.984584s wall, 1.000000s user + 1.000000s system = 2.000000s CPU (25.0%)

RUN-1004 : used memory is 992 MB, reserved memory is 1004 MB, peak memory is 1114 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.078450s wall, 2.562500s user + 1.125000s system = 3.687500s CPU (36.6%)

RUN-1004 : used memory is 951 MB, reserved memory is 962 MB, peak memory is 1114 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 172 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2595/90 useful/useless nets, 1392/2 useful/useless insts
SYN-1020 : Optimized 22 distributor mux.
SYN-1016 : Merged 52 instances.
SYN-1015 : Optimize round 1, 195 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2485/111 useful/useless nets, 1282/22 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 391 better
SYN-1014 : Optimize round 3
SYN-1032 : 1698/438 useful/useless nets, 918/3 useful/useless insts
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            796
  #and                    9
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               66
#MACRO_EQ                 3
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |718    |78     |70     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1728/7 useful/useless nets, 949/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 66 macro adder
SYN-1016 : Merged 31 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9595, tnet num: 3472, tinst num: 2688, tnode num: 10600, tedge num: 14261.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3472 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.43)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.43)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 803 instances into 747 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2519
  #lut4                 743
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1772

Utilization Statistics
#lut                   2519   out of  19600   12.85%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2519  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 31 carry chain into lslice
SYN-4007 : Packing 932 adder to BLE ...
SYN-4008 : Packed 932 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.523012s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (117.0%)

RUN-1004 : used memory is 653 MB, reserved memory is 664 MB, peak memory is 1114 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1558 instances
RUN-1001 : 747 luts, 78 seqs, 467 mslices, 231 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2337 nets
RUN-1001 : 1547 nets have 2 pins
RUN-1001 : 724 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1556 instances, 747 luts, 78 seqs, 698 slices, 66 macros(698 instances: 467 mslices 231 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7184, tnet num: 2335, tinst num: 1556, tnode num: 7431, tedge num: 12619.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.212339s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 583122
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1556.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1817): len = 360769, overlap = 0
PHY-3002 : Step(1818): len = 247116, overlap = 0
PHY-3002 : Step(1819): len = 178587, overlap = 0.125
PHY-3002 : Step(1820): len = 128468, overlap = 10.25
PHY-3002 : Step(1821): len = 92874.9, overlap = 11.75
PHY-3002 : Step(1822): len = 74485.6, overlap = 10.3125
PHY-3002 : Step(1823): len = 67546, overlap = 9.90625
PHY-3002 : Step(1824): len = 60019.4, overlap = 8.46875
PHY-3002 : Step(1825): len = 53658.8, overlap = 11.7188
PHY-3002 : Step(1826): len = 48523.9, overlap = 20.4688
PHY-3002 : Step(1827): len = 47515.6, overlap = 38.3438
PHY-3002 : Step(1828): len = 42200.9, overlap = 33.5625
PHY-3002 : Step(1829): len = 40380, overlap = 46.2188
PHY-3002 : Step(1830): len = 36828.4, overlap = 53.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.78397e-05
PHY-3002 : Step(1831): len = 36420, overlap = 44.9375
PHY-3002 : Step(1832): len = 36840, overlap = 32.5938
PHY-3002 : Step(1833): len = 35612.8, overlap = 20.625
PHY-3002 : Step(1834): len = 35612.8, overlap = 20.625
PHY-3002 : Step(1835): len = 35081.7, overlap = 24.7813
PHY-3002 : Step(1836): len = 35217.4, overlap = 24.5938
PHY-3002 : Step(1837): len = 35217.4, overlap = 24.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000195679
PHY-3002 : Step(1838): len = 34699.6, overlap = 18.5313
PHY-3002 : Step(1839): len = 34742.3, overlap = 18.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000391359
PHY-3002 : Step(1840): len = 34918.5, overlap = 13.2188
PHY-3002 : Step(1841): len = 34969.3, overlap = 13.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004494s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (347.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027949s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (167.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.24826e-06
PHY-3002 : Step(1842): len = 33737.3, overlap = 83.0313
PHY-3002 : Step(1843): len = 33726.7, overlap = 83.2813
PHY-3002 : Step(1844): len = 32183.8, overlap = 96.9063
PHY-3002 : Step(1845): len = 32064.1, overlap = 99.5938
PHY-3002 : Step(1846): len = 30982.3, overlap = 110.219
PHY-3002 : Step(1847): len = 30734.5, overlap = 122.531
PHY-3002 : Step(1848): len = 29271, overlap = 149.563
PHY-3002 : Step(1849): len = 28286.7, overlap = 156.438
PHY-3002 : Step(1850): len = 27827.5, overlap = 153.875
PHY-3002 : Step(1851): len = 27826.3, overlap = 153.594
PHY-3002 : Step(1852): len = 26486.4, overlap = 152.063
PHY-3002 : Step(1853): len = 26436.1, overlap = 146.906
PHY-3002 : Step(1854): len = 26255.6, overlap = 145.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.49651e-06
PHY-3002 : Step(1855): len = 26335.4, overlap = 145.313
PHY-3002 : Step(1856): len = 26522.8, overlap = 142.219
PHY-3002 : Step(1857): len = 27859.6, overlap = 134.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.99302e-06
PHY-3002 : Step(1858): len = 28702.6, overlap = 130.656
PHY-3002 : Step(1859): len = 29327.5, overlap = 131.281
PHY-3002 : Step(1860): len = 31288.8, overlap = 129.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.98604e-06
PHY-3002 : Step(1861): len = 30325.7, overlap = 109
PHY-3002 : Step(1862): len = 31875.7, overlap = 100.844
PHY-3002 : Step(1863): len = 33869.6, overlap = 89.75
PHY-3002 : Step(1864): len = 32675.4, overlap = 71.3438
PHY-3002 : Step(1865): len = 32578.2, overlap = 64.3125
PHY-3002 : Step(1866): len = 32625.9, overlap = 63.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.99721e-05
PHY-3002 : Step(1867): len = 32081.1, overlap = 63.4688
PHY-3002 : Step(1868): len = 32137.5, overlap = 63.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.99442e-05
PHY-3002 : Step(1869): len = 33882.3, overlap = 53.375
PHY-3002 : Step(1870): len = 34299.9, overlap = 42.75
PHY-3002 : Step(1871): len = 35229.9, overlap = 33.2188
PHY-3002 : Step(1872): len = 33889.3, overlap = 36.4375
PHY-3002 : Step(1873): len = 33889.3, overlap = 36.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026654s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.88764e-06
PHY-3002 : Step(1874): len = 34435.2, overlap = 94.6875
PHY-3002 : Step(1875): len = 34435.2, overlap = 94.6875
PHY-3002 : Step(1876): len = 34009.4, overlap = 94.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57753e-05
PHY-3002 : Step(1877): len = 35063.4, overlap = 90.4063
PHY-3002 : Step(1878): len = 35191.2, overlap = 90.2813
PHY-3002 : Step(1879): len = 35567.9, overlap = 85.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15505e-05
PHY-3002 : Step(1880): len = 37059.9, overlap = 86.0313
PHY-3002 : Step(1881): len = 37354.4, overlap = 82.7188
PHY-3002 : Step(1882): len = 37714.2, overlap = 82.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.31011e-05
PHY-3002 : Step(1883): len = 39046.3, overlap = 68.1875
PHY-3002 : Step(1884): len = 40310.7, overlap = 61.0938
PHY-3002 : Step(1885): len = 40743.6, overlap = 55.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000126202
PHY-3002 : Step(1886): len = 41643.4, overlap = 56.3125
PHY-3002 : Step(1887): len = 41796.5, overlap = 52.25
PHY-3002 : Step(1888): len = 42732, overlap = 48.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 174.72 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64704, over cnt = 249(0%), over = 361, worst = 3
PHY-1002 : len = 66744, over cnt = 125(0%), over = 168, worst = 2
PHY-1002 : len = 67976, over cnt = 36(0%), over = 48, worst = 2
PHY-1002 : len = 68144, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 68256, over cnt = 3(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.083345s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (168.7%)

PHY-1001 : End incremental global routing;  0.206714s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (136.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.351901s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (111.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 64704, over cnt = 249(0%), over = 361, worst = 3
PHY-1002 : len = 66744, over cnt = 125(0%), over = 168, worst = 2
PHY-1002 : len = 67976, over cnt = 36(0%), over = 48, worst = 2
PHY-1002 : len = 68144, over cnt = 21(0%), over = 27, worst = 2
PHY-1002 : len = 68256, over cnt = 3(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.086399s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (126.6%)

OPT-1001 : End congestion update;  0.220328s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (92.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028611s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.249140s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (100.3%)

OPT-1001 : End physical optimization;  0.605519s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (105.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 747 LUT to BLE ...
SYN-4008 : Packed 747 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 686 single LUT's are left
SYN-4006 : 10 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 757/1490 primitive instances ...
PHY-3001 : End packing;  0.080105s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (78.0%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1126 instances
RUN-1001 : 545 mslices, 546 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2301 nets
RUN-1001 : 1511 nets have 2 pins
RUN-1001 : 724 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1124 instances, 1091 slices, 66 macros(698 instances: 467 mslices 231 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 43578.4, Over = 66.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7039, tnet num: 2299, tinst num: 1124, tnode num: 7213, tedge num: 12435.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.279016s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99598e-05
PHY-3002 : Step(1889): len = 40277, overlap = 76.25
PHY-3002 : Step(1890): len = 39912.4, overlap = 82
PHY-3002 : Step(1891): len = 39659.9, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.99196e-05
PHY-3002 : Step(1892): len = 41511.6, overlap = 72
PHY-3002 : Step(1893): len = 42200, overlap = 71.25
PHY-3002 : Step(1894): len = 42200, overlap = 71.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.98391e-05
PHY-3002 : Step(1895): len = 44886, overlap = 60.5
PHY-3002 : Step(1896): len = 45434.2, overlap = 58.5
PHY-3002 : Step(1897): len = 45684.5, overlap = 58.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135733s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (161.2%)

PHY-3001 : Trial Legalized: Len = 57888.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000378702
PHY-3002 : Step(1898): len = 52043.8, overlap = 10
PHY-3002 : Step(1899): len = 49620.7, overlap = 22.25
PHY-3002 : Step(1900): len = 49409.1, overlap = 24
PHY-3002 : Step(1901): len = 49116.4, overlap = 24.75
PHY-3002 : Step(1902): len = 48788.7, overlap = 23.5
PHY-3002 : Step(1903): len = 48390.7, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000741927
PHY-3002 : Step(1904): len = 49231.4, overlap = 24.5
PHY-3002 : Step(1905): len = 49431.5, overlap = 24
PHY-3002 : Step(1906): len = 49553, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00148385
PHY-3002 : Step(1907): len = 49856.2, overlap = 22
PHY-3002 : Step(1908): len = 50018.8, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 54490.4, Over = 0
PHY-3001 : End spreading;  0.004858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54490.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81616, over cnt = 126(0%), over = 157, worst = 2
PHY-1002 : len = 82648, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 82784, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 82704, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 82736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.087383s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (196.7%)

PHY-1001 : End incremental global routing;  0.233449s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (133.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038961s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (200.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.382703s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (126.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81616, over cnt = 126(0%), over = 157, worst = 2
PHY-1002 : len = 82648, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 82784, over cnt = 19(0%), over = 20, worst = 2
PHY-1002 : len = 82704, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 82736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086265s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.7%)

OPT-1001 : End congestion update;  0.222686s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (119.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025867s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.248718s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (113.1%)

OPT-1001 : End physical optimization;  0.636331s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (122.8%)

RUN-1003 : finish command "place" in  4.704620s wall, 7.750000s user + 1.421875s system = 9.171875s CPU (195.0%)

RUN-1004 : used memory is 652 MB, reserved memory is 665 MB, peak memory is 1114 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1126 instances
RUN-1001 : 545 mslices, 546 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2301 nets
RUN-1001 : 1511 nets have 2 pins
RUN-1001 : 724 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81616, over cnt = 126(0%), over = 157, worst = 2
PHY-1002 : len = 82648, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 82736, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 82744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081326s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (269.0%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 68 to 27
PHY-1001 : End pin swap;  0.019488s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.2%)

PHY-1001 : End global routing;  0.575538s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (114.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058727s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4512, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 112440, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End Routed; 0.558455s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (223.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 112384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 1; 0.021397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 112416, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 112416
PHY-1001 : End DR Iter 2; 0.015459s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (202.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.556031s wall, 3.078125s user + 0.203125s system = 3.281250s CPU (128.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.361632s wall, 3.890625s user + 0.234375s system = 4.125000s CPU (122.7%)

RUN-1004 : used memory is 655 MB, reserved memory is 666 MB, peak memory is 1114 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2143   out of  19600   10.93%
#reg                     78   out of  19600    0.40%
#le                    2153
  #lut only            2075   out of   2153   96.38%
  #reg only              10   out of   2153    0.46%
  #lut&reg               68   out of   2153    3.16%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7039, tnet num: 2299, tinst num: 1124, tnode num: 7213, tedge num: 12435.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1126
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2301, pip num: 13674
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 886 valid insts, and 55238 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.245066s wall, 15.328125s user + 0.093750s system = 15.421875s CPU (475.2%)

RUN-1004 : used memory is 974 MB, reserved memory is 986 MB, peak memory is 1114 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.483315s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (96.9%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1082 MB, peak memory is 1114 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.909975s wall, 0.375000s user + 1.046875s system = 1.421875s CPU (18.0%)

RUN-1004 : used memory is 1095 MB, reserved memory is 1113 MB, peak memory is 1114 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.017337s wall, 2.031250s user + 1.156250s system = 3.187500s CPU (31.8%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1029 MB, peak memory is 1114 MB
GUI-1001 : Download success!
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 213 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2486/63 useful/useless nets, 1348/2 useful/useless insts
SYN-1020 : Optimized 9 distributor mux.
SYN-1016 : Merged 23 instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2408/95 useful/useless nets, 1270/9 useful/useless insts
SYN-1019 : Optimized 256 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 275 better
SYN-1014 : Optimize round 3
SYN-1032 : 1849/304 useful/useless nets, 1005/5 useful/useless insts
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            879
  #and                    9
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   29
  #bufif1                 0
  #MX21                 776
  #FADD                   0
  #DFF                   65
  #LATCH                  0
#MACRO_ADD               70
#MACRO_EQ                 3
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |814    |65     |74     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1879/7 useful/useless nets, 1036/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 25 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 70 macro adder
SYN-1016 : Merged 32 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10449, tnet num: 3787, tinst num: 2939, tnode num: 11285, tedge num: 15389.
TMR-2508 : Levelizing timing graph completed, there are 1757 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 835 (2.96), #lev = 25 (11.86)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 835 (2.96), #lev = 25 (11.86)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 899 instances into 840 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2780
  #lut4                 836
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1940

Utilization Statistics
#lut                   2780   out of  19600   14.18%
#reg                     65   out of  19600    0.33%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2780  |65    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 65 DFF/LATCH to SEQ ...
SYN-4009 : Pack 32 carry chain into lslice
SYN-4007 : Packing 1034 adder to BLE ...
SYN-4008 : Packed 1034 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.633993s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (100.4%)

RUN-1004 : used memory is 702 MB, reserved memory is 715 MB, peak memory is 1114 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (65 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1708 instances
RUN-1001 : 840 luts, 65 seqs, 518 mslices, 250 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2551 nets
RUN-1001 : 1662 nets have 2 pins
RUN-1001 : 829 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1706 instances, 840 luts, 65 seqs, 768 slices, 70 macros(768 instances: 518 mslices 250 lslices)
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7862, tnet num: 2549, tinst num: 1706, tnode num: 8070, tedge num: 13799.
TMR-2508 : Levelizing timing graph completed, there are 903 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.220787s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 751976
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1706.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1909): len = 414133, overlap = 0
PHY-3002 : Step(1910): len = 302052, overlap = 0
PHY-3002 : Step(1911): len = 195297, overlap = 0
PHY-3002 : Step(1912): len = 136507, overlap = 1.6875
PHY-3002 : Step(1913): len = 118297, overlap = 3
PHY-3002 : Step(1914): len = 85911.3, overlap = 7.46875
PHY-3002 : Step(1915): len = 72142.9, overlap = 10.7188
PHY-3002 : Step(1916): len = 70259.3, overlap = 20.2188
PHY-3002 : Step(1917): len = 55474.2, overlap = 22.875
PHY-3002 : Step(1918): len = 51221.5, overlap = 34.5938
PHY-3002 : Step(1919): len = 51814.1, overlap = 38.75
PHY-3002 : Step(1920): len = 45191.7, overlap = 48
PHY-3002 : Step(1921): len = 44806.9, overlap = 56.25
PHY-3002 : Step(1922): len = 44165.8, overlap = 67.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72444e-05
PHY-3002 : Step(1923): len = 42696.9, overlap = 52.5625
PHY-3002 : Step(1924): len = 44278.6, overlap = 43.0625
PHY-3002 : Step(1925): len = 40706.9, overlap = 44.7813
PHY-3002 : Step(1926): len = 39349.9, overlap = 40.5625
PHY-3002 : Step(1927): len = 39486.3, overlap = 45.1563
PHY-3002 : Step(1928): len = 38267.3, overlap = 45.7813
PHY-3002 : Step(1929): len = 38367, overlap = 42.7188
PHY-3002 : Step(1930): len = 38073.2, overlap = 49.9063
PHY-3002 : Step(1931): len = 38262.4, overlap = 46.9375
PHY-3002 : Step(1932): len = 37653.6, overlap = 40.75
PHY-3002 : Step(1933): len = 37144.6, overlap = 41.625
PHY-3002 : Step(1934): len = 37110.2, overlap = 42.9688
PHY-3002 : Step(1935): len = 36115, overlap = 40.0313
PHY-3002 : Step(1936): len = 35184, overlap = 48.5
PHY-3002 : Step(1937): len = 34642.1, overlap = 47.875
PHY-3002 : Step(1938): len = 34710, overlap = 47.625
PHY-3002 : Step(1939): len = 34698.7, overlap = 46.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.44888e-05
PHY-3002 : Step(1940): len = 34329.5, overlap = 37.3125
PHY-3002 : Step(1941): len = 34329.5, overlap = 37.3125
PHY-3002 : Step(1942): len = 34313.4, overlap = 38.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000108978
PHY-3002 : Step(1943): len = 34872.8, overlap = 30.25
PHY-3002 : Step(1944): len = 35102.3, overlap = 29.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004569s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030269s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (154.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.43719e-07
PHY-3002 : Step(1945): len = 34298.2, overlap = 91.4688
PHY-3002 : Step(1946): len = 34298.2, overlap = 91.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48744e-06
PHY-3002 : Step(1947): len = 34017.4, overlap = 87
PHY-3002 : Step(1948): len = 34082.4, overlap = 88.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.97488e-06
PHY-3002 : Step(1949): len = 33632.8, overlap = 92.375
PHY-3002 : Step(1950): len = 33632.8, overlap = 92.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.94975e-06
PHY-3002 : Step(1951): len = 34958, overlap = 85.6875
PHY-3002 : Step(1952): len = 34958, overlap = 85.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.12757e-05
PHY-3002 : Step(1953): len = 36517.1, overlap = 81.9375
PHY-3002 : Step(1954): len = 38154.2, overlap = 75.0313
PHY-3002 : Step(1955): len = 39058.2, overlap = 76.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.25514e-05
PHY-3002 : Step(1956): len = 39191.7, overlap = 72.4063
PHY-3002 : Step(1957): len = 39191.7, overlap = 72.4063
PHY-3002 : Step(1958): len = 38499.1, overlap = 76.4375
PHY-3002 : Step(1959): len = 39118.5, overlap = 65.7813
PHY-3002 : Step(1960): len = 39676, overlap = 67.2813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028895s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.68211e-05
PHY-3002 : Step(1961): len = 42330.4, overlap = 111.313
PHY-3002 : Step(1962): len = 42748.7, overlap = 110.75
PHY-3002 : Step(1963): len = 42429.5, overlap = 103.906
PHY-3002 : Step(1964): len = 42702.9, overlap = 104.188
PHY-3002 : Step(1965): len = 42785.8, overlap = 103.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.36421e-05
PHY-3002 : Step(1966): len = 43925.2, overlap = 95.4063
PHY-3002 : Step(1967): len = 43925.2, overlap = 95.4063
PHY-3002 : Step(1968): len = 43811.8, overlap = 97.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.54891e-05
PHY-3002 : Step(1969): len = 46345.4, overlap = 85.8125
PHY-3002 : Step(1970): len = 46913.1, overlap = 83.5
PHY-3002 : Step(1971): len = 48081.5, overlap = 71.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000130978
PHY-3002 : Step(1972): len = 49235.6, overlap = 69.2188
PHY-3002 : Step(1973): len = 49592, overlap = 64.5938
PHY-3002 : Step(1974): len = 50159, overlap = 55.2813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 212.06 peak overflow 3.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76664, over cnt = 244(0%), over = 357, worst = 4
PHY-1002 : len = 78224, over cnt = 127(0%), over = 175, worst = 3
PHY-1002 : len = 78864, over cnt = 62(0%), over = 86, worst = 2
PHY-1002 : len = 79288, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 79248, over cnt = 4(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.090320s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (103.8%)

PHY-1001 : End incremental global routing;  0.223337s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (104.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040714s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378655s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (103.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 76664, over cnt = 244(0%), over = 357, worst = 4
PHY-1002 : len = 78224, over cnt = 127(0%), over = 175, worst = 3
PHY-1002 : len = 78864, over cnt = 62(0%), over = 86, worst = 2
PHY-1002 : len = 79288, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 79248, over cnt = 4(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.091862s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (238.1%)

OPT-1001 : End congestion update;  0.237438s wall, 0.312500s user + 0.078125s system = 0.390625s CPU (164.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028502s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.266132s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (158.5%)

OPT-1001 : End physical optimization;  0.649879s wall, 0.765625s user + 0.125000s system = 0.890625s CPU (137.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 840 LUT to BLE ...
SYN-4008 : Packed 840 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 785 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 846/1649 primitive instances ...
PHY-3001 : End packing;  0.087390s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.4%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1235 instances
RUN-1001 : 600 mslices, 600 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2518 nets
RUN-1001 : 1629 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1233 instances, 1200 slices, 70 macros(768 instances: 518 mslices 250 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 50706.8, Over = 70.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7735, tnet num: 2516, tinst num: 1233, tnode num: 7882, tedge num: 13639.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.298753s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (120.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.07393e-05
PHY-3002 : Step(1975): len = 47140.3, overlap = 81
PHY-3002 : Step(1976): len = 46964.1, overlap = 82.75
PHY-3002 : Step(1977): len = 46639.6, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.14786e-05
PHY-3002 : Step(1978): len = 48535.2, overlap = 79
PHY-3002 : Step(1979): len = 48982.9, overlap = 77.75
PHY-3002 : Step(1980): len = 49406.4, overlap = 77
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.29573e-05
PHY-3002 : Step(1981): len = 51921.2, overlap = 65
PHY-3002 : Step(1982): len = 52207.6, overlap = 65
PHY-3002 : Step(1983): len = 52919.8, overlap = 67.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161780s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (154.5%)

PHY-3001 : Trial Legalized: Len = 68179.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030921s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (151.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00039271
PHY-3002 : Step(1984): len = 61117.1, overlap = 11
PHY-3002 : Step(1985): len = 57305.7, overlap = 25
PHY-3002 : Step(1986): len = 56865.2, overlap = 24.25
PHY-3002 : Step(1987): len = 56520.1, overlap = 24.75
PHY-3002 : Step(1988): len = 56432.9, overlap = 25
PHY-3002 : Step(1989): len = 55904.6, overlap = 27
PHY-3002 : Step(1990): len = 55734.2, overlap = 29
PHY-3002 : Step(1991): len = 55391.2, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000644462
PHY-3002 : Step(1992): len = 55828.2, overlap = 27.75
PHY-3002 : Step(1993): len = 56143.5, overlap = 27.75
PHY-3002 : Step(1994): len = 56341.7, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00128892
PHY-3002 : Step(1995): len = 56591.7, overlap = 27.5
PHY-3002 : Step(1996): len = 56591.7, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009654s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.8%)

PHY-3001 : Legalized: Len = 62379.8, Over = 0
PHY-3001 : End spreading;  0.004986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 62379.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 94536, over cnt = 145(0%), over = 178, worst = 3
PHY-1002 : len = 95216, over cnt = 49(0%), over = 58, worst = 2
PHY-1002 : len = 95400, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 95424, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 95472, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End global iterations;  0.091802s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (170.2%)

PHY-1001 : End incremental global routing;  0.249361s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (119.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041662s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408516s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (110.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 94536, over cnt = 145(0%), over = 178, worst = 3
PHY-1002 : len = 95216, over cnt = 49(0%), over = 58, worst = 2
PHY-1002 : len = 95400, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 95424, over cnt = 18(0%), over = 20, worst = 2
PHY-1002 : len = 95472, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End global iterations;  0.095566s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (212.6%)

OPT-1001 : End congestion update;  0.238997s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (156.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028205s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.267411s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (146.1%)

OPT-1001 : End physical optimization;  0.681067s wall, 0.812500s user + 0.062500s system = 0.875000s CPU (128.5%)

RUN-1003 : finish command "place" in  4.782706s wall, 6.859375s user + 1.703125s system = 8.562500s CPU (179.0%)

RUN-1004 : used memory is 702 MB, reserved memory is 715 MB, peak memory is 1114 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1235 instances
RUN-1001 : 600 mslices, 600 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2518 nets
RUN-1001 : 1629 nets have 2 pins
RUN-1001 : 830 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 94536, over cnt = 145(0%), over = 178, worst = 3
PHY-1002 : len = 95216, over cnt = 49(0%), over = 58, worst = 2
PHY-1002 : len = 95368, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 95336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.086477s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (198.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 42 to 18
PHY-1001 : End pin swap;  0.014852s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.2%)

PHY-1001 : End global routing;  0.622478s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (120.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058261s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 129552, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 0.574776s wall, 1.500000s user + 0.125000s system = 1.625000s CPU (282.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 129488, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.021808s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 129512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 129512
PHY-1001 : End DR Iter 2; 0.019132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.646956s wall, 3.468750s user + 0.250000s system = 3.718750s CPU (140.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.507976s wall, 4.359375s user + 0.359375s system = 4.718750s CPU (134.5%)

RUN-1004 : used memory is 701 MB, reserved memory is 713 MB, peak memory is 1114 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2376   out of  19600   12.12%
#reg                     65   out of  19600    0.33%
#le                    2382
  #lut only            2317   out of   2382   97.27%
  #reg only               6   out of   2382    0.25%
  #lut&reg               59   out of   2382    2.48%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7735, tnet num: 2516, tinst num: 1233, tnode num: 7882, tedge num: 13639.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2516 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1235
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2518, pip num: 15338
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 923 valid insts, and 61696 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.433266s wall, 15.500000s user + 0.125000s system = 15.625000s CPU (455.1%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1018 MB, peak memory is 1142 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.462255s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (110.1%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1096 MB, peak memory is 1142 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  8.186872s wall, 0.562500s user + 0.906250s system = 1.468750s CPU (17.9%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1127 MB, peak memory is 1142 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.303431s wall, 2.296875s user + 1.031250s system = 3.328125s CPU (32.3%)

RUN-1004 : used memory is 1046 MB, reserved memory is 1062 MB, peak memory is 1142 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 23 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 167/3 useful/useless nets, 121/2 useful/useless insts
SYN-1015 : Optimize round 1, 21 better
SYN-1014 : Optimize round 2
SYN-1032 : 155/12 useful/useless nets, 109/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             37
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   25
  #LATCH                  0
#MACRO_ADD               17
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |12     |25     |20     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 185/7 useful/useless nets, 140/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 17 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1225, tnet num: 440, tinst num: 390, tnode num: 1541, tedge num: 1797.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 440 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 58 (2.38), #lev = 4 (1.98)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 62 LUTs, name keeping = 93%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             296
  #lut4                  58
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           234

Utilization Statistics
#lut                    296   out of  19600    1.51%
#reg                     25   out of  19600    0.13%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |296   |25    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 25 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 182 adder to BLE ...
SYN-4008 : Packed 182 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 229 instances
RUN-1001 : 62 luts, 25 seqs, 91 mslices, 16 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 274 nets
RUN-1001 : 214 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 227 instances, 62 luts, 25 seqs, 107 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 857, tnet num: 272, tinst num: 227, tnode num: 944, tedge num: 1295.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.081612s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (76.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 57619
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 227.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1997): len = 37916.5, overlap = 0
PHY-3002 : Step(1998): len = 31828.7, overlap = 0
PHY-3002 : Step(1999): len = 18288.7, overlap = 0
PHY-3002 : Step(2000): len = 14911.2, overlap = 0
PHY-3002 : Step(2001): len = 10508.5, overlap = 0
PHY-3002 : Step(2002): len = 9242.1, overlap = 0
PHY-3002 : Step(2003): len = 8070.8, overlap = 0
PHY-3002 : Step(2004): len = 6585.5, overlap = 4.125
PHY-3002 : Step(2005): len = 6395.5, overlap = 7.71875
PHY-3002 : Step(2006): len = 5602.7, overlap = 7.9375
PHY-3002 : Step(2007): len = 4600, overlap = 8.0625
PHY-3002 : Step(2008): len = 4412, overlap = 7.34375
PHY-3002 : Step(2009): len = 4415.5, overlap = 7.625
PHY-3002 : Step(2010): len = 4226.7, overlap = 9.59375
PHY-3002 : Step(2011): len = 4109.5, overlap = 10.1563
PHY-3002 : Step(2012): len = 3557.9, overlap = 10.6875
PHY-3002 : Step(2013): len = 3475.1, overlap = 10
PHY-3002 : Step(2014): len = 3455.5, overlap = 10.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002619s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.9608e-05
PHY-3002 : Step(2015): len = 3309.6, overlap = 16.0625
PHY-3002 : Step(2016): len = 3309.6, overlap = 16.0625
PHY-3002 : Step(2017): len = 3381.4, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.9216e-05
PHY-3002 : Step(2018): len = 3839.2, overlap = 11.5
PHY-3002 : Step(2019): len = 3839.2, overlap = 11.5
PHY-3002 : Step(2020): len = 3815.2, overlap = 11.1563
PHY-3002 : Step(2021): len = 3815.2, overlap = 11.1563
PHY-3002 : Step(2022): len = 3773.2, overlap = 11.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.8432e-05
PHY-3002 : Step(2023): len = 3943.4, overlap = 10.7813
PHY-3002 : Step(2024): len = 3943.4, overlap = 10.7813
PHY-3002 : Step(2025): len = 3811.8, overlap = 9.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.003058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41047e-06
PHY-3002 : Step(2026): len = 4129.4, overlap = 19.5
PHY-3002 : Step(2027): len = 4129.4, overlap = 19.5
PHY-3002 : Step(2028): len = 3958.3, overlap = 17.625
PHY-3002 : Step(2029): len = 3958.3, overlap = 17.625
PHY-3002 : Step(2030): len = 4044.3, overlap = 18.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.08209e-05
PHY-3002 : Step(2031): len = 4214.1, overlap = 15.0938
PHY-3002 : Step(2032): len = 4266.5, overlap = 15.0625
PHY-3002 : Step(2033): len = 4329.5, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.16419e-05
PHY-3002 : Step(2034): len = 4529, overlap = 13.0313
PHY-3002 : Step(2035): len = 4529, overlap = 13.0313
PHY-3002 : Step(2036): len = 4392.4, overlap = 14.4063
PHY-3002 : Step(2037): len = 4392.4, overlap = 14.4063
PHY-3002 : Step(2038): len = 4387, overlap = 14.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 27.78 peak overflow 2.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 18(0%), over = 28, worst = 2
PHY-1002 : len = 6320, over cnt = 8(0%), over = 13, worst = 2
PHY-1002 : len = 6464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025842s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (241.9%)

PHY-1001 : End incremental global routing;  0.113461s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (110.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003479s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.128826s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 6240, over cnt = 18(0%), over = 28, worst = 2
PHY-1002 : len = 6320, over cnt = 8(0%), over = 13, worst = 2
PHY-1002 : len = 6464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024921s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (125.4%)

OPT-1001 : End congestion update;  0.117636s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (93.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 272 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.120259s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (90.9%)

OPT-1001 : End physical optimization;  0.253098s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (104.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 62 LUT to BLE ...
SYN-4008 : Packed 62 LUT and 25 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 62/204 primitive instances ...
PHY-3001 : End packing;  0.008211s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (380.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 177 instances
RUN-1001 : 91 mslices, 51 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 175 instances, 142 slices, 17 macros(107 instances: 91 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4451, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 784, tnet num: 247, tinst num: 175, tnode num: 848, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.092217s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (118.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.28011e-05
PHY-3002 : Step(2039): len = 4230.5, overlap = 12.5
PHY-3002 : Step(2040): len = 4230.5, overlap = 12.5
PHY-3002 : Step(2041): len = 4184.3, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56022e-05
PHY-3002 : Step(2042): len = 4271.8, overlap = 13.75
PHY-3002 : Step(2043): len = 4271.8, overlap = 13.75
PHY-3002 : Step(2044): len = 4272.3, overlap = 12.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.12044e-05
PHY-3002 : Step(2045): len = 4418.4, overlap = 12
PHY-3002 : Step(2046): len = 4418.4, overlap = 12
PHY-3002 : Step(2047): len = 4402.2, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017337s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (180.2%)

PHY-3001 : Trial Legalized: Len = 5910
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2048): len = 5170.5, overlap = 3.25
PHY-3002 : Step(2049): len = 5160.6, overlap = 3.75
PHY-3002 : Step(2050): len = 5155.2, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000784854
PHY-3002 : Step(2051): len = 5163.5, overlap = 4
PHY-3002 : Step(2052): len = 5170.7, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005955s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5716, Over = 0
PHY-3001 : End spreading;  0.003042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5716, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027003s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (347.2%)

PHY-1001 : End incremental global routing;  0.122263s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (166.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.003942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.139071s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (168.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026210s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (238.5%)

OPT-1001 : End congestion update;  0.124437s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (125.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.129288s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (120.9%)

OPT-1001 : End physical optimization;  0.271901s wall, 0.281250s user + 0.109375s system = 0.390625s CPU (143.7%)

RUN-1003 : finish command "place" in  2.132745s wall, 2.578125s user + 0.937500s system = 3.515625s CPU (164.8%)

RUN-1004 : used memory is 710 MB, reserved memory is 722 MB, peak memory is 1142 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 177 instances
RUN-1001 : 91 mslices, 51 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 249 nets
RUN-1001 : 189 nets have 2 pins
RUN-1001 : 27 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 9224, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 9240, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027839s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (280.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 8 to 6
PHY-1001 : End pin swap;  0.001796s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1740.0%)

PHY-1001 : End global routing;  0.223769s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (125.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056035s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (83.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1002 : len = 17528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 17528
PHY-1001 : End Routed; 0.279083s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (128.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.570419s wall, 1.437500s user + 0.328125s system = 1.765625s CPU (112.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.912683s wall, 1.828125s user + 0.390625s system = 2.218750s CPU (116.0%)

RUN-1004 : used memory is 709 MB, reserved memory is 721 MB, peak memory is 1142 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    276   out of  19600    1.41%
#reg                     25   out of  19600    0.13%
#le                     276
  #lut only             251   out of    276   90.94%
  #reg only               0   out of    276    0.00%
  #lut&reg               25   out of    276    9.06%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 784, tnet num: 247, tinst num: 175, tnode num: 848, tedge num: 1208.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 247 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 177
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 249, pip num: 1522
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 321 valid insts, and 5944 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.384638s wall, 3.968750s user + 0.171875s system = 4.140625s CPU (299.0%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1018 MB, peak memory is 1146 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.478960s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (103.5%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1053 MB, peak memory is 1146 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.718660s wall, 0.828125s user + 0.828125s system = 1.656250s CPU (21.5%)

RUN-1004 : used memory is 1043 MB, reserved memory is 1061 MB, peak memory is 1146 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.827411s wall, 2.484375s user + 1.031250s system = 3.515625s CPU (35.8%)

RUN-1004 : used memory is 978 MB, reserved memory is 994 MB, peak memory is 1146 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 135 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2466/63 useful/useless nets, 1337/2 useful/useless insts
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 1, 100 better
SYN-1014 : Optimize round 2
SYN-1032 : 2397/102 useful/useless nets, 1268/0 useful/useless insts
SYN-1019 : Optimized 256 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 268 better
SYN-1014 : Optimize round 3
SYN-1032 : 1840/303 useful/useless nets, 1003/5 useful/useless insts
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            878
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   29
  #bufif1                 0
  #MX21                 776
  #FADD                   0
  #DFF                   65
  #LATCH                  0
#MACRO_ADD               70
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |813    |65     |73     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1870/7 useful/useless nets, 1034/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 70 macro adder
SYN-1016 : Merged 32 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10408, tnet num: 3769, tinst num: 2928, tnode num: 11244, tedge num: 15325.
TMR-2508 : Levelizing timing graph completed, there are 1757 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3769 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 834 (2.96), #lev = 25 (11.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 834 (2.96), #lev = 25 (11.89)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 897 instances into 838 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2769
  #lut4                 834
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1931

Utilization Statistics
#lut                   2769   out of  19600   14.13%
#reg                     65   out of  19600    0.33%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2769  |65    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 65 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 1045 adder to BLE ...
SYN-4008 : Packed 1045 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.676206s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (107.2%)

RUN-1004 : used memory is 677 MB, reserved memory is 691 MB, peak memory is 1146 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (65 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1705 instances
RUN-1001 : 838 luts, 65 seqs, 523 mslices, 244 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2541 nets
RUN-1001 : 1661 nets have 2 pins
RUN-1001 : 822 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1703 instances, 838 luts, 65 seqs, 767 slices, 70 macros(767 instances: 523 mslices 244 lslices)
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7836, tnet num: 2539, tinst num: 1703, tnode num: 8043, tedge num: 13734.
TMR-2508 : Levelizing timing graph completed, there are 903 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.216621s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (115.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 699196
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1703.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2053): len = 382956, overlap = 0
PHY-3002 : Step(2054): len = 273528, overlap = 0
PHY-3002 : Step(2055): len = 182591, overlap = 1.5
PHY-3002 : Step(2056): len = 144699, overlap = 1.75
PHY-3002 : Step(2057): len = 105161, overlap = 11.75
PHY-3002 : Step(2058): len = 87513.7, overlap = 18.375
PHY-3002 : Step(2059): len = 79249.5, overlap = 21.5625
PHY-3002 : Step(2060): len = 64444.1, overlap = 25.6875
PHY-3002 : Step(2061): len = 59260.9, overlap = 24.6875
PHY-3002 : Step(2062): len = 56275.9, overlap = 21.1563
PHY-3002 : Step(2063): len = 47558, overlap = 29.5313
PHY-3002 : Step(2064): len = 45302.8, overlap = 26.5938
PHY-3002 : Step(2065): len = 46941.8, overlap = 28.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159134
PHY-3002 : Step(2066): len = 44503.2, overlap = 35.1875
PHY-3002 : Step(2067): len = 41777.6, overlap = 31.5938
PHY-3002 : Step(2068): len = 40732.9, overlap = 29.1563
PHY-3002 : Step(2069): len = 40974.6, overlap = 26.1875
PHY-3002 : Step(2070): len = 39926.5, overlap = 29.25
PHY-3002 : Step(2071): len = 40179.1, overlap = 26.0313
PHY-3002 : Step(2072): len = 38942.4, overlap = 23.9063
PHY-3002 : Step(2073): len = 39121.4, overlap = 21.8125
PHY-3002 : Step(2074): len = 39080.6, overlap = 23.2813
PHY-3002 : Step(2075): len = 38428.4, overlap = 26.4063
PHY-3002 : Step(2076): len = 36375.8, overlap = 34.25
PHY-3002 : Step(2077): len = 36404.7, overlap = 34.375
PHY-3002 : Step(2078): len = 35719.1, overlap = 37.5313
PHY-3002 : Step(2079): len = 35727.1, overlap = 37.2813
PHY-3002 : Step(2080): len = 34714.5, overlap = 41.3125
PHY-3002 : Step(2081): len = 34679, overlap = 42.9688
PHY-3002 : Step(2082): len = 34121.5, overlap = 43.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318268
PHY-3002 : Step(2083): len = 33451.9, overlap = 43.125
PHY-3002 : Step(2084): len = 32864.7, overlap = 45.3438
PHY-3002 : Step(2085): len = 32864.7, overlap = 45.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000636536
PHY-3002 : Step(2086): len = 32876.3, overlap = 46.5938
PHY-3002 : Step(2087): len = 32876.3, overlap = 46.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029919s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.95532e-07
PHY-3002 : Step(2088): len = 32262.8, overlap = 125.281
PHY-3002 : Step(2089): len = 32262.8, overlap = 125.281
PHY-3002 : Step(2090): len = 31559.1, overlap = 125.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.59106e-06
PHY-3002 : Step(2091): len = 31626.6, overlap = 126.531
PHY-3002 : Step(2092): len = 31626.6, overlap = 126.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.18213e-06
PHY-3002 : Step(2093): len = 31489.5, overlap = 125.094
PHY-3002 : Step(2094): len = 31538.1, overlap = 125.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.36426e-06
PHY-3002 : Step(2095): len = 33359.7, overlap = 103.469
PHY-3002 : Step(2096): len = 33359.7, overlap = 103.469
PHY-3002 : Step(2097): len = 32829, overlap = 102.813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.25975e-05
PHY-3002 : Step(2098): len = 35814.9, overlap = 88.4688
PHY-3002 : Step(2099): len = 36126.9, overlap = 87.5625
PHY-3002 : Step(2100): len = 34989.8, overlap = 86.5625
PHY-3002 : Step(2101): len = 35115.9, overlap = 86.0938
PHY-3002 : Step(2102): len = 35394.6, overlap = 91.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.51951e-05
PHY-3002 : Step(2103): len = 35354.2, overlap = 88.1875
PHY-3002 : Step(2104): len = 35354.2, overlap = 88.1875
PHY-3002 : Step(2105): len = 35340.3, overlap = 74.2188
PHY-3002 : Step(2106): len = 35540.9, overlap = 66.125
PHY-3002 : Step(2107): len = 35863.8, overlap = 51.8125
PHY-3002 : Step(2108): len = 36106.5, overlap = 48.1563
PHY-3002 : Step(2109): len = 35952.7, overlap = 45.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028725s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23125e-05
PHY-3002 : Step(2110): len = 36384.2, overlap = 111.281
PHY-3002 : Step(2111): len = 36384.2, overlap = 111.281
PHY-3002 : Step(2112): len = 36217, overlap = 105.531
PHY-3002 : Step(2113): len = 36330.3, overlap = 106.063
PHY-3002 : Step(2114): len = 36641.9, overlap = 108.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.4625e-05
PHY-3002 : Step(2115): len = 37049.4, overlap = 104.281
PHY-3002 : Step(2116): len = 37049.4, overlap = 104.281
PHY-3002 : Step(2117): len = 37376.9, overlap = 98.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.81538e-05
PHY-3002 : Step(2118): len = 39835.7, overlap = 76.0313
PHY-3002 : Step(2119): len = 40330.4, overlap = 76
PHY-3002 : Step(2120): len = 41615.5, overlap = 77.8438
PHY-3002 : Step(2121): len = 41726.8, overlap = 77.9688
PHY-3002 : Step(2122): len = 41663, overlap = 67.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.63077e-05
PHY-3002 : Step(2123): len = 43266.4, overlap = 61.9063
PHY-3002 : Step(2124): len = 43628.4, overlap = 62.5
PHY-3002 : Step(2125): len = 44667, overlap = 57.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 198.78 peak overflow 4.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68808, over cnt = 284(0%), over = 428, worst = 5
PHY-1002 : len = 71864, over cnt = 109(0%), over = 147, worst = 3
PHY-1002 : len = 72696, over cnt = 50(0%), over = 66, worst = 2
PHY-1002 : len = 73088, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 73208, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.090597s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (155.2%)

PHY-1001 : End incremental global routing;  0.218853s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (121.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039779s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.371123s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (117.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 68808, over cnt = 284(0%), over = 428, worst = 5
PHY-1002 : len = 71864, over cnt = 109(0%), over = 147, worst = 3
PHY-1002 : len = 72696, over cnt = 50(0%), over = 66, worst = 2
PHY-1002 : len = 73088, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 73208, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.092294s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (287.8%)

OPT-1001 : End congestion update;  0.232874s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (167.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028055s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.261088s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (155.6%)

OPT-1001 : End physical optimization;  0.636482s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (132.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 838 LUT to BLE ...
SYN-4008 : Packed 838 LUT and 33 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 777 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 838/1640 primitive instances ...
PHY-3001 : End packing;  0.096143s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.5%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1234 instances
RUN-1001 : 599 mslices, 600 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2508 nets
RUN-1001 : 1628 nets have 2 pins
RUN-1001 : 822 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1232 instances, 1199 slices, 70 macros(767 instances: 523 mslices 244 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 45596.8, Over = 72.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7707, tnet num: 2506, tinst num: 1232, tnode num: 7851, tedge num: 13571.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296491s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (94.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.6392e-05
PHY-3002 : Step(2126): len = 41308.1, overlap = 77.5
PHY-3002 : Step(2127): len = 40684.5, overlap = 81.25
PHY-3002 : Step(2128): len = 40544.3, overlap = 81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27841e-05
PHY-3002 : Step(2129): len = 42898.9, overlap = 73.25
PHY-3002 : Step(2130): len = 43507.8, overlap = 71.5
PHY-3002 : Step(2131): len = 43798.2, overlap = 71
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55682e-05
PHY-3002 : Step(2132): len = 47583.6, overlap = 64.5
PHY-3002 : Step(2133): len = 47898.1, overlap = 65
PHY-3002 : Step(2134): len = 49097.8, overlap = 64.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.166136s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (159.9%)

PHY-3001 : Trial Legalized: Len = 61589.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000202742
PHY-3002 : Step(2135): len = 53596.7, overlap = 16.75
PHY-3002 : Step(2136): len = 51277.3, overlap = 21.5
PHY-3002 : Step(2137): len = 51286.6, overlap = 19.25
PHY-3002 : Step(2138): len = 51293.4, overlap = 20.75
PHY-3002 : Step(2139): len = 51292.8, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008339s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 57577.8, Over = 0
PHY-3001 : End spreading;  0.004617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 57577.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82856, over cnt = 133(0%), over = 162, worst = 2
PHY-1002 : len = 83552, over cnt = 63(0%), over = 72, worst = 2
PHY-1002 : len = 83800, over cnt = 33(0%), over = 36, worst = 2
PHY-1002 : len = 83880, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 83904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.099912s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (250.2%)

PHY-1001 : End incremental global routing;  0.262692s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (148.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041139s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.422081s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (129.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82856, over cnt = 133(0%), over = 162, worst = 2
PHY-1002 : len = 83552, over cnt = 63(0%), over = 72, worst = 2
PHY-1002 : len = 83800, over cnt = 33(0%), over = 36, worst = 2
PHY-1002 : len = 83880, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 83904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091885s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (272.1%)

OPT-1001 : End congestion update;  0.239555s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (169.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.267993s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (157.4%)

OPT-1001 : End physical optimization;  0.695321s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (139.3%)

RUN-1003 : finish command "place" in  4.657229s wall, 7.312500s user + 1.531250s system = 8.843750s CPU (189.9%)

RUN-1004 : used memory is 677 MB, reserved memory is 691 MB, peak memory is 1146 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1234 instances
RUN-1001 : 599 mslices, 600 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2508 nets
RUN-1001 : 1628 nets have 2 pins
RUN-1001 : 822 nets have [3 - 5] pins
RUN-1001 : 26 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82856, over cnt = 133(0%), over = 162, worst = 2
PHY-1002 : len = 83552, over cnt = 63(0%), over = 72, worst = 2
PHY-1002 : len = 83912, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 84016, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 84016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095403s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 91 to 43
PHY-1001 : End pin swap;  0.026518s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : End global routing;  0.618271s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (106.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059793s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (130.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 115528, over cnt = 40(0%), over = 40, worst = 1
PHY-1001 : End Routed; 0.542138s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (242.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 115472, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.027630s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (169.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 115512, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 115512
PHY-1001 : End DR Iter 2; 0.026412s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (118.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.631323s wall, 3.218750s user + 0.281250s system = 3.500000s CPU (133.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.484895s wall, 4.125000s user + 0.328125s system = 4.453125s CPU (127.8%)

RUN-1004 : used memory is 678 MB, reserved memory is 691 MB, peak memory is 1146 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2372   out of  19600   12.10%
#reg                     65   out of  19600    0.33%
#le                    2372
  #lut only            2307   out of   2372   97.26%
  #reg only               0   out of   2372    0.00%
  #lut&reg               65   out of   2372    2.74%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7707, tnet num: 2506, tinst num: 1232, tnode num: 7851, tedge num: 13571.
TMR-2508 : Levelizing timing graph completed, there are 901 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2506 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1234
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2508, pip num: 14745
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 920 valid insts, and 60472 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.335648s wall, 15.671875s user + 0.156250s system = 15.828125s CPU (474.5%)

RUN-1004 : used memory is 994 MB, reserved memory is 1009 MB, peak memory is 1146 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.507856s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (111.9%)

RUN-1004 : used memory is 1080 MB, reserved memory is 1100 MB, peak memory is 1146 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.644746s wall, 0.781250s user + 0.921875s system = 1.703125s CPU (22.3%)

RUN-1004 : used memory is 1109 MB, reserved memory is 1130 MB, peak memory is 1146 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.772536s wall, 2.546875s user + 1.140625s system = 3.687500s CPU (37.7%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1046 MB, peak memory is 1146 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.100485s wall, 1.781250s user + 0.281250s system = 2.062500s CPU (98.2%)

RUN-1004 : used memory is 1285 MB, reserved memory is 1315 MB, peak memory is 1295 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  111.286813s wall, 15.468750s user + 12.031250s system = 27.500000s CPU (24.7%)

RUN-1004 : used memory is 1286 MB, reserved memory is 1316 MB, peak memory is 1296 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.843971s wall, 1.828125s user + 2.828125s system = 4.656250s CPU (17.3%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1104 MB, peak memory is 1296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  142.520867s wall, 20.296875s user + 15.421875s system = 35.718750s CPU (25.1%)

RUN-1004 : used memory is 989 MB, reserved memory is 1010 MB, peak memory is 1296 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 107 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2553/90 useful/useless nets, 1368/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 129 better
SYN-1014 : Optimize round 2
SYN-1032 : 2465/131 useful/useless nets, 1280/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 370 better
SYN-1014 : Optimize round 3
SYN-1032 : 1678/438 useful/useless nets, 916/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            795
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               66
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |717    |78     |69     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1708/7 useful/useless nets, 947/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 66 macro adder
SYN-1016 : Merged 31 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9511, tnet num: 3432, tinst num: 2666, tnode num: 10516, tedge num: 14135.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3432 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 741 (2.95), #lev = 22 (10.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 741 (2.95), #lev = 22 (10.46)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 801 instances into 745 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2497
  #lut4                 741
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1752

Utilization Statistics
#lut                   2497   out of  19600   12.74%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2497  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 937 adder to BLE ...
SYN-4008 : Packed 937 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.518329s wall, 1.437500s user + 0.031250s system = 1.468750s CPU (96.7%)

RUN-1004 : used memory is 566 MB, reserved memory is 598 MB, peak memory is 1296 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1551 instances
RUN-1001 : 745 luts, 78 seqs, 469 mslices, 224 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2312 nets
RUN-1001 : 1526 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1549 instances, 745 luts, 78 seqs, 693 slices, 66 macros(693 instances: 469 mslices 224 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7129, tnet num: 2310, tinst num: 1549, tnode num: 7375, tedge num: 12470.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.216154s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (130.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 646893
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1549.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2140): len = 360646, overlap = 0
PHY-3002 : Step(2141): len = 251244, overlap = 0
PHY-3002 : Step(2142): len = 173736, overlap = 0
PHY-3002 : Step(2143): len = 135540, overlap = 2.9375
PHY-3002 : Step(2144): len = 104312, overlap = 11.6563
PHY-3002 : Step(2145): len = 87584.1, overlap = 7.1875
PHY-3002 : Step(2146): len = 68697.8, overlap = 3.0625
PHY-3002 : Step(2147): len = 61703.9, overlap = 2.9375
PHY-3002 : Step(2148): len = 57344.4, overlap = 15.9688
PHY-3002 : Step(2149): len = 50809.8, overlap = 25.375
PHY-3002 : Step(2150): len = 49958.8, overlap = 31.7188
PHY-3002 : Step(2151): len = 46892, overlap = 28.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.25391e-05
PHY-3002 : Step(2152): len = 44624.8, overlap = 24.4375
PHY-3002 : Step(2153): len = 42263.2, overlap = 24.5
PHY-3002 : Step(2154): len = 42832.8, overlap = 25.4063
PHY-3002 : Step(2155): len = 41171.7, overlap = 30.9688
PHY-3002 : Step(2156): len = 39179.4, overlap = 33.625
PHY-3002 : Step(2157): len = 39737.2, overlap = 34.8125
PHY-3002 : Step(2158): len = 38911.1, overlap = 29.0625
PHY-3002 : Step(2159): len = 38113.2, overlap = 28
PHY-3002 : Step(2160): len = 36973.5, overlap = 28.6563
PHY-3002 : Step(2161): len = 37444.4, overlap = 23.4375
PHY-3002 : Step(2162): len = 35626.1, overlap = 19.5313
PHY-3002 : Step(2163): len = 34031.3, overlap = 17.875
PHY-3002 : Step(2164): len = 34079.9, overlap = 24
PHY-3002 : Step(2165): len = 34089, overlap = 24.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000165078
PHY-3002 : Step(2166): len = 32637.1, overlap = 21.0938
PHY-3002 : Step(2167): len = 32637.1, overlap = 21.0938
PHY-3002 : Step(2168): len = 32136.1, overlap = 28.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000330156
PHY-3002 : Step(2169): len = 32250.1, overlap = 21.1875
PHY-3002 : Step(2170): len = 32250.1, overlap = 21.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031178s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.11858e-07
PHY-3002 : Step(2171): len = 31570.6, overlap = 79.6875
PHY-3002 : Step(2172): len = 31704.5, overlap = 80
PHY-3002 : Step(2173): len = 31597.8, overlap = 81.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.62372e-06
PHY-3002 : Step(2174): len = 30100.8, overlap = 80.25
PHY-3002 : Step(2175): len = 30338.4, overlap = 75.9063
PHY-3002 : Step(2176): len = 30338.4, overlap = 75.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.24743e-06
PHY-3002 : Step(2177): len = 30338.4, overlap = 75.2813
PHY-3002 : Step(2178): len = 30338.4, overlap = 75.2813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.49487e-06
PHY-3002 : Step(2179): len = 32291.2, overlap = 64.875
PHY-3002 : Step(2180): len = 32291.2, overlap = 64.875
PHY-3002 : Step(2181): len = 31386.3, overlap = 63.375
PHY-3002 : Step(2182): len = 31875.7, overlap = 61.4375
PHY-3002 : Step(2183): len = 32101.9, overlap = 61.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028315s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.68882e-06
PHY-3002 : Step(2184): len = 34060.4, overlap = 118.688
PHY-3002 : Step(2185): len = 34270.1, overlap = 118.5
PHY-3002 : Step(2186): len = 33720, overlap = 102.281
PHY-3002 : Step(2187): len = 33519, overlap = 102.25
PHY-3002 : Step(2188): len = 32699.3, overlap = 104.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53776e-05
PHY-3002 : Step(2189): len = 35167.8, overlap = 96.5
PHY-3002 : Step(2190): len = 35324.3, overlap = 96.375
PHY-3002 : Step(2191): len = 35102.1, overlap = 84.0625
PHY-3002 : Step(2192): len = 35469.6, overlap = 79
PHY-3002 : Step(2193): len = 35587.4, overlap = 79.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.07553e-05
PHY-3002 : Step(2194): len = 37339.3, overlap = 70.8125
PHY-3002 : Step(2195): len = 37339.3, overlap = 70.8125
PHY-3002 : Step(2196): len = 36776.2, overlap = 72.75
PHY-3002 : Step(2197): len = 36852, overlap = 72.6875
PHY-3002 : Step(2198): len = 37443.4, overlap = 69.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.15105e-05
PHY-3002 : Step(2199): len = 38795, overlap = 61.125
PHY-3002 : Step(2200): len = 38978.5, overlap = 59.6563
PHY-3002 : Step(2201): len = 40493.4, overlap = 60.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000123021
PHY-3002 : Step(2202): len = 41466.5, overlap = 51.9063
PHY-3002 : Step(2203): len = 42674.5, overlap = 47.0313
PHY-3002 : Step(2204): len = 43464.9, overlap = 45.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 178.63 peak overflow 3.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65880, over cnt = 209(0%), over = 320, worst = 3
PHY-1002 : len = 68512, over cnt = 82(0%), over = 110, worst = 3
PHY-1002 : len = 69312, over cnt = 15(0%), over = 21, worst = 3
PHY-1002 : len = 69512, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 69600, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.083098s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (225.6%)

PHY-1001 : End incremental global routing;  0.211042s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (140.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037696s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (165.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354568s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (132.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 65880, over cnt = 209(0%), over = 320, worst = 3
PHY-1002 : len = 68512, over cnt = 82(0%), over = 110, worst = 3
PHY-1002 : len = 69312, over cnt = 15(0%), over = 21, worst = 3
PHY-1002 : len = 69512, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 69600, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.100306s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (155.8%)

OPT-1001 : End congestion update;  0.245146s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (127.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2310 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026111s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.271433s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (126.6%)

OPT-1001 : End physical optimization;  0.630613s wall, 0.750000s user + 0.109375s system = 0.859375s CPU (136.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 745 LUT to BLE ...
SYN-4008 : Packed 745 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 42 SEQ with LUT/SLICE
SYN-4006 : 681 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 745/1473 primitive instances ...
PHY-3001 : End packing;  0.089049s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.7%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1112 instances
RUN-1001 : 539 mslices, 538 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1490 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1110 instances, 1077 slices, 66 macros(693 instances: 469 mslices 224 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 44231.4, Over = 57.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6982, tnet num: 2274, tinst num: 1110, tnode num: 7153, tedge num: 12283.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.276010s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (79.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.21599e-05
PHY-3002 : Step(2205): len = 40580.3, overlap = 68
PHY-3002 : Step(2206): len = 40356.3, overlap = 70.75
PHY-3002 : Step(2207): len = 39996.5, overlap = 75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.05066e-05
PHY-3002 : Step(2208): len = 41620.9, overlap = 72.25
PHY-3002 : Step(2209): len = 42178.6, overlap = 70
PHY-3002 : Step(2210): len = 42365.1, overlap = 70.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.10132e-05
PHY-3002 : Step(2211): len = 44539.5, overlap = 62.75
PHY-3002 : Step(2212): len = 45030, overlap = 63.75
PHY-3002 : Step(2213): len = 45462.8, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135165s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (161.8%)

PHY-3001 : Trial Legalized: Len = 59355.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026201s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248803
PHY-3002 : Step(2214): len = 51669.6, overlap = 15.5
PHY-3002 : Step(2215): len = 49826.6, overlap = 23
PHY-3002 : Step(2216): len = 49568.6, overlap = 23.25
PHY-3002 : Step(2217): len = 49354.7, overlap = 25
PHY-3002 : Step(2218): len = 49106.5, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000497605
PHY-3002 : Step(2219): len = 49664.5, overlap = 25.5
PHY-3002 : Step(2220): len = 49712.7, overlap = 24.75
PHY-3002 : Step(2221): len = 49703.4, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00099521
PHY-3002 : Step(2222): len = 50298, overlap = 24.5
PHY-3002 : Step(2223): len = 50539.9, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 55863.4, Over = 0
PHY-3001 : End spreading;  0.005072s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (308.1%)

PHY-3001 : Final: Len = 55863.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82992, over cnt = 109(0%), over = 132, worst = 2
PHY-1002 : len = 83576, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 83616, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 83328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092987s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (134.4%)

PHY-1001 : End incremental global routing;  0.239955s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (117.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038067s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (164.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.383978s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (113.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82992, over cnt = 109(0%), over = 132, worst = 2
PHY-1002 : len = 83576, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 83616, over cnt = 22(0%), over = 25, worst = 2
PHY-1002 : len = 83328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.093744s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.3%)

OPT-1001 : End congestion update;  0.234679s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (119.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.8%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.263846s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (118.4%)

OPT-1001 : End physical optimization;  0.652771s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (114.9%)

RUN-1003 : finish command "place" in  4.629681s wall, 7.046875s user + 1.562500s system = 8.609375s CPU (186.0%)

RUN-1004 : used memory is 575 MB, reserved memory is 607 MB, peak memory is 1296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1112 instances
RUN-1001 : 539 mslices, 538 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2276 nets
RUN-1001 : 1490 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 82992, over cnt = 109(0%), over = 132, worst = 2
PHY-1002 : len = 83576, over cnt = 47(0%), over = 54, worst = 2
PHY-1002 : len = 83568, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 83328, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 83232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091184s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 62 to 27
PHY-1001 : End pin swap;  0.018469s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (169.2%)

PHY-1001 : End global routing;  0.571446s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (90.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057234s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 118192, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 0.595907s wall, 1.156250s user + 0.125000s system = 1.281250s CPU (215.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 117824, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.020904s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 117848, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 117848
PHY-1001 : End DR Iter 2; 0.028080s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (278.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.594755s wall, 3.078125s user + 0.375000s system = 3.453125s CPU (133.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.388988s wall, 3.812500s user + 0.390625s system = 4.203125s CPU (124.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 685 MB, peak memory is 1296 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2131   out of  19600   10.87%
#reg                     78   out of  19600    0.40%
#le                    2131
  #lut only            2053   out of   2131   96.34%
  #reg only               0   out of   2131    0.00%
  #lut&reg               78   out of   2131    3.66%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6982, tnet num: 2274, tinst num: 1110, tnode num: 7153, tedge num: 12283.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2274 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1112
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2276, pip num: 13832
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 842 valid insts, and 55459 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.339386s wall, 14.609375s user + 0.187500s system = 14.796875s CPU (443.1%)

RUN-1004 : used memory is 985 MB, reserved memory is 1011 MB, peak memory is 1296 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.106644s wall, 2.000000s user + 0.156250s system = 2.156250s CPU (102.4%)

RUN-1004 : used memory is 1276 MB, reserved memory is 1313 MB, peak memory is 1296 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  111.122788s wall, 15.625000s user + 12.468750s system = 28.093750s CPU (25.3%)

RUN-1004 : used memory is 1271 MB, reserved memory is 1313 MB, peak memory is 1296 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.909812s wall, 2.093750s user + 2.859375s system = 4.953125s CPU (18.4%)

RUN-1004 : used memory is 1067 MB, reserved memory is 1095 MB, peak memory is 1296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  142.428529s wall, 20.906250s user + 15.765625s system = 36.671875s CPU (25.7%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1039 MB, peak memory is 1296 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(45)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(58)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 107 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2489/90 useful/useless nets, 1366/2 useful/useless insts
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 1, 131 better
SYN-1014 : Optimize round 2
SYN-1032 : 2401/131 useful/useless nets, 1278/0 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 369 better
SYN-1014 : Optimize round 3
SYN-1032 : 1654/396 useful/useless nets, 913/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            795
  #and                    8
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               63
#MACRO_EQ                 2
#MACRO_MUX               49

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |717    |78     |66     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1684/7 useful/useless nets, 944/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 63 macro adder
SYN-1016 : Merged 28 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 9415, tnet num: 3384, tinst num: 2639, tnode num: 10420, tedge num: 13997.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3384 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 741 (2.95), #lev = 22 (10.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 741 (2.95), #lev = 22 (10.46)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 801 instances into 745 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2470
  #lut4                 741
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1725

Utilization Statistics
#lut                   2470   out of  19600   12.60%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2470  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 27 carry chain into lslice
SYN-4007 : Packing 935 adder to BLE ...
SYN-4008 : Packed 935 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.516819s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (101.0%)

RUN-1004 : used memory is 574 MB, reserved memory is 606 MB, peak memory is 1296 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1543 instances
RUN-1001 : 745 luts, 78 seqs, 468 mslices, 217 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2283 nets
RUN-1001 : 1497 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1541 instances, 745 luts, 78 seqs, 685 slices, 63 macros(685 instances: 468 mslices 217 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 7071, tnet num: 2281, tinst num: 1541, tnode num: 7317, tedge num: 12363.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.212168s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 616841
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1541.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2224): len = 378353, overlap = 0
PHY-3002 : Step(2225): len = 248481, overlap = 0
PHY-3002 : Step(2226): len = 167351, overlap = 0.1875
PHY-3002 : Step(2227): len = 130196, overlap = 1.8125
PHY-3002 : Step(2228): len = 92635.9, overlap = 4.0625
PHY-3002 : Step(2229): len = 76409.3, overlap = 6
PHY-3002 : Step(2230): len = 64805.1, overlap = 14.2188
PHY-3002 : Step(2231): len = 58059.1, overlap = 21.125
PHY-3002 : Step(2232): len = 56077.2, overlap = 28.625
PHY-3002 : Step(2233): len = 49259.4, overlap = 33.7188
PHY-3002 : Step(2234): len = 45519.2, overlap = 34.5625
PHY-3002 : Step(2235): len = 43330.9, overlap = 45.8125
PHY-3002 : Step(2236): len = 40468.2, overlap = 63.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28902e-05
PHY-3002 : Step(2237): len = 40658.7, overlap = 35.4375
PHY-3002 : Step(2238): len = 41747.1, overlap = 37.25
PHY-3002 : Step(2239): len = 38404, overlap = 40.8438
PHY-3002 : Step(2240): len = 37943.9, overlap = 35.3125
PHY-3002 : Step(2241): len = 38075, overlap = 33.9688
PHY-3002 : Step(2242): len = 35582, overlap = 42.5
PHY-3002 : Step(2243): len = 34817.6, overlap = 30.8438
PHY-3002 : Step(2244): len = 34996.5, overlap = 30.4063
PHY-3002 : Step(2245): len = 35410.8, overlap = 32.2188
PHY-3002 : Step(2246): len = 35678.9, overlap = 32.4063
PHY-3002 : Step(2247): len = 36117, overlap = 33.8438
PHY-3002 : Step(2248): len = 36312.6, overlap = 31.375
PHY-3002 : Step(2249): len = 33466.1, overlap = 32.9688
PHY-3002 : Step(2250): len = 33207.2, overlap = 32.6563
PHY-3002 : Step(2251): len = 32092.5, overlap = 22.5
PHY-3002 : Step(2252): len = 32320.6, overlap = 25
PHY-3002 : Step(2253): len = 32442.2, overlap = 24.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.57805e-05
PHY-3002 : Step(2254): len = 32169.1, overlap = 25.2188
PHY-3002 : Step(2255): len = 32169.1, overlap = 25.2188
PHY-3002 : Step(2256): len = 31812.3, overlap = 26.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131561
PHY-3002 : Step(2257): len = 31979.5, overlap = 20.75
PHY-3002 : Step(2258): len = 31979.5, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.77412e-07
PHY-3002 : Step(2259): len = 31137.2, overlap = 99.625
PHY-3002 : Step(2260): len = 31137.2, overlap = 99.625
PHY-3002 : Step(2261): len = 30298.2, overlap = 102.719
PHY-3002 : Step(2262): len = 30280.1, overlap = 102.781
PHY-3002 : Step(2263): len = 30280.1, overlap = 102.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55482e-06
PHY-3002 : Step(2264): len = 29977.2, overlap = 112.719
PHY-3002 : Step(2265): len = 30075.4, overlap = 111.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.10965e-06
PHY-3002 : Step(2266): len = 29962.5, overlap = 108.25
PHY-3002 : Step(2267): len = 29962.5, overlap = 108.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.2193e-06
PHY-3002 : Step(2268): len = 31797.5, overlap = 89.1563
PHY-3002 : Step(2269): len = 31797.5, overlap = 89.1563
PHY-3002 : Step(2270): len = 30898, overlap = 89.2188
PHY-3002 : Step(2271): len = 31677.6, overlap = 76.6875
PHY-3002 : Step(2272): len = 31827.5, overlap = 76.5938
PHY-3002 : Step(2273): len = 31538.9, overlap = 74.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.24386e-05
PHY-3002 : Step(2274): len = 32371.7, overlap = 64.4063
PHY-3002 : Step(2275): len = 32628.8, overlap = 63.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.4137e-05
PHY-3002 : Step(2276): len = 33211.1, overlap = 57.1875
PHY-3002 : Step(2277): len = 33775.4, overlap = 54.4375
PHY-3002 : Step(2278): len = 34826.8, overlap = 45.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026825s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88971e-05
PHY-3002 : Step(2279): len = 36074.2, overlap = 82.8438
PHY-3002 : Step(2280): len = 36386.2, overlap = 83.1563
PHY-3002 : Step(2281): len = 35944.1, overlap = 74.5313
PHY-3002 : Step(2282): len = 35853.3, overlap = 74.9063
PHY-3002 : Step(2283): len = 35875.8, overlap = 76.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.77943e-05
PHY-3002 : Step(2284): len = 37087.7, overlap = 66.8438
PHY-3002 : Step(2285): len = 37087.7, overlap = 66.8438
PHY-3002 : Step(2286): len = 36726.8, overlap = 70.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32516e-05
PHY-3002 : Step(2287): len = 39446.1, overlap = 68.7813
PHY-3002 : Step(2288): len = 40399.4, overlap = 62.6875
PHY-3002 : Step(2289): len = 41368.8, overlap = 52.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 178.16 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 63600, over cnt = 243(0%), over = 370, worst = 4
PHY-1002 : len = 66256, over cnt = 114(0%), over = 161, worst = 3
PHY-1002 : len = 67056, over cnt = 55(0%), over = 75, worst = 2
PHY-1002 : len = 67320, over cnt = 24(0%), over = 34, worst = 2
PHY-1002 : len = 67328, over cnt = 10(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.081873s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (171.8%)

PHY-1001 : End incremental global routing;  0.207673s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (143.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035743s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345191s wall, 0.343750s user + 0.078125s system = 0.421875s CPU (122.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 63600, over cnt = 243(0%), over = 370, worst = 4
PHY-1002 : len = 66256, over cnt = 114(0%), over = 161, worst = 3
PHY-1002 : len = 67056, over cnt = 55(0%), over = 75, worst = 2
PHY-1002 : len = 67320, over cnt = 24(0%), over = 34, worst = 2
PHY-1002 : len = 67328, over cnt = 10(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.082311s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (151.9%)

OPT-1001 : End congestion update;  0.224104s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (118.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025937s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (180.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.250234s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (124.9%)

OPT-1001 : End physical optimization;  0.600156s wall, 0.609375s user + 0.125000s system = 0.734375s CPU (122.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 745 LUT to BLE ...
SYN-4008 : Packed 745 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 33 SEQ with LUT/SLICE
SYN-4006 : 684 single LUT's are left
SYN-4006 : 9 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 754/1474 primitive instances ...
PHY-3001 : End packing;  0.079052s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (118.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1106 instances
RUN-1001 : 536 mslices, 535 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2247 nets
RUN-1001 : 1461 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1104 instances, 1071 slices, 63 macros(685 instances: 468 mslices 217 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 42102.6, Over = 64.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6924, tnet num: 2245, tinst num: 1104, tnode num: 7095, tedge num: 12176.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.279601s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (106.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.54001e-05
PHY-3002 : Step(2290): len = 38920.6, overlap = 70.5
PHY-3002 : Step(2291): len = 38671.3, overlap = 75.5
PHY-3002 : Step(2292): len = 38183.5, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.08001e-05
PHY-3002 : Step(2293): len = 39776.7, overlap = 78.5
PHY-3002 : Step(2294): len = 40415.6, overlap = 75.25
PHY-3002 : Step(2295): len = 40627.2, overlap = 75.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.16002e-05
PHY-3002 : Step(2296): len = 43189, overlap = 63
PHY-3002 : Step(2297): len = 43659.6, overlap = 62.75
PHY-3002 : Step(2298): len = 44059.9, overlap = 62.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119853s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (143.4%)

PHY-3001 : Trial Legalized: Len = 58847.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027488s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (170.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252813
PHY-3002 : Step(2299): len = 50606.4, overlap = 16
PHY-3002 : Step(2300): len = 48744.2, overlap = 25.5
PHY-3002 : Step(2301): len = 48941.6, overlap = 23.5
PHY-3002 : Step(2302): len = 48942.6, overlap = 22.75
PHY-3002 : Step(2303): len = 48510.6, overlap = 25.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000505625
PHY-3002 : Step(2304): len = 49185.1, overlap = 24
PHY-3002 : Step(2305): len = 49432, overlap = 21.75
PHY-3002 : Step(2306): len = 49432, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00101125
PHY-3002 : Step(2307): len = 50014.5, overlap = 20.75
PHY-3002 : Step(2308): len = 50117.8, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008876s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (352.1%)

PHY-3001 : Legalized: Len = 54941.6, Over = 0
PHY-3001 : End spreading;  0.004926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54941.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80912, over cnt = 126(0%), over = 157, worst = 3
PHY-1002 : len = 81424, over cnt = 59(0%), over = 68, worst = 2
PHY-1002 : len = 81672, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 81648, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 81664, over cnt = 8(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.087659s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (142.6%)

PHY-1001 : End incremental global routing;  0.235924s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (112.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037078s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.382022s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (110.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80912, over cnt = 126(0%), over = 157, worst = 3
PHY-1002 : len = 81424, over cnt = 59(0%), over = 68, worst = 2
PHY-1002 : len = 81672, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 81648, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 81664, over cnt = 8(0%), over = 9, worst = 2
PHY-1001 : End global iterations;  0.087806s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (177.9%)

OPT-1001 : End congestion update;  0.234442s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (140.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.260501s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (132.0%)

OPT-1001 : End physical optimization;  0.647643s wall, 0.656250s user + 0.109375s system = 0.765625s CPU (118.2%)

RUN-1003 : finish command "place" in  4.393209s wall, 5.843750s user + 1.609375s system = 7.453125s CPU (169.7%)

RUN-1004 : used memory is 581 MB, reserved memory is 614 MB, peak memory is 1296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1106 instances
RUN-1001 : 536 mslices, 535 lslices, 30 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2247 nets
RUN-1001 : 1461 nets have 2 pins
RUN-1001 : 721 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80912, over cnt = 126(0%), over = 157, worst = 3
PHY-1002 : len = 81424, over cnt = 59(0%), over = 68, worst = 2
PHY-1002 : len = 81648, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 81632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088719s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (158.5%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 64 to 32
PHY-1001 : End pin swap;  0.021182s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.8%)

PHY-1001 : End global routing;  0.565975s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (118.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058165s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (134.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 113208, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 0.521570s wall, 1.203125s user + 0.203125s system = 1.406250s CPU (269.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113056, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.019474s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (160.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 113064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 113064
PHY-1001 : End DR Iter 2; 0.018915s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.546307s wall, 2.968750s user + 0.421875s system = 3.390625s CPU (133.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.334692s wall, 3.843750s user + 0.453125s system = 4.296875s CPU (128.9%)

RUN-1004 : used memory is 659 MB, reserved memory is 696 MB, peak memory is 1296 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2115   out of  19600   10.79%
#reg                     78   out of  19600    0.40%
#le                    2124
  #lut only            2046   out of   2124   96.33%
  #reg only               9   out of   2124    0.42%
  #lut&reg               69   out of   2124    3.25%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 6924, tnet num: 2245, tinst num: 1104, tnode num: 7095, tedge num: 12176.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2245 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1106
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2247, pip num: 13542
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 872 valid insts, and 54616 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.259255s wall, 14.453125s user + 0.171875s system = 14.625000s CPU (448.7%)

RUN-1004 : used memory is 979 MB, reserved memory is 1012 MB, peak memory is 1296 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.062874s wall, 2.078125s user + 0.062500s system = 2.140625s CPU (103.8%)

RUN-1004 : used memory is 1258 MB, reserved memory is 1299 MB, peak memory is 1296 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  110.806447s wall, 14.781250s user + 11.953125s system = 26.734375s CPU (24.1%)

RUN-1004 : used memory is 1257 MB, reserved memory is 1298 MB, peak memory is 1296 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.842697s wall, 1.937500s user + 2.718750s system = 4.656250s CPU (17.3%)

RUN-1004 : used memory is 1083 MB, reserved memory is 1121 MB, peak memory is 1296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  141.975400s wall, 19.843750s user + 15.046875s system = 34.890625s CPU (24.6%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1064 MB, peak memory is 1296 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-8007 ERROR: syntax error near ';' in source/rtl/VGA_Demo.v(6)
HDL-1007 : Verilog file 'source/rtl/VGA_Demo.v' ignored due to errors
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(59)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off   location = T4  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 172 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 2545/90 useful/useless nets, 1421/2 useful/useless insts
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 116 instances.
SYN-1015 : Optimize round 1, 291 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 2404/78 useful/useless nets, 1280/54 useful/useless insts
SYN-1019 : Optimized 352 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1015 : Optimize round 2, 424 better
SYN-1014 : Optimize round 3
SYN-1032 : 1657/396 useful/useless nets, 915/3 useful/useless insts
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      31
  #input                  3
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            796
  #and                    9
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   26
  #bufif1                 0
  #MX21                 683
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               63
#MACRO_EQ                 2
#MACRO_MUX               50

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |718    |78     |66     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 31 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1688/7 useful/useless nets, 947/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 63 macro adder
SYN-1016 : Merged 28 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 9424, tnet num: 3388, tinst num: 2642, tnode num: 10429, tedge num: 14007.
TMR-2508 : Levelizing timing graph completed, there are 1547 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3388 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 742 (2.95), #lev = 22 (10.44)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 803 instances into 746 LUTs, name keeping = 99%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      31
  #input                  3
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2471
  #lut4                 741
  #lut5                   5
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1725

Utilization Statistics
#lut                   2471   out of  19600   12.61%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     31   out of    188   16.49%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2471  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 27 carry chain into lslice
SYN-4007 : Packing 935 adder to BLE ...
SYN-4008 : Packed 935 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.574519s wall, 1.515625s user + 0.078125s system = 1.593750s CPU (101.2%)

RUN-1004 : used memory is 717 MB, reserved memory is 756 MB, peak memory is 1296 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1545 instances
RUN-1001 : 746 luts, 78 seqs, 468 mslices, 217 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2286 nets
RUN-1001 : 1498 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1543 instances, 746 luts, 78 seqs, 685 slices, 63 macros(685 instances: 468 mslices 217 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7078, tnet num: 2284, tinst num: 1543, tnode num: 7324, tedge num: 12371.
TMR-2508 : Levelizing timing graph completed, there are 795 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.234518s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (119.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 627736
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1543.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2309): len = 388436, overlap = 0
PHY-3002 : Step(2310): len = 260779, overlap = 0
PHY-3002 : Step(2311): len = 186999, overlap = 0.625
PHY-3002 : Step(2312): len = 149132, overlap = 3.71875
PHY-3002 : Step(2313): len = 112534, overlap = 1.8125
PHY-3002 : Step(2314): len = 86968.1, overlap = 2.5
PHY-3002 : Step(2315): len = 75976.9, overlap = 6.8125
PHY-3002 : Step(2316): len = 57426.2, overlap = 21.9688
PHY-3002 : Step(2317): len = 49599.3, overlap = 34.375
PHY-3002 : Step(2318): len = 43316.2, overlap = 50.4688
PHY-3002 : Step(2319): len = 38834, overlap = 58.4688
PHY-3002 : Step(2320): len = 38228.8, overlap = 63.9688
PHY-3002 : Step(2321): len = 34996.4, overlap = 69.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56793e-05
PHY-3002 : Step(2322): len = 37218.7, overlap = 33.1875
PHY-3002 : Step(2323): len = 38068.4, overlap = 25.0625
PHY-3002 : Step(2324): len = 33868.1, overlap = 40.4375
PHY-3002 : Step(2325): len = 32648.6, overlap = 42.0313
PHY-3002 : Step(2326): len = 32044.8, overlap = 33.5
PHY-3002 : Step(2327): len = 31739.2, overlap = 26.5
PHY-3002 : Step(2328): len = 32124.8, overlap = 21.7188
PHY-3002 : Step(2329): len = 32474.6, overlap = 18.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13587e-05
PHY-3002 : Step(2330): len = 31186, overlap = 16.375
PHY-3002 : Step(2331): len = 31186, overlap = 16.375
PHY-3002 : Step(2332): len = 31234.2, overlap = 17.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102717
PHY-3002 : Step(2333): len = 31314.8, overlap = 21.6875
PHY-3002 : Step(2334): len = 31314.8, overlap = 21.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028578s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.05277e-06
PHY-3002 : Step(2335): len = 31012.7, overlap = 64.7188
PHY-3002 : Step(2336): len = 31012.7, overlap = 64.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.10554e-06
PHY-3002 : Step(2337): len = 30450.8, overlap = 65.7188
PHY-3002 : Step(2338): len = 30421, overlap = 65.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.21108e-06
PHY-3002 : Step(2339): len = 30711.4, overlap = 65.2188
PHY-3002 : Step(2340): len = 30711.4, overlap = 65.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026535s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26486e-06
PHY-3002 : Step(2341): len = 31273.3, overlap = 134.656
PHY-3002 : Step(2342): len = 31273.3, overlap = 134.656
PHY-3002 : Step(2343): len = 30936, overlap = 127.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52971e-06
PHY-3002 : Step(2344): len = 32436.1, overlap = 125.219
PHY-3002 : Step(2345): len = 32436.1, overlap = 125.219
PHY-3002 : Step(2346): len = 32023.3, overlap = 122.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.2205e-05
PHY-3002 : Step(2347): len = 34148.9, overlap = 119.438
PHY-3002 : Step(2348): len = 34148.9, overlap = 119.438
PHY-3002 : Step(2349): len = 33515.8, overlap = 108.438
PHY-3002 : Step(2350): len = 33612.3, overlap = 112.969
PHY-3002 : Step(2351): len = 33612.3, overlap = 112.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02611e-05
PHY-3002 : Step(2352): len = 36456.2, overlap = 74.1875
PHY-3002 : Step(2353): len = 37014, overlap = 72.375
PHY-3002 : Step(2354): len = 37631.7, overlap = 66.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.05221e-05
PHY-3002 : Step(2355): len = 38292.8, overlap = 63.8438
PHY-3002 : Step(2356): len = 38457.7, overlap = 59.3125
PHY-3002 : Step(2357): len = 39420.5, overlap = 56.0625
PHY-3002 : Step(2358): len = 39582.8, overlap = 53.3438
PHY-3002 : Step(2359): len = 39456.8, overlap = 51.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 163.19 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59352, over cnt = 243(0%), over = 369, worst = 4
PHY-1002 : len = 61336, over cnt = 119(0%), over = 171, worst = 2
PHY-1002 : len = 62136, over cnt = 73(0%), over = 102, worst = 2
PHY-1002 : len = 62424, over cnt = 35(0%), over = 48, worst = 2
PHY-1002 : len = 62592, over cnt = 11(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.087541s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (196.3%)

PHY-1001 : End incremental global routing;  0.220160s wall, 0.250000s user + 0.093750s system = 0.343750s CPU (156.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035293s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.362832s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (133.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59352, over cnt = 243(0%), over = 369, worst = 4
PHY-1002 : len = 61336, over cnt = 119(0%), over = 171, worst = 2
PHY-1002 : len = 62136, over cnt = 73(0%), over = 102, worst = 2
PHY-1002 : len = 62424, over cnt = 35(0%), over = 48, worst = 2
PHY-1002 : len = 62592, over cnt = 11(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.089716s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (209.0%)

OPT-1001 : End congestion update;  0.240344s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (143.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2284 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028717s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.269254s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (139.3%)

OPT-1001 : End physical optimization;  0.636453s wall, 0.718750s user + 0.140625s system = 0.859375s CPU (135.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 746 LUT to BLE ...
SYN-4008 : Packed 746 LUT and 36 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 37 SEQ with LUT/SLICE
SYN-4006 : 679 single LUT's are left
SYN-4006 : 5 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 751/1472 primitive instances ...
PHY-3001 : End packing;  0.080859s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1107 instances
RUN-1001 : 536 mslices, 535 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2250 nets
RUN-1001 : 1462 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1105 instances, 1071 slices, 63 macros(685 instances: 468 mslices 217 lslices)
PHY-3001 : Cell area utilization is 14%
PHY-3001 : After packing: Len = 40651, Over = 69.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6931, tnet num: 2248, tinst num: 1105, tnode num: 7102, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.280935s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.47208e-06
PHY-3002 : Step(2360): len = 38292.8, overlap = 69.75
PHY-3002 : Step(2361): len = 38072.2, overlap = 71
PHY-3002 : Step(2362): len = 37888.5, overlap = 74.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89442e-05
PHY-3002 : Step(2363): len = 39164.9, overlap = 74.75
PHY-3002 : Step(2364): len = 39356.5, overlap = 74.75
PHY-3002 : Step(2365): len = 39521.5, overlap = 78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78883e-05
PHY-3002 : Step(2366): len = 41687.8, overlap = 64
PHY-3002 : Step(2367): len = 41928.8, overlap = 63.5
PHY-3002 : Step(2368): len = 42413.4, overlap = 63.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.094063s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (182.7%)

PHY-3001 : Trial Legalized: Len = 57074
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025913s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126413
PHY-3002 : Step(2369): len = 48368.9, overlap = 34.5
PHY-3002 : Step(2370): len = 47877, overlap = 36
PHY-3002 : Step(2371): len = 47231.3, overlap = 34
PHY-3002 : Step(2372): len = 47153.3, overlap = 33.25
PHY-3002 : Step(2373): len = 47104.4, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000252825
PHY-3002 : Step(2374): len = 48382.7, overlap = 32.75
PHY-3002 : Step(2375): len = 48607.9, overlap = 32.75
PHY-3002 : Step(2376): len = 48860.7, overlap = 32.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00050565
PHY-3002 : Step(2377): len = 49983.1, overlap = 29.75
PHY-3002 : Step(2378): len = 50298.3, overlap = 30
PHY-3002 : Step(2379): len = 50744.9, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 55754, Over = 0
PHY-3001 : End spreading;  0.004640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 55754, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81120, over cnt = 94(0%), over = 111, worst = 2
PHY-1002 : len = 81824, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 81912, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 82080, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 82064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.089884s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (139.1%)

PHY-1001 : End incremental global routing;  0.241959s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (71.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039603s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.401162s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (81.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81120, over cnt = 94(0%), over = 111, worst = 2
PHY-1002 : len = 81824, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 81912, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 82080, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 82064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095355s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (163.9%)

OPT-1001 : End congestion update;  0.244616s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (115.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025754s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (303.3%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.270573s wall, 0.281250s user + 0.078125s system = 0.359375s CPU (132.8%)

OPT-1001 : End physical optimization;  0.677383s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (101.5%)

RUN-1003 : finish command "place" in  4.247651s wall, 6.203125s user + 1.546875s system = 7.750000s CPU (182.5%)

RUN-1004 : used memory is 717 MB, reserved memory is 756 MB, peak memory is 1296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1107 instances
RUN-1001 : 536 mslices, 535 lslices, 31 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2250 nets
RUN-1001 : 1462 nets have 2 pins
RUN-1001 : 722 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81120, over cnt = 94(0%), over = 111, worst = 2
PHY-1002 : len = 81824, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 82136, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 82168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082556s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (227.1%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 61 to 27
PHY-1001 : End pin swap;  0.020810s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.1%)

PHY-1001 : End global routing;  0.581060s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (121.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057890s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (135.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 112192, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End Routed; 0.662469s wall, 1.500000s user + 0.203125s system = 1.703125s CPU (257.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 112152, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.021060s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 112112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 112112
PHY-1001 : End DR Iter 2; 0.020182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.650294s wall, 3.343750s user + 0.375000s system = 3.718750s CPU (140.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.454533s wall, 4.234375s user + 0.406250s system = 4.640625s CPU (134.3%)

RUN-1004 : used memory is 716 MB, reserved memory is 754 MB, peak memory is 1296 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      31
  #input                  3
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2116   out of  19600   10.80%
#reg                     78   out of  19600    0.40%
#le                    2121
  #lut only            2043   out of   2121   96.32%
  #reg only               5   out of   2121    0.24%
  #lut&reg               73   out of   2121    3.44%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     31   out of    188   16.49%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off       INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6931, tnet num: 2248, tinst num: 1105, tnode num: 7102, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 793 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2248 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1107
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2250, pip num: 13642
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 823 valid insts, and 54827 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.143603s wall, 13.531250s user + 0.156250s system = 13.687500s CPU (435.4%)

RUN-1004 : used memory is 1020 MB, reserved memory is 1054 MB, peak memory is 1296 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.121058s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (100.2%)

RUN-1004 : used memory is 1267 MB, reserved memory is 1314 MB, peak memory is 1296 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  110.962627s wall, 14.703125s user + 12.859375s system = 27.562500s CPU (24.8%)

RUN-1004 : used memory is 1268 MB, reserved memory is 1315 MB, peak memory is 1296 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.825504s wall, 1.484375s user + 0.593750s system = 2.078125s CPU (7.5%)

RUN-1004 : used memory is 1097 MB, reserved memory is 1138 MB, peak memory is 1296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  143.539577s wall, 19.562500s user + 13.859375s system = 33.421875s CPU (23.3%)

RUN-1004 : used memory is 1037 MB, reserved memory is 1076 MB, peak memory is 1296 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(59)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 23 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 116/55 useful/useless nets, 84/32 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u2_Display/reg0_b0
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 101 better
SYN-1014 : Optimize round 2
SYN-1032 : 102/13 useful/useless nets, 70/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             31
  #and                    3
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   24
  #LATCH                  0
#MACRO_ADD                9
#MACRO_EQ                 2
#MACRO_MUX               24

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |7      |24     |12     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 132/8 useful/useless nets, 109/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1016 : Merged 2 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 791, tnet num: 285, tinst num: 257, tnode num: 1094, tedge num: 1181.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 285 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 31 (2.58), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 66 instances into 35 LUTs, name keeping = 88%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             159
  #lut4                  31
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           124

Utilization Statistics
#lut                    159   out of  19600    0.81%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |159   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 98 adder to BLE ...
SYN-4008 : Packed 98 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (24 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 159 instances
RUN-1001 : 35 luts, 24 seqs, 49 mslices, 8 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 182 nets
RUN-1001 : 151 nets have 2 pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 157 instances, 35 luts, 24 seqs, 57 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 550, tnet num: 180, tinst num: 157, tnode num: 634, tedge num: 779.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.095310s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (65.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 38641
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 157.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2380): len = 24936.8, overlap = 0
PHY-3002 : Step(2381): len = 21528.3, overlap = 0
PHY-3002 : Step(2382): len = 10931.5, overlap = 0
PHY-3002 : Step(2383): len = 9894.9, overlap = 0
PHY-3002 : Step(2384): len = 5855.3, overlap = 0
PHY-3002 : Step(2385): len = 4978.9, overlap = 0
PHY-3002 : Step(2386): len = 3554.6, overlap = 0
PHY-3002 : Step(2387): len = 3149.4, overlap = 0
PHY-3002 : Step(2388): len = 2993.6, overlap = 0.25
PHY-3002 : Step(2389): len = 2858.2, overlap = 0
PHY-3002 : Step(2390): len = 2831.5, overlap = 0
PHY-3002 : Step(2391): len = 2834.2, overlap = 0
PHY-3002 : Step(2392): len = 2658.4, overlap = 0
PHY-3002 : Step(2393): len = 2714.4, overlap = 0
PHY-3002 : Step(2394): len = 2682.7, overlap = 0.5
PHY-3002 : Step(2395): len = 2775.8, overlap = 0.75
PHY-3002 : Step(2396): len = 2790.1, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2397): len = 2440.7, overlap = 4.8125
PHY-3002 : Step(2398): len = 2424.9, overlap = 4.0625
PHY-3002 : Step(2399): len = 2438, overlap = 4.0625
PHY-3002 : Step(2400): len = 2443.3, overlap = 4.0625
PHY-3002 : Step(2401): len = 2423.9, overlap = 4.0625
PHY-3002 : Step(2402): len = 2443.4, overlap = 3.6875
PHY-3002 : Step(2403): len = 2447.4, overlap = 2.75
PHY-3002 : Step(2404): len = 2441.1, overlap = 0.5
PHY-3002 : Step(2405): len = 2460.8, overlap = 0
PHY-3002 : Step(2406): len = 2466.6, overlap = 0
PHY-3002 : Step(2407): len = 2483, overlap = 0
PHY-3002 : Step(2408): len = 2384.3, overlap = 0
PHY-3002 : Step(2409): len = 2428.3, overlap = 0
PHY-3002 : Step(2410): len = 2405.7, overlap = 0
PHY-3002 : Step(2411): len = 2364.5, overlap = 2.125
PHY-3002 : Step(2412): len = 2126.6, overlap = 3.125
PHY-3002 : Step(2413): len = 2130.4, overlap = 3.125
PHY-3002 : Step(2414): len = 2184.1, overlap = 3.25
PHY-3002 : Step(2415): len = 2203.4, overlap = 4.125
PHY-3002 : Step(2416): len = 2134.1, overlap = 3.96875
PHY-3002 : Step(2417): len = 2061.1, overlap = 4.40625
PHY-3002 : Step(2418): len = 2000.5, overlap = 4.21875
PHY-3002 : Step(2419): len = 1981.3, overlap = 5.09375
PHY-3002 : Step(2420): len = 1981.3, overlap = 5.09375
PHY-3002 : Step(2421): len = 1988, overlap = 5.09375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001819s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.56481e-06
PHY-3002 : Step(2422): len = 2219.7, overlap = 10.2188
PHY-3002 : Step(2423): len = 2219.7, overlap = 10.2188
PHY-3002 : Step(2424): len = 2140.7, overlap = 10.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.12961e-06
PHY-3002 : Step(2425): len = 2394.6, overlap = 8.53125
PHY-3002 : Step(2426): len = 2394.6, overlap = 8.53125
PHY-3002 : Step(2427): len = 2285.5, overlap = 8.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42592e-05
PHY-3002 : Step(2428): len = 2411, overlap = 7.21875
PHY-3002 : Step(2429): len = 2429.1, overlap = 7.21875
PHY-3002 : Step(2430): len = 2445.1, overlap = 7.09375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 13.78 peak overflow 2.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 2664, over cnt = 7(0%), over = 12, worst = 2
PHY-1002 : len = 2728, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 2784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023736s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (197.5%)

PHY-1001 : End incremental global routing;  0.110004s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (142.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002644s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (590.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.120959s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (142.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 2664, over cnt = 7(0%), over = 12, worst = 2
PHY-1002 : len = 2728, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 2784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

OPT-1001 : End congestion update;  0.124777s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 180 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002028s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1540.7%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.126961s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

OPT-1001 : End physical optimization;  0.251274s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (118.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 35 LUT to BLE ...
SYN-4008 : Packed 35 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 11 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 35/135 primitive instances ...
PHY-3001 : End packing;  0.005755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 120 instances
RUN-1001 : 49 mslices, 28 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 158 nets
RUN-1001 : 127 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 118 instances, 77 slices, 9 macros(57 instances: 49 mslices 8 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 2389.2, Over = 7.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 480, tnet num: 156, tinst num: 118, tnode num: 542, tedge num: 696.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101674s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.52189e-05
PHY-3002 : Step(2431): len = 2328.5, overlap = 6
PHY-3002 : Step(2432): len = 2328.5, overlap = 6
PHY-3002 : Step(2433): len = 2307.8, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.04379e-05
PHY-3002 : Step(2434): len = 2383.4, overlap = 5
PHY-3002 : Step(2435): len = 2383.4, overlap = 5
PHY-3002 : Step(2436): len = 2375.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100876
PHY-3002 : Step(2437): len = 2460.1, overlap = 4.5
PHY-3002 : Step(2438): len = 2460.1, overlap = 4.5
PHY-3002 : Step(2439): len = 2475.4, overlap = 5
PHY-3002 : Step(2440): len = 2475.4, overlap = 5
PHY-3002 : Step(2441): len = 2511.3, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020367s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (230.2%)

PHY-3001 : Trial Legalized: Len = 3340.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.001713s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2442): len = 2834.5, overlap = 0.5
PHY-3002 : Step(2443): len = 2822.1, overlap = 1
PHY-3002 : Step(2444): len = 2828.5, overlap = 0.75
PHY-3002 : Step(2445): len = 2749.8, overlap = 1.25
PHY-3002 : Step(2446): len = 2757.7, overlap = 1.25
PHY-3002 : Step(2447): len = 2757.7, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005921s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3108.2, Over = 0
PHY-3001 : End spreading;  0.002650s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (589.7%)

PHY-3001 : Final: Len = 3108.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016246s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (96.2%)

PHY-1001 : End incremental global routing;  0.110525s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (84.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002229s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.119152s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (78.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016129s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (387.5%)

OPT-1001 : End congestion update;  0.107836s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (115.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.001731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.109880s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (128.0%)

OPT-1001 : End physical optimization;  0.232393s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (100.9%)

RUN-1003 : finish command "place" in  2.343934s wall, 3.078125s user + 0.984375s system = 4.062500s CPU (173.3%)

RUN-1004 : used memory is 726 MB, reserved memory is 762 MB, peak memory is 1296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 120 instances
RUN-1001 : 49 mslices, 28 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 158 nets
RUN-1001 : 127 nets have 2 pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017164s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (364.1%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 7 to 3
PHY-1001 : End pin swap;  0.002173s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.202455s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056461s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 2568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 43% nets.
PHY-1002 : len = 8920, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 8920
PHY-1001 : End Routed; 0.094459s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (182.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.380414s wall, 1.328125s user + 0.187500s system = 1.515625s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.690139s wall, 1.640625s user + 0.218750s system = 1.859375s CPU (110.0%)

RUN-1004 : used memory is 726 MB, reserved memory is 759 MB, peak memory is 1296 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                    149   out of  19600    0.76%
#reg                     24   out of  19600    0.12%
#le                     149
  #lut only             125   out of    149   83.89%
  #reg only               0   out of    149    0.00%
  #lut&reg               24   out of    149   16.11%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 480, tnet num: 156, tinst num: 118, tnode num: 542, tedge num: 696.
TMR-2508 : Levelizing timing graph completed, there are 20 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 120
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 158, pip num: 864
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 227 valid insts, and 3407 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.060874s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (100.8%)

RUN-1004 : used memory is 1183 MB, reserved memory is 1221 MB, peak memory is 1296 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  110.807891s wall, 14.640625s user + 11.515625s system = 26.156250s CPU (23.6%)

RUN-1004 : used memory is 914 MB, reserved memory is 1221 MB, peak memory is 1296 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.484485s wall, 2.187500s user + 3.078125s system = 5.265625s CPU (19.2%)

RUN-1004 : used memory is 725 MB, reserved memory is 1019 MB, peak memory is 1296 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  142.657300s wall, 19.843750s user + 15.031250s system = 34.875000s CPU (24.4%)

RUN-1004 : used memory is 677 MB, reserved memory is 975 MB, peak memory is 1296 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(59)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 237 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4860/167 useful/useless nets, 2620/2 useful/useless insts
SYN-1020 : Optimized 74 distributor mux.
SYN-1016 : Merged 530 instances.
SYN-1015 : Optimize round 1, 765 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4161/100 useful/useless nets, 2169/84 useful/useless insts
SYN-1019 : Optimized 416 mux instances.
SYN-1016 : Merged 747 instances.
SYN-1015 : Optimize round 2, 1263 better
SYN-1014 : Optimize round 3
SYN-1032 : 1816/546 useful/useless nets, 1001/3 useful/useless insts
SYN-1015 : Optimize round 3, 9 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.096661s wall, 1.218750s user + 0.093750s system = 1.312500s CPU (119.7%)

RUN-1004 : used memory is 554 MB, reserved memory is 584 MB, peak memory is 1296 MB
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            846
  #and                   13
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   30
  #bufif1                 0
  #MX21                 725
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               74
#MACRO_EQ                 2
#MACRO_MUX               75

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |768    |78     |77     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1848/13 useful/useless nets, 1040/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 74 macro adder
SYN-1016 : Merged 45 instances.
SYN-1032 : 3667/22 useful/useless nets, 2869/12 useful/useless insts
SYN-1032 : 3666/1 useful/useless nets, 2869/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 10224, tnet num: 3671, tinst num: 2869, tnode num: 11229, tedge num: 15145.
TMR-2508 : Levelizing timing graph completed, there are 1621 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3671 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 785 (2.98), #lev = 24 (10.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 785 (2.98), #lev = 24 (10.92)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 868 instances into 790 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2670
  #lut4                 776
  #lut5                  14
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1880

Utilization Statistics
#lut                   2670   out of  19600   13.62%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2670  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 1033 adder to BLE ...
SYN-4008 : Packed 1033 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.686392s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (102.8%)

RUN-1004 : used memory is 566 MB, reserved memory is 596 MB, peak memory is 1296 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1662 instances
RUN-1001 : 790 luts, 78 seqs, 518 mslices, 233 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2459 nets
RUN-1001 : 1633 nets have 2 pins
RUN-1001 : 744 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1660 instances, 790 luts, 78 seqs, 751 slices, 72 macros(751 instances: 518 mslices 233 lslices)
PHY-3001 : Cell area utilization is 11%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7651, tnet num: 2457, tinst num: 1660, tnode num: 7897, tedge num: 13344.
TMR-2508 : Levelizing timing graph completed, there are 833 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.237213s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (105.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 694290
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1660.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2448): len = 387669, overlap = 0
PHY-3002 : Step(2449): len = 264355, overlap = 0
PHY-3002 : Step(2450): len = 183738, overlap = 0
PHY-3002 : Step(2451): len = 145548, overlap = 5.3125
PHY-3002 : Step(2452): len = 113775, overlap = 11.9375
PHY-3002 : Step(2453): len = 88616.2, overlap = 26.75
PHY-3002 : Step(2454): len = 71153.1, overlap = 32.6875
PHY-3002 : Step(2455): len = 58957.8, overlap = 47.3125
PHY-3002 : Step(2456): len = 51019.6, overlap = 55.5313
PHY-3002 : Step(2457): len = 45343.1, overlap = 60.9063
PHY-3002 : Step(2458): len = 45243.4, overlap = 58.8125
PHY-3002 : Step(2459): len = 43819.3, overlap = 69.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52621e-05
PHY-3002 : Step(2460): len = 41792.1, overlap = 51.0313
PHY-3002 : Step(2461): len = 40690.2, overlap = 49.375
PHY-3002 : Step(2462): len = 38878.5, overlap = 51.125
PHY-3002 : Step(2463): len = 38878.5, overlap = 51.125
PHY-3002 : Step(2464): len = 37845.3, overlap = 47.1875
PHY-3002 : Step(2465): len = 37957.2, overlap = 47.3125
PHY-3002 : Step(2466): len = 37330.6, overlap = 48.1875
PHY-3002 : Step(2467): len = 37409.6, overlap = 48.75
PHY-3002 : Step(2468): len = 36999, overlap = 50.875
PHY-3002 : Step(2469): len = 37290.3, overlap = 49.7813
PHY-3002 : Step(2470): len = 37606.3, overlap = 42.3125
PHY-3002 : Step(2471): len = 37778.2, overlap = 40.8125
PHY-3002 : Step(2472): len = 37006.9, overlap = 44.4375
PHY-3002 : Step(2473): len = 37104.3, overlap = 44.6875
PHY-3002 : Step(2474): len = 36312.3, overlap = 45.2188
PHY-3002 : Step(2475): len = 36320.3, overlap = 45.125
PHY-3002 : Step(2476): len = 35699.6, overlap = 46.75
PHY-3002 : Step(2477): len = 35756, overlap = 43.4063
PHY-3002 : Step(2478): len = 35768.1, overlap = 43.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.05242e-05
PHY-3002 : Step(2479): len = 35595.8, overlap = 43.1875
PHY-3002 : Step(2480): len = 35744.8, overlap = 42.375
PHY-3002 : Step(2481): len = 36057.5, overlap = 43.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000101048
PHY-3002 : Step(2482): len = 36566.9, overlap = 41.8438
PHY-3002 : Step(2483): len = 36566.9, overlap = 41.8438
PHY-3002 : Step(2484): len = 36167.9, overlap = 42.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004083s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028947s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.29186e-07
PHY-3002 : Step(2485): len = 35124.6, overlap = 103.344
PHY-3002 : Step(2486): len = 35124.6, overlap = 103.344
PHY-3002 : Step(2487): len = 34202.6, overlap = 105.063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65837e-06
PHY-3002 : Step(2488): len = 34019, overlap = 105.219
PHY-3002 : Step(2489): len = 34019, overlap = 105.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.31674e-06
PHY-3002 : Step(2490): len = 34469.7, overlap = 105.656
PHY-3002 : Step(2491): len = 34469.7, overlap = 105.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.90608e-06
PHY-3002 : Step(2492): len = 36412.5, overlap = 83.2813
PHY-3002 : Step(2493): len = 36412.5, overlap = 83.2813
PHY-3002 : Step(2494): len = 36189.7, overlap = 83.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.55604e-06
PHY-3002 : Step(2495): len = 38716.7, overlap = 76.0313
PHY-3002 : Step(2496): len = 38716.7, overlap = 76.0313
PHY-3002 : Step(2497): len = 37900.2, overlap = 78.8438
PHY-3002 : Step(2498): len = 37990.5, overlap = 72.9688
PHY-3002 : Step(2499): len = 37990.5, overlap = 72.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.91121e-05
PHY-3002 : Step(2500): len = 39879.1, overlap = 64.6875
PHY-3002 : Step(2501): len = 40134.9, overlap = 62.4688
PHY-3002 : Step(2502): len = 40294.4, overlap = 60.8438
PHY-3002 : Step(2503): len = 40294.4, overlap = 60.8438
PHY-3002 : Step(2504): len = 39833.4, overlap = 61.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028325s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.42131e-06
PHY-3002 : Step(2505): len = 41113, overlap = 109.719
PHY-3002 : Step(2506): len = 41113, overlap = 109.719
PHY-3002 : Step(2507): len = 40266.9, overlap = 109
PHY-3002 : Step(2508): len = 40357.8, overlap = 106.938
PHY-3002 : Step(2509): len = 40357.8, overlap = 106.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.48426e-05
PHY-3002 : Step(2510): len = 41261.9, overlap = 107.406
PHY-3002 : Step(2511): len = 41261.9, overlap = 107.406
PHY-3002 : Step(2512): len = 41313.1, overlap = 98.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62563e-05
PHY-3002 : Step(2513): len = 43832.5, overlap = 91.5313
PHY-3002 : Step(2514): len = 44476.4, overlap = 86.3125
PHY-3002 : Step(2515): len = 45463.7, overlap = 84.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.25127e-05
PHY-3002 : Step(2516): len = 46217.9, overlap = 77.1875
PHY-3002 : Step(2517): len = 46838.3, overlap = 73.8438
PHY-3002 : Step(2518): len = 47830.7, overlap = 69.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000105025
PHY-3002 : Step(2519): len = 48938.8, overlap = 63.375
PHY-3002 : Step(2520): len = 49178.2, overlap = 61.875
PHY-3002 : Step(2521): len = 50215.3, overlap = 67.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 190.16 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75000, over cnt = 248(0%), over = 367, worst = 3
PHY-1002 : len = 77248, over cnt = 123(0%), over = 171, worst = 3
PHY-1002 : len = 78104, over cnt = 36(0%), over = 49, worst = 2
PHY-1002 : len = 78224, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.087472s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (196.5%)

PHY-1001 : End incremental global routing;  0.218199s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (136.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.366923s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (106.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75000, over cnt = 248(0%), over = 367, worst = 3
PHY-1002 : len = 77248, over cnt = 123(0%), over = 171, worst = 3
PHY-1002 : len = 78104, over cnt = 36(0%), over = 49, worst = 2
PHY-1002 : len = 78224, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 78032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088221s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (88.6%)

OPT-1001 : End congestion update;  0.234607s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2457 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027739s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (169.0%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.262844s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (107.0%)

OPT-1001 : End physical optimization;  0.634393s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (105.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 790 LUT to BLE ...
SYN-4008 : Packed 790 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4005 : Packed 30 SEQ with LUT/SLICE
SYN-4006 : 729 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 801/1595 primitive instances ...
PHY-3001 : End packing;  0.098170s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (95.5%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1203 instances
RUN-1001 : 580 mslices, 580 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2422 nets
RUN-1001 : 1596 nets have 2 pins
RUN-1001 : 744 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1201 instances, 1160 slices, 72 macros(751 instances: 518 mslices 233 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 50748, Over = 77.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7508, tnet num: 2420, tinst num: 1201, tnode num: 7685, tedge num: 13164.
TMR-2508 : Levelizing timing graph completed, there are 831 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319574s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.36778e-05
PHY-3002 : Step(2522): len = 47203.3, overlap = 84
PHY-3002 : Step(2523): len = 47090.9, overlap = 82.75
PHY-3002 : Step(2524): len = 46775.9, overlap = 82.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.73556e-05
PHY-3002 : Step(2525): len = 47725.6, overlap = 78
PHY-3002 : Step(2526): len = 47725.6, overlap = 78
PHY-3002 : Step(2527): len = 47635.4, overlap = 77.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.40543e-05
PHY-3002 : Step(2528): len = 50600.3, overlap = 63
PHY-3002 : Step(2529): len = 50600.3, overlap = 63
PHY-3002 : Step(2530): len = 50365.6, overlap = 67.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.098345s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (174.8%)

PHY-3001 : Trial Legalized: Len = 65305
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028284s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (165.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000128729
PHY-3002 : Step(2531): len = 55575.9, overlap = 25.25
PHY-3002 : Step(2532): len = 54213.8, overlap = 31.5
PHY-3002 : Step(2533): len = 54035.9, overlap = 26.25
PHY-3002 : Step(2534): len = 54076.3, overlap = 26.25
PHY-3002 : Step(2535): len = 54028.2, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000257458
PHY-3002 : Step(2536): len = 54624.7, overlap = 26.5
PHY-3002 : Step(2537): len = 55006.6, overlap = 27.5
PHY-3002 : Step(2538): len = 55379, overlap = 26.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000514915
PHY-3002 : Step(2539): len = 56150.7, overlap = 25.5
PHY-3002 : Step(2540): len = 56434.7, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61351, Over = 0
PHY-3001 : End spreading;  0.004931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 61351, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 92368, over cnt = 137(0%), over = 164, worst = 3
PHY-1002 : len = 92888, over cnt = 57(0%), over = 66, worst = 2
PHY-1002 : len = 93008, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 93080, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 93040, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.094776s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (247.3%)

PHY-1001 : End incremental global routing;  0.252972s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (160.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040006s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408906s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (145.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 92368, over cnt = 137(0%), over = 164, worst = 3
PHY-1002 : len = 92888, over cnt = 57(0%), over = 66, worst = 2
PHY-1002 : len = 93008, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 93080, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 93040, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.094705s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (231.0%)

OPT-1001 : End congestion update;  0.238744s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (157.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027795s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.2%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.266703s wall, 0.328125s user + 0.062500s system = 0.390625s CPU (146.5%)

OPT-1001 : End physical optimization;  0.680595s wall, 0.875000s user + 0.109375s system = 0.984375s CPU (144.6%)

RUN-1003 : finish command "place" in  4.843642s wall, 7.609375s user + 1.656250s system = 9.265625s CPU (191.3%)

RUN-1004 : used memory is 574 MB, reserved memory is 598 MB, peak memory is 1296 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1203 instances
RUN-1001 : 580 mslices, 580 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2422 nets
RUN-1001 : 1596 nets have 2 pins
RUN-1001 : 744 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 92368, over cnt = 137(0%), over = 164, worst = 3
PHY-1002 : len = 92888, over cnt = 57(0%), over = 66, worst = 2
PHY-1002 : len = 93024, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 93008, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 93008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100299s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (264.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 62 to 20
PHY-1001 : End pin swap;  0.023713s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (197.7%)

PHY-1001 : End global routing;  0.621779s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (125.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057684s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 70% nets.
PHY-1002 : len = 129792, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End Routed; 0.864906s wall, 1.937500s user + 0.281250s system = 2.218750s CPU (256.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 129680, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.023169s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 129736, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.023276s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (201.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 129704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 129704
PHY-1001 : End DR Iter 3; 0.018818s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (332.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.059110s wall, 4.031250s user + 0.484375s system = 4.515625s CPU (147.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.013300s wall, 5.062500s user + 0.578125s system = 5.640625s CPU (140.5%)

RUN-1004 : used memory is 650 MB, reserved memory is 681 MB, peak memory is 1296 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2292   out of  19600   11.69%
#reg                     78   out of  19600    0.40%
#le                    2303
  #lut only            2225   out of   2303   96.61%
  #reg only              11   out of   2303    0.48%
  #lut&reg               67   out of   2303    2.91%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_pr.db" in  1.116505s wall, 1.015625s user + 0.250000s system = 1.265625s CPU (113.4%)

RUN-1004 : used memory is 650 MB, reserved memory is 681 MB, peak memory is 1296 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7508, tnet num: 2420, tinst num: 1201, tnode num: 7685, tedge num: 13164.
TMR-2508 : Levelizing timing graph completed, there are 831 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1203
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2422, pip num: 14906
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 59664 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.133945s wall, 16.468750s user + 0.125000s system = 16.593750s CPU (529.5%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1032 MB, peak memory is 1296 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.063838s wall, 1.984375s user + 0.109375s system = 2.093750s CPU (101.4%)

RUN-1004 : used memory is 1309 MB, reserved memory is 1352 MB, peak memory is 1319 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  109.525706s wall, 11.187500s user + 8.687500s system = 19.875000s CPU (18.1%)

RUN-1004 : used memory is 1308 MB, reserved memory is 1351 MB, peak memory is 1320 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.954856s wall, 1.281250s user + 2.125000s system = 3.406250s CPU (12.6%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1133 MB, peak memory is 1320 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  140.769666s wall, 15.468750s user + 11.078125s system = 26.546875s CPU (18.9%)

RUN-1004 : used memory is 1024 MB, reserved memory is 1050 MB, peak memory is 1320 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(59)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 302 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5044/167 useful/useless nets, 2686/2 useful/useless insts
SYN-1020 : Optimized 52 distributor mux.
SYN-1016 : Merged 648 instances.
SYN-1015 : Optimize round 1, 861 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 4293/100 useful/useless nets, 2183/138 useful/useless insts
SYN-1019 : Optimized 416 mux instances.
SYN-1016 : Merged 747 instances.
SYN-1015 : Optimize round 2, 1323 better
SYN-1014 : Optimize round 3
SYN-1032 : 1866/632 useful/useless nets, 1015/3 useful/useless insts
SYN-1015 : Optimize round 3, 15 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.013085s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (104.9%)

RUN-1004 : used memory is 585 MB, reserved memory is 629 MB, peak memory is 1320 MB
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates            863
  #and                   17
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   31
  #bufif1                 0
  #MX21                 737
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD               82
#MACRO_EQ                 2
#MACRO_MUX               64

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |785    |78     |85     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1899/12 useful/useless nets, 1054/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 82 macro adder
SYN-1016 : Merged 49 instances.
SYN-1032 : 3812/22 useful/useless nets, 2977/12 useful/useless insts
SYN-1032 : 3811/1 useful/useless nets, 2977/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 10608, tnet num: 3816, tinst num: 2977, tnode num: 11613, tedge num: 15696.
TMR-2508 : Levelizing timing graph completed, there are 1621 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3816 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 783 (2.98), #lev = 24 (10.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 784 (2.98), #lev = 24 (10.92)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 874 instances into 789 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            2771
  #lut4                 775
  #lut5                  14
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          1982

Utilization Statistics
#lut                   2771   out of  19600   14.14%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |2771  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 34 carry chain into lslice
SYN-4007 : Packing 1091 adder to BLE ...
SYN-4008 : Packed 1091 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  1.680292s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (102.3%)

RUN-1004 : used memory is 597 MB, reserved memory is 641 MB, peak memory is 1320 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1704 instances
RUN-1001 : 789 luts, 78 seqs, 548 mslices, 246 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2538 nets
RUN-1001 : 1708 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 81 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1702 instances, 789 luts, 78 seqs, 794 slices, 80 macros(794 instances: 548 mslices 246 lslices)
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7895, tnet num: 2536, tinst num: 1702, tnode num: 8141, tedge num: 13770.
TMR-2508 : Levelizing timing graph completed, there are 833 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231554s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 729942
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1702.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2541): len = 419268, overlap = 0
PHY-3002 : Step(2542): len = 274113, overlap = 0
PHY-3002 : Step(2543): len = 185731, overlap = 1
PHY-3002 : Step(2544): len = 153080, overlap = 2.3125
PHY-3002 : Step(2545): len = 121667, overlap = 8.09375
PHY-3002 : Step(2546): len = 90657.1, overlap = 22.875
PHY-3002 : Step(2547): len = 75894.4, overlap = 38.2813
PHY-3002 : Step(2548): len = 64489.6, overlap = 37.9063
PHY-3002 : Step(2549): len = 54464.8, overlap = 50.5
PHY-3002 : Step(2550): len = 49389.9, overlap = 58.1875
PHY-3002 : Step(2551): len = 47841.4, overlap = 59.9688
PHY-3002 : Step(2552): len = 45475.8, overlap = 66.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33221e-05
PHY-3002 : Step(2553): len = 45929.3, overlap = 54.7813
PHY-3002 : Step(2554): len = 45510.3, overlap = 52.125
PHY-3002 : Step(2555): len = 43146.4, overlap = 63.3125
PHY-3002 : Step(2556): len = 43353.4, overlap = 62.375
PHY-3002 : Step(2557): len = 42276, overlap = 67.0625
PHY-3002 : Step(2558): len = 40801.2, overlap = 58.75
PHY-3002 : Step(2559): len = 40710.6, overlap = 53.0625
PHY-3002 : Step(2560): len = 40897.9, overlap = 51.6563
PHY-3002 : Step(2561): len = 40808.6, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66442e-05
PHY-3002 : Step(2562): len = 39988.2, overlap = 41.7813
PHY-3002 : Step(2563): len = 40053.2, overlap = 42.3438
PHY-3002 : Step(2564): len = 40112, overlap = 42.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000133288
PHY-3002 : Step(2565): len = 39826.4, overlap = 40.4375
PHY-3002 : Step(2566): len = 39743.9, overlap = 40.875
PHY-3002 : Step(2567): len = 39778, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028443s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.22124e-07
PHY-3002 : Step(2568): len = 38773.3, overlap = 116.688
PHY-3002 : Step(2569): len = 38773.3, overlap = 116.688
PHY-3002 : Step(2570): len = 37045.7, overlap = 117.125
PHY-3002 : Step(2571): len = 37146.6, overlap = 118.438
PHY-3002 : Step(2572): len = 37387.8, overlap = 121.063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84425e-06
PHY-3002 : Step(2573): len = 36079.1, overlap = 123.063
PHY-3002 : Step(2574): len = 36120, overlap = 121.688
PHY-3002 : Step(2575): len = 36120, overlap = 121.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6885e-06
PHY-3002 : Step(2576): len = 37277.7, overlap = 116.875
PHY-3002 : Step(2577): len = 37277.7, overlap = 116.875
PHY-3002 : Step(2578): len = 36907.8, overlap = 108.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37699e-06
PHY-3002 : Step(2579): len = 40483.8, overlap = 99.2813
PHY-3002 : Step(2580): len = 40973.4, overlap = 98.8438
PHY-3002 : Step(2581): len = 41835.6, overlap = 87.0625
PHY-3002 : Step(2582): len = 40674.4, overlap = 87.7813
PHY-3002 : Step(2583): len = 40897.8, overlap = 87.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027327s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28779e-06
PHY-3002 : Step(2584): len = 40760.3, overlap = 161.313
PHY-3002 : Step(2585): len = 40760.3, overlap = 161.313
PHY-3002 : Step(2586): len = 39827.8, overlap = 146.25
PHY-3002 : Step(2587): len = 40051.6, overlap = 147.031
PHY-3002 : Step(2588): len = 40051.6, overlap = 147.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25756e-05
PHY-3002 : Step(2589): len = 41252.6, overlap = 132.781
PHY-3002 : Step(2590): len = 41252.6, overlap = 132.781
PHY-3002 : Step(2591): len = 41470.9, overlap = 133.25
PHY-3002 : Step(2592): len = 41470.9, overlap = 133.25
PHY-3002 : Step(2593): len = 41777.3, overlap = 124.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.11657e-05
PHY-3002 : Step(2594): len = 45107.7, overlap = 103.344
PHY-3002 : Step(2595): len = 45326.3, overlap = 100.938
PHY-3002 : Step(2596): len = 45212.2, overlap = 91.8125
PHY-3002 : Step(2597): len = 45289.5, overlap = 91.3438
PHY-3002 : Step(2598): len = 45797, overlap = 90.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.23315e-05
PHY-3002 : Step(2599): len = 46840.6, overlap = 87.75
PHY-3002 : Step(2600): len = 46840.6, overlap = 87.75
PHY-3002 : Step(2601): len = 46918.6, overlap = 83.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 205.66 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72880, over cnt = 260(0%), over = 391, worst = 3
PHY-1002 : len = 75592, over cnt = 98(0%), over = 139, worst = 3
PHY-1002 : len = 76248, over cnt = 35(0%), over = 53, worst = 3
PHY-1002 : len = 76408, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 76432, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.082537s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (113.6%)

PHY-1001 : End incremental global routing;  0.200952s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (116.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038581s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (162.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.340769s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (114.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 72880, over cnt = 260(0%), over = 391, worst = 3
PHY-1002 : len = 75592, over cnt = 98(0%), over = 139, worst = 3
PHY-1002 : len = 76248, over cnt = 35(0%), over = 53, worst = 3
PHY-1002 : len = 76408, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 76432, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.081006s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.4%)

OPT-1001 : End congestion update;  0.210519s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026658s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.237355s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.7%)

OPT-1001 : End physical optimization;  0.582381s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (107.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 789 LUT to BLE ...
SYN-4008 : Packed 789 LUT and 37 SEQ to BLE.
SYN-4003 : Packing 41 remaining SEQ's ...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 717 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 789/1626 primitive instances ...
PHY-3001 : End packing;  0.071662s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (130.8%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 1238 instances
RUN-1001 : 598 mslices, 597 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2501 nets
RUN-1001 : 1671 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 1236 instances, 1195 slices, 80 macros(794 instances: 548 mslices 246 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 47590.8, Over = 95.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7748, tnet num: 2499, tinst num: 1236, tnode num: 7921, tedge num: 13584.
TMR-2508 : Levelizing timing graph completed, there are 831 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.292465s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (96.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.97768e-06
PHY-3002 : Step(2602): len = 44679.6, overlap = 103.25
PHY-3002 : Step(2603): len = 44679.6, overlap = 103.25
PHY-3002 : Step(2604): len = 44654.4, overlap = 101.25
PHY-3002 : Step(2605): len = 44654.4, overlap = 101.25
PHY-3002 : Step(2606): len = 43474.6, overlap = 105.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.39554e-05
PHY-3002 : Step(2607): len = 44647.3, overlap = 101.75
PHY-3002 : Step(2608): len = 44647.3, overlap = 101.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.63815e-05
PHY-3002 : Step(2609): len = 47320, overlap = 90.25
PHY-3002 : Step(2610): len = 47836.1, overlap = 91
PHY-3002 : Step(2611): len = 48310.3, overlap = 91.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.085826s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (163.8%)

PHY-3001 : Trial Legalized: Len = 70950.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027197s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000154646
PHY-3002 : Step(2612): len = 58610.2, overlap = 29.25
PHY-3002 : Step(2613): len = 57489.7, overlap = 31
PHY-3002 : Step(2614): len = 58162.3, overlap = 29.75
PHY-3002 : Step(2615): len = 58318.4, overlap = 29.25
PHY-3002 : Step(2616): len = 58313.4, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000309292
PHY-3002 : Step(2617): len = 58939.6, overlap = 29.25
PHY-3002 : Step(2618): len = 59354.4, overlap = 28
PHY-3002 : Step(2619): len = 60089.4, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000618584
PHY-3002 : Step(2620): len = 61427.7, overlap = 26.25
PHY-3002 : Step(2621): len = 61821.4, overlap = 25.75
PHY-3002 : Step(2622): len = 62541.5, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (187.6%)

PHY-3001 : Legalized: Len = 66738.8, Over = 0
PHY-3001 : End spreading;  0.004523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 66738.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100040, over cnt = 103(0%), over = 123, worst = 2
PHY-1002 : len = 100512, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 100496, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 100480, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 100424, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.087313s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (143.2%)

PHY-1001 : End incremental global routing;  0.222969s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (126.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037135s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.366198s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (115.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100040, over cnt = 103(0%), over = 123, worst = 2
PHY-1002 : len = 100512, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 100496, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 100480, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 100424, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.090443s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (103.7%)

OPT-1001 : End congestion update;  0.222044s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (112.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027329s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.3%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.249532s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (112.7%)

OPT-1001 : End physical optimization;  0.619869s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (116.0%)

RUN-1003 : finish command "place" in  4.365478s wall, 6.578125s user + 1.109375s system = 7.687500s CPU (176.1%)

RUN-1004 : used memory is 604 MB, reserved memory is 648 MB, peak memory is 1320 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1238 instances
RUN-1001 : 598 mslices, 597 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2501 nets
RUN-1001 : 1671 nets have 2 pins
RUN-1001 : 716 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 100040, over cnt = 103(0%), over = 123, worst = 2
PHY-1002 : len = 100512, over cnt = 52(0%), over = 60, worst = 2
PHY-1002 : len = 100344, over cnt = 21(0%), over = 25, worst = 2
PHY-1002 : len = 100248, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 100264, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.091475s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (119.6%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 89 to 28
PHY-1001 : End pin swap;  0.029318s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.6%)

PHY-1001 : End global routing;  0.609765s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (102.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.051861s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (150.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 69% nets.
PHY-1002 : len = 135936, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End Routed; 0.722776s wall, 1.796875s user + 0.093750s system = 1.890625s CPU (261.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 135808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.019315s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 135872, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 135872
PHY-1001 : End DR Iter 2; 0.015941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (196.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.692732s wall, 3.625000s user + 0.250000s system = 3.875000s CPU (143.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.523115s wall, 4.453125s user + 0.250000s system = 4.703125s CPU (133.5%)

RUN-1004 : used memory is 689 MB, reserved memory is 732 MB, peak memory is 1320 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                   2377   out of  19600   12.13%
#reg                     78   out of  19600    0.40%
#le                    2377
  #lut only            2299   out of   2377   96.72%
  #reg only               0   out of   2377    0.00%
  #lut&reg               78   out of   2377    3.28%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7748, tnet num: 2499, tinst num: 1236, tnode num: 7921, tedge num: 13584.
TMR-2508 : Levelizing timing graph completed, there are 831 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1238
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2501, pip num: 15571
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 926 valid insts, and 62175 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  3.598490s wall, 16.984375s user + 0.109375s system = 17.093750s CPU (475.0%)

RUN-1004 : used memory is 1022 MB, reserved memory is 1057 MB, peak memory is 1320 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.072935s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (101.0%)

RUN-1004 : used memory is 1317 MB, reserved memory is 1360 MB, peak memory is 1327 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  109.271794s wall, 11.140625s user + 5.843750s system = 16.984375s CPU (15.5%)

RUN-1004 : used memory is 1312 MB, reserved memory is 1360 MB, peak memory is 1328 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.987967s wall, 1.140625s user + 1.390625s system = 2.531250s CPU (9.4%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1184 MB, peak memory is 1328 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  140.554867s wall, 15.296875s user + 7.468750s system = 22.765625s CPU (16.2%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1116 MB, peak memory is 1328 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(46)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(59)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 302 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9302/321 useful/useless nets, 4952/2 useful/useless insts
SYN-1020 : Optimized 43 distributor mux.
SYN-1016 : Merged 919 instances.
SYN-1015 : Optimize round 1, 1202 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 7901/129 useful/useless nets, 4109/109 useful/useless insts
SYN-1019 : Optimized 736 mux instances.
SYN-1016 : Merged 750 instances.
SYN-1015 : Optimize round 2, 1617 better
SYN-1014 : Optimize round 3
SYN-1032 : 4834/952 useful/useless nets, 2611/10 useful/useless insts
SYN-1015 : Optimize round 3, 22 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.702763s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (104.6%)

RUN-1004 : used memory is 770 MB, reserved memory is 805 MB, peak memory is 1328 MB
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates           2336
  #and                   18
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                   77
  #bufif1                 0
  #MX21                2163
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD              174
#MACRO_EQ                 2
#MACRO_MUX               95

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |2258   |78     |177    |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4867/12 useful/useless nets, 2650/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 174 macro adder
SYN-1016 : Merged 95 instances.
SYN-1032 : 9714/22 useful/useless nets, 7507/12 useful/useless insts
SYN-1032 : 9712/2 useful/useless nets, 7507/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 26752, tnet num: 9717, tinst num: 7507, tnode num: 27757, tedge num: 38924.
TMR-2508 : Levelizing timing graph completed, there are 1623 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9717 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 2224 (3.01), #lev = 25 (11.35)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 2226 (3.01), #lev = 25 (11.35)
SYN-3001 : Logic optimization runtime opt =   0.15 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2380 instances into 2232 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts            7238
  #lut4                2201
  #lut5                  31
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          5006

Utilization Statistics
#lut                   7238   out of  19600   36.93%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |7238  |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 78 carry chain into lslice
SYN-4007 : Packing 2660 adder to BLE ...
SYN-4008 : Packed 2660 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  5.067215s wall, 5.109375s user + 0.031250s system = 5.140625s CPU (101.4%)

RUN-1004 : used memory is 773 MB, reserved memory is 805 MB, peak memory is 1328 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_gate.db" in  1.538976s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (100.5%)

RUN-1004 : used memory is 776 MB, reserved memory is 810 MB, peak memory is 1328 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 4328 instances
RUN-1001 : 2232 luts, 78 seqs, 1333 mslices, 642 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6532 nets
RUN-1001 : 4292 nets have 2 pins
RUN-1001 : 2056 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 72 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4326 instances, 2232 luts, 78 seqs, 1975 slices, 171 macros(1975 instances: 1333 mslices 642 lslices)
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 20226, tnet num: 6530, tinst num: 4326, tnode num: 20472, tedge num: 35706.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6530 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.473131s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (105.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.91905e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4326.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2623): len = 1.05793e+06, overlap = 8.0625
PHY-3002 : Step(2624): len = 715876, overlap = 36.6875
PHY-3002 : Step(2625): len = 503474, overlap = 121.438
PHY-3002 : Step(2626): len = 396340, overlap = 145.406
PHY-3002 : Step(2627): len = 303138, overlap = 233.906
PHY-3002 : Step(2628): len = 248168, overlap = 257.156
PHY-3002 : Step(2629): len = 213713, overlap = 278.125
PHY-3002 : Step(2630): len = 183881, overlap = 333.031
PHY-3002 : Step(2631): len = 159143, overlap = 353.281
PHY-3002 : Step(2632): len = 139964, overlap = 394.344
PHY-3002 : Step(2633): len = 129627, overlap = 436.344
PHY-3002 : Step(2634): len = 126784, overlap = 445.563
PHY-3002 : Step(2635): len = 113771, overlap = 491.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.69924e-06
PHY-3002 : Step(2636): len = 146354, overlap = 298.375
PHY-3002 : Step(2637): len = 149674, overlap = 292.469
PHY-3002 : Step(2638): len = 132258, overlap = 270.594
PHY-3002 : Step(2639): len = 139730, overlap = 223
PHY-3002 : Step(2640): len = 142367, overlap = 221.406
PHY-3002 : Step(2641): len = 130757, overlap = 158.063
PHY-3002 : Step(2642): len = 145659, overlap = 83.6875
PHY-3002 : Step(2643): len = 150633, overlap = 69
PHY-3002 : Step(2644): len = 144015, overlap = 51.7188
PHY-3002 : Step(2645): len = 146050, overlap = 53.9688
PHY-3002 : Step(2646): len = 147187, overlap = 58.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.39847e-06
PHY-3002 : Step(2647): len = 145893, overlap = 54.9063
PHY-3002 : Step(2648): len = 146468, overlap = 55
PHY-3002 : Step(2649): len = 157784, overlap = 37.9688
PHY-3002 : Step(2650): len = 161722, overlap = 35.1563
PHY-3002 : Step(2651): len = 159313, overlap = 25.5938
PHY-3002 : Step(2652): len = 159882, overlap = 25.875
PHY-3002 : Step(2653): len = 157901, overlap = 34.2813
PHY-3002 : Step(2654): len = 154191, overlap = 33.875
PHY-3002 : Step(2655): len = 153775, overlap = 35.3125
PHY-3002 : Step(2656): len = 154552, overlap = 36.75
PHY-3002 : Step(2657): len = 156172, overlap = 36.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.07969e-05
PHY-3002 : Step(2658): len = 155881, overlap = 33.3125
PHY-3002 : Step(2659): len = 155881, overlap = 33.3125
PHY-3002 : Step(2660): len = 158008, overlap = 35.3125
PHY-3002 : Step(2661): len = 158008, overlap = 35.3125
PHY-3002 : Step(2662): len = 158398, overlap = 32.25
PHY-3002 : Step(2663): len = 158398, overlap = 32.25
PHY-3002 : Step(2664): len = 159047, overlap = 33.0625
PHY-3002 : Step(2665): len = 159477, overlap = 32.5313
PHY-3002 : Step(2666): len = 160194, overlap = 31.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.15939e-05
PHY-3002 : Step(2667): len = 169851, overlap = 21.4688
PHY-3002 : Step(2668): len = 170963, overlap = 21.9688
PHY-3002 : Step(2669): len = 173252, overlap = 15.6875
PHY-3002 : Step(2670): len = 178546, overlap = 9.15625
PHY-3002 : Step(2671): len = 184702, overlap = 9.5625
PHY-3002 : Step(2672): len = 181759, overlap = 10.6563
PHY-3002 : Step(2673): len = 181915, overlap = 8.59375
PHY-3002 : Step(2674): len = 181809, overlap = 9.3125
PHY-3002 : Step(2675): len = 178307, overlap = 9.46875
PHY-3002 : Step(2676): len = 178330, overlap = 8.875
PHY-3002 : Step(2677): len = 177741, overlap = 9.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.31878e-05
PHY-3002 : Step(2678): len = 180041, overlap = 5.46875
PHY-3002 : Step(2679): len = 180665, overlap = 5.46875
PHY-3002 : Step(2680): len = 184151, overlap = 3.8125
PHY-3002 : Step(2681): len = 185611, overlap = 3.3125
PHY-3002 : Step(2682): len = 182352, overlap = 3.5625
PHY-3002 : Step(2683): len = 181915, overlap = 3.75
PHY-3002 : Step(2684): len = 181384, overlap = 4.59375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.63756e-05
PHY-3002 : Step(2685): len = 187869, overlap = 0.875
PHY-3002 : Step(2686): len = 188612, overlap = 0.875
PHY-3002 : Step(2687): len = 190521, overlap = 0.75
PHY-3002 : Step(2688): len = 191553, overlap = 0.4375
PHY-3002 : Step(2689): len = 195415, overlap = 0.1875
PHY-3002 : Step(2690): len = 198039, overlap = 0
PHY-3002 : Step(2691): len = 199898, overlap = 3.25
PHY-3002 : Step(2692): len = 198674, overlap = 1.5
PHY-3002 : Step(2693): len = 198160, overlap = 1.5
PHY-3002 : Step(2694): len = 197494, overlap = 2.5
PHY-3002 : Step(2695): len = 197283, overlap = 3.5
PHY-3002 : Step(2696): len = 196125, overlap = 3
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000172751
PHY-3002 : Step(2697): len = 198077, overlap = 3.75
PHY-3002 : Step(2698): len = 198487, overlap = 3.75
PHY-3002 : Step(2699): len = 199548, overlap = 4.25
PHY-3002 : Step(2700): len = 200054, overlap = 2.5
PHY-3002 : Step(2701): len = 200818, overlap = 2.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000309913
PHY-3002 : Step(2702): len = 201178, overlap = 2.75
PHY-3002 : Step(2703): len = 201371, overlap = 2.75
PHY-3002 : Step(2704): len = 202393, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004116s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 340368, over cnt = 716(2%), over = 1071, worst = 4
PHY-1002 : len = 347264, over cnt = 404(1%), over = 578, worst = 4
PHY-1002 : len = 349712, over cnt = 227(0%), over = 303, worst = 4
PHY-1002 : len = 348312, over cnt = 118(0%), over = 157, worst = 3
PHY-1002 : len = 347344, over cnt = 80(0%), over = 103, worst = 3
PHY-1001 : End global iterations;  0.170715s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (210.5%)

PHY-3001 : End congestion estimation;  0.365248s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (154.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6530 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.104290s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.00566e-06
PHY-3002 : Step(2705): len = 194801, overlap = 16.3438
PHY-3002 : Step(2706): len = 194986, overlap = 19.7813
PHY-3002 : Step(2707): len = 188291, overlap = 18.25
PHY-3002 : Step(2708): len = 187854, overlap = 19.875
PHY-3002 : Step(2709): len = 186388, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80113e-05
PHY-3002 : Step(2710): len = 179553, overlap = 27.875
PHY-3002 : Step(2711): len = 180200, overlap = 28.4688
PHY-3002 : Step(2712): len = 181499, overlap = 21
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60226e-05
PHY-3002 : Step(2713): len = 184940, overlap = 20.375
PHY-3002 : Step(2714): len = 184940, overlap = 20.375
PHY-3002 : Step(2715): len = 183461, overlap = 18.75
PHY-3002 : Step(2716): len = 183890, overlap = 18.6875
PHY-3002 : Step(2717): len = 186145, overlap = 15.9063
PHY-3002 : Step(2718): len = 186554, overlap = 14.875
PHY-3002 : Step(2719): len = 186619, overlap = 14.1875
PHY-3002 : Step(2720): len = 186619, overlap = 14.1875
PHY-3002 : Step(2721): len = 184679, overlap = 13.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.20453e-05
PHY-3002 : Step(2722): len = 188863, overlap = 13.5313
PHY-3002 : Step(2723): len = 188863, overlap = 13.5313
PHY-3002 : Step(2724): len = 188034, overlap = 10.625
PHY-3002 : Step(2725): len = 188034, overlap = 10.625
PHY-3002 : Step(2726): len = 189264, overlap = 11.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 320072, over cnt = 710(2%), over = 1055, worst = 4
PHY-1002 : len = 326312, over cnt = 387(1%), over = 514, worst = 3
PHY-1002 : len = 327704, over cnt = 224(0%), over = 287, worst = 3
PHY-1002 : len = 328400, over cnt = 99(0%), over = 128, worst = 3
PHY-1002 : len = 327408, over cnt = 56(0%), over = 63, worst = 3
PHY-1001 : End global iterations;  0.173354s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (117.2%)

PHY-3001 : End congestion estimation;  0.380639s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (110.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6530 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.102360s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (106.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.99554e-05
PHY-3002 : Step(2727): len = 188859, overlap = 85.4688
PHY-3002 : Step(2728): len = 188859, overlap = 85.4688
PHY-3002 : Step(2729): len = 185626, overlap = 84.5
PHY-3002 : Step(2730): len = 185583, overlap = 78.1875
PHY-3002 : Step(2731): len = 185392, overlap = 68.4375
PHY-3002 : Step(2732): len = 185164, overlap = 60.2188
PHY-3002 : Step(2733): len = 181126, overlap = 60.125
PHY-3002 : Step(2734): len = 180551, overlap = 59.7188
PHY-3002 : Step(2735): len = 179215, overlap = 69.0938
PHY-3002 : Step(2736): len = 174927, overlap = 94.6875
PHY-3002 : Step(2737): len = 171926, overlap = 93.2188
PHY-3002 : Step(2738): len = 170889, overlap = 96.4063
PHY-3002 : Step(2739): len = 169384, overlap = 84.3125
PHY-3002 : Step(2740): len = 168330, overlap = 101.563
PHY-3002 : Step(2741): len = 167843, overlap = 102.938
PHY-3002 : Step(2742): len = 165516, overlap = 108.969
PHY-3002 : Step(2743): len = 163467, overlap = 105.563
PHY-3002 : Step(2744): len = 162361, overlap = 106.5
PHY-3002 : Step(2745): len = 162284, overlap = 97.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.99109e-05
PHY-3002 : Step(2746): len = 166604, overlap = 90.7188
PHY-3002 : Step(2747): len = 170421, overlap = 83.6563
PHY-3002 : Step(2748): len = 173804, overlap = 84.5313
PHY-3002 : Step(2749): len = 175297, overlap = 78.625
PHY-3002 : Step(2750): len = 175403, overlap = 73.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000119822
PHY-3002 : Step(2751): len = 177379, overlap = 69.6875
PHY-3002 : Step(2752): len = 177881, overlap = 69.625
PHY-3002 : Step(2753): len = 182571, overlap = 59.0938
PHY-3002 : Step(2754): len = 184667, overlap = 58.0938
PHY-3002 : Step(2755): len = 187285, overlap = 54
PHY-3002 : Step(2756): len = 189501, overlap = 50.8438
PHY-3002 : Step(2757): len = 189676, overlap = 49.5938
PHY-3002 : Step(2758): len = 190047, overlap = 43.75
PHY-3002 : Step(2759): len = 190340, overlap = 40.125
PHY-3002 : Step(2760): len = 190348, overlap = 39.625
PHY-3002 : Step(2761): len = 189809, overlap = 44.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000239643
PHY-3002 : Step(2762): len = 192568, overlap = 38.7813
PHY-3002 : Step(2763): len = 194572, overlap = 36.2188
PHY-3002 : Step(2764): len = 196826, overlap = 34.7188
PHY-3002 : Step(2765): len = 198491, overlap = 33.5938
PHY-3002 : Step(2766): len = 201924, overlap = 35.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000479287
PHY-3002 : Step(2767): len = 203490, overlap = 33.0938
PHY-3002 : Step(2768): len = 204514, overlap = 32.9063
PHY-3002 : Step(2769): len = 212245, overlap = 29.875
PHY-3002 : Step(2770): len = 221157, overlap = 28.9375
PHY-3002 : Step(2771): len = 223175, overlap = 29.7813
PHY-3002 : Step(2772): len = 222212, overlap = 32.8125
PHY-3002 : Step(2773): len = 220812, overlap = 31.9375
PHY-3002 : Step(2774): len = 219982, overlap = 31.8438
PHY-3002 : Step(2775): len = 220154, overlap = 32.8438
PHY-3002 : Step(2776): len = 220518, overlap = 28.75
PHY-3002 : Step(2777): len = 221345, overlap = 26.125
PHY-3002 : Step(2778): len = 222967, overlap = 20.8438
PHY-3002 : Step(2779): len = 223876, overlap = 20.5625
PHY-3002 : Step(2780): len = 224561, overlap = 22.4063
PHY-3002 : Step(2781): len = 224838, overlap = 24.1875
PHY-3002 : Step(2782): len = 224761, overlap = 23.7188
PHY-3002 : Step(2783): len = 224303, overlap = 24.1563
PHY-3002 : Step(2784): len = 223878, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000948784
PHY-3002 : Step(2785): len = 225789, overlap = 22.0313
PHY-3002 : Step(2786): len = 227449, overlap = 21.4063
PHY-3002 : Step(2787): len = 230281, overlap = 22
PHY-3002 : Step(2788): len = 231677, overlap = 20.2813
PHY-3002 : Step(2789): len = 232583, overlap = 20.1563
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00189757
PHY-3002 : Step(2790): len = 233217, overlap = 19.9688
PHY-3002 : Step(2791): len = 235618, overlap = 20.25
PHY-3002 : Step(2792): len = 238903, overlap = 19.8438
PHY-3002 : Step(2793): len = 240535, overlap = 19.5313
PHY-3002 : Step(2794): len = 241733, overlap = 19.1563
PHY-3002 : Step(2795): len = 242651, overlap = 19.2813
PHY-3002 : Step(2796): len = 243879, overlap = 18.9688
PHY-3002 : Step(2797): len = 245584, overlap = 19.25
PHY-3002 : Step(2798): len = 246350, overlap = 20.4063
PHY-3002 : Step(2799): len = 246669, overlap = 20.9688
PHY-3002 : Step(2800): len = 246985, overlap = 20.1563
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00372299
PHY-3002 : Step(2801): len = 247470, overlap = 20.7188
PHY-3002 : Step(2802): len = 248608, overlap = 20.9688
PHY-3002 : Step(2803): len = 249244, overlap = 20.7188
PHY-3002 : Step(2804): len = 250636, overlap = 20.625
PHY-3002 : Step(2805): len = 252498, overlap = 21.5625
PHY-3002 : Step(2806): len = 253438, overlap = 21.8438
PHY-3002 : Step(2807): len = 253812, overlap = 22.9063
PHY-3002 : Step(2808): len = 253464, overlap = 21.4688
PHY-3002 : Step(2809): len = 253119, overlap = 21.0938
PHY-3002 : Step(2810): len = 253119, overlap = 20.8438
PHY-3002 : Step(2811): len = 253279, overlap = 21
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 167.53 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 394880, over cnt = 267(0%), over = 348, worst = 3
PHY-1002 : len = 395824, over cnt = 177(0%), over = 222, worst = 3
PHY-1002 : len = 396056, over cnt = 121(0%), over = 149, worst = 3
PHY-1002 : len = 395392, over cnt = 65(0%), over = 83, worst = 3
PHY-1002 : len = 394824, over cnt = 35(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.193050s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (153.8%)

PHY-1001 : End incremental global routing;  0.402042s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (132.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6530 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.099369s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.766313s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (116.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 394880, over cnt = 267(0%), over = 348, worst = 3
PHY-1002 : len = 395824, over cnt = 177(0%), over = 222, worst = 3
PHY-1002 : len = 396056, over cnt = 121(0%), over = 149, worst = 3
PHY-1002 : len = 395392, over cnt = 65(0%), over = 83, worst = 3
PHY-1002 : len = 394824, over cnt = 35(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.193334s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (161.6%)

OPT-1001 : End congestion update;  0.403453s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (135.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6530 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.071218s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (131.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.474854s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (134.9%)

OPT-1001 : End physical optimization;  1.246114s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (122.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2232 LUT to BLE ...
SYN-4008 : Packed 2232 LUT and 46 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 2186 single LUT's are left
SYN-4006 : 30 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 2262/4280 primitive instances ...
PHY-3001 : End packing;  0.195983s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (111.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 3214 instances
RUN-1001 : 1585 mslices, 1586 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6486 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 2056 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3212 instances, 3171 slices, 171 macros(1975 instances: 1333 mslices 642 lslices)
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 254437, Over = 41
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 395784, over cnt = 250(0%), over = 324, worst = 3
PHY-1002 : len = 397032, over cnt = 173(0%), over = 214, worst = 3
PHY-1002 : len = 396880, over cnt = 113(0%), over = 137, worst = 3
PHY-1002 : len = 396264, over cnt = 61(0%), over = 71, worst = 3
PHY-1002 : len = 395648, over cnt = 30(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.191803s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (162.9%)

PHY-3001 : End congestion estimation;  0.995106s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (113.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.110460s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.45563e-05
PHY-3002 : Step(2812): len = 227508, overlap = 42.5
PHY-3002 : Step(2813): len = 219842, overlap = 49.5
PHY-3002 : Step(2814): len = 218480, overlap = 50
PHY-3002 : Step(2815): len = 221223, overlap = 44
PHY-3002 : Step(2816): len = 222825, overlap = 42
PHY-3002 : Step(2817): len = 223099, overlap = 39.5
PHY-3002 : Step(2818): len = 221790, overlap = 41
PHY-3002 : Step(2819): len = 221205, overlap = 39.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000149113
PHY-3002 : Step(2820): len = 229801, overlap = 37.75
PHY-3002 : Step(2821): len = 233729, overlap = 38.25
PHY-3002 : Step(2822): len = 236477, overlap = 35.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000298225
PHY-3002 : Step(2823): len = 241791, overlap = 33
PHY-3002 : Step(2824): len = 244939, overlap = 34.75
PHY-3002 : Step(2825): len = 250829, overlap = 27.25
PHY-3002 : Step(2826): len = 253329, overlap = 25.75
PHY-3002 : Step(2827): len = 253705, overlap = 26
PHY-3002 : Step(2828): len = 252612, overlap = 26.75
PHY-3002 : Step(2829): len = 252330, overlap = 28.25
PHY-3002 : Step(2830): len = 253158, overlap = 25.75
PHY-3002 : Step(2831): len = 253818, overlap = 25
PHY-3002 : Step(2832): len = 253695, overlap = 26
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000596451
PHY-3002 : Step(2833): len = 258805, overlap = 23
PHY-3002 : Step(2834): len = 263149, overlap = 22.25
PHY-3002 : Step(2835): len = 265046, overlap = 23
PHY-3002 : Step(2836): len = 265627, overlap = 21.75
PHY-3002 : Step(2837): len = 266184, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00104742
PHY-3002 : Step(2838): len = 269188, overlap = 20.75
PHY-3002 : Step(2839): len = 272383, overlap = 19.75
PHY-3002 : Step(2840): len = 274410, overlap = 20.25
PHY-3002 : Step(2841): len = 275043, overlap = 19.25
PHY-3002 : Step(2842): len = 275733, overlap = 20
PHY-3002 : Step(2843): len = 277333, overlap = 19.75
PHY-3002 : Step(2844): len = 278428, overlap = 21
PHY-3002 : Step(2845): len = 279125, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00198127
PHY-3002 : Step(2846): len = 280987, overlap = 21.75
PHY-3002 : Step(2847): len = 284365, overlap = 21.5
PHY-3002 : Step(2848): len = 285929, overlap = 21.25
PHY-3002 : Step(2849): len = 287017, overlap = 21.75
PHY-3002 : Step(2850): len = 288542, overlap = 21.5
PHY-3002 : Step(2851): len = 289319, overlap = 20.75
PHY-3002 : Step(2852): len = 290159, overlap = 21.5
PHY-3002 : Step(2853): len = 290775, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00348546
PHY-3002 : Step(2854): len = 291747, overlap = 21.25
PHY-3002 : Step(2855): len = 293243, overlap = 20.25
PHY-3002 : Step(2856): len = 295636, overlap = 20.25
PHY-3002 : Step(2857): len = 298616, overlap = 20.75
PHY-3002 : Step(2858): len = 300379, overlap = 21
PHY-3002 : Step(2859): len = 301274, overlap = 20.25
PHY-3002 : Step(2860): len = 301561, overlap = 19
PHY-3002 : Step(2861): len = 302118, overlap = 19
PHY-3002 : Step(2862): len = 303354, overlap = 18.5
PHY-3002 : Step(2863): len = 304190, overlap = 19
PHY-3002 : Step(2864): len = 304404, overlap = 18.75
PHY-3002 : Step(2865): len = 304508, overlap = 19
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00620368
PHY-3002 : Step(2866): len = 305363, overlap = 18.75
PHY-3002 : Step(2867): len = 306293, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.989905s wall, 0.859375s user + 0.687500s system = 1.546875s CPU (156.3%)

PHY-3001 : Trial Legalized: Len = 301772
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 482008, over cnt = 123(0%), over = 145, worst = 2
PHY-1002 : len = 482632, over cnt = 72(0%), over = 83, worst = 2
PHY-1002 : len = 482368, over cnt = 34(0%), over = 38, worst = 2
PHY-1002 : len = 482224, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 482208, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  0.207153s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (135.8%)

PHY-3001 : End congestion estimation;  0.433586s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (115.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106138s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (117.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000139731
PHY-3002 : Step(2868): len = 272792, overlap = 4.75
PHY-3002 : Step(2869): len = 264824, overlap = 7.75
PHY-3002 : Step(2870): len = 266170, overlap = 7.75
PHY-3002 : Step(2871): len = 267405, overlap = 7.25
PHY-3002 : Step(2872): len = 267940, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016319s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.7%)

PHY-3001 : Legalized: Len = 269904, Over = 0
PHY-3001 : End spreading;  0.008010s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.1%)

PHY-3001 : Final: Len = 269904, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 442296, over cnt = 118(0%), over = 142, worst = 3
PHY-1002 : len = 442928, over cnt = 55(0%), over = 64, worst = 3
PHY-1002 : len = 442376, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 442296, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 442048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.203114s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (153.9%)

PHY-1001 : End incremental global routing;  0.418943s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (126.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106700s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (117.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.798791s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (117.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 442296, over cnt = 118(0%), over = 142, worst = 3
PHY-1002 : len = 442928, over cnt = 55(0%), over = 64, worst = 3
PHY-1002 : len = 442376, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 442296, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 442048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.200423s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (155.9%)

OPT-1001 : End congestion update;  0.422403s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (129.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.072815s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (85.8%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.495408s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (123.0%)

OPT-1001 : End physical optimization;  1.299323s wall, 1.500000s user + 0.062500s system = 1.562500s CPU (120.3%)

RUN-1003 : finish command "place" in  15.788885s wall, 32.656250s user + 4.765625s system = 37.421875s CPU (237.0%)

RUN-1004 : used memory is 776 MB, reserved memory is 810 MB, peak memory is 1328 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3214 instances
RUN-1001 : 1585 mslices, 1586 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 6486 nets
RUN-1001 : 4246 nets have 2 pins
RUN-1001 : 2056 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 442296, over cnt = 118(0%), over = 142, worst = 3
PHY-1002 : len = 442928, over cnt = 55(0%), over = 64, worst = 3
PHY-1002 : len = 442464, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 442256, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 442200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202278s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (162.2%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 46 to 13
PHY-1001 : End pin swap;  0.022823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.5%)

PHY-1001 : End global routing;  1.314323s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (109.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.055412s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 71% nets.
PHY-1002 : len = 578192, over cnt = 55(0%), over = 55, worst = 1
PHY-1001 : End Routed; 4.073853s wall, 12.625000s user + 0.109375s system = 12.734375s CPU (312.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 577672, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 1; 0.044411s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 577568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.035692s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 577584, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577584
PHY-1001 : End DR Iter 3; 0.032931s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.513199s wall, 15.937500s user + 0.296875s system = 16.234375s CPU (216.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.350459s wall, 17.875000s user + 0.312500s system = 18.187500s CPU (194.5%)

RUN-1004 : used memory is 804 MB, reserved memory is 839 MB, peak memory is 1328 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                   6182   out of  19600   31.54%
#reg                     78   out of  19600    0.40%
#le                    6212
  #lut only            6134   out of   6212   98.74%
  #reg only              30   out of   6212    0.48%
  #lut&reg               48   out of   6212    0.77%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_pr.db" in  1.710163s wall, 1.609375s user + 0.109375s system = 1.718750s CPU (100.5%)

RUN-1004 : used memory is 805 MB, reserved memory is 839 MB, peak memory is 1328 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 20063, tnet num: 6484, tinst num: 3212, tnode num: 20238, tedge num: 35505.
TMR-2508 : Levelizing timing graph completed, there are 833 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf" in  1.296109s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (101.3%)

RUN-1004 : used memory is 1182 MB, reserved memory is 1219 MB, peak memory is 1328 MB
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3214
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6486, pip num: 46289
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2930 valid insts, and 173361 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  8.605579s wall, 61.218750s user + 0.062500s system = 61.281250s CPU (712.1%)

RUN-1004 : used memory is 1247 MB, reserved memory is 1285 MB, peak memory is 1362 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.084707s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (99.7%)

RUN-1004 : used memory is 1527 MB, reserved memory is 1580 MB, peak memory is 1537 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  109.544789s wall, 12.937500s user + 6.843750s system = 19.781250s CPU (18.1%)

RUN-1004 : used memory is 1528 MB, reserved memory is 1580 MB, peak memory is 1538 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.059177s wall, 2.109375s user + 1.484375s system = 3.593750s CPU (13.3%)

RUN-1004 : used memory is 1367 MB, reserved memory is 1410 MB, peak memory is 1538 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  140.912407s wall, 18.218750s user + 8.515625s system = 26.734375s CPU (19.0%)

RUN-1004 : used memory is 1299 MB, reserved memory is 1341 MB, peak memory is 1538 MB
GUI-1001 : Download success!
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 367 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13625/475 useful/useless nets, 7273/2 useful/useless insts
SYN-1020 : Optimized 76 distributor mux.
SYN-1016 : Merged 1272 instances.
SYN-1015 : Optimize round 1, 1662 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11639/149 useful/useless nets, 6093/144 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2041 better
SYN-1014 : Optimize round 3
SYN-1032 : 7804/1336 useful/useless nets, 4199/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.382353s wall, 2.453125s user + 0.000000s system = 2.453125s CPU (103.0%)

RUN-1004 : used memory is 894 MB, reserved memory is 932 MB, peak memory is 1538 MB
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates           3813
  #and                   19
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  124
  #bufif1                 0
  #MX21                3592
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD              266
#MACRO_EQ                 2
#MACRO_MUX              114

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |3735   |78     |269    |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_rtl.db" in  1.074912s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (100.3%)

RUN-1004 : used memory is 894 MB, reserved memory is 932 MB, peak memory is 1538 MB
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7838/11 useful/useless nets, 4238/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 266 macro adder
SYN-1016 : Merged 141 instances.
SYN-1032 : 15631/22 useful/useless nets, 12041/12 useful/useless insts
SYN-1032 : 15629/2 useful/useless nets, 12041/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 42908, tnet num: 15634, tinst num: 12041, tnode num: 43913, tedge num: 62167.
TMR-2508 : Levelizing timing graph completed, there are 1625 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15634 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 3668 (3.02), #lev = 26 (11.41)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3670 (3.01), #lev = 26 (11.41)
SYN-3001 : Logic optimization runtime opt =   0.29 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3876 instances into 3676 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts           11720
  #lut4                3650
  #lut5                  26
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8044

Utilization Statistics
#lut                  11720   out of  19600   59.80%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |11720 |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 124 carry chain into lslice
SYN-4007 : Packing 4224 adder to BLE ...
SYN-4008 : Packed 4224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  7.798400s wall, 7.703125s user + 0.156250s system = 7.859375s CPU (100.8%)

RUN-1004 : used memory is 895 MB, reserved memory is 932 MB, peak memory is 1538 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_gate.db" in  2.352744s wall, 2.218750s user + 0.156250s system = 2.375000s CPU (100.9%)

RUN-1004 : used memory is 897 MB, reserved memory is 935 MB, peak memory is 1538 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 6956 instances
RUN-1001 : 3676 luts, 78 seqs, 2115 mslices, 1044 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10543 nets
RUN-1001 : 6891 nets have 2 pins
RUN-1001 : 3420 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 118 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6954 instances, 3676 luts, 78 seqs, 3159 slices, 263 macros(3159 instances: 2115 mslices 1044 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 32590, tnet num: 10541, tinst num: 6954, tnode num: 32836, tedge num: 57707.
TMR-2508 : Levelizing timing graph completed, there are 837 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.754974s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.94138e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6954.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2873): len = 1.71542e+06, overlap = 95.2813
PHY-3002 : Step(2874): len = 1.22638e+06, overlap = 262.438
PHY-3002 : Step(2875): len = 782864, overlap = 436.406
PHY-3002 : Step(2876): len = 606160, overlap = 587.688
PHY-3002 : Step(2877): len = 474980, overlap = 640.281
PHY-3002 : Step(2878): len = 398182, overlap = 702.938
PHY-3002 : Step(2879): len = 335990, overlap = 772.5
PHY-3002 : Step(2880): len = 286960, overlap = 845.188
PHY-3002 : Step(2881): len = 261146, overlap = 892.031
PHY-3002 : Step(2882): len = 225808, overlap = 916.969
PHY-3002 : Step(2883): len = 211651, overlap = 965.719
PHY-3002 : Step(2884): len = 200989, overlap = 1015.41
PHY-3002 : Step(2885): len = 188775, overlap = 1042.84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68854e-06
PHY-3002 : Step(2886): len = 236228, overlap = 830.531
PHY-3002 : Step(2887): len = 246596, overlap = 816.406
PHY-3002 : Step(2888): len = 224331, overlap = 749.563
PHY-3002 : Step(2889): len = 234243, overlap = 586.844
PHY-3002 : Step(2890): len = 246328, overlap = 541.688
PHY-3002 : Step(2891): len = 222445, overlap = 521.688
PHY-3002 : Step(2892): len = 225923, overlap = 515.906
PHY-3002 : Step(2893): len = 234033, overlap = 497.781
PHY-3002 : Step(2894): len = 243796, overlap = 432.844
PHY-3002 : Step(2895): len = 238927, overlap = 376.625
PHY-3002 : Step(2896): len = 239663, overlap = 333.75
PHY-3002 : Step(2897): len = 241372, overlap = 305.156
PHY-3002 : Step(2898): len = 239701, overlap = 285.125
PHY-3002 : Step(2899): len = 241739, overlap = 249.906
PHY-3002 : Step(2900): len = 241238, overlap = 245.5
PHY-3002 : Step(2901): len = 239996, overlap = 250.094
PHY-3002 : Step(2902): len = 237261, overlap = 271.156
PHY-3002 : Step(2903): len = 235260, overlap = 245.531
PHY-3002 : Step(2904): len = 232413, overlap = 229.156
PHY-3002 : Step(2905): len = 230866, overlap = 231.625
PHY-3002 : Step(2906): len = 231311, overlap = 240.156
PHY-3002 : Step(2907): len = 226677, overlap = 228.688
PHY-3002 : Step(2908): len = 226498, overlap = 226.281
PHY-3002 : Step(2909): len = 220355, overlap = 226.344
PHY-3002 : Step(2910): len = 214859, overlap = 215.25
PHY-3002 : Step(2911): len = 214152, overlap = 212.188
PHY-3002 : Step(2912): len = 213365, overlap = 188.719
PHY-3002 : Step(2913): len = 211282, overlap = 188.781
PHY-3002 : Step(2914): len = 210371, overlap = 205.313
PHY-3002 : Step(2915): len = 209709, overlap = 208.25
PHY-3002 : Step(2916): len = 206883, overlap = 213.219
PHY-3002 : Step(2917): len = 206018, overlap = 209.125
PHY-3002 : Step(2918): len = 204256, overlap = 192.281
PHY-3002 : Step(2919): len = 204362, overlap = 197.719
PHY-3002 : Step(2920): len = 199996, overlap = 215.469
PHY-3002 : Step(2921): len = 200047, overlap = 207.813
PHY-3002 : Step(2922): len = 197093, overlap = 209.344
PHY-3002 : Step(2923): len = 194915, overlap = 218.5
PHY-3002 : Step(2924): len = 194517, overlap = 217.625
PHY-3002 : Step(2925): len = 193710, overlap = 228.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37707e-06
PHY-3002 : Step(2926): len = 192387, overlap = 225.594
PHY-3002 : Step(2927): len = 193378, overlap = 224.875
PHY-3002 : Step(2928): len = 195035, overlap = 223.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.75415e-06
PHY-3002 : Step(2929): len = 199324, overlap = 199.656
PHY-3002 : Step(2930): len = 200525, overlap = 195.656
PHY-3002 : Step(2931): len = 209897, overlap = 122.656
PHY-3002 : Step(2932): len = 215118, overlap = 117.844
PHY-3002 : Step(2933): len = 217866, overlap = 122.406
PHY-3002 : Step(2934): len = 222338, overlap = 105.75
PHY-3002 : Step(2935): len = 223563, overlap = 90.4688
PHY-3002 : Step(2936): len = 222145, overlap = 87.4063
PHY-3002 : Step(2937): len = 222715, overlap = 81.75
PHY-3002 : Step(2938): len = 222198, overlap = 80.5938
PHY-3002 : Step(2939): len = 222900, overlap = 77.5938
PHY-3002 : Step(2940): len = 221851, overlap = 71.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35083e-05
PHY-3002 : Step(2941): len = 225873, overlap = 67.0313
PHY-3002 : Step(2942): len = 227203, overlap = 66.625
PHY-3002 : Step(2943): len = 228746, overlap = 62.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.70166e-05
PHY-3002 : Step(2944): len = 232765, overlap = 52.7813
PHY-3002 : Step(2945): len = 234389, overlap = 52.9688
PHY-3002 : Step(2946): len = 245093, overlap = 23.5313
PHY-3002 : Step(2947): len = 247945, overlap = 19.625
PHY-3002 : Step(2948): len = 247024, overlap = 19.1563
PHY-3002 : Step(2949): len = 249367, overlap = 17.2188
PHY-3002 : Step(2950): len = 249344, overlap = 9.96875
PHY-3002 : Step(2951): len = 250732, overlap = 10.4688
PHY-3002 : Step(2952): len = 250836, overlap = 7.71875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.40332e-05
PHY-3002 : Step(2953): len = 252071, overlap = 7.125
PHY-3002 : Step(2954): len = 253044, overlap = 7.6875
PHY-3002 : Step(2955): len = 254521, overlap = 7
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108066
PHY-3002 : Step(2956): len = 256553, overlap = 5.3125
PHY-3002 : Step(2957): len = 259092, overlap = 4.75
PHY-3002 : Step(2958): len = 269159, overlap = 3.5
PHY-3002 : Step(2959): len = 273399, overlap = 2.0625
PHY-3002 : Step(2960): len = 272625, overlap = 1.875
PHY-3002 : Step(2961): len = 271328, overlap = 2.5625
PHY-3002 : Step(2962): len = 269333, overlap = 5.34375
PHY-3002 : Step(2963): len = 268725, overlap = 5.5625
PHY-3002 : Step(2964): len = 268484, overlap = 5.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000216133
PHY-3002 : Step(2965): len = 269684, overlap = 3.875
PHY-3002 : Step(2966): len = 270783, overlap = 4
PHY-3002 : Step(2967): len = 272182, overlap = 2.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000383258
PHY-3002 : Step(2968): len = 272154, overlap = 3.1875
PHY-3002 : Step(2969): len = 272194, overlap = 5.5625
PHY-3002 : Step(2970): len = 273592, overlap = 1.875
PHY-3002 : Step(2971): len = 274189, overlap = 2
PHY-3002 : Step(2972): len = 276982, overlap = 2.1875
PHY-3002 : Step(2973): len = 278042, overlap = 2.25
PHY-3002 : Step(2974): len = 278780, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004540s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 481208, over cnt = 1469(4%), over = 2257, worst = 5
PHY-1002 : len = 494504, over cnt = 908(2%), over = 1277, worst = 5
PHY-1002 : len = 499872, over cnt = 537(1%), over = 725, worst = 4
PHY-1002 : len = 503144, over cnt = 234(0%), over = 302, worst = 3
PHY-1002 : len = 499472, over cnt = 87(0%), over = 116, worst = 3
PHY-1001 : End global iterations;  0.265807s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (141.1%)

PHY-3001 : End congestion estimation;  0.552476s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (118.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175490s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.93051e-06
PHY-3002 : Step(2975): len = 269699, overlap = 17.2188
PHY-3002 : Step(2976): len = 270193, overlap = 20.8125
PHY-3002 : Step(2977): len = 262249, overlap = 38.125
PHY-3002 : Step(2978): len = 261391, overlap = 41.0313
PHY-3002 : Step(2979): len = 257874, overlap = 60
PHY-3002 : Step(2980): len = 252070, overlap = 85.375
PHY-3002 : Step(2981): len = 248085, overlap = 99.8125
PHY-3002 : Step(2982): len = 247493, overlap = 105.594
PHY-3002 : Step(2983): len = 245706, overlap = 103.156
PHY-3002 : Step(2984): len = 246232, overlap = 100.594
PHY-3002 : Step(2985): len = 238662, overlap = 121.688
PHY-3002 : Step(2986): len = 237060, overlap = 138.156
PHY-3002 : Step(2987): len = 231766, overlap = 120.438
PHY-3002 : Step(2988): len = 229151, overlap = 119.094
PHY-3002 : Step(2989): len = 227818, overlap = 117
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7861e-05
PHY-3002 : Step(2990): len = 232513, overlap = 94.4063
PHY-3002 : Step(2991): len = 233815, overlap = 93.5938
PHY-3002 : Step(2992): len = 236232, overlap = 97.5313
PHY-3002 : Step(2993): len = 237952, overlap = 95.875
PHY-3002 : Step(2994): len = 239908, overlap = 86
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.5722e-05
PHY-3002 : Step(2995): len = 241038, overlap = 81.2188
PHY-3002 : Step(2996): len = 242835, overlap = 77.75
PHY-3002 : Step(2997): len = 246513, overlap = 68.6563
PHY-3002 : Step(2998): len = 248748, overlap = 67.6563
PHY-3002 : Step(2999): len = 250328, overlap = 50.5
PHY-3002 : Step(3000): len = 251574, overlap = 38.9063
PHY-3002 : Step(3001): len = 250329, overlap = 40.4688
PHY-3002 : Step(3002): len = 250936, overlap = 40.125
PHY-3002 : Step(3003): len = 251144, overlap = 40.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.14441e-05
PHY-3002 : Step(3004): len = 252943, overlap = 43.2188
PHY-3002 : Step(3005): len = 254216, overlap = 42.4063
PHY-3002 : Step(3006): len = 257008, overlap = 39.9063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141425
PHY-3002 : Step(3007): len = 257366, overlap = 38.4688
PHY-3002 : Step(3008): len = 259201, overlap = 37.8125
PHY-3002 : Step(3009): len = 268641, overlap = 30.1875
PHY-3002 : Step(3010): len = 273834, overlap = 25.375
PHY-3002 : Step(3011): len = 275112, overlap = 26.75
PHY-3002 : Step(3012): len = 273610, overlap = 23.5
PHY-3002 : Step(3013): len = 270201, overlap = 20.2813
PHY-3002 : Step(3014): len = 268313, overlap = 22.2813
PHY-3002 : Step(3015): len = 267770, overlap = 21.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000256708
PHY-3002 : Step(3016): len = 268943, overlap = 19.0313
PHY-3002 : Step(3017): len = 270703, overlap = 18.0313
PHY-3002 : Step(3018): len = 272509, overlap = 17.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000442393
PHY-3002 : Step(3019): len = 273671, overlap = 13.1875
PHY-3002 : Step(3020): len = 274883, overlap = 13.5313
PHY-3002 : Step(3021): len = 278107, overlap = 11.1563
PHY-3002 : Step(3022): len = 280883, overlap = 10.7188
PHY-3002 : Step(3023): len = 282047, overlap = 10.5938
PHY-3002 : Step(3024): len = 282392, overlap = 11
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 495864, over cnt = 1481(4%), over = 2261, worst = 4
PHY-1002 : len = 509896, over cnt = 900(2%), over = 1284, worst = 4
PHY-1002 : len = 512528, over cnt = 546(1%), over = 775, worst = 4
PHY-1002 : len = 514672, over cnt = 178(0%), over = 236, worst = 3
PHY-1002 : len = 514352, over cnt = 124(0%), over = 161, worst = 3
PHY-1001 : End global iterations;  0.272351s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (120.5%)

PHY-3001 : End congestion estimation;  0.555736s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (109.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169585s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (110.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.29417e-05
PHY-3002 : Step(3025): len = 283965, overlap = 149.781
PHY-3002 : Step(3026): len = 284587, overlap = 139.281
PHY-3002 : Step(3027): len = 279240, overlap = 119.969
PHY-3002 : Step(3028): len = 278702, overlap = 119.344
PHY-3002 : Step(3029): len = 273888, overlap = 111.438
PHY-3002 : Step(3030): len = 271261, overlap = 110.563
PHY-3002 : Step(3031): len = 270237, overlap = 115.219
PHY-3002 : Step(3032): len = 269659, overlap = 115.75
PHY-3002 : Step(3033): len = 268986, overlap = 121.875
PHY-3002 : Step(3034): len = 267237, overlap = 110.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000105883
PHY-3002 : Step(3035): len = 268118, overlap = 110.188
PHY-3002 : Step(3036): len = 268807, overlap = 105.063
PHY-3002 : Step(3037): len = 269287, overlap = 105.563
PHY-3002 : Step(3038): len = 269657, overlap = 104.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000211767
PHY-3002 : Step(3039): len = 271297, overlap = 102.531
PHY-3002 : Step(3040): len = 274008, overlap = 91.2188
PHY-3002 : Step(3041): len = 276234, overlap = 86
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 418.38 peak overflow 2.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 474336, over cnt = 1349(3%), over = 1977, worst = 4
PHY-1002 : len = 484304, over cnt = 819(2%), over = 1130, worst = 4
PHY-1002 : len = 488632, over cnt = 396(1%), over = 537, worst = 4
PHY-1002 : len = 488528, over cnt = 225(0%), over = 293, worst = 3
PHY-1002 : len = 485256, over cnt = 157(0%), over = 203, worst = 3
PHY-1001 : End global iterations;  0.276377s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (118.7%)

PHY-1001 : End incremental global routing;  0.562402s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (108.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.162086s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (115.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.149683s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (106.0%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 474336, over cnt = 1349(3%), over = 1977, worst = 4
PHY-1002 : len = 484304, over cnt = 819(2%), over = 1130, worst = 4
PHY-1002 : len = 488632, over cnt = 396(1%), over = 537, worst = 4
PHY-1002 : len = 488528, over cnt = 225(0%), over = 293, worst = 3
PHY-1002 : len = 485256, over cnt = 157(0%), over = 203, worst = 3
PHY-1001 : End global iterations;  0.275117s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (124.9%)

OPT-1001 : End congestion update;  0.557385s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (109.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10541 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116815s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (120.4%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.674379s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (111.2%)

OPT-1001 : End physical optimization;  1.829955s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (107.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3676 LUT to BLE ...
SYN-4008 : Packed 3676 LUT and 46 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 15 SEQ with LUT/SLICE
SYN-4006 : 3621 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 3693/6895 primitive instances ...
PHY-3001 : End packing;  0.332808s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.6%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 5067 instances
RUN-1001 : 2512 mslices, 2512 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10497 nets
RUN-1001 : 6845 nets have 2 pins
RUN-1001 : 3420 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 117 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5065 instances, 5024 slices, 263 macros(3159 instances: 2115 mslices 1044 lslices)
PHY-3001 : Cell area utilization is 58%
PHY-3001 : After packing: Len = 277445, Over = 163
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 470232, over cnt = 1296(3%), over = 1850, worst = 4
PHY-1002 : len = 481000, over cnt = 717(2%), over = 955, worst = 3
PHY-1002 : len = 483928, over cnt = 392(1%), over = 521, worst = 3
PHY-1002 : len = 484968, over cnt = 231(0%), over = 295, worst = 3
PHY-1002 : len = 484616, over cnt = 135(0%), over = 165, worst = 2
PHY-1001 : End global iterations;  0.279094s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (128.8%)

PHY-3001 : End congestion estimation;  1.453826s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (107.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167969s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.49562e-05
PHY-3002 : Step(3042): len = 264319, overlap = 190
PHY-3002 : Step(3043): len = 263299, overlap = 196.5
PHY-3002 : Step(3044): len = 261787, overlap = 199.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.99124e-05
PHY-3002 : Step(3045): len = 267998, overlap = 189.25
PHY-3002 : Step(3046): len = 269562, overlap = 184.5
PHY-3002 : Step(3047): len = 271673, overlap = 178.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.98249e-05
PHY-3002 : Step(3048): len = 282302, overlap = 168.25
PHY-3002 : Step(3049): len = 284209, overlap = 165.75
PHY-3002 : Step(3050): len = 290118, overlap = 156.25
PHY-3002 : Step(3051): len = 291944, overlap = 147.25
PHY-3002 : Step(3052): len = 291202, overlap = 144.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.790781s wall, 0.859375s user + 0.546875s system = 1.406250s CPU (177.8%)

PHY-3001 : Trial Legalized: Len = 342722
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 563472, over cnt = 575(1%), over = 673, worst = 3
PHY-1002 : len = 565040, over cnt = 315(0%), over = 359, worst = 3
PHY-1002 : len = 565256, over cnt = 154(0%), over = 173, worst = 2
PHY-1002 : len = 564392, over cnt = 79(0%), over = 87, worst = 2
PHY-1002 : len = 563224, over cnt = 16(0%), over = 19, worst = 2
PHY-1001 : End global iterations;  0.295111s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (164.1%)

PHY-3001 : End congestion estimation;  0.610528s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (128.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.236085s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.62775e-05
PHY-3002 : Step(3053): len = 304180, overlap = 53.75
PHY-3002 : Step(3054): len = 297743, overlap = 87.5
PHY-3002 : Step(3055): len = 298170, overlap = 87.25
PHY-3002 : Step(3056): len = 298620, overlap = 86.25
PHY-3002 : Step(3057): len = 298620, overlap = 86.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132555
PHY-3002 : Step(3058): len = 308497, overlap = 71.5
PHY-3002 : Step(3059): len = 310621, overlap = 69.5
PHY-3002 : Step(3060): len = 314603, overlap = 65
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)

PHY-3001 : Legalized: Len = 332264, Over = 0
PHY-3001 : End spreading;  0.011702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 332264, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 553600, over cnt = 570(1%), over = 656, worst = 3
PHY-1002 : len = 556280, over cnt = 293(0%), over = 322, worst = 2
PHY-1002 : len = 556808, over cnt = 153(0%), over = 170, worst = 2
PHY-1002 : len = 555640, over cnt = 51(0%), over = 56, worst = 2
PHY-1002 : len = 554984, over cnt = 19(0%), over = 22, worst = 2
PHY-1001 : End global iterations;  0.297958s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (125.9%)

PHY-1001 : End incremental global routing;  0.602701s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (114.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166321s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.212149s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (107.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 553600, over cnt = 570(1%), over = 656, worst = 3
PHY-1002 : len = 556280, over cnt = 293(0%), over = 322, worst = 2
PHY-1002 : len = 556808, over cnt = 153(0%), over = 170, worst = 2
PHY-1002 : len = 555640, over cnt = 51(0%), over = 56, worst = 2
PHY-1002 : len = 554984, over cnt = 19(0%), over = 22, worst = 2
PHY-1001 : End global iterations;  0.363188s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (129.1%)

OPT-1001 : End congestion update;  0.664516s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (112.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.113480s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (123.9%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.778393s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (114.4%)

OPT-1001 : End physical optimization;  1.995664s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (109.6%)

RUN-1003 : finish command "place" in  17.477401s wall, 36.140625s user + 3.171875s system = 39.312500s CPU (224.9%)

RUN-1004 : used memory is 896 MB, reserved memory is 935 MB, peak memory is 1538 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5067 instances
RUN-1001 : 2512 mslices, 2512 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10497 nets
RUN-1001 : 6845 nets have 2 pins
RUN-1001 : 3420 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 117 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 553600, over cnt = 570(1%), over = 656, worst = 3
PHY-1002 : len = 556280, over cnt = 293(0%), over = 322, worst = 2
PHY-1002 : len = 556224, over cnt = 134(0%), over = 148, worst = 2
PHY-1002 : len = 555672, over cnt = 58(0%), over = 62, worst = 2
PHY-1002 : len = 554912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.309532s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (191.8%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 108 to 17
PHY-1001 : End pin swap;  0.046120s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-1001 : End global routing;  2.019406s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057390s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 725992, over cnt = 239(0%), over = 239, worst = 1
PHY-1001 : End Routed; 4.124082s wall, 12.718750s user + 0.125000s system = 12.843750s CPU (311.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 723112, over cnt = 48(0%), over = 48, worst = 1
PHY-1001 : End DR Iter 1; 0.074862s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (146.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 722968, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 2; 0.062828s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (149.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 723112, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 723112
PHY-1001 : End DR Iter 3; 0.052386s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.875782s wall, 17.406250s user + 0.265625s system = 17.671875s CPU (199.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  11.816639s wall, 20.609375s user + 0.281250s system = 20.890625s CPU (176.8%)

RUN-1004 : used memory is 978 MB, reserved memory is 1020 MB, peak memory is 1538 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                   9994   out of  19600   50.99%
#reg                     78   out of  19600    0.40%
#le                   10011
  #lut only            9933   out of  10011   99.22%
  #reg only              17   out of  10011    0.17%
  #lut&reg               61   out of  10011    0.61%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_pr.db" in  3.321037s wall, 3.250000s user + 0.093750s system = 3.343750s CPU (100.7%)

RUN-1004 : used memory is 979 MB, reserved memory is 1020 MB, peak memory is 1538 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 32424, tnet num: 10495, tinst num: 5065, tnode num: 32596, tedge num: 57501.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 10495 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf" in  1.802221s wall, 1.656250s user + 0.171875s system = 1.828125s CPU (101.4%)

RUN-1004 : used memory is 1388 MB, reserved memory is 1433 MB, peak memory is 1538 MB
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5067
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10497, pip num: 70345
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2946 valid insts, and 271884 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  9.451709s wall, 68.109375s user + 0.203125s system = 68.312500s CPU (722.8%)

RUN-1004 : used memory is 1491 MB, reserved memory is 1540 MB, peak memory is 1606 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.191054s wall, 2.187500s user + 0.140625s system = 2.328125s CPU (106.3%)

RUN-1004 : used memory is 1750 MB, reserved memory is 1812 MB, peak memory is 1760 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  109.041353s wall, 8.718750s user + 3.703125s system = 12.421875s CPU (11.4%)

RUN-1004 : used memory is 1726 MB, reserved memory is 1812 MB, peak memory is 1761 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.028745s wall, 0.812500s user + 0.890625s system = 1.703125s CPU (6.5%)

RUN-1004 : used memory is 1518 MB, reserved memory is 1594 MB, peak memory is 1761 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  139.525955s wall, 12.765625s user + 4.859375s system = 17.625000s CPU (12.6%)

RUN-1004 : used memory is 1476 MB, reserved memory is 1552 MB, peak memory is 1761 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(60)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 432 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 28 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13680/475 useful/useless nets, 7328/2 useful/useless insts
SYN-1020 : Optimized 121 distributor mux.
SYN-1016 : Merged 1399 instances.
SYN-1015 : Optimize round 1, 1834 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11642/149 useful/useless nets, 6096/199 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2096 better
SYN-1014 : Optimize round 3
SYN-1032 : 7807/1336 useful/useless nets, 4202/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.468358s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (101.9%)

RUN-1004 : used memory is 737 MB, reserved memory is 832 MB, peak memory is 1761 MB
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Gate Statistics
#Basic gates           3836
  #and                   21
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  125
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                   78
  #LATCH                  0
#MACRO_ADD              266
#MACRO_EQ                 2
#MACRO_MUX               94

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |3758   |78     |269    |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_rtl.db" in  1.086604s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (97.8%)

RUN-1004 : used memory is 740 MB, reserved memory is 835 MB, peak memory is 1761 MB
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 38 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7842/10 useful/useless nets, 4241/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 266 macro adder
SYN-1016 : Merged 141 instances.
SYN-1032 : 15635/22 useful/useless nets, 12044/12 useful/useless insts
SYN-1032 : 15633/2 useful/useless nets, 12044/0 useful/useless insts
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 42917, tnet num: 15638, tinst num: 12044, tnode num: 43922, tedge num: 62178.
TMR-2508 : Levelizing timing graph completed, there are 1625 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15638 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 3659 (3.02), #lev = 25 (11.41)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3673 (3.01), #lev = 26 (11.41)
SYN-3001 : Logic optimization runtime opt =   0.30 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 3879 instances into 3679 LUTs, name keeping = 98%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

LUT Statistics
#Total_luts           11723
  #lut4                3651
  #lut5                  28
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8044

Utilization Statistics
#lut                  11723   out of  19600   59.81%
#reg                     78   out of  19600    0.40%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |11723 |78    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 78 DFF/LATCH to SEQ ...
SYN-4009 : Pack 124 carry chain into lslice
SYN-4007 : Packing 4224 adder to BLE ...
SYN-4008 : Packed 4224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1003 : finish command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area" in  8.666011s wall, 8.609375s user + 0.093750s system = 8.703125s CPU (100.4%)

RUN-1004 : used memory is 784 MB, reserved memory is 875 MB, peak memory is 1761 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_gate.db" in  2.320777s wall, 2.203125s user + 0.140625s system = 2.343750s CPU (101.0%)

RUN-1004 : used memory is 805 MB, reserved memory is 897 MB, peak memory is 1761 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (78 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 6959 instances
RUN-1001 : 3679 luts, 78 seqs, 2115 mslices, 1044 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10547 nets
RUN-1001 : 6893 nets have 2 pins
RUN-1001 : 3419 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 115 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6957 instances, 3679 luts, 78 seqs, 3159 slices, 263 macros(3159 instances: 2115 mslices 1044 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 32601, tnet num: 10545, tinst num: 6957, tnode num: 32847, tedge num: 57722.
TMR-2508 : Levelizing timing graph completed, there are 837 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.736333s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (104.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.076e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6957.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3061): len = 1.76277e+06, overlap = 88.7188
PHY-3002 : Step(3062): len = 1.13921e+06, overlap = 250.875
PHY-3002 : Step(3063): len = 758192, overlap = 397.844
PHY-3002 : Step(3064): len = 595225, overlap = 471.594
PHY-3002 : Step(3065): len = 471502, overlap = 537.719
PHY-3002 : Step(3066): len = 389037, overlap = 613.469
PHY-3002 : Step(3067): len = 346323, overlap = 671.688
PHY-3002 : Step(3068): len = 324260, overlap = 739.219
PHY-3002 : Step(3069): len = 268712, overlap = 833.281
PHY-3002 : Step(3070): len = 233076, overlap = 871.875
PHY-3002 : Step(3071): len = 220146, overlap = 924.781
PHY-3002 : Step(3072): len = 220089, overlap = 955.156
PHY-3002 : Step(3073): len = 197181, overlap = 1005.72
PHY-3002 : Step(3074): len = 182615, overlap = 1036.25
PHY-3002 : Step(3075): len = 184569, overlap = 1043.97
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.76207e-06
PHY-3002 : Step(3076): len = 228192, overlap = 859.625
PHY-3002 : Step(3077): len = 234982, overlap = 848.813
PHY-3002 : Step(3078): len = 224903, overlap = 779.438
PHY-3002 : Step(3079): len = 242560, overlap = 606.531
PHY-3002 : Step(3080): len = 250239, overlap = 587.813
PHY-3002 : Step(3081): len = 230719, overlap = 557.313
PHY-3002 : Step(3082): len = 239572, overlap = 498.375
PHY-3002 : Step(3083): len = 242117, overlap = 485.688
PHY-3002 : Step(3084): len = 237539, overlap = 426.469
PHY-3002 : Step(3085): len = 240785, overlap = 391.531
PHY-3002 : Step(3086): len = 242454, overlap = 379.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.52414e-06
PHY-3002 : Step(3087): len = 243796, overlap = 356.594
PHY-3002 : Step(3088): len = 245924, overlap = 358.031
PHY-3002 : Step(3089): len = 268097, overlap = 271.906
PHY-3002 : Step(3090): len = 278397, overlap = 221.281
PHY-3002 : Step(3091): len = 272328, overlap = 206.969
PHY-3002 : Step(3092): len = 273045, overlap = 201.063
PHY-3002 : Step(3093): len = 254548, overlap = 202.188
PHY-3002 : Step(3094): len = 254792, overlap = 207.063
PHY-3002 : Step(3095): len = 256160, overlap = 211.25
PHY-3002 : Step(3096): len = 258501, overlap = 193.125
PHY-3002 : Step(3097): len = 259154, overlap = 172.438
PHY-3002 : Step(3098): len = 257645, overlap = 135.906
PHY-3002 : Step(3099): len = 259661, overlap = 110.313
PHY-3002 : Step(3100): len = 259941, overlap = 97.4688
PHY-3002 : Step(3101): len = 256250, overlap = 115.688
PHY-3002 : Step(3102): len = 248836, overlap = 119.344
PHY-3002 : Step(3103): len = 246678, overlap = 124.219
PHY-3002 : Step(3104): len = 243680, overlap = 124.813
PHY-3002 : Step(3105): len = 241139, overlap = 125.188
PHY-3002 : Step(3106): len = 237159, overlap = 138.313
PHY-3002 : Step(3107): len = 236164, overlap = 139.375
PHY-3002 : Step(3108): len = 231598, overlap = 135.5
PHY-3002 : Step(3109): len = 230335, overlap = 146.875
PHY-3002 : Step(3110): len = 229668, overlap = 142.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.04829e-06
PHY-3002 : Step(3111): len = 229851, overlap = 125.5
PHY-3002 : Step(3112): len = 230556, overlap = 124.781
PHY-3002 : Step(3113): len = 234191, overlap = 91.2813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.40966e-05
PHY-3002 : Step(3114): len = 237274, overlap = 56.9375
PHY-3002 : Step(3115): len = 238835, overlap = 54.1875
PHY-3002 : Step(3116): len = 246196, overlap = 29.0313
PHY-3002 : Step(3117): len = 247931, overlap = 26.75
PHY-3002 : Step(3118): len = 248237, overlap = 22.4063
PHY-3002 : Step(3119): len = 247931, overlap = 23.5
PHY-3002 : Step(3120): len = 248007, overlap = 23.3438
PHY-3002 : Step(3121): len = 245969, overlap = 29.5313
PHY-3002 : Step(3122): len = 247214, overlap = 24.5938
PHY-3002 : Step(3123): len = 246979, overlap = 27
PHY-3002 : Step(3124): len = 243857, overlap = 30.0313
PHY-3002 : Step(3125): len = 244453, overlap = 30.25
PHY-3002 : Step(3126): len = 244863, overlap = 35.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.81931e-05
PHY-3002 : Step(3127): len = 245943, overlap = 23.6563
PHY-3002 : Step(3128): len = 245943, overlap = 23.6563
PHY-3002 : Step(3129): len = 244560, overlap = 26.4375
PHY-3002 : Step(3130): len = 244817, overlap = 26.125
PHY-3002 : Step(3131): len = 247647, overlap = 19.3438
PHY-3002 : Step(3132): len = 248382, overlap = 21.2188
PHY-3002 : Step(3133): len = 248918, overlap = 21.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.63863e-05
PHY-3002 : Step(3134): len = 251118, overlap = 21.5
PHY-3002 : Step(3135): len = 252235, overlap = 23.3125
PHY-3002 : Step(3136): len = 255799, overlap = 22.875
PHY-3002 : Step(3137): len = 259387, overlap = 26.375
PHY-3002 : Step(3138): len = 261092, overlap = 25.25
PHY-3002 : Step(3139): len = 260735, overlap = 21.8125
PHY-3002 : Step(3140): len = 259026, overlap = 17.2188
PHY-3002 : Step(3141): len = 258631, overlap = 18.9375
PHY-3002 : Step(3142): len = 258631, overlap = 18.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000112773
PHY-3002 : Step(3143): len = 258937, overlap = 16.2188
PHY-3002 : Step(3144): len = 259071, overlap = 17.875
PHY-3002 : Step(3145): len = 259998, overlap = 17.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000189324
PHY-3002 : Step(3146): len = 261526, overlap = 17.125
PHY-3002 : Step(3147): len = 261810, overlap = 17.125
PHY-3002 : Step(3148): len = 267704, overlap = 13.9375
PHY-3002 : Step(3149): len = 269338, overlap = 12.6875
PHY-3002 : Step(3150): len = 270554, overlap = 13.2188
PHY-3002 : Step(3151): len = 271210, overlap = 13.375
PHY-3002 : Step(3152): len = 271373, overlap = 13.3125
PHY-3002 : Step(3153): len = 270975, overlap = 11.375
PHY-3002 : Step(3154): len = 270723, overlap = 10.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 459360, over cnt = 1479(4%), over = 2255, worst = 6
PHY-1002 : len = 472472, over cnt = 867(2%), over = 1258, worst = 6
PHY-1002 : len = 478120, over cnt = 494(1%), over = 679, worst = 4
PHY-1002 : len = 477960, over cnt = 258(0%), over = 327, worst = 4
PHY-1002 : len = 476832, over cnt = 82(0%), over = 102, worst = 2
PHY-1001 : End global iterations;  0.262582s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (113.1%)

PHY-3001 : End congestion estimation;  0.535676s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (107.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166637s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.50083e-06
PHY-3002 : Step(3155): len = 265027, overlap = 45.375
PHY-3002 : Step(3156): len = 265027, overlap = 45.375
PHY-3002 : Step(3157): len = 257841, overlap = 45.6875
PHY-3002 : Step(3158): len = 251864, overlap = 64.7813
PHY-3002 : Step(3159): len = 252489, overlap = 79.2188
PHY-3002 : Step(3160): len = 240684, overlap = 137.844
PHY-3002 : Step(3161): len = 241025, overlap = 156.688
PHY-3002 : Step(3162): len = 231349, overlap = 179.594
PHY-3002 : Step(3163): len = 223169, overlap = 153.625
PHY-3002 : Step(3164): len = 218855, overlap = 154.625
PHY-3002 : Step(3165): len = 218544, overlap = 156.344
PHY-3002 : Step(3166): len = 214772, overlap = 147.063
PHY-3002 : Step(3167): len = 213485, overlap = 144.813
PHY-3002 : Step(3168): len = 210010, overlap = 143.219
PHY-3002 : Step(3169): len = 207404, overlap = 140.25
PHY-3002 : Step(3170): len = 204891, overlap = 130.906
PHY-3002 : Step(3171): len = 205373, overlap = 129.844
PHY-3002 : Step(3172): len = 202770, overlap = 135.625
PHY-3002 : Step(3173): len = 202345, overlap = 145.688
PHY-3002 : Step(3174): len = 196960, overlap = 141.469
PHY-3002 : Step(3175): len = 197014, overlap = 142.094
PHY-3002 : Step(3176): len = 196620, overlap = 151.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.30017e-05
PHY-3002 : Step(3177): len = 200680, overlap = 129.531
PHY-3002 : Step(3178): len = 201843, overlap = 129.438
PHY-3002 : Step(3179): len = 204886, overlap = 120.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.60033e-05
PHY-3002 : Step(3180): len = 213513, overlap = 111.063
PHY-3002 : Step(3181): len = 217502, overlap = 107.656
PHY-3002 : Step(3182): len = 226217, overlap = 77.75
PHY-3002 : Step(3183): len = 231762, overlap = 60.125
PHY-3002 : Step(3184): len = 234547, overlap = 55.7188
PHY-3002 : Step(3185): len = 233751, overlap = 58.9375
PHY-3002 : Step(3186): len = 230594, overlap = 56.7188
PHY-3002 : Step(3187): len = 231516, overlap = 52.8438
PHY-3002 : Step(3188): len = 230958, overlap = 46.5938
PHY-3002 : Step(3189): len = 230918, overlap = 41.0938
PHY-3002 : Step(3190): len = 229165, overlap = 39.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.20067e-05
PHY-3002 : Step(3191): len = 231734, overlap = 35.4375
PHY-3002 : Step(3192): len = 232764, overlap = 34.9688
PHY-3002 : Step(3193): len = 232600, overlap = 31.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000104013
PHY-3002 : Step(3194): len = 234768, overlap = 30.375
PHY-3002 : Step(3195): len = 235776, overlap = 29.9375
PHY-3002 : Step(3196): len = 241043, overlap = 22.0625
PHY-3002 : Step(3197): len = 242995, overlap = 18.9063
PHY-3002 : Step(3198): len = 245799, overlap = 25.0938
PHY-3002 : Step(3199): len = 248188, overlap = 23.5938
PHY-3002 : Step(3200): len = 246196, overlap = 22.875
PHY-3002 : Step(3201): len = 244545, overlap = 23.9375
PHY-3002 : Step(3202): len = 243523, overlap = 22.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 437088, over cnt = 1642(4%), over = 2648, worst = 4
PHY-1002 : len = 453920, over cnt = 1000(2%), over = 1500, worst = 4
PHY-1002 : len = 461552, over cnt = 511(1%), over = 747, worst = 4
PHY-1002 : len = 463280, over cnt = 206(0%), over = 300, worst = 4
PHY-1002 : len = 462600, over cnt = 56(0%), over = 75, worst = 2
PHY-1001 : End global iterations;  0.264219s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (212.9%)

PHY-3001 : End congestion estimation;  0.565853s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (157.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395195s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9631e-05
PHY-3002 : Step(3203): len = 243924, overlap = 173.25
PHY-3002 : Step(3204): len = 244617, overlap = 181.844
PHY-3002 : Step(3205): len = 240336, overlap = 162.625
PHY-3002 : Step(3206): len = 239253, overlap = 169.719
PHY-3002 : Step(3207): len = 239127, overlap = 171.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92621e-05
PHY-3002 : Step(3208): len = 239795, overlap = 159.188
PHY-3002 : Step(3209): len = 241469, overlap = 155.031
PHY-3002 : Step(3210): len = 242488, overlap = 151.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118524
PHY-3002 : Step(3211): len = 244703, overlap = 132.719
PHY-3002 : Step(3212): len = 246676, overlap = 133.094
PHY-3002 : Step(3213): len = 249071, overlap = 123.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 484.78 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 442112, over cnt = 1572(4%), over = 2444, worst = 5
PHY-1002 : len = 455752, over cnt = 948(2%), over = 1381, worst = 4
PHY-1002 : len = 463616, over cnt = 507(1%), over = 705, worst = 4
PHY-1002 : len = 460168, over cnt = 223(0%), over = 308, worst = 3
PHY-1002 : len = 460456, over cnt = 89(0%), over = 117, worst = 3
PHY-1001 : End global iterations;  0.273369s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.9%)

PHY-1001 : End incremental global routing;  0.555149s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (104.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.158895s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.134687s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (101.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 442112, over cnt = 1572(4%), over = 2444, worst = 5
PHY-1002 : len = 455752, over cnt = 948(2%), over = 1381, worst = 4
PHY-1002 : len = 463616, over cnt = 507(1%), over = 705, worst = 4
PHY-1002 : len = 460168, over cnt = 223(0%), over = 308, worst = 3
PHY-1002 : len = 460456, over cnt = 89(0%), over = 117, worst = 3
PHY-1001 : End global iterations;  0.272200s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (155.0%)

OPT-1001 : End congestion update;  0.549952s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (127.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10545 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120093s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.1%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.670224s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (123.6%)

OPT-1001 : End physical optimization;  1.810085s wall, 1.937500s user + 0.046875s system = 1.984375s CPU (109.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3679 LUT to BLE ...
SYN-4008 : Packed 3679 LUT and 46 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 3620 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 3692/6894 primitive instances ...
PHY-3001 : End packing;  0.335793s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.7%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 5073 instances
RUN-1001 : 2515 mslices, 2515 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10501 nets
RUN-1001 : 6847 nets have 2 pins
RUN-1001 : 3419 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 114 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5071 instances, 5030 slices, 263 macros(3159 instances: 2115 mslices 1044 lslices)
PHY-3001 : Cell area utilization is 58%
PHY-3001 : After packing: Len = 250368, Over = 195.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 439840, over cnt = 1544(4%), over = 2346, worst = 6
PHY-1002 : len = 454096, over cnt = 932(2%), over = 1303, worst = 4
PHY-1002 : len = 461264, over cnt = 529(1%), over = 715, worst = 4
PHY-1002 : len = 460328, over cnt = 228(0%), over = 308, worst = 4
PHY-1002 : len = 460680, over cnt = 43(0%), over = 55, worst = 3
PHY-1001 : End global iterations;  0.270212s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (127.2%)

PHY-3001 : End congestion estimation;  1.434216s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (104.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167930s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29388e-05
PHY-3002 : Step(3214): len = 240266, overlap = 211.25
PHY-3002 : Step(3215): len = 239708, overlap = 212.25
PHY-3002 : Step(3216): len = 239054, overlap = 213.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.58776e-05
PHY-3002 : Step(3217): len = 243693, overlap = 206.25
PHY-3002 : Step(3218): len = 245332, overlap = 210
PHY-3002 : Step(3219): len = 246158, overlap = 208.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.17552e-05
PHY-3002 : Step(3220): len = 257745, overlap = 184.5
PHY-3002 : Step(3221): len = 260893, overlap = 180.75
PHY-3002 : Step(3222): len = 265940, overlap = 170.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.759576s wall, 0.734375s user + 0.359375s system = 1.093750s CPU (144.0%)

PHY-3001 : Trial Legalized: Len = 327376
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 531664, over cnt = 634(1%), over = 736, worst = 3
PHY-1002 : len = 534320, over cnt = 319(0%), over = 362, worst = 3
PHY-1002 : len = 534176, over cnt = 142(0%), over = 154, worst = 2
PHY-1002 : len = 533592, over cnt = 79(0%), over = 83, worst = 2
PHY-1002 : len = 533560, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : End global iterations;  0.281482s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (149.9%)

PHY-3001 : End congestion estimation;  0.590152s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (124.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172483s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (108.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.92532e-05
PHY-3002 : Step(3223): len = 284426, overlap = 59.5
PHY-3002 : Step(3224): len = 279735, overlap = 80
PHY-3002 : Step(3225): len = 280101, overlap = 81.5
PHY-3002 : Step(3226): len = 280343, overlap = 82.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016804s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.0%)

PHY-3001 : Legalized: Len = 303174, Over = 0
PHY-3001 : End spreading;  0.011645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.2%)

PHY-3001 : Final: Len = 303174, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 505336, over cnt = 861(2%), over = 1007, worst = 3
PHY-1002 : len = 508792, over cnt = 465(1%), over = 523, worst = 2
PHY-1002 : len = 509224, over cnt = 213(0%), over = 243, worst = 2
PHY-1002 : len = 508552, over cnt = 117(0%), over = 131, worst = 2
PHY-1002 : len = 508104, over cnt = 34(0%), over = 37, worst = 2
PHY-1001 : End global iterations;  0.277442s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (163.3%)

PHY-1001 : End incremental global routing;  0.569527s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (128.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165472s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.183167s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (114.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 505336, over cnt = 861(2%), over = 1007, worst = 3
PHY-1002 : len = 508792, over cnt = 465(1%), over = 523, worst = 2
PHY-1002 : len = 509224, over cnt = 213(0%), over = 243, worst = 2
PHY-1002 : len = 508552, over cnt = 117(0%), over = 131, worst = 2
PHY-1002 : len = 508104, over cnt = 34(0%), over = 37, worst = 2
PHY-1001 : End global iterations;  0.280258s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (117.1%)

OPT-1001 : End congestion update;  0.571228s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (106.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116742s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.1%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.688160s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (106.7%)

OPT-1001 : End physical optimization;  1.876260s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (111.6%)

RUN-1003 : finish command "place" in  16.556726s wall, 33.328125s user + 2.953125s system = 36.281250s CPU (219.1%)

RUN-1004 : used memory is 870 MB, reserved memory is 971 MB, peak memory is 1761 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5073 instances
RUN-1001 : 2515 mslices, 2515 lslices, 38 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10501 nets
RUN-1001 : 6847 nets have 2 pins
RUN-1001 : 3419 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 114 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 505336, over cnt = 861(2%), over = 1007, worst = 3
PHY-1002 : len = 508792, over cnt = 465(1%), over = 523, worst = 2
PHY-1002 : len = 507832, over cnt = 157(0%), over = 175, worst = 2
PHY-1002 : len = 507336, over cnt = 64(0%), over = 75, worst = 2
PHY-1002 : len = 506416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.291256s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (134.1%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 175 to 46
PHY-1001 : End pin swap;  0.063515s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.4%)

PHY-1001 : End global routing;  2.056722s wall, 2.140625s user + 0.015625s system = 2.156250s CPU (104.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057487s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 664896, over cnt = 301(0%), over = 302, worst = 2
PHY-1001 : End Routed; 2.705706s wall, 10.015625s user + 0.078125s system = 10.093750s CPU (373.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 661736, over cnt = 56(0%), over = 56, worst = 1
PHY-1001 : End DR Iter 1; 0.089546s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (174.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 661488, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.057796s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 661568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.056877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 661600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 661600
PHY-1001 : End DR Iter 4; 0.051403s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (121.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.868420s wall, 15.093750s user + 0.312500s system = 15.406250s CPU (195.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  10.877036s wall, 18.171875s user + 0.359375s system = 18.531250s CPU (170.4%)

RUN-1004 : used memory is 991 MB, reserved memory is 1078 MB, peak memory is 1761 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      38
  #input                 10
  #output                28
  #inout                  0

Utilization Statistics
#lut                   9997   out of  19600   51.01%
#reg                     78   out of  19600    0.40%
#le                   10010
  #lut only            9932   out of  10010   99.22%
  #reg only              13   out of  10010    0.13%
  #lut&reg               65   out of  10010    0.65%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     38   out of    188   20.21%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db VGA_Demo_pr.db" in  2.750748s wall, 2.625000s user + 0.156250s system = 2.781250s CPU (101.1%)

RUN-1004 : used memory is 991 MB, reserved memory is 1078 MB, peak memory is 1761 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 32440, tnet num: 10499, tinst num: 5071, tnode num: 32617, tedge num: 57524.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 10499 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf" in  2.008977s wall, 1.796875s user + 0.203125s system = 2.000000s CPU (99.6%)

RUN-1004 : used memory is 1356 MB, reserved memory is 1441 MB, peak memory is 1761 MB
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5073
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10501, pip num: 69013
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2891 valid insts, and 269302 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  9.390051s wall, 66.187500s user + 0.062500s system = 66.250000s CPU (705.5%)

RUN-1004 : used memory is 1454 MB, reserved memory is 1541 MB, peak memory is 1761 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit VGA_Demo.bit" in  2.221292s wall, 2.171875s user + 0.140625s system = 2.312500s CPU (104.1%)

RUN-1004 : used memory is 1738 MB, reserved memory is 1831 MB, peak memory is 1761 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  113.680376s wall, 9.421875s user + 3.046875s system = 12.468750s CPU (11.0%)

RUN-1004 : used memory is 1739 MB, reserved memory is 1832 MB, peak memory is 1761 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit VGA_Demo.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.771514s wall, 2.031250s user + 1.343750s system = 3.375000s CPU (12.2%)

RUN-1004 : used memory is 1537 MB, reserved memory is 1614 MB, peak memory is 1761 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  146.011105s wall, 14.875000s user + 4.687500s system = 19.562500s CPU (13.4%)

RUN-1004 : used memory is 1495 MB, reserved memory is 1572 MB, peak memory is 1761 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(47)
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
