/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_Pot */
.set ADC_Pot_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_Pot_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_Pot_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_Pot_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_Pot_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_Pot_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_Pot_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_Pot_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_Pot_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_Pot_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_Pot_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_Pot_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_Pot_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_Pot_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_Pot_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_Pot_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_Pot_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_Pot_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_Pot_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_Pot_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_Pot_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_Pot_Bypass__0__MASK, 0x04
.set ADC_Pot_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_Pot_Bypass__0__PORT, 0
.set ADC_Pot_Bypass__0__SHIFT, 2
.set ADC_Pot_Bypass__AG, CYREG_PRT0_AG
.set ADC_Pot_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_Pot_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_Pot_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_Pot_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_Pot_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_Pot_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_Pot_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_Pot_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_Pot_Bypass__DR, CYREG_PRT0_DR
.set ADC_Pot_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_Pot_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_Pot_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_Pot_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_Pot_Bypass__MASK, 0x04
.set ADC_Pot_Bypass__PORT, 0
.set ADC_Pot_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_Pot_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_Pot_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_Pot_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_Pot_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_Pot_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_Pot_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_Pot_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_Pot_Bypass__PS, CYREG_PRT0_PS
.set ADC_Pot_Bypass__SHIFT, 2
.set ADC_Pot_Bypass__SLW, CYREG_PRT0_SLW
.set ADC_Pot_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_Pot_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_Pot_IRQ__INTC_MASK, 0x02
.set ADC_Pot_IRQ__INTC_NUMBER, 1
.set ADC_Pot_IRQ__INTC_PRIOR_NUM, 7
.set ADC_Pot_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_Pot_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_Pot_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_Pot_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_Pot_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_Pot_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_Pot_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Pot_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_Pot_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_Pot_theACLK__INDEX, 0x00
.set ADC_Pot_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_Pot_theACLK__PM_ACT_MSK, 0x01
.set ADC_Pot_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_Pot_theACLK__PM_STBY_MSK, 0x01

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* PWM_all */
.set PWM_all_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_all_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_all_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_all_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set PWM_all_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_all_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_all_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_all_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_all_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_all_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_all_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_all_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_all_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_all_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set PWM_all_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_all_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set PWM_all_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_all_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_all_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set PWM_all_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB11_ST
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_all_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_all_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_all_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1

/* PWM_out */
.set PWM_out__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set PWM_out__0__MASK, 0x01
.set PWM_out__0__PC, CYREG_PRT0_PC0
.set PWM_out__0__PORT, 0
.set PWM_out__0__SHIFT, 0
.set PWM_out__AG, CYREG_PRT0_AG
.set PWM_out__AMUX, CYREG_PRT0_AMUX
.set PWM_out__BIE, CYREG_PRT0_BIE
.set PWM_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_out__BYP, CYREG_PRT0_BYP
.set PWM_out__CTL, CYREG_PRT0_CTL
.set PWM_out__DM0, CYREG_PRT0_DM0
.set PWM_out__DM1, CYREG_PRT0_DM1
.set PWM_out__DM2, CYREG_PRT0_DM2
.set PWM_out__DR, CYREG_PRT0_DR
.set PWM_out__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_out__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_out__MASK, 0x01
.set PWM_out__PORT, 0
.set PWM_out__PRT, CYREG_PRT0_PRT
.set PWM_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_out__PS, CYREG_PRT0_PS
.set PWM_out__SHIFT, 0
.set PWM_out__SLW, CYREG_PRT0_SLW

/* PWM_test */
.set PWM_test_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_test_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_test_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_test_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_test_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_test_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_test_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_test_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_test_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_test_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_test_PWMHW__PM_ACT_MSK, 0x01
.set PWM_test_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_test_PWMHW__PM_STBY_MSK, 0x01
.set PWM_test_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_test_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_test_PWMHW__SR0, CYREG_TMR0_SR0

/* UART_test */
.set UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_test_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_test_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_test_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_test_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_test_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_test_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_test_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_test_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_test_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_test_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_test_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_test_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_test_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_test_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_test_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_test_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_test_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_test_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_test_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_test_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_test_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_test_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_test_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_test_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_test_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_test_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_test_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_test_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_test_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_test_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_test_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_test_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_test_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_test_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_test_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_test_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_test_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_test_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_test_BUART_sRX_RxSts__3__POS, 3
.set UART_test_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_test_BUART_sRX_RxSts__4__POS, 4
.set UART_test_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_test_BUART_sRX_RxSts__5__POS, 5
.set UART_test_BUART_sRX_RxSts__MASK, 0x38
.set UART_test_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_test_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_test_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_test_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_test_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_test_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_test_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_test_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_test_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_test_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_test_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_test_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_test_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_test_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_test_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_test_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_test_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_test_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_test_BUART_sTX_TxSts__0__POS, 0
.set UART_test_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_test_BUART_sTX_TxSts__1__POS, 1
.set UART_test_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_test_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_test_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_test_BUART_sTX_TxSts__2__POS, 2
.set UART_test_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_test_BUART_sTX_TxSts__3__POS, 3
.set UART_test_BUART_sTX_TxSts__MASK, 0x0F
.set UART_test_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_test_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_test_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_test_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_test_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_test_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_test_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_test_IntClock__INDEX, 0x02
.set UART_test_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_test_IntClock__PM_ACT_MSK, 0x04
.set UART_test_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_test_IntClock__PM_STBY_MSK, 0x04

/* Pot_analog */
.set Pot_analog__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Pot_analog__0__MASK, 0x20
.set Pot_analog__0__PC, CYREG_PRT6_PC5
.set Pot_analog__0__PORT, 6
.set Pot_analog__0__SHIFT, 5
.set Pot_analog__AG, CYREG_PRT6_AG
.set Pot_analog__AMUX, CYREG_PRT6_AMUX
.set Pot_analog__BIE, CYREG_PRT6_BIE
.set Pot_analog__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pot_analog__BYP, CYREG_PRT6_BYP
.set Pot_analog__CTL, CYREG_PRT6_CTL
.set Pot_analog__DM0, CYREG_PRT6_DM0
.set Pot_analog__DM1, CYREG_PRT6_DM1
.set Pot_analog__DM2, CYREG_PRT6_DM2
.set Pot_analog__DR, CYREG_PRT6_DR
.set Pot_analog__INP_DIS, CYREG_PRT6_INP_DIS
.set Pot_analog__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pot_analog__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pot_analog__LCD_EN, CYREG_PRT6_LCD_EN
.set Pot_analog__MASK, 0x20
.set Pot_analog__PORT, 6
.set Pot_analog__PRT, CYREG_PRT6_PRT
.set Pot_analog__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pot_analog__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pot_analog__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pot_analog__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pot_analog__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pot_analog__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pot_analog__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pot_analog__PS, CYREG_PRT6_PS
.set Pot_analog__SHIFT, 5
.set Pot_analog__SLW, CYREG_PRT6_SLW

/* Wheel_Modes */
.set Wheel_Modes_Sync_ctrl_reg__0__MASK, 0x01
.set Wheel_Modes_Sync_ctrl_reg__0__POS, 0
.set Wheel_Modes_Sync_ctrl_reg__1__MASK, 0x02
.set Wheel_Modes_Sync_ctrl_reg__1__POS, 1
.set Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Wheel_Modes_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Wheel_Modes_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Wheel_Modes_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Wheel_Modes_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Wheel_Modes_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Wheel_Modes_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Wheel_Modes_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Wheel_Modes_Sync_ctrl_reg__2__MASK, 0x04
.set Wheel_Modes_Sync_ctrl_reg__2__POS, 2
.set Wheel_Modes_Sync_ctrl_reg__3__MASK, 0x08
.set Wheel_Modes_Sync_ctrl_reg__3__POS, 3
.set Wheel_Modes_Sync_ctrl_reg__4__MASK, 0x10
.set Wheel_Modes_Sync_ctrl_reg__4__POS, 4
.set Wheel_Modes_Sync_ctrl_reg__5__MASK, 0x20
.set Wheel_Modes_Sync_ctrl_reg__5__POS, 5
.set Wheel_Modes_Sync_ctrl_reg__6__MASK, 0x40
.set Wheel_Modes_Sync_ctrl_reg__6__POS, 6
.set Wheel_Modes_Sync_ctrl_reg__7__MASK, 0x80
.set Wheel_Modes_Sync_ctrl_reg__7__POS, 7
.set Wheel_Modes_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Wheel_Modes_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Wheel_Modes_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Wheel_Modes_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Wheel_Modes_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Wheel_Modes_Sync_ctrl_reg__MASK, 0xFF
.set Wheel_Modes_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Wheel_Modes_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Wheel_Modes_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* Pin_INa1_ava */
.set Pin_INa1_ava__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Pin_INa1_ava__0__MASK, 0x01
.set Pin_INa1_ava__0__PC, CYREG_PRT4_PC0
.set Pin_INa1_ava__0__PORT, 4
.set Pin_INa1_ava__0__SHIFT, 0
.set Pin_INa1_ava__AG, CYREG_PRT4_AG
.set Pin_INa1_ava__AMUX, CYREG_PRT4_AMUX
.set Pin_INa1_ava__BIE, CYREG_PRT4_BIE
.set Pin_INa1_ava__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_INa1_ava__BYP, CYREG_PRT4_BYP
.set Pin_INa1_ava__CTL, CYREG_PRT4_CTL
.set Pin_INa1_ava__DM0, CYREG_PRT4_DM0
.set Pin_INa1_ava__DM1, CYREG_PRT4_DM1
.set Pin_INa1_ava__DM2, CYREG_PRT4_DM2
.set Pin_INa1_ava__DR, CYREG_PRT4_DR
.set Pin_INa1_ava__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_INa1_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_INa1_ava__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_INa1_ava__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_INa1_ava__MASK, 0x01
.set Pin_INa1_ava__PORT, 4
.set Pin_INa1_ava__PRT, CYREG_PRT4_PRT
.set Pin_INa1_ava__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_INa1_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_INa1_ava__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_INa1_ava__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_INa1_ava__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_INa1_ava__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_INa1_ava__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_INa1_ava__PS, CYREG_PRT4_PS
.set Pin_INa1_ava__SHIFT, 0
.set Pin_INa1_ava__SLW, CYREG_PRT4_SLW

/* Pin_INa2_ava */
.set Pin_INa2_ava__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_INa2_ava__0__MASK, 0x01
.set Pin_INa2_ava__0__PC, CYREG_PRT2_PC0
.set Pin_INa2_ava__0__PORT, 2
.set Pin_INa2_ava__0__SHIFT, 0
.set Pin_INa2_ava__AG, CYREG_PRT2_AG
.set Pin_INa2_ava__AMUX, CYREG_PRT2_AMUX
.set Pin_INa2_ava__BIE, CYREG_PRT2_BIE
.set Pin_INa2_ava__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_INa2_ava__BYP, CYREG_PRT2_BYP
.set Pin_INa2_ava__CTL, CYREG_PRT2_CTL
.set Pin_INa2_ava__DM0, CYREG_PRT2_DM0
.set Pin_INa2_ava__DM1, CYREG_PRT2_DM1
.set Pin_INa2_ava__DM2, CYREG_PRT2_DM2
.set Pin_INa2_ava__DR, CYREG_PRT2_DR
.set Pin_INa2_ava__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_INa2_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_INa2_ava__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_INa2_ava__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_INa2_ava__MASK, 0x01
.set Pin_INa2_ava__PORT, 2
.set Pin_INa2_ava__PRT, CYREG_PRT2_PRT
.set Pin_INa2_ava__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_INa2_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_INa2_ava__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_INa2_ava__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_INa2_ava__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_INa2_ava__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_INa2_ava__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_INa2_ava__PS, CYREG_PRT2_PS
.set Pin_INa2_ava__SHIFT, 0
.set Pin_INa2_ava__SLW, CYREG_PRT2_SLW

/* Pin_INa3_arr */
.set Pin_INa3_arr__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set Pin_INa3_arr__0__MASK, 0x01
.set Pin_INa3_arr__0__PC, CYREG_PRT5_PC0
.set Pin_INa3_arr__0__PORT, 5
.set Pin_INa3_arr__0__SHIFT, 0
.set Pin_INa3_arr__AG, CYREG_PRT5_AG
.set Pin_INa3_arr__AMUX, CYREG_PRT5_AMUX
.set Pin_INa3_arr__BIE, CYREG_PRT5_BIE
.set Pin_INa3_arr__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_INa3_arr__BYP, CYREG_PRT5_BYP
.set Pin_INa3_arr__CTL, CYREG_PRT5_CTL
.set Pin_INa3_arr__DM0, CYREG_PRT5_DM0
.set Pin_INa3_arr__DM1, CYREG_PRT5_DM1
.set Pin_INa3_arr__DM2, CYREG_PRT5_DM2
.set Pin_INa3_arr__DR, CYREG_PRT5_DR
.set Pin_INa3_arr__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_INa3_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_INa3_arr__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_INa3_arr__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_INa3_arr__MASK, 0x01
.set Pin_INa3_arr__PORT, 5
.set Pin_INa3_arr__PRT, CYREG_PRT5_PRT
.set Pin_INa3_arr__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_INa3_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_INa3_arr__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_INa3_arr__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_INa3_arr__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_INa3_arr__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_INa3_arr__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_INa3_arr__PS, CYREG_PRT5_PS
.set Pin_INa3_arr__SHIFT, 0
.set Pin_INa3_arr__SLW, CYREG_PRT5_SLW

/* Pin_INa4_arr */
.set Pin_INa4_arr__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set Pin_INa4_arr__0__MASK, 0x40
.set Pin_INa4_arr__0__PC, CYREG_PRT4_PC6
.set Pin_INa4_arr__0__PORT, 4
.set Pin_INa4_arr__0__SHIFT, 6
.set Pin_INa4_arr__AG, CYREG_PRT4_AG
.set Pin_INa4_arr__AMUX, CYREG_PRT4_AMUX
.set Pin_INa4_arr__BIE, CYREG_PRT4_BIE
.set Pin_INa4_arr__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_INa4_arr__BYP, CYREG_PRT4_BYP
.set Pin_INa4_arr__CTL, CYREG_PRT4_CTL
.set Pin_INa4_arr__DM0, CYREG_PRT4_DM0
.set Pin_INa4_arr__DM1, CYREG_PRT4_DM1
.set Pin_INa4_arr__DM2, CYREG_PRT4_DM2
.set Pin_INa4_arr__DR, CYREG_PRT4_DR
.set Pin_INa4_arr__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_INa4_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_INa4_arr__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_INa4_arr__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_INa4_arr__MASK, 0x40
.set Pin_INa4_arr__PORT, 4
.set Pin_INa4_arr__PRT, CYREG_PRT4_PRT
.set Pin_INa4_arr__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_INa4_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_INa4_arr__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_INa4_arr__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_INa4_arr__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_INa4_arr__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_INa4_arr__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_INa4_arr__PS, CYREG_PRT4_PS
.set Pin_INa4_arr__SHIFT, 6
.set Pin_INa4_arr__SLW, CYREG_PRT4_SLW

/* Pin_INb1_ava */
.set Pin_INb1_ava__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Pin_INb1_ava__0__MASK, 0x04
.set Pin_INb1_ava__0__PC, CYREG_PRT4_PC2
.set Pin_INb1_ava__0__PORT, 4
.set Pin_INb1_ava__0__SHIFT, 2
.set Pin_INb1_ava__AG, CYREG_PRT4_AG
.set Pin_INb1_ava__AMUX, CYREG_PRT4_AMUX
.set Pin_INb1_ava__BIE, CYREG_PRT4_BIE
.set Pin_INb1_ava__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_INb1_ava__BYP, CYREG_PRT4_BYP
.set Pin_INb1_ava__CTL, CYREG_PRT4_CTL
.set Pin_INb1_ava__DM0, CYREG_PRT4_DM0
.set Pin_INb1_ava__DM1, CYREG_PRT4_DM1
.set Pin_INb1_ava__DM2, CYREG_PRT4_DM2
.set Pin_INb1_ava__DR, CYREG_PRT4_DR
.set Pin_INb1_ava__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_INb1_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_INb1_ava__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_INb1_ava__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_INb1_ava__MASK, 0x04
.set Pin_INb1_ava__PORT, 4
.set Pin_INb1_ava__PRT, CYREG_PRT4_PRT
.set Pin_INb1_ava__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_INb1_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_INb1_ava__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_INb1_ava__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_INb1_ava__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_INb1_ava__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_INb1_ava__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_INb1_ava__PS, CYREG_PRT4_PS
.set Pin_INb1_ava__SHIFT, 2
.set Pin_INb1_ava__SLW, CYREG_PRT4_SLW

/* Pin_INb2_ava */
.set Pin_INb2_ava__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_INb2_ava__0__MASK, 0x04
.set Pin_INb2_ava__0__PC, CYREG_PRT2_PC2
.set Pin_INb2_ava__0__PORT, 2
.set Pin_INb2_ava__0__SHIFT, 2
.set Pin_INb2_ava__AG, CYREG_PRT2_AG
.set Pin_INb2_ava__AMUX, CYREG_PRT2_AMUX
.set Pin_INb2_ava__BIE, CYREG_PRT2_BIE
.set Pin_INb2_ava__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_INb2_ava__BYP, CYREG_PRT2_BYP
.set Pin_INb2_ava__CTL, CYREG_PRT2_CTL
.set Pin_INb2_ava__DM0, CYREG_PRT2_DM0
.set Pin_INb2_ava__DM1, CYREG_PRT2_DM1
.set Pin_INb2_ava__DM2, CYREG_PRT2_DM2
.set Pin_INb2_ava__DR, CYREG_PRT2_DR
.set Pin_INb2_ava__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_INb2_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_INb2_ava__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_INb2_ava__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_INb2_ava__MASK, 0x04
.set Pin_INb2_ava__PORT, 2
.set Pin_INb2_ava__PRT, CYREG_PRT2_PRT
.set Pin_INb2_ava__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_INb2_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_INb2_ava__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_INb2_ava__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_INb2_ava__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_INb2_ava__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_INb2_ava__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_INb2_ava__PS, CYREG_PRT2_PS
.set Pin_INb2_ava__SHIFT, 2
.set Pin_INb2_ava__SLW, CYREG_PRT2_SLW

/* Pin_INb3_arr */
.set Pin_INb3_arr__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set Pin_INb3_arr__0__MASK, 0x04
.set Pin_INb3_arr__0__PC, CYREG_PRT5_PC2
.set Pin_INb3_arr__0__PORT, 5
.set Pin_INb3_arr__0__SHIFT, 2
.set Pin_INb3_arr__AG, CYREG_PRT5_AG
.set Pin_INb3_arr__AMUX, CYREG_PRT5_AMUX
.set Pin_INb3_arr__BIE, CYREG_PRT5_BIE
.set Pin_INb3_arr__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_INb3_arr__BYP, CYREG_PRT5_BYP
.set Pin_INb3_arr__CTL, CYREG_PRT5_CTL
.set Pin_INb3_arr__DM0, CYREG_PRT5_DM0
.set Pin_INb3_arr__DM1, CYREG_PRT5_DM1
.set Pin_INb3_arr__DM2, CYREG_PRT5_DM2
.set Pin_INb3_arr__DR, CYREG_PRT5_DR
.set Pin_INb3_arr__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_INb3_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_INb3_arr__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_INb3_arr__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_INb3_arr__MASK, 0x04
.set Pin_INb3_arr__PORT, 5
.set Pin_INb3_arr__PRT, CYREG_PRT5_PRT
.set Pin_INb3_arr__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_INb3_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_INb3_arr__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_INb3_arr__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_INb3_arr__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_INb3_arr__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_INb3_arr__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_INb3_arr__PS, CYREG_PRT5_PS
.set Pin_INb3_arr__SHIFT, 2
.set Pin_INb3_arr__SLW, CYREG_PRT5_SLW

/* Pin_INb4_arr */
.set Pin_INb4_arr__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Pin_INb4_arr__0__MASK, 0x10
.set Pin_INb4_arr__0__PC, CYREG_PRT4_PC4
.set Pin_INb4_arr__0__PORT, 4
.set Pin_INb4_arr__0__SHIFT, 4
.set Pin_INb4_arr__AG, CYREG_PRT4_AG
.set Pin_INb4_arr__AMUX, CYREG_PRT4_AMUX
.set Pin_INb4_arr__BIE, CYREG_PRT4_BIE
.set Pin_INb4_arr__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_INb4_arr__BYP, CYREG_PRT4_BYP
.set Pin_INb4_arr__CTL, CYREG_PRT4_CTL
.set Pin_INb4_arr__DM0, CYREG_PRT4_DM0
.set Pin_INb4_arr__DM1, CYREG_PRT4_DM1
.set Pin_INb4_arr__DM2, CYREG_PRT4_DM2
.set Pin_INb4_arr__DR, CYREG_PRT4_DR
.set Pin_INb4_arr__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_INb4_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_INb4_arr__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_INb4_arr__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_INb4_arr__MASK, 0x10
.set Pin_INb4_arr__PORT, 4
.set Pin_INb4_arr__PRT, CYREG_PRT4_PRT
.set Pin_INb4_arr__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_INb4_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_INb4_arr__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_INb4_arr__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_INb4_arr__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_INb4_arr__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_INb4_arr__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_INb4_arr__PS, CYREG_PRT4_PS
.set Pin_INb4_arr__SHIFT, 4
.set Pin_INb4_arr__SLW, CYREG_PRT4_SLW

/* Pin_PWM1_ava */
.set Pin_PWM1_ava__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Pin_PWM1_ava__0__MASK, 0x02
.set Pin_PWM1_ava__0__PC, CYREG_PRT4_PC1
.set Pin_PWM1_ava__0__PORT, 4
.set Pin_PWM1_ava__0__SHIFT, 1
.set Pin_PWM1_ava__AG, CYREG_PRT4_AG
.set Pin_PWM1_ava__AMUX, CYREG_PRT4_AMUX
.set Pin_PWM1_ava__BIE, CYREG_PRT4_BIE
.set Pin_PWM1_ava__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_PWM1_ava__BYP, CYREG_PRT4_BYP
.set Pin_PWM1_ava__CTL, CYREG_PRT4_CTL
.set Pin_PWM1_ava__DM0, CYREG_PRT4_DM0
.set Pin_PWM1_ava__DM1, CYREG_PRT4_DM1
.set Pin_PWM1_ava__DM2, CYREG_PRT4_DM2
.set Pin_PWM1_ava__DR, CYREG_PRT4_DR
.set Pin_PWM1_ava__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_PWM1_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_PWM1_ava__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_PWM1_ava__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_PWM1_ava__MASK, 0x02
.set Pin_PWM1_ava__PORT, 4
.set Pin_PWM1_ava__PRT, CYREG_PRT4_PRT
.set Pin_PWM1_ava__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_PWM1_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_PWM1_ava__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_PWM1_ava__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_PWM1_ava__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_PWM1_ava__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_PWM1_ava__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_PWM1_ava__PS, CYREG_PRT4_PS
.set Pin_PWM1_ava__SHIFT, 1
.set Pin_PWM1_ava__SLW, CYREG_PRT4_SLW

/* Pin_PWM2_ava */
.set Pin_PWM2_ava__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_PWM2_ava__0__MASK, 0x80
.set Pin_PWM2_ava__0__PC, CYREG_PRT1_PC7
.set Pin_PWM2_ava__0__PORT, 1
.set Pin_PWM2_ava__0__SHIFT, 7
.set Pin_PWM2_ava__AG, CYREG_PRT1_AG
.set Pin_PWM2_ava__AMUX, CYREG_PRT1_AMUX
.set Pin_PWM2_ava__BIE, CYREG_PRT1_BIE
.set Pin_PWM2_ava__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_PWM2_ava__BYP, CYREG_PRT1_BYP
.set Pin_PWM2_ava__CTL, CYREG_PRT1_CTL
.set Pin_PWM2_ava__DM0, CYREG_PRT1_DM0
.set Pin_PWM2_ava__DM1, CYREG_PRT1_DM1
.set Pin_PWM2_ava__DM2, CYREG_PRT1_DM2
.set Pin_PWM2_ava__DR, CYREG_PRT1_DR
.set Pin_PWM2_ava__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_PWM2_ava__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_PWM2_ava__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_PWM2_ava__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_PWM2_ava__MASK, 0x80
.set Pin_PWM2_ava__PORT, 1
.set Pin_PWM2_ava__PRT, CYREG_PRT1_PRT
.set Pin_PWM2_ava__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_PWM2_ava__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_PWM2_ava__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_PWM2_ava__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_PWM2_ava__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_PWM2_ava__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_PWM2_ava__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_PWM2_ava__PS, CYREG_PRT1_PS
.set Pin_PWM2_ava__SHIFT, 7
.set Pin_PWM2_ava__SLW, CYREG_PRT1_SLW

/* Pin_PWM3_arr */
.set Pin_PWM3_arr__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set Pin_PWM3_arr__0__MASK, 0x10
.set Pin_PWM3_arr__0__PC, CYREG_PRT5_PC4
.set Pin_PWM3_arr__0__PORT, 5
.set Pin_PWM3_arr__0__SHIFT, 4
.set Pin_PWM3_arr__AG, CYREG_PRT5_AG
.set Pin_PWM3_arr__AMUX, CYREG_PRT5_AMUX
.set Pin_PWM3_arr__BIE, CYREG_PRT5_BIE
.set Pin_PWM3_arr__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_PWM3_arr__BYP, CYREG_PRT5_BYP
.set Pin_PWM3_arr__CTL, CYREG_PRT5_CTL
.set Pin_PWM3_arr__DM0, CYREG_PRT5_DM0
.set Pin_PWM3_arr__DM1, CYREG_PRT5_DM1
.set Pin_PWM3_arr__DM2, CYREG_PRT5_DM2
.set Pin_PWM3_arr__DR, CYREG_PRT5_DR
.set Pin_PWM3_arr__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_PWM3_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_PWM3_arr__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_PWM3_arr__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_PWM3_arr__MASK, 0x10
.set Pin_PWM3_arr__PORT, 5
.set Pin_PWM3_arr__PRT, CYREG_PRT5_PRT
.set Pin_PWM3_arr__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_PWM3_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_PWM3_arr__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_PWM3_arr__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_PWM3_arr__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_PWM3_arr__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_PWM3_arr__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_PWM3_arr__PS, CYREG_PRT5_PS
.set Pin_PWM3_arr__SHIFT, 4
.set Pin_PWM3_arr__SLW, CYREG_PRT5_SLW

/* Pin_PWM4_arr */
.set Pin_PWM4_arr__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set Pin_PWM4_arr__0__MASK, 0x80
.set Pin_PWM4_arr__0__PC, CYREG_PRT4_PC7
.set Pin_PWM4_arr__0__PORT, 4
.set Pin_PWM4_arr__0__SHIFT, 7
.set Pin_PWM4_arr__AG, CYREG_PRT4_AG
.set Pin_PWM4_arr__AMUX, CYREG_PRT4_AMUX
.set Pin_PWM4_arr__BIE, CYREG_PRT4_BIE
.set Pin_PWM4_arr__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_PWM4_arr__BYP, CYREG_PRT4_BYP
.set Pin_PWM4_arr__CTL, CYREG_PRT4_CTL
.set Pin_PWM4_arr__DM0, CYREG_PRT4_DM0
.set Pin_PWM4_arr__DM1, CYREG_PRT4_DM1
.set Pin_PWM4_arr__DM2, CYREG_PRT4_DM2
.set Pin_PWM4_arr__DR, CYREG_PRT4_DR
.set Pin_PWM4_arr__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_PWM4_arr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Pin_PWM4_arr__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_PWM4_arr__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_PWM4_arr__MASK, 0x80
.set Pin_PWM4_arr__PORT, 4
.set Pin_PWM4_arr__PRT, CYREG_PRT4_PRT
.set Pin_PWM4_arr__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_PWM4_arr__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_PWM4_arr__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_PWM4_arr__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_PWM4_arr__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_PWM4_arr__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_PWM4_arr__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_PWM4_arr__PS, CYREG_PRT4_PS
.set Pin_PWM4_arr__SHIFT, 7
.set Pin_PWM4_arr__SLW, CYREG_PRT4_SLW

/* Rx_UART_test */
.set Rx_UART_test__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_UART_test__0__MASK, 0x40
.set Rx_UART_test__0__PC, CYREG_PRT1_PC6
.set Rx_UART_test__0__PORT, 1
.set Rx_UART_test__0__SHIFT, 6
.set Rx_UART_test__AG, CYREG_PRT1_AG
.set Rx_UART_test__AMUX, CYREG_PRT1_AMUX
.set Rx_UART_test__BIE, CYREG_PRT1_BIE
.set Rx_UART_test__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_UART_test__BYP, CYREG_PRT1_BYP
.set Rx_UART_test__CTL, CYREG_PRT1_CTL
.set Rx_UART_test__DM0, CYREG_PRT1_DM0
.set Rx_UART_test__DM1, CYREG_PRT1_DM1
.set Rx_UART_test__DM2, CYREG_PRT1_DM2
.set Rx_UART_test__DR, CYREG_PRT1_DR
.set Rx_UART_test__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_UART_test__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_UART_test__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_UART_test__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_UART_test__MASK, 0x40
.set Rx_UART_test__PORT, 1
.set Rx_UART_test__PRT, CYREG_PRT1_PRT
.set Rx_UART_test__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_UART_test__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_UART_test__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_UART_test__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_UART_test__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_UART_test__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_UART_test__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_UART_test__PS, CYREG_PRT1_PS
.set Rx_UART_test__SHIFT, 6
.set Rx_UART_test__SLW, CYREG_PRT1_SLW

/* Tx_UART_test */
.set Tx_UART_test__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set Tx_UART_test__0__MASK, 0x40
.set Tx_UART_test__0__PC, CYREG_PRT5_PC6
.set Tx_UART_test__0__PORT, 5
.set Tx_UART_test__0__SHIFT, 6
.set Tx_UART_test__AG, CYREG_PRT5_AG
.set Tx_UART_test__AMUX, CYREG_PRT5_AMUX
.set Tx_UART_test__BIE, CYREG_PRT5_BIE
.set Tx_UART_test__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Tx_UART_test__BYP, CYREG_PRT5_BYP
.set Tx_UART_test__CTL, CYREG_PRT5_CTL
.set Tx_UART_test__DM0, CYREG_PRT5_DM0
.set Tx_UART_test__DM1, CYREG_PRT5_DM1
.set Tx_UART_test__DM2, CYREG_PRT5_DM2
.set Tx_UART_test__DR, CYREG_PRT5_DR
.set Tx_UART_test__INP_DIS, CYREG_PRT5_INP_DIS
.set Tx_UART_test__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Tx_UART_test__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Tx_UART_test__LCD_EN, CYREG_PRT5_LCD_EN
.set Tx_UART_test__MASK, 0x40
.set Tx_UART_test__PORT, 5
.set Tx_UART_test__PRT, CYREG_PRT5_PRT
.set Tx_UART_test__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Tx_UART_test__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Tx_UART_test__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Tx_UART_test__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Tx_UART_test__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Tx_UART_test__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Tx_UART_test__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Tx_UART_test__PS, CYREG_PRT5_PS
.set Tx_UART_test__SHIFT, 6
.set Tx_UART_test__SLW, CYREG_PRT5_SLW

/* Interruption_CMD */
.set Interruption_CMD__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interruption_CMD__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interruption_CMD__INTC_MASK, 0x01
.set Interruption_CMD__INTC_NUMBER, 0
.set Interruption_CMD__INTC_PRIOR_NUM, 7
.set Interruption_CMD__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Interruption_CMD__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interruption_CMD__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
