{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@132:142@HdlIdDef", "  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@124:134", "  wire   [21:0]     tdd_rx_off_1_s;\n  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@125:135", "  wire   [21:0]     tdd_tx_on_1_s;\n  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@127:137", "  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@128:138", "  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@126:136", "  wire   [21:0]     tdd_tx_off_1_s;\n  wire   [21:0]     tdd_tx_dp_on_1_s;\n  wire   [21:0]     tdd_tx_dp_off_1_s;\n  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@131:141", "  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@129:139", "  wire   [21:0]     tdd_vco_rx_on_2_s;\n  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@135:145", "  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // instantiations\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@133:143", "  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n\n  assign tdd_dbg = {tdd_counter_status, tdd_enable, tdd_tx_dp_en,\n                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@130:140", "  wire   [21:0]     tdd_vco_rx_off_2_s;\n  wire   [21:0]     tdd_vco_tx_on_2_s;\n  wire   [21:0]     tdd_vco_tx_off_2_s;\n  wire   [21:0]     tdd_rx_on_2_s;\n  wire   [21:0]     tdd_rx_off_2_s;\n  wire   [21:0]     tdd_tx_on_2_s;\n  wire   [21:0]     tdd_tx_off_2_s;\n  wire   [21:0]     tdd_tx_dp_on_2_s;\n  wire   [21:0]     tdd_tx_dp_off_2_s;\n\n  wire   [23:0]     tdd_counter_status;\n"]], "Diff Content": {"Delete": [[137, "  wire   [21:0]     tdd_tx_dp_on_2_s;\n"]], "Add": []}}