# 100kSV

100K lines of SystemVerilog to be a Computer Architect or VLSI front-end designer.

# Structural Verilog
- XOR gate
- Half-adder
- Full-adder
- 2:1 mux
- address decoder
- Subtractor
- barrel shifter

# Building blocks

## FIFO
- Register-based Show-ahead FIFO
- Parameterized FIFO
- SRAM-based show-ahead FIFO
- SRAM-based normal (non show-ahead) FIFO
- FIFO array based on SRAM
- Store-and-forward FIFO
- Replay FIFO
- Narrower FIFO
- Wider FIFO
- async FIFO

## Arbiter
-- Fixed-priority arbiter
-- Round-robin arbiter
-- Weighted round-robin arbiter
-- parameterized arbiter
-- Two-level arbiter
-- 1 million queue arbiter

## FSM

-- Traffic Light Controller
-- Digital lock
-- Mealy machine
-- Moore machine

## Synchronizer

-- 1-bit synchronizer
-- multi-bit synchronizer
-- asynchronous FIFO
-- reset synchronizer

# Computer Architecture

# Functional Units

- Booth multiplier
- Instruction Fetch
- Instructino Decode
- Arithmetic Logical Unit
- Floating-Point Unit
- LD/ST Unit
- Branch Prediction

## Cache
- Direct-mapped cache
- 2-way set-associative cache
- Fully-associative cache
- MSI-cache
- MESI-cache
- MOESI-cache
- MSHR
- TLB

## SRAM controller

## DRAM controller

# System-on-a-Chip

## AMBA APB

## SystemRDL

## AMBA AHB

## AMBA AXI

## AXI-Streaming

## AHB DMA

## AXI DMA (non-pipelined)

## AXI DMA (pipelined)

## Scatter-Gather DMA
