// Seed: 90974910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_1) id_2 = id_2;
  always @(posedge 1'b0) id_2 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5
);
  wire id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_3 = id_2;
endmodule
