# L1_Cache_Simulation
Design project for ECE485 at Portland State University

#	Team Members

Abdullah Barghouti

Travis Hermant

Ammar Khan

Alex Pinzon

# Split Cache Specs

8-way Set Associative Data Cache and 4-way Set Associative Instruction Cache

16K sets (14 bits for index)

64-byte Cache line (6 bits for byte offset)


