#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 27 19:57:56 2022
# Process ID: 36376
# Current directory: D:/Code Try/CODExperiment/Lab2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37120 D:\Code Try\CODExperiment\Lab2\project_1\project_1.xpr
# Log file: D:/Code Try/CODExperiment/Lab2/project_1/vivado.log
# Journal file: D:/Code Try/CODExperiment/Lab2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Code Try/CODExperiment/Lab2/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{D:/Code Try/CODExperiment/Lab2/InputProcessing.v} {D:/Code Try/CODExperiment/Lab2/encoder.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top encoder_16bits [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: encoder_16bits
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 979.750 ; gain = 250.051
INFO: [Common 17-344] 'synth_design' was cancelled
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: encoder_16bits
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1151.520 ; gain = 171.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (1#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.582 ; gain = 211.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.582 ; gain = 211.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1191.582 ; gain = 211.832
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.086 ; gain = 355.336
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.086 ; gain = 355.336
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1366.285 ; gain = 31.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
WARNING: [Synth 8-153] case item 16'b1xxxxxxxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b01xxxxxxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b001xxxxxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b0001xxxxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b00001xxxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b000001xxxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b0000001xxxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b00000001xxxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b000000001xxxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b0000000001xxxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b00000000001xxxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b000000000001xxxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b0000000000001xxx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b00000000000001xx will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
WARNING: [Synth 8-153] case item 16'b000000000000001x will never be executed [D:/Code Try/CODExperiment/Lab2/encoder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (1#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
WARNING: [Synth 8-3330] design encoder_16bits has an empty top module
WARNING: [Synth 8-3917] design encoder_16bits has port out[3] driven by constant 0
WARNING: [Synth 8-3917] design encoder_16bits has port out[2] driven by constant 0
WARNING: [Synth 8-3917] design encoder_16bits has port out[1] driven by constant 0
WARNING: [Synth 8-3917] design encoder_16bits has port out[0] driven by constant 0
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[15]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[14]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[13]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[12]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[11]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[10]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[9]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[8]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[7]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[6]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[5]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[4]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[3]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[2]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[1]
WARNING: [Synth 8-3331] design encoder_16bits has unconnected port in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1397.363 ; gain = 62.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.227 ; gain = 85.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.227 ; gain = 85.141
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1420.227 ; gain = 85.141
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Code Try/CODExperiment/Lab2/SortSim.v}}
update_compile_order -fileset sim_1
set_property top sortSim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/SortSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sortSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e46ab2d4e2854902b386bd009de1f6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sortSim_behav xil_defaultlib.sortSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e46ab2d4e2854902b386bd009de1f6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sortSim_behav xil_defaultlib.sortSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab2/encoder.v" Line 1. Module encoder_16bits doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.sortSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sortSim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Code -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Code" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 27 20:22:25 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sortSim_behav -key {Behavioral:sim_1:Functional:sortSim} -tclbatch {sortSim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sortSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sortSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.188 ; gain = 8.844
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1560.902 ; gain = 27.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (1#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1587.566 ; gain = 54.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.414 ; gain = 78.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.414 ; gain = 78.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.414 ; gain = 78.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sortSim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sortSim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_16bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code Try/CODExperiment/Lab2/SortSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sortSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e46ab2d4e2854902b386bd009de1f6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sortSim_behav xil_defaultlib.sortSim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e46ab2d4e2854902b386bd009de1f6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sortSim_behav xil_defaultlib.sortSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Code Try/CODExperiment/Lab2/encoder.v" Line 1. Module encoder_16bits doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.encoder_16bits
Compiling module xil_defaultlib.sortSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sortSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sortSim_behav -key {Behavioral:sim_1:Functional:sortSim} -tclbatch {sortSim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sortSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sortSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1696.047 ; gain = 0.000
add_files -norecurse {{D:/Code Try/CODExperiment/Lab2/sort.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 00:03:53 2022...
