
/* SPDX-License-Identifier: MIT */
/* Auto-generated by intel-ethernet-regs/tools/reggen.py (reggen.py 0.1.0) */
/* Source YAML: i217.yaml @ 341c89a; Repo: 0ecdf8a */
#pragma once
#ifdef __cplusplus
extern "C" {
#endif

#ifndef INTEL_I217_REGS_H
#define INTEL_I217_REGS_H

/* Block PTP base: 0x0B600 */
/* System time register Low */
/* access=ro */
#define I217_SYSTIML	0x0B600
/* System time register High */
/* access=ro */
#define I217_SYSTIMH	0x0B604
/* Time Increment Attributes */
/* access=rw */
#define I217_TIMINCA	0x0B608
/* TX Time Sync Control Register (0xB614) */
/* access=rw */
#define I217_TSYNCTXCTL	0x0B614
#define I217_TSYNCTXCTL_TXTT_SHIFT	0
#define I217_TSYNCTXCTL_TXTT_MASK	(((1ULL<<1)-1ULL) << I217_TSYNCTXCTL_TXTT_SHIFT)
#define I217_TSYNCTXCTL_EN_SHIFT	4
#define I217_TSYNCTXCTL_EN_MASK	(((1ULL<<1)-1ULL) << I217_TSYNCTXCTL_EN_SHIFT)
static inline unsigned long long I217_TSYNCTXCTL_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I217_TSYNCTXCTL_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* TX Timestamp Value Low */
/* access=ro */
#define I217_TXSTMPL	0x0B618
/* TX Timestamp Value High */
/* access=ro */
#define I217_TXSTMPH	0x0B61C
/* RX Time Sync Control Register (0xB620; RW) */
/* access=rw */
#define I217_TSYNCRXCTL	0x0B620
#define I217_TSYNCRXCTL_RXTT_SHIFT	0
#define I217_TSYNCRXCTL_RXTT_MASK	(((1ULL<<1)-1ULL) << I217_TSYNCRXCTL_RXTT_SHIFT)
#define I217_TSYNCRXCTL_TYPE_SHIFT	1
#define I217_TSYNCRXCTL_TYPE_MASK	(((1ULL<<3)-1ULL) << I217_TSYNCRXCTL_TYPE_SHIFT)
#define I217_TSYNCRXCTL_EN_SHIFT	4
#define I217_TSYNCRXCTL_EN_MASK	(((1ULL<<1)-1ULL) << I217_TSYNCRXCTL_EN_SHIFT)
#define I217_TSYNCRXCTL_SYSCFI_SHIFT	5
#define I217_TSYNCRXCTL_SYSCFI_MASK	(((1ULL<<1)-1ULL) << I217_TSYNCRXCTL_SYSCFI_SHIFT)
static inline unsigned long long I217_TSYNCRXCTL_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I217_TSYNCRXCTL_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* RX Timestamp Low (0xB624; RO) */
/* access=ro */
#define I217_RXSTMPL	0x0B624
/* RX Timestamp High (0xB628; RO) */
/* access=ro */
#define I217_RXSTMPH	0x0B628

/* Block MAC_CTRL base: 0x00000 */
/* Device Control */
#define I217_CTRL	0x00000
/* Device Status */
#define I217_STATUS	0x00008
/* Extended Device Control */
#define I217_CTRL_EXT	0x00018

/* Block MDIC base: 0x00020 */
/* MDI Control */
/* access=rw */
#define I217_MDIC	0x00020
#define I217_MDIC_DATA_SHIFT	0
#define I217_MDIC_DATA_MASK	(((1ULL<<16)-1ULL) << I217_MDIC_DATA_SHIFT)
#define I217_MDIC_REG_SHIFT	16
#define I217_MDIC_REG_MASK	(((1ULL<<5)-1ULL) << I217_MDIC_REG_SHIFT)
#define I217_MDIC_PHY_SHIFT	21
#define I217_MDIC_PHY_MASK	(((1ULL<<5)-1ULL) << I217_MDIC_PHY_SHIFT)
#define I217_MDIC_OP_SHIFT	26
#define I217_MDIC_OP_MASK	(((1ULL<<2)-1ULL) << I217_MDIC_OP_SHIFT)
#define I217_MDIC_R_SHIFT	28
#define I217_MDIC_R_MASK	(((1ULL<<1)-1ULL) << I217_MDIC_R_SHIFT)
#define I217_MDIC_I_SHIFT	29
#define I217_MDIC_I_MASK	(((1ULL<<1)-1ULL) << I217_MDIC_I_SHIFT)
#define I217_MDIC_E_SHIFT	30
#define I217_MDIC_E_MASK	(((1ULL<<1)-1ULL) << I217_MDIC_E_SHIFT)
static inline unsigned long long I217_MDIC_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I217_MDIC_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }

/* Block INTERRUPTS base: 0x000C0 */
/* Interrupt Cause Read */
/* access=rc/w1c */
#define I217_ICR	0x000C0
#define I217_ICR_TXDW_SHIFT	0
#define I217_ICR_TXDW_MASK	(((1ULL<<1)-1ULL) << I217_ICR_TXDW_SHIFT)
#define I217_ICR_TXQE_SHIFT	1
#define I217_ICR_TXQE_MASK	(((1ULL<<1)-1ULL) << I217_ICR_TXQE_SHIFT)
#define I217_ICR_LSC_SHIFT	2
#define I217_ICR_LSC_MASK	(((1ULL<<1)-1ULL) << I217_ICR_LSC_SHIFT)
#define I217_ICR_RXDMT0_SHIFT	4
#define I217_ICR_RXDMT0_MASK	(((1ULL<<1)-1ULL) << I217_ICR_RXDMT0_SHIFT)
#define I217_ICR_RXO_SHIFT	6
#define I217_ICR_RXO_MASK	(((1ULL<<1)-1ULL) << I217_ICR_RXO_SHIFT)
#define I217_ICR_RXT0_SHIFT	7
#define I217_ICR_RXT0_MASK	(((1ULL<<1)-1ULL) << I217_ICR_RXT0_SHIFT)
static inline unsigned long long I217_ICR_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I217_ICR_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* Interrupt Cause Set */
/* access=wo */
#define I217_ICS	0x000C8
/* Interrupt Mask Set/Read */
/* access=rw */
#define I217_IMS	0x000D0
#define I217_IMS_TXDW_SHIFT	0
#define I217_IMS_TXDW_MASK	(((1ULL<<1)-1ULL) << I217_IMS_TXDW_SHIFT)
#define I217_IMS_TXQE_SHIFT	1
#define I217_IMS_TXQE_MASK	(((1ULL<<1)-1ULL) << I217_IMS_TXQE_SHIFT)
#define I217_IMS_LSC_SHIFT	2
#define I217_IMS_LSC_MASK	(((1ULL<<1)-1ULL) << I217_IMS_LSC_SHIFT)
#define I217_IMS_RXDMT0_SHIFT	4
#define I217_IMS_RXDMT0_MASK	(((1ULL<<1)-1ULL) << I217_IMS_RXDMT0_SHIFT)
#define I217_IMS_RXO_SHIFT	6
#define I217_IMS_RXO_MASK	(((1ULL<<1)-1ULL) << I217_IMS_RXO_SHIFT)
#define I217_IMS_RXT0_SHIFT	7
#define I217_IMS_RXT0_MASK	(((1ULL<<1)-1ULL) << I217_IMS_RXT0_SHIFT)
static inline unsigned long long I217_IMS_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I217_IMS_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* Interrupt Mask Clear */
/* access=wo */
#define I217_IMC	0x000D8

/* Block EITR base: 0x01680 */
/* Interrupt Throttling Rate Vector 0 */
#define I217_EITR0	0x01680
/* Interrupt Throttling Rate Vector 1 */
#define I217_EITR1	0x01684
/* Interrupt Throttling Rate Vector 2 */
#define I217_EITR2	0x01688
/* Interrupt Throttling Rate Vector 3 */
#define I217_EITR3	0x0168C

/* Block MAC_ADDRESS base: 0x05400 */
/* Receive Address Low [0] */
#define I217_RAL0	0x05400
/* Receive Address High [0] */
#define I217_RAH0	0x05404

/* Block VFTA base: 0x05600 */
/* VLAN Filter Table Array [0] */
#define I217_VFTA0	0x05600

/* Block LED base: 0x00E00 */
/* LED Control */
#define I217_LEDCTL	0x00E00

#endif /* INTEL_I217_REGS_H */

#ifdef __cplusplus
}
#endif
