Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id D7FD8C1D797
	for <lists+qemu-devel@lfdr.de>; Wed, 29 Oct 2025 22:43:39 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vEDuC-000520-66; Wed, 29 Oct 2025 17:40:33 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vEDu9-00051B-A2
 for qemu-devel@nongnu.org; Wed, 29 Oct 2025 17:40:29 -0400
Received: from mail-wm1-x332.google.com ([2a00:1450:4864:20::332])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vEDtx-0005Xn-CM
 for qemu-devel@nongnu.org; Wed, 29 Oct 2025 17:40:26 -0400
Received: by mail-wm1-x332.google.com with SMTP id
 5b1f17b1804b1-4770c2cd96fso2320145e9.3
 for <qemu-devel@nongnu.org>; Wed, 29 Oct 2025 14:40:10 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1761774003; x=1762378803; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=uY7fmVdMvGJL7gcl8U60RZO8Bwcu1zFyXw5gGAJaj1Q=;
 b=lCn4hB2Tbom33fj2nA/GaTb0aXlFltdbB6kg2bIdPEH9IUuqmM1XXyJYvEnApuCHNC
 rJqgYv63cTAPj+1ft9OvSoPYMnNo1JZx3/9gFpE1DzBU84o0weC10YURMv758kJpol0z
 xr8/LqGkbZWIwq2Hr0maboOs4camVJnvFef1JlB9aEzZzIQeEMF5S5/uVZPT++jF5rh0
 h3bVEfxfCK3aCNVh49yKrafjZCrK83dUuLzlSsYAe3AqucgZ5zhqg2uQcuxqP7VY8t5h
 XpiPPocW41F0iuk1/BGnvZRNzUh/ApvJ4l5dOU2DvaMHfxRKMKyw9LE4XmRYwiDGcCma
 eB8w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1761774003; x=1762378803;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=uY7fmVdMvGJL7gcl8U60RZO8Bwcu1zFyXw5gGAJaj1Q=;
 b=Rmq6WYaGxTBd9nnY6WJo2/Y824INrkj5dQB8cKGOJA748Eoj6DMzgDymnZhJ3VV8M5
 aT9JhJLKC4QZM+snJ7VWUe52nq98PUh+kV9kiFwxfTwEyEyC0Oh1Lon8eYqkX1sNKkU5
 2JeXtyWvlStlC+bfcR5CqxqD9yPGUX8OsENYSv/g575dntzNBvwBBUOI7HBQUpuiYGrK
 Q90cCfrBaQTS9wo994pXh62NXn0n2FQdeKY+uPmvAYR4NsrrGoRyXMcDCmhPwhgY0Dt+
 KQ9791LY0fZ5JuyzrR8H8UO+u1MZi4qwPZaMmlti9UDc+HIGd7EvTpWP2/8/yxqN2XT1
 K89Q==
X-Gm-Message-State: AOJu0YwxTURQ1wrS5dC4RlCGtxnZsjgHXWdmWFbQb5Kzrauf+kfPRCC5
 GliSvTDtkzoS6k04+7GbEQ32Sk6oNmnCXoZBVyAoTjIOWSNvxpiFoevB65H32B4uT8MaKKRelhJ
 25ZQU6tw=
X-Gm-Gg: ASbGncs1odoTOVBP8EUSRNgCJQTMVzcoRkPMnLXnsvcPieizb2aHP7qJmzlkMSkSab1
 2Hu0kquwQxR108gPPeJ+n+ar8udP5qoBkfdJIzdhk9lWPkZpIhBOifuuS94zCmbbIzLyeESb7KW
 vju+CTXxeUTVUA0xFzZPyTXXNTnHuZJZu5vjDOiXa9pW8onaGV7Cu5ioPLg54A+Pgmu5DSzFU/K
 1jmgBGVL+NEbG9RyB2DbKtXc/0hdpaPi1tKIe5UUdJF5yFqx7RsEfQuJrIEgIWssCppS1Jc6BX6
 gY9BLjppvKkCCxDatOUMdarh34/H5iLXRW24PuxC7o3NC2s8WdRQaFw94tjQMX3XzcmqvgmYYbs
 lLSqdAEKwytMiRrosY2W5EGc9Qy8bJoKwiwiKplWxlogsdLUFdcnq4VsGY4EgUFjSTeejWUC2rI
 MSP2gDLbSCpm4bo8+Cce8TaIhc7FA70DovqxgnfFlXThmfBy/tkg==
X-Google-Smtp-Source: AGHT+IHHNK2TL6G+Hc9lLw6pM9stiGxKghrY/g+yqrLmhhcTpCuh2ECR/39400mVfMfO5BllRIt+Gg==
X-Received: by 2002:a05:600c:1c81:b0:477:e66:4077 with SMTP id
 5b1f17b1804b1-4771e3fb258mr48680075e9.29.1761774003037; 
 Wed, 29 Oct 2025 14:40:03 -0700 (PDT)
Received: from localhost.localdomain (88-187-86-199.subs.proxad.net.
 [88.187.86.199]) by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-477289adc18sm4198735e9.6.2025.10.29.14.40.02
 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);
 Wed, 29 Oct 2025 14:40:02 -0700 (PDT)
From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= <philmd@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PULL 00/23] Misc single binary patches for 2025-10-29
Date: Wed, 29 Oct 2025 22:39:37 +0100
Message-ID: <20251029214001.99824-1-philmd@linaro.org>
X-Mailer: git-send-email 2.51.0
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::332;
 envelope-from=philmd@linaro.org; helo=mail-wm1-x332.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 T_SPF_TEMPERROR=0.01 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

The following changes since commit e090e0312dc9030d94e38e3d98a88718d3561e4e:

  Merge tag 'pull-trivial-patches' of https://gitlab.com/mjt0k/qemu into staging (2025-10-29 10:44:15 +0100)

are available in the Git repository at:

  https://github.com/philmd/qemu.git tags/single-binary-20251029

for you to fetch changes up to e5c542fa16b0a7d47070692481db301736a0ac7b:

  hw/riscv: Replace target_ulong uses (2025-10-29 19:16:24 +0100)

----------------------------------------------------------------
Various patches related to single binary work:

- Make hw/arm/ common by adding a QOM type to machines to
  tag in which binary (32 or 64-bit) they can be used.
  Convert the Virt and SBSA-Ref machines.
- Build Xen files once

----------------------------------------------------------------

Anton Johansson (1):
  hw/riscv: Replace target_ulong uses

Philippe Mathieu-DaudÃ© (22):
  hw/arm: Register TYPE_TARGET_ARM/AARCH64_MACHINE QOM interfaces
  hw/core: Allow ARM/Aarch64 binaries to use the 'none' machine
  hw/arm: Add DEFINE_MACHINE_ARM() / DEFINE_MACHINE_AARCH64() macros
  hw/arm: Filter machine types for qemu-system-arm/aarch64 binaries
  meson: Prepare to accept per-binary TargetInfo structure
    implementation
  config/target: Implement per-binary TargetInfo structure (ARM,
    AARCH64)
  hw/arm/virt: Register valid CPU types dynamically
  hw/arm/virt: Check accelerator availability at runtime
  qemu/target_info: Add target_arm() helper
  qemu/target_info: Add target_aarch64() helper
  qemu/target_info: Add target_base_arm() helper
  hw/arm/virt: Replace TARGET_AARCH64 -> target_aarch64()
  hw/arm/virt: Get default CPU type at runtime
  hw/arm/sbsa-ref: Include missing 'cpu.h' header
  hw/arm/sbsa-ref: Build only once
  hw/arm/virt-acpi-build: Include missing 'cpu.h' header
  hw/arm/virt-acpi-build: Build only once
  hw/arm/virt: Build only once
  hw/arm/meson: Move Xen files to arm_common_ss[]
  hw/xen: Use BITS_PER_BYTE & MAKE_64BIT_MASK() in req_size_bits()
  hw/xen: Replace target_ulong by agnostic target_long_bits()
  hw/xen: Build only once

 MAINTAINERS                       |  1 +
 meson.build                       | 10 ++++-
 include/hw/arm/machines-qom.h     | 46 +++++++++++++++++++
 include/qemu/target-info.h        | 21 +++++++++
 configs/targets/aarch64-softmmu.c | 26 +++++++++++
 configs/targets/arm-softmmu.c     | 26 +++++++++++
 hw/arm/aspeed.c                   | 27 ++++++++++-
 hw/arm/aspeed_ast27x0-fc.c        |  2 +
 hw/arm/b-l475e-iot01a.c           |  2 +
 hw/arm/bananapi_m2u.c             |  3 +-
 hw/arm/collie.c                   |  2 +
 hw/arm/cubieboard.c               |  3 +-
 hw/arm/digic_boards.c             |  3 +-
 hw/arm/exynos4_boards.c           |  3 ++
 hw/arm/fby35.c                    |  2 +
 hw/arm/highbank.c                 |  3 ++
 hw/arm/imx25_pdk.c                |  3 +-
 hw/arm/imx8mp-evk.c               |  4 +-
 hw/arm/integratorcp.c             |  3 +-
 hw/arm/kzm.c                      |  3 +-
 hw/arm/mcimx6ul-evk.c             |  4 +-
 hw/arm/mcimx7d-sabre.c            |  4 +-
 hw/arm/microbit.c                 |  2 +
 hw/arm/mps2-tz.c                  |  5 +++
 hw/arm/mps2.c                     |  5 +++
 hw/arm/mps3r.c                    |  2 +
 hw/arm/msf2-som.c                 |  3 +-
 hw/arm/musca.c                    |  3 ++
 hw/arm/musicpal.c                 |  3 +-
 hw/arm/netduino2.c                |  3 +-
 hw/arm/netduinoplus2.c            |  3 +-
 hw/arm/npcm7xx_boards.c           |  6 +++
 hw/arm/npcm8xx_boards.c           |  2 +
 hw/arm/olimex-stm32-h405.c        |  3 +-
 hw/arm/omap_sx1.c                 |  3 ++
 hw/arm/orangepi.c                 |  3 +-
 hw/arm/raspi.c                    |  6 +++
 hw/arm/raspi4b.c                  |  2 +
 hw/arm/realview.c                 |  5 +++
 hw/arm/sabrelite.c                |  3 +-
 hw/arm/sbsa-ref.c                 |  3 ++
 hw/arm/stellaris.c                |  3 ++
 hw/arm/stm32vldiscovery.c         |  3 +-
 hw/arm/versatilepb.c              |  3 ++
 hw/arm/vexpress.c                 |  3 ++
 hw/arm/virt-acpi-build.c          |  1 +
 hw/arm/virt.c                     | 74 ++++++++++++++++++-------------
 hw/arm/xilinx_zynq.c              |  2 +
 hw/arm/xlnx-versal-virt.c         |  3 ++
 hw/arm/xlnx-zcu102.c              |  2 +
 hw/core/null-machine.c            |  6 ++-
 hw/riscv/riscv-iommu.c            |  6 ++-
 hw/riscv/riscv_hart.c             |  2 +-
 hw/xen/xen-hvm-common.c           |  9 ++--
 target-info-qom.c                 | 24 ++++++++++
 target-info.c                     | 21 +++++++++
 target/arm/machine.c              | 18 ++++++++
 configs/targets/meson.build       |  5 +++
 hw/arm/meson.build                |  8 ++--
 hw/xen/meson.build                | 22 ++++-----
 60 files changed, 406 insertions(+), 75 deletions(-)
 create mode 100644 include/hw/arm/machines-qom.h
 create mode 100644 configs/targets/aarch64-softmmu.c
 create mode 100644 configs/targets/arm-softmmu.c
 create mode 100644 target-info-qom.c
 create mode 100644 configs/targets/meson.build

-- 
2.51.0


