[[design]]
name = 'blinky'

[design.rtl]
sources = ['blinky.v']
top = 'top'

[flows.open_fpga_loader]
board = 'ulx3s'
clock_period = 20 # 50 MHz
