0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi4_lite_register_m_0_0/sim/design_1_axi4_lite_register_m_0_0.v,1728514005,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,,design_1_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1728514005,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,1728514005,vhdl,,,,design_1_axi_gpio_1_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,1728514006,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_ila_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,1728514004,vhdl,,,,design_1_proc_sys_reset_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1728514001,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1728514004,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ipshared/db16/image_loader_module.v,,design_1_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1728514006,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_1/sim/design_1.v,,design_1_xlconstant_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_axi4_lite_register_m_0_0/sim/design_2_axi4_lite_register_m_0_0.v,1728666834,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,design_2_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_image_loader_module_0_0/sim/design_2_image_loader_module_0_0.v,1728667526,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/src/ila_0/sim/ila_0.v,,design_2_image_loader_module_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/sim/design_2_perceptron_0_0.v,1728667340,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v,,design_2_perceptron_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/src/ila_0/sim/ila_0.v,1728667366,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/e5d5/perceptron.v,,ila_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd,1728667366,vhdl,,,,mult_gen_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v,1728666861,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v,,design_2_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_0/sim/design_2_xlconstant_0_0.v,1728666862,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/8060/axi4_lite_layer_connector.v,,design_2_xlconstant_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/1e47/image_loader_module.v,1728667526,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_image_loader_module_0_0/sim/design_2_image_loader_module_0_0.v,,image_loader_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/c04c/axi4_lite_register_module.v,1728666834,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_axi4_lite_register_m_0_0/sim/design_2_axi4_lite_register_m_0_0.v,,axi4_lite_register_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/e5d5/perceptron.v,1728667340,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ip/design_2_perceptron_0_0/sim/design_2_perceptron_0_0.v,,perceptron,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1728667531,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728667531,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_2/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,blk_mem_gen_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/sim/design_2.v,1728588518,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v,,design_2;design_2_axi_interconnect_0_0;m00_couplers_imp_F9RV50;m01_couplers_imp_1O10UX1;m02_couplers_imp_E445IF;m03_couplers_imp_1PH007A;s00_couplers_imp_1L7QRZA,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_2_tb.v,1728587694,verilog,,,,design_2_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1728521610,verilog,,,,design_1_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_2/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1728586995,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_2/ipshared/1e47/image_loader_module.v,,dual_port_AXI_Native_bram,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v,1728586994,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_2_tb.v,,design_2_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../10_9.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../10_9.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../10_9.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
