{
  "Top": "run",
  "RtlTop": "run",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-2"
  },
  "HlsSolution": {
    "Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_bind -effort=medium"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline Conv1_layer\/Conv1_layer_label0 ",
      "set_directive_pipeline Conv2_layer\/Conv2_layer_label12 ",
      "set_directive_pipeline Flatten_layer\/Flatten_layer_label4 "
    ],
    "DirectiveInfo": [
      "pipeline Conv1_layer\/Conv1_layer_label0 {} {}",
      "pipeline Conv2_layer\/Conv2_layer_label12 {} {}",
      "pipeline Flatten_layer\/Flatten_layer_label4 {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "15",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "1.875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 15.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "run",
    "Version": "1.0",
    "DisplayName": "Run",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/source\/DataLoader.cpp",
      "..\/source\/test.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Conv1_layer.vhd",
      "impl\/vhdl\/Conv2_layer.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Aem.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bak.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bbk.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bck.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bdk.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bek.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Bew.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bfk.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bgk.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bhl.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bil.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bjl.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bkl.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bll.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bml.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bnm.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bom.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bpm.vhd",
      "impl\/vhdl\/Conv2_layer_conv2bqm.vhd",
      "impl\/vhdl\/Conv2_layer_conv2brm.vhd",
      "impl\/vhdl\/Conv2_layer_conv2CeG.vhd",
      "impl\/vhdl\/Conv2_layer_conv2DeQ.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Ee0.vhd",
      "impl\/vhdl\/Conv2_layer_conv2eOg.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Ffa.vhd",
      "impl\/vhdl\/Conv2_layer_conv2fYi.vhd",
      "impl\/vhdl\/Conv2_layer_conv2g8j.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Gfk.vhd",
      "impl\/vhdl\/Conv2_layer_conv2hbi.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Hfu.vhd",
      "impl\/vhdl\/Conv2_layer_conv2ibs.vhd",
      "impl\/vhdl\/Conv2_layer_conv2IfE.vhd",
      "impl\/vhdl\/Conv2_layer_conv2jbC.vhd",
      "impl\/vhdl\/Conv2_layer_conv2JfO.vhd",
      "impl\/vhdl\/Conv2_layer_conv2kbM.vhd",
      "impl\/vhdl\/Conv2_layer_conv2KfY.vhd",
      "impl\/vhdl\/Conv2_layer_conv2lbW.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Lf8.vhd",
      "impl\/vhdl\/Conv2_layer_conv2mb6.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Mgi.vhd",
      "impl\/vhdl\/Conv2_layer_conv2ncg.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Ngs.vhd",
      "impl\/vhdl\/Conv2_layer_conv2ocq.vhd",
      "impl\/vhdl\/Conv2_layer_conv2OgC.vhd",
      "impl\/vhdl\/Conv2_layer_conv2pcA.vhd",
      "impl\/vhdl\/Conv2_layer_conv2PgM.vhd",
      "impl\/vhdl\/Conv2_layer_conv2qcK.vhd",
      "impl\/vhdl\/Conv2_layer_conv2QgW.vhd",
      "impl\/vhdl\/Conv2_layer_conv2rcU.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Rg6.vhd",
      "impl\/vhdl\/Conv2_layer_conv2sc4.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Shg.vhd",
      "impl\/vhdl\/Conv2_layer_conv2tde.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Thq.vhd",
      "impl\/vhdl\/Conv2_layer_conv2udo.vhd",
      "impl\/vhdl\/Conv2_layer_conv2UhA.vhd",
      "impl\/vhdl\/Conv2_layer_conv2vdy.vhd",
      "impl\/vhdl\/Conv2_layer_conv2VhK.vhd",
      "impl\/vhdl\/Conv2_layer_conv2wdI.vhd",
      "impl\/vhdl\/Conv2_layer_conv2WhU.vhd",
      "impl\/vhdl\/Conv2_layer_conv2xdS.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Xh4.vhd",
      "impl\/vhdl\/Conv2_layer_conv2yd2.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Yie.vhd",
      "impl\/vhdl\/Conv2_layer_conv2zec.vhd",
      "impl\/vhdl\/Conv2_layer_conv2Zio.vhd",
      "impl\/vhdl\/Conv2_layer_conv20iy.vhd",
      "impl\/vhdl\/Conv2_layer_conv21iI.vhd",
      "impl\/vhdl\/Conv2_layer_conv22iS.vhd",
      "impl\/vhdl\/Conv2_layer_conv23i2.vhd",
      "impl\/vhdl\/Conv2_layer_conv24jc.vhd",
      "impl\/vhdl\/Conv2_layer_conv25jm.vhd",
      "impl\/vhdl\/Conv2_layer_conv26jw.vhd",
      "impl\/vhdl\/Conv2_layer_conv27jG.vhd",
      "impl\/vhdl\/Conv2_layer_conv28jQ.vhd",
      "impl\/vhdl\/Conv2_layer_conv29j0.vhd",
      "impl\/vhdl\/FC2_layer.vhd",
      "impl\/vhdl\/FC2_layer_fc2_bias.vhd",
      "impl\/vhdl\/FC2_layer_fc2_wei.vhd",
      "impl\/vhdl\/Flatten_layer.vhd",
      "impl\/vhdl\/Init.vhd",
      "impl\/vhdl\/MaxPooling1_layer.vhd",
      "impl\/vhdl\/MaxPooling2_layer.vhd",
      "impl\/vhdl\/run_conv1_input.vhd",
      "impl\/vhdl\/run_conv1_output.vhd",
      "impl\/vhdl\/run_conv2_output.vhd",
      "impl\/vhdl\/run_data.vhd",
      "impl\/vhdl\/run_fadd_32ns_32nbkb.vhd",
      "impl\/vhdl\/run_fc1_bias.vhd",
      "impl\/vhdl\/run_fc1_output.vhd",
      "impl\/vhdl\/run_fc1_wei.vhd",
      "impl\/vhdl\/run_fc2_output.vhd",
      "impl\/vhdl\/run_fcmp_32ns_32ndEe.vhd",
      "impl\/vhdl\/run_flatten_output.vhd",
      "impl\/vhdl\/run_fmul_32ns_32ncud.vhd",
      "impl\/vhdl\/run_mux_32_32_1_1.vhd",
      "impl\/vhdl\/run_pool1_output.vhd",
      "impl\/vhdl\/run_pool2_output.vhd",
      "impl\/vhdl\/run.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Conv1_layer.v",
      "impl\/verilog\/Conv2_layer.v",
      "impl\/verilog\/Conv2_layer_conv2Aem.v",
      "impl\/verilog\/Conv2_layer_conv2Aem_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bak.v",
      "impl\/verilog\/Conv2_layer_conv2bak_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bbk.v",
      "impl\/verilog\/Conv2_layer_conv2bbk_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bck.v",
      "impl\/verilog\/Conv2_layer_conv2bck_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bdk.v",
      "impl\/verilog\/Conv2_layer_conv2bdk_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bek.v",
      "impl\/verilog\/Conv2_layer_conv2bek_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Bew.v",
      "impl\/verilog\/Conv2_layer_conv2Bew_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bfk.v",
      "impl\/verilog\/Conv2_layer_conv2bfk_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bgk.v",
      "impl\/verilog\/Conv2_layer_conv2bgk_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bhl.v",
      "impl\/verilog\/Conv2_layer_conv2bhl_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bil.v",
      "impl\/verilog\/Conv2_layer_conv2bil_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bjl.v",
      "impl\/verilog\/Conv2_layer_conv2bjl_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bkl.v",
      "impl\/verilog\/Conv2_layer_conv2bkl_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bll.v",
      "impl\/verilog\/Conv2_layer_conv2bll_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bml.v",
      "impl\/verilog\/Conv2_layer_conv2bml_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bnm.v",
      "impl\/verilog\/Conv2_layer_conv2bnm_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bom.v",
      "impl\/verilog\/Conv2_layer_conv2bom_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bpm.v",
      "impl\/verilog\/Conv2_layer_conv2bpm_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2bqm.v",
      "impl\/verilog\/Conv2_layer_conv2bqm_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2brm.v",
      "impl\/verilog\/Conv2_layer_conv2brm_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2CeG.v",
      "impl\/verilog\/Conv2_layer_conv2CeG_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2DeQ.v",
      "impl\/verilog\/Conv2_layer_conv2DeQ_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Ee0.v",
      "impl\/verilog\/Conv2_layer_conv2Ee0_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2eOg.v",
      "impl\/verilog\/Conv2_layer_conv2eOg_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Ffa.v",
      "impl\/verilog\/Conv2_layer_conv2Ffa_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2fYi.v",
      "impl\/verilog\/Conv2_layer_conv2fYi_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2g8j.v",
      "impl\/verilog\/Conv2_layer_conv2g8j_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Gfk.v",
      "impl\/verilog\/Conv2_layer_conv2Gfk_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2hbi.v",
      "impl\/verilog\/Conv2_layer_conv2hbi_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Hfu.v",
      "impl\/verilog\/Conv2_layer_conv2Hfu_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2ibs.v",
      "impl\/verilog\/Conv2_layer_conv2ibs_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2IfE.v",
      "impl\/verilog\/Conv2_layer_conv2IfE_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2jbC.v",
      "impl\/verilog\/Conv2_layer_conv2jbC_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2JfO.v",
      "impl\/verilog\/Conv2_layer_conv2JfO_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2kbM.v",
      "impl\/verilog\/Conv2_layer_conv2kbM_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2KfY.v",
      "impl\/verilog\/Conv2_layer_conv2KfY_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2lbW.v",
      "impl\/verilog\/Conv2_layer_conv2lbW_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Lf8.v",
      "impl\/verilog\/Conv2_layer_conv2Lf8_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2mb6.v",
      "impl\/verilog\/Conv2_layer_conv2mb6_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Mgi.v",
      "impl\/verilog\/Conv2_layer_conv2Mgi_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2ncg.v",
      "impl\/verilog\/Conv2_layer_conv2ncg_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Ngs.v",
      "impl\/verilog\/Conv2_layer_conv2Ngs_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2ocq.v",
      "impl\/verilog\/Conv2_layer_conv2ocq_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2OgC.v",
      "impl\/verilog\/Conv2_layer_conv2OgC_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2pcA.v",
      "impl\/verilog\/Conv2_layer_conv2pcA_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2PgM.v",
      "impl\/verilog\/Conv2_layer_conv2PgM_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2qcK.v",
      "impl\/verilog\/Conv2_layer_conv2qcK_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2QgW.v",
      "impl\/verilog\/Conv2_layer_conv2QgW_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2rcU.v",
      "impl\/verilog\/Conv2_layer_conv2rcU_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Rg6.v",
      "impl\/verilog\/Conv2_layer_conv2Rg6_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2sc4.v",
      "impl\/verilog\/Conv2_layer_conv2sc4_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Shg.v",
      "impl\/verilog\/Conv2_layer_conv2Shg_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2tde.v",
      "impl\/verilog\/Conv2_layer_conv2tde_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Thq.v",
      "impl\/verilog\/Conv2_layer_conv2Thq_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2udo.v",
      "impl\/verilog\/Conv2_layer_conv2udo_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2UhA.v",
      "impl\/verilog\/Conv2_layer_conv2UhA_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2vdy.v",
      "impl\/verilog\/Conv2_layer_conv2vdy_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2VhK.v",
      "impl\/verilog\/Conv2_layer_conv2VhK_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2wdI.v",
      "impl\/verilog\/Conv2_layer_conv2wdI_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2WhU.v",
      "impl\/verilog\/Conv2_layer_conv2WhU_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2xdS.v",
      "impl\/verilog\/Conv2_layer_conv2xdS_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Xh4.v",
      "impl\/verilog\/Conv2_layer_conv2Xh4_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2yd2.v",
      "impl\/verilog\/Conv2_layer_conv2yd2_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Yie.v",
      "impl\/verilog\/Conv2_layer_conv2Yie_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2zec.v",
      "impl\/verilog\/Conv2_layer_conv2zec_rom.dat",
      "impl\/verilog\/Conv2_layer_conv2Zio.v",
      "impl\/verilog\/Conv2_layer_conv2Zio_rom.dat",
      "impl\/verilog\/Conv2_layer_conv20iy.v",
      "impl\/verilog\/Conv2_layer_conv20iy_rom.dat",
      "impl\/verilog\/Conv2_layer_conv21iI.v",
      "impl\/verilog\/Conv2_layer_conv21iI_rom.dat",
      "impl\/verilog\/Conv2_layer_conv22iS.v",
      "impl\/verilog\/Conv2_layer_conv22iS_rom.dat",
      "impl\/verilog\/Conv2_layer_conv23i2.v",
      "impl\/verilog\/Conv2_layer_conv23i2_rom.dat",
      "impl\/verilog\/Conv2_layer_conv24jc.v",
      "impl\/verilog\/Conv2_layer_conv24jc_rom.dat",
      "impl\/verilog\/Conv2_layer_conv25jm.v",
      "impl\/verilog\/Conv2_layer_conv25jm_rom.dat",
      "impl\/verilog\/Conv2_layer_conv26jw.v",
      "impl\/verilog\/Conv2_layer_conv26jw_rom.dat",
      "impl\/verilog\/Conv2_layer_conv27jG.v",
      "impl\/verilog\/Conv2_layer_conv27jG_rom.dat",
      "impl\/verilog\/Conv2_layer_conv28jQ.v",
      "impl\/verilog\/Conv2_layer_conv28jQ_rom.dat",
      "impl\/verilog\/Conv2_layer_conv29j0.v",
      "impl\/verilog\/Conv2_layer_conv29j0_rom.dat",
      "impl\/verilog\/FC2_layer.v",
      "impl\/verilog\/FC2_layer_fc2_bias.v",
      "impl\/verilog\/FC2_layer_fc2_bias_rom.dat",
      "impl\/verilog\/FC2_layer_fc2_wei.v",
      "impl\/verilog\/FC2_layer_fc2_wei_rom.dat",
      "impl\/verilog\/Flatten_layer.v",
      "impl\/verilog\/Init.v",
      "impl\/verilog\/MaxPooling1_layer.v",
      "impl\/verilog\/MaxPooling2_layer.v",
      "impl\/verilog\/run_conv1_input.v",
      "impl\/verilog\/run_conv1_input_ram.dat",
      "impl\/verilog\/run_conv1_output.v",
      "impl\/verilog\/run_conv1_output_ram.dat",
      "impl\/verilog\/run_conv2_output.v",
      "impl\/verilog\/run_conv2_output_ram.dat",
      "impl\/verilog\/run_data.v",
      "impl\/verilog\/run_data_ram.dat",
      "impl\/verilog\/run_fadd_32ns_32nbkb.v",
      "impl\/verilog\/run_fc1_bias.v",
      "impl\/verilog\/run_fc1_bias_rom.dat",
      "impl\/verilog\/run_fc1_output.v",
      "impl\/verilog\/run_fc1_output_ram.dat",
      "impl\/verilog\/run_fc1_wei.v",
      "impl\/verilog\/run_fc1_wei_rom.dat",
      "impl\/verilog\/run_fc2_output.v",
      "impl\/verilog\/run_fc2_output_ram.dat",
      "impl\/verilog\/run_fcmp_32ns_32ndEe.v",
      "impl\/verilog\/run_flatten_output.v",
      "impl\/verilog\/run_flatten_output_ram.dat",
      "impl\/verilog\/run_fmul_32ns_32ncud.v",
      "impl\/verilog\/run_mux_32_32_1_1.v",
      "impl\/verilog\/run_pool1_output.v",
      "impl\/verilog\/run_pool1_output_ram.dat",
      "impl\/verilog\/run_pool2_output.v",
      "impl\/verilog\/run_pool2_output_ram.dat",
      "impl\/verilog\/run.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/run_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/run_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/run_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "E:\/FPGA\/Xilinx\/HLS\/CNN\/minst\/solution1\/.autopilot\/db\/run.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "run_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name run_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "run_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name run_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "run_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name run_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data_in": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    },
    "predict": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in": {
      "dir": "in",
      "width": "32"
    },
    "predict": {
      "dir": "out",
      "width": "32"
    },
    "predict_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "data_in": {
      "interfaceRef": "data_in",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "predict": {
      "interfaceRef": "predict",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "13"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "run",
      "Instances": [
        {
          "ModuleName": "Conv2_layer",
          "InstanceName": "grp_Conv2_layer_fu_382"
        },
        {
          "ModuleName": "Conv1_layer",
          "InstanceName": "grp_Conv1_layer_fu_542"
        },
        {
          "ModuleName": "FC2_layer",
          "InstanceName": "grp_FC2_layer_fu_550"
        },
        {
          "ModuleName": "MaxPooling1_layer",
          "InstanceName": "grp_MaxPooling1_layer_fu_563"
        },
        {
          "ModuleName": "MaxPooling2_layer",
          "InstanceName": "grp_MaxPooling2_layer_fu_571"
        },
        {
          "ModuleName": "Init",
          "InstanceName": "grp_Init_fu_579"
        },
        {
          "ModuleName": "Flatten_layer",
          "InstanceName": "grp_Flatten_layer_fu_601"
        }
      ]
    },
    "Metrics": {
      "Init": {
        "Latency": {
          "LatencyBest": "4700",
          "LatencyAvg": "4700",
          "LatencyWorst": "4700",
          "PipelineII": "4700",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "5.542"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "1624",
            "PipelineII": "",
            "PipelineDepth": "58",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "28",
                "Latency": "56",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "3",
            "Latency": "1878",
            "PipelineII": "",
            "PipelineDepth": "626",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "24",
                "Latency": "624",
                "PipelineII": "",
                "PipelineDepth": "26",
                "Loops": [{
                    "Name": "Loop 2.1.1",
                    "TripCount": "24",
                    "Latency": "24",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "3",
            "Latency": "510",
            "PipelineII": "",
            "PipelineDepth": "170",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "12",
                "Latency": "168",
                "PipelineII": "",
                "PipelineDepth": "14",
                "Loops": [{
                    "Name": "Loop 3.1.1",
                    "TripCount": "12",
                    "Latency": "12",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "5",
            "Latency": "410",
            "PipelineII": "",
            "PipelineDepth": "82",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "8",
                "Latency": "80",
                "PipelineII": "",
                "PipelineDepth": "10",
                "Loops": [{
                    "Name": "Loop 4.1.1",
                    "TripCount": "8",
                    "Latency": "8",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          },
          {
            "Name": "Loop 5",
            "TripCount": "5",
            "Latency": "130",
            "PipelineII": "",
            "PipelineDepth": "26",
            "Loops": [{
                "Name": "Loop 5.1",
                "TripCount": "4",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "6",
                "Loops": [{
                    "Name": "Loop 5.1.1",
                    "TripCount": "4",
                    "Latency": "4",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              }]
          },
          {
            "Name": "Loop 6",
            "TripCount": "80",
            "Latency": "80",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 7",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 8",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "FF": "245",
          "LUT": "315",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Conv1_layer": {
        "Latency": {
          "LatencyBest": "22558",
          "LatencyAvg": "22558",
          "LatencyWorst": "22558",
          "PipelineII": "22558",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "12.646"
        },
        "Loops": [{
            "Name": "Conv1_layer_label8",
            "TripCount": "3",
            "Latency": "22557",
            "PipelineII": "",
            "PipelineDepth": "7519",
            "Loops": [{
                "Name": "Conv1_layer_label7_Conv1_layer_label0",
                "TripCount": "576",
                "Latency": "7516",
                "PipelineII": "13",
                "PipelineDepth": "42"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "2157",
          "LUT": "2409"
        }
      },
      "MaxPooling1_layer": {
        "Latency": {
          "LatencyBest": "6127",
          "LatencyAvg": "6127",
          "LatencyWorst": "6127",
          "PipelineII": "6127",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "8.723"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "6126",
            "PipelineII": "",
            "PipelineDepth": "2042",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "12",
                "Latency": "2040",
                "PipelineII": "",
                "PipelineDepth": "170",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "12",
                    "Latency": "168",
                    "PipelineII": "",
                    "PipelineDepth": "14",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "2",
                        "Latency": "12",
                        "PipelineII": "",
                        "PipelineDepth": "6",
                        "Loops": [{
                            "Name": "MaxPooling1_layer_label1",
                            "TripCount": "2",
                            "Latency": "4",
                            "PipelineII": "",
                            "PipelineDepth": "2"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "202",
          "LUT": "457",
          "BRAM_18K": "0"
        }
      },
      "Conv2_layer": {
        "Latency": {
          "LatencyBest": "12220",
          "LatencyAvg": "12220",
          "LatencyWorst": "12220",
          "PipelineII": "12220",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "12.646"
        },
        "Loops": [{
            "Name": "L_Conv2_layer_label9_Conv2_layer_label12",
            "TripCount": "320",
            "Latency": "12218",
            "PipelineII": "38",
            "PipelineDepth": "97"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "10",
          "FF": "7289",
          "LUT": "2954"
        }
      },
      "MaxPooling2_layer": {
        "Latency": {
          "LatencyBest": "1171",
          "LatencyAvg": "1171",
          "LatencyWorst": "1171",
          "PipelineII": "1171",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "8.723"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "5",
            "Latency": "1170",
            "PipelineII": "",
            "PipelineDepth": "234",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "232",
                "PipelineII": "",
                "PipelineDepth": "58",
                "Loops": [{
                    "Name": "Loop 1.1.1",
                    "TripCount": "4",
                    "Latency": "56",
                    "PipelineII": "",
                    "PipelineDepth": "14",
                    "Loops": [{
                        "Name": "Loop 1.1.1.1",
                        "TripCount": "2",
                        "Latency": "12",
                        "PipelineII": "",
                        "PipelineDepth": "6",
                        "Loops": [{
                            "Name": "MaxPooling2_layer_label3",
                            "TripCount": "2",
                            "Latency": "4",
                            "PipelineII": "",
                            "PipelineDepth": "2"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "DSP48E": "0",
          "FF": "179",
          "LUT": "387",
          "BRAM_18K": "0"
        }
      },
      "Flatten_layer": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "42",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "5.542"
        },
        "Loops": [{
            "Name": "Flatten_layer_label4",
            "TripCount": "5",
            "Latency": "40",
            "PipelineII": "8",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "59",
          "LUT": "270",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "FC2_layer": {
        "Latency": {
          "LatencyBest": "3582",
          "LatencyAvg": "3582",
          "LatencyWorst": "3582",
          "PipelineII": "3582",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "12.646"
        },
        "Loops": [
          {
            "Name": "FC2_layer_label3",
            "TripCount": "10",
            "Latency": "3560",
            "PipelineII": "",
            "PipelineDepth": "356",
            "Loops": [{
                "Name": "FC2_layer_label6",
                "TripCount": "50",
                "Latency": "350",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "5",
          "FF": "704",
          "LUT": "1109"
        }
      },
      "run": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "39383",
          "LatencyWorst": "78763",
          "PipelineIIMin": "3",
          "PipelineIIMax": "78764",
          "PipelineII": "3 ~ 78764",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "12.646"
        },
        "Loops": [{
            "Name": "FC1_layer_label2",
            "TripCount": "50",
            "Latency": "28350",
            "PipelineII": "",
            "PipelineDepth": "567",
            "Loops": [{
                "Name": "FC1_layer_label5",
                "TripCount": "80",
                "Latency": "560",
                "PipelineII": "",
                "PipelineDepth": "7"
              }]
          }],
        "Area": {
          "BRAM_18K": "26",
          "DSP48E": "30",
          "FF": "11647",
          "LUT": "9195"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "run",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-02-22 01:24:27 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
