---
layout: default
title: Osys RFG
---

## Overview

The CAG RegisterFile Generator (RFG) is a TCL-based register file hierarchy description language, which generates hardware (Verilog RTL) and software interfaces for control and status registers to be used in an FPGA or ASIC design.

## Quick Start

## Available Generators

- Hierarchical Verilog
- HTML Documentation
- Generic XML representation

## Software Interfaces

- Generic Scala API 
