Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Aug 15 15:20:49 2025


Cell Usage:
GTP_DFF_R                    23 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT6                      7 uses
GTP_LUT6CARRY                22 uses
GTP_LUT6D                     1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 37 of 66600 (0.06%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 37
Total Registers: 31 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 10 of 300 (3.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 23
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 23
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file waterled_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| waterled_top         | 37      | 31     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 10     | 0         | 0          | 22            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                      
*****************************************************************************************************
                                                                         Clock   Non-clock           
 Clock                    Period       Waveform            Type          Loads       Loads  Sources  
-----------------------------------------------------------------------------------------------------
 waterled_top|sysclk      1000.0000    {0.0000 500.0000}   Declared         31           0  {sysclk} 
=====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               waterled_top|sysclk                       
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 waterled_top|sysclk         1.0000 MHz    262.4672 MHz      1000.0000         3.8100        996.190
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 waterled_top|sysclk    waterled_top|sysclk        996.190       0.000              0             69
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 waterled_top|sysclk    waterled_top|sysclk          0.701       0.000              0             69
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 waterled_top|sysclk                               499.800       0.000              0             31
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : cnt[7]/CLK (GTP_DFF_R)
Endpoint    : led_reg[0]/CE (GTP_DFF_SE)
Path Group  : waterled_top|sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       cnt[7]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       cnt[7]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         cnt[7]           
                                                                                   N51_1/I0 (GTP_LUT6D)
                                   td                    0.273       4.323 r       N51_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.708         _N131            
                                                                                   N51_35/I4 (GTP_LUT6)
                                   td                    0.074       4.782 r       N51_35/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.167         _N138            
                                                                                   N51_36/I5 (GTP_LUT6)
                                   td                    0.074       5.241 r       N51_36/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.678         N51              
                                                                                   N58/I0 (GTP_LUT4)
                                   td                    0.108       5.786 r       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       6.253         N58              
                                                                                   led_reg[0]_ce_fix/I1 (GTP_LUT2)
                                   td                    0.224       6.477 r       led_reg[0]_ce_fix/Z (GTP_LUT2)
                                   net (fanout=8)        0.437       6.914         N51_7            
                                                                           r       led_reg[0]/CE (GTP_DFF_SE)

 Data arrival time                                                   6.914         Logic Levels: 5  
                                                                                   Logic: 0.956ns(27.051%), Route: 2.578ns(72.949%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                      1000.000    1000.000 r                        
 sysclk                                                  0.000    1000.000 r       sysclk (port)    
                                   net (fanout=1)        0.000    1000.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420    1003.380         nt_sysclk        
                                                                           r       led_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.190                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[7]/CLK (GTP_DFF_R)
Endpoint    : led_reg[1]/CE (GTP_DFF_RE)
Path Group  : waterled_top|sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       cnt[7]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       cnt[7]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         cnt[7]           
                                                                                   N51_1/I0 (GTP_LUT6D)
                                   td                    0.273       4.323 r       N51_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.708         _N131            
                                                                                   N51_35/I4 (GTP_LUT6)
                                   td                    0.074       4.782 r       N51_35/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.167         _N138            
                                                                                   N51_36/I5 (GTP_LUT6)
                                   td                    0.074       5.241 r       N51_36/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.678         N51              
                                                                                   N58/I0 (GTP_LUT4)
                                   td                    0.108       5.786 r       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       6.253         N58              
                                                                                   led_reg[0]_ce_fix/I1 (GTP_LUT2)
                                   td                    0.224       6.477 r       led_reg[0]_ce_fix/Z (GTP_LUT2)
                                   net (fanout=8)        0.437       6.914         N51_7            
                                                                           r       led_reg[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.914         Logic Levels: 5  
                                                                                   Logic: 0.956ns(27.051%), Route: 2.578ns(72.949%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                      1000.000    1000.000 r                        
 sysclk                                                  0.000    1000.000 r       sysclk (port)    
                                   net (fanout=1)        0.000    1000.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420    1003.380         nt_sysclk        
                                                                           r       led_reg[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.190                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[7]/CLK (GTP_DFF_R)
Endpoint    : led_reg[2]/CE (GTP_DFF_RE)
Path Group  : waterled_top|sysclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       cnt[7]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       cnt[7]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.467       4.050         cnt[7]           
                                                                                   N51_1/I0 (GTP_LUT6D)
                                   td                    0.273       4.323 r       N51_1/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.385       4.708         _N131            
                                                                                   N51_35/I4 (GTP_LUT6)
                                   td                    0.074       4.782 r       N51_35/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       5.167         _N138            
                                                                                   N51_36/I5 (GTP_LUT6)
                                   td                    0.074       5.241 r       N51_36/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.678         N51              
                                                                                   N58/I0 (GTP_LUT4)
                                   td                    0.108       5.786 r       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       6.253         N58              
                                                                                   led_reg[0]_ce_fix/I1 (GTP_LUT2)
                                   td                    0.224       6.477 r       led_reg[0]_ce_fix/Z (GTP_LUT2)
                                   net (fanout=8)        0.437       6.914         N51_7            
                                                                           r       led_reg[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.914         Logic Levels: 5  
                                                                                   Logic: 0.956ns(27.051%), Route: 2.578ns(72.949%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                      1000.000    1000.000 r                        
 sysclk                                                  0.000    1000.000 r       sysclk (port)    
                                   net (fanout=1)        0.000    1000.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420    1003.380         nt_sysclk        
                                                                           r       led_reg[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   6.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.190                          
====================================================================================================

====================================================================================================

Startpoint  : led_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : led_reg[1]/D (GTP_DFF_RE)
Path Group  : waterled_top|sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.185       3.565 f       led_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=3)        0.467       4.032         nt_led[0]        
                                                                           f       led_reg[1]/D (GTP_DFF_RE)

 Data arrival time                                                   4.032         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.374%), Route: 0.467ns(71.626%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : led_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : led_reg[2]/D (GTP_DFF_RE)
Path Group  : waterled_top|sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       led_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.467       4.032         nt_led[1]        
                                                                           f       led_reg[2]/D (GTP_DFF_RE)

 Data arrival time                                                   4.032         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.374%), Route: 0.467ns(71.626%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : led_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : led_reg[3]/D (GTP_DFF_RE)
Path Group  : waterled_top|sysclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       led_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.467       4.032         nt_led[2]        
                                                                           f       led_reg[3]/D (GTP_DFF_RE)

 Data arrival time                                                   4.032         Logic Levels: 0  
                                                                                   Logic: 0.185ns(28.374%), Route: 0.467ns(71.626%)
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.701                          
====================================================================================================

====================================================================================================

Startpoint  : led_reg[0]/CLK (GTP_DFF_SE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[0]/CLK (GTP_DFF_SE)

                                   tco                   0.203       3.583 r       led_reg[0]/Q (GTP_DFF_SE)
                                   net (fanout=3)        0.000       3.583         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.000       3.583         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock waterled_top|sysclk (rising edge)
                                                         0.000       0.000 r                        
 sysclk                                                  0.000       0.000 r       sysclk (port)    
                                   net (fanout=1)        0.000       0.000         sysclk           
                                                                                   sysclk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sysclk_ibuf/O (GTP_INBUF)
                                   net (fanout=31)       2.420       3.380         nt_sysclk        
                                                                           r       led_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.000       3.583         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : led_reg[0]/S (GTP_DFF_SE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_rst_n         
                                                                                   N58/I1 (GTP_LUT4)
                                   td                    0.196       2.429 f       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       2.896         N58              
                                                                           f       led_reg[0]/S (GTP_DFF_SE)

 Data arrival time                                                   2.896         Logic Levels: 2  
                                                                                   Logic: 1.057ns(36.499%), Route: 1.839ns(63.501%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : led_reg[1]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_rst_n         
                                                                                   N58/I1 (GTP_LUT4)
                                   td                    0.196       2.429 f       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       2.896         N58              
                                                                           f       led_reg[1]/R (GTP_DFF_RE)

 Data arrival time                                                   2.896         Logic Levels: 2  
                                                                                   Logic: 1.057ns(36.499%), Route: 1.839ns(63.501%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : led_reg[2]/R (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_n                                                   0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.000       0.000         rst_n            
                                                                                   rst_n_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.372       2.233         nt_rst_n         
                                                                                   N58/I1 (GTP_LUT4)
                                   td                    0.196       2.429 f       N58/Z (GTP_LUT4) 
                                   net (fanout=9)        0.467       2.896         N58              
                                                                           f       led_reg[2]/R (GTP_DFF_RE)

 Data arrival time                                                   2.896         Logic Levels: 2  
                                                                                   Logic: 1.057ns(36.499%), Route: 1.839ns(63.501%)
====================================================================================================

{waterled_top|sysclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          cnt[0]/CLK   
 499.800     500.000         0.200           Low Pulse Width                           cnt[0]/CLK   
 499.800     500.000         0.200           High Pulse Width                          cnt[1]/CLK   
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/compile/waterled_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc                                               
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/waterled_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/waterled_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/waterled_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/snr.db                           
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/synthesize/waterled_top.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 311 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:5s
Total real time to synthesize completion : 0h:0m:10s
