[
  {
    "author": [
      {
        "family": "Wanlass",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "International Symposium on Solid-State Circuits"
    ],
    "date": [
      "1963"
    ],
    "title": [
      "Nanowatt logic using field-effect metal-oxide semiconductor triodes"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "2."
    ],
    "note": [
      "accessed 29 June 2007]."
    ],
    "type": null,
    "url": [
      "http://www.icknowledge.com/history/1960s.html"
    ]
  },
  {
    "date": [
      "0521-07-01"
    ],
    "title": [
      "17:11 An introduction to domino logic 17"
    ],
    "type": null
  },
  {
    "citation-number": [
      "3."
    ],
    "note": [
      "accessed 29 June 2007]."
    ],
    "type": null,
    "url": [
      "http://en.wikipedia.org/wiki/CMOS"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "note": [
      "accessed 29 June 2007]."
    ],
    "type": null,
    "url": [
      "http://www.icknowledge.com/history/1970s.html"
    ]
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE SSCS Newsletter"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Out-of-the-park home runs’, legendary digital circuits that tracked technology scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Sunset Beach, CA"
    ],
    "publisher": [
      "Process Integration, Lattice Press"
    ],
    "title": [
      "Silicon Processing for the VLSI Era"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "IEEE Design and Test of Computers, November–December"
    ],
    "title": [
      "The tides of EDA"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Goering",
        "given": "R."
      }
    ],
    "citation-number": [
      "8."
    ],
    "title": [
      "EDAC: EDA up 15 percent in 2006"
    ],
    "type": null,
    "url": [
      "http://www.eetimes.com/news/latest/"
    ]
  },
  {
    "citation-number": [
      "9."
    ],
    "type": null,
    "url": [
      "http://i.cmpnet.com/eetimes/eedesign/2007/chart1"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Krambeck",
        "given": "R.H."
      },
      {
        "family": "Lee",
        "given": "C.M."
      },
      {
        "family": "Law",
        "given": "H.-F.S."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1982-06"
    ],
    "title": [
      "High speed compact circuits with CMOS"
    ],
    "type": "article-journal",
    "volume": [
      "SC-17(3"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "note": [
      "2 High-speed digital design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gelsinger",
        "given": "P.P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Spectrum"
    ],
    "date": [
      "1989-10"
    ],
    "title": [
      "Microprocessors circa 2000"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dennard",
        "given": "R.H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1973"
    ],
    "publisher": [
      "IEEE International Electron Devices Meeting"
    ],
    "title": [
      "Ion implanted MOSFET’s with very short channel lengths"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hrishikesh",
        "given": "M.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "29th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The optimal depth per pipeline stage is 6 to 8 FO4 inverter delays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Closing the Gap Between ASIC and Custom: Tools and Techniques for High Performance ASIC Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Paterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1996"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers",
      "Second Edition"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "36"
    ],
    "container-title": [
      "High Performance ASIC Design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kogge",
        "given": "P.M."
      },
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1973-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "A parallel algorithm for the efficient solution of a general class of recurrence equations"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Hossain",
        "given": "R."
      },
      {
        "family": "Huang",
        "given": "L.B."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "US Patent Number"
    ],
    "date": [
      "2004-11"
    ],
    "title": [
      "System and method for predictive comparator following addition"
    ],
    "type": "article-journal",
    "volume": [
      "6820109 B2"
    ]
  },
  {
    "author": [
      {
        "family": "Hossain",
        "given": "R."
      },
      {
        "family": "Herbert",
        "given": "J."
      },
      {
        "family": "Gouger",
        "given": "J.F."
      },
      {
        "family": "Bechade",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "24th European Solid-State Circuits Conference, The Hague"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Netherlands"
    ],
    "title": [
      "A 5.2 ns cycle time floating point unit macrocell"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hossain",
        "given": "J.C.Herbert R."
      },
      {
        "family": "Bechade",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1998-04"
    ],
    "genre": [
      "US Patent Number 6148315,"
    ],
    "title": [
      "Floating point unit having a unified adder–shifter design"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2004-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Methods for true energy performance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M."
      }
    ],
    "citation-number": [
      "12."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "Superscalar Microprocessor Design, Prentice-Hall"
    ],
    "type": null
  },
  {
    "date": [
      "0521-07-01"
    ],
    "issue": [
      "15"
    ],
    "type": null,
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "H.C."
      },
      {
        "family": "Linholm",
        "given": "L.W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1975-04"
    ],
    "title": [
      "An optimized output stage for MOS integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "SC-10(2"
    ]
  },
  {
    "author": [
      {
        "family": "Jaeger",
        "given": "R.C."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1975-06"
    ],
    "title": [
      "Comments on ‘An optimized output stage for MOS integrated circuits’"
    ],
    "type": "article-journal",
    "volume": [
      "SC-10(3"
    ]
  },
  {
    "author": [
      {
        "family": "Veendrick",
        "given": "H.J.M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1984-08"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Cherkauer",
        "given": "B.S."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "1995-03"
    ],
    "title": [
      "A unified design methodology for CMOS tapered buffers"
    ],
    "type": "article-journal",
    "volume": [
      "VLSI-3(1"
    ]
  },
  {
    "author": [
      {
        "family": "Ismail",
        "given": "Y.I."
      },
      {
        "family": "Friedman",
        "given": "E.G."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2000-04"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Kung",
        "given": "D.S."
      },
      {
        "family": "Puri",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "1999 IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Optimal P/N width ratio selection for standard cell libraries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Klass",
        "given": "F."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A new family of semidynamic and dynamic flip-flops with embedded logic for high-performance processors"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Duc",
        "given": "M.N."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "2000 Conference on Asia South Pacific Design Automation"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Compact yet high-performance (CyHp) library for short time-tomarket with new technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Richardson",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "39th Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "New Orleans, LO"
    ],
    "title": [
      "The iCORETM 520 MHz synthesizable CPU core"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Puri",
        "given": "R."
      },
      {
        "family": "Bjorksten",
        "given": "A."
      },
      {
        "family": "Rosser",
        "given": "T.E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1996-08"
    ],
    "genre": [
      "IBM Research Report, RC 20533"
    ],
    "publisher": [
      "Computer Science/Mathematics"
    ],
    "title": [
      "Logic optimization by output phase assignment in dynamic logic synthesis"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Zhao",
        "given": "M."
      },
      {
        "family": "Sapatnekar",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "5"
    ],
    "title": [
      "Circuits designed with domino logic in an ASIC flow"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Santoro",
        "given": "M.R."
      },
      {
        "family": "Horowitz",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1989-04"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "SPIM: a pipelined 64 × 64-bit iterative multiplier"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chappell",
        "given": "B."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "2002 IEEE International Conference on Computer Design",
      "P1: SJT/... P2: SJT"
    ],
    "date": [
      "2002-09"
    ],
    "location": [
      "Freiburg, Germany"
    ],
    "title": [
      "A system-level solution to domino synthesis with 2 GHz application"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "0521-07-01"
    ],
    "issue": [
      "56"
    ],
    "type": null,
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Skew-Tolerant Circuit Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bittlestone",
        "given": "C."
      },
      {
        "family": "Hill",
        "given": "A."
      },
      {
        "family": "Singhal",
        "given": "V."
      },
      {
        "family": "Arvind",
        "given": "N.V."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "40th Design Automation Conference"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Architecting ASIC libraries and flows in nanometer era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Closing the Gap between ASIC and Custom: Tools and Techniques for High Performance ASIC Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Markovic",
        "given": "D."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Journal of Solid State Circuits"
    ],
    "date": [
      "2004-08"
    ],
    "issue": [
      "8"
    ],
    "title": [
      "Methods for true energy performance optimization"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Sutherland",
        "given": "I."
      },
      {
        "family": "Sproull",
        "given": "B."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Logical Effort: Designing Fast CMOS Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wijeratne",
        "given": "S.P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2007-01"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "A 9 GHz 65-nm Intel Pentium 4 processor integer execution unit"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "T.-C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE SSCS Newsletter"
    ],
    "date": [
      "2006-09"
    ],
    "title": [
      "Where CMOS is going: trendy hype vs. real technology"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "LaPedus",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Electronic Engineering EETimes"
    ],
    "date": [
      "2007-04-02"
    ],
    "issue": [
      "ue 1469"
    ],
    "title": [
      "Cost cast ICs into Darwinian struggle"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Rafati",
        "given": "R."
      },
      {
        "family": "Fakhraie",
        "given": "S.M."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "2000-05"
    ],
    "location": [
      "Geneva, Switzerland"
    ],
    "title": [
      "Low-power data-driven dynamic logic (D3 L"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High Speed CMOS Design Styles"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Delagenes",
        "given": "D.J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2004-02"
    ],
    "issue": [
      "1"
    ],
    "title": [
      "LVS technology for Intel Pentium 4 processor on 90 nm technology"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "A."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "41st Design Automation Conference"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "Post-layout optimization of domino circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mader",
        "given": "R."
      },
      {
        "family": "Bourgin",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "2007-06"
    ],
    "genre": [
      "US Patent Number 7233639,"
    ],
    "title": [
      "Unfooted domino logic circuit and method"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "LaPedus",
        "given": "M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Electronic Engineering EETimes"
    ],
    "date": [
      "2007-06-11"
    ],
    "issue": [
      "ue 1479"
    ],
    "title": [
      "IBM aims to revive ASIC with next-gen spin"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Fuller",
        "given": "B."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Electronic Engineering EETimes"
    ],
    "date": [
      "2005-06-06"
    ],
    "issue": [
      "ue 1374"
    ],
    "title": [
      "Make disruption work for you, prof duo says"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "date": [
      "0521-06-30"
    ],
    "issue": [
      "13"
    ],
    "type": null,
    "volume": [
      "20"
    ]
  },
  {
    "date": [
      "0521-06-30"
    ],
    "issue": [
      "13"
    ],
    "type": null,
    "volume": [
      "20"
    ]
  },
  {
    "date": [
      "0521-06-30"
    ],
    "issue": [
      "13"
    ],
    "type": null,
    "volume": [
      "20"
    ]
  }
]
