// Seed: 3656889510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    output tri1 id_6
    , id_20,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri0 id_11,
    output uwire id_12,
    output wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri0 id_16,
    output wor id_17,
    input supply0 id_18
);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
  wand id_22 = ~|id_1 == 1;
endmodule
