{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676196311043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676196311043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 15:35:10 2023 " "Processing started: Sun Feb 12 15:35:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676196311043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676196311043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_SC -c RV32I_SC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_SC -c RV32I_SC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676196311043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676196311671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/segment7.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/segment7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "src/segment7.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/segment7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "src/clk_divider.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/clk_divider.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/segment_7_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/segment_7_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT_7_INTERFACE " "Found entity 1: SEGMENT_7_INTERFACE" {  } { { "src/SEGMENT_7_INTERFACE.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/SEGMENT_7_INTERFACE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor_out_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor_out_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_Out_Mux " "Found entity 1: Processor_Out_Mux" {  } { { "src/Processor_Out_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Processor_Out_Mux.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Module " "Found entity 1: FPGA_Module" {  } { { "src/FPGA_Module.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Mux " "Found entity 1: PC_Mux" {  } { { "src/PC_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Mux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branch_logic_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/branch_logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Logic_Unit " "Found entity 1: Branch_Logic_Unit" {  } { { "src/Branch_Logic_Unit.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Branch_Logic_Unit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_inc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_inc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Inc " "Found entity 1: PC_Inc" {  } { { "src/PC_Inc.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Inc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_Input " "Found entity 1: Reg_File_Input" {  } { { "src/Reg_File_Input.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Reg_File_Input.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_inmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_inmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_InMux " "Found entity 1: ALU_InMux" {  } { { "src/ALU_InMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_InMux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Immediate_Generation.sv(44) " "Verilog HDL warning at Immediate_Generation.sv(44): extended using \"x\" or \"z\"" {  } { { "src/Immediate_Generation.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Immediate_Generation.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immediate_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/immediate_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generation " "Found entity 1: Immediate_Generation" {  } { { "src/Immediate_Generation.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Immediate_Generation.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Register_File.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "src/Program_Counter.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Program_Counter.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_OutMux.sv(20) " "Verilog HDL warning at ALU_OutMux.sv(20): extended using \"x\" or \"z\"" {  } { { "src/ALU_OutMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_OutMux.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_outmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_outmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OutMux " "Found entity 1: ALU_OutMux" {  } { { "src/ALU_OutMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_OutMux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CU.sv(31) " "Verilog HDL warning at ALU_CU.sv(31): extended using \"x\" or \"z\"" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CU.sv(74) " "Verilog HDL warning at ALU_CU.sv(74): extended using \"x\" or \"z\"" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CU " "Found entity 1: ALU_CU" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DATA_MEMORY.sv(73) " "Verilog HDL warning at DATA_MEMORY.sv(73): extended using \"x\" or \"z\"" {  } { { "src/DATA_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/DATA_MEMORY.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "src/DATA_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/DATA_MEMORY.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/riscv_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/riscv_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "src/RISCV_Processor.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(81) " "Verilog HDL warning at Control_FSM.sv(81): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(93) " "Verilog HDL warning at Control_FSM.sv(93): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(117) " "Verilog HDL warning at Control_FSM.sv(117): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEMORY " "Found entity 1: INST_MEMORY" {  } { { "src/INST_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/INST_MEMORY.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676196311922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Module " "Elaborating entity \"FPGA_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676196312021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd_dut " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd_dut\"" {  } { { "src/FPGA_Module.sv" "cd_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV_Processor RISCV_Processor:RV32I_Core " "Elaborating entity \"RISCV_Processor\" for hierarchy \"RISCV_Processor:RV32I_Core\"" {  } { { "src/FPGA_Module.sv" "RV32I_Core" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RISCV_Processor:RV32I_Core\|Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"RISCV_Processor:RV32I_Core\|Program_Counter:PC\"" {  } { { "src/RISCV_Processor.sv" "PC" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEMORY RISCV_Processor:RV32I_Core\|INST_MEMORY:INS_MEM " "Elaborating entity \"INST_MEMORY\" for hierarchy \"RISCV_Processor:RV32I_Core\|INST_MEMORY:INS_MEM\"" {  } { { "src/RISCV_Processor.sv" "INS_MEM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File_Input RISCV_Processor:RV32I_Core\|Reg_File_Input:RFI " "Elaborating entity \"Reg_File_Input\" for hierarchy \"RISCV_Processor:RV32I_Core\|Reg_File_Input:RFI\"" {  } { { "src/RISCV_Processor.sv" "RFI" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RISCV_Processor:RV32I_Core\|Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"RISCV_Processor:RV32I_Core\|Register_File:RF\"" {  } { { "src/RISCV_Processor.sv" "RF" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generation RISCV_Processor:RV32I_Core\|Immediate_Generation:IG " "Elaborating entity \"Immediate_Generation\" for hierarchy \"RISCV_Processor:RV32I_Core\|Immediate_Generation:IG\"" {  } { { "src/RISCV_Processor.sv" "IG" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CU RISCV_Processor:RV32I_Core\|ALU_CU:ALUCU " "Elaborating entity \"ALU_CU\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_CU:ALUCU\"" {  } { { "src/RISCV_Processor.sv" "ALUCU" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312236 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ALU_CU.sv(51) " "SystemVerilog warning at ALU_CU.sv(51): unique or priority keyword makes case statement complete" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 51 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676196312251 "|RISCV_Processor|ALU_CU:ALUCU"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ALU_CU.sv(61) " "SystemVerilog warning at ALU_CU.sv(61): unique or priority keyword makes case statement complete" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 61 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676196312251 "|RISCV_Processor|ALU_CU:ALUCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_InMux RISCV_Processor:RV32I_Core\|ALU_InMux:ALU_IN_dut " "Elaborating entity \"ALU_InMux\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_InMux:ALU_IN_dut\"" {  } { { "src/RISCV_Processor.sv" "ALU_IN_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Inc RISCV_Processor:RV32I_Core\|PC_Inc:PCI " "Elaborating entity \"PC_Inc\" for hierarchy \"RISCV_Processor:RV32I_Core\|PC_Inc:PCI\"" {  } { { "src/RISCV_Processor.sv" "PCI" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV_Processor:RV32I_Core\|ALU:ALU_dut " "Elaborating entity \"ALU\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU:ALU_dut\"" {  } { { "src/RISCV_Processor.sv" "ALU_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Logic_Unit RISCV_Processor:RV32I_Core\|Branch_Logic_Unit:BLU " "Elaborating entity \"Branch_Logic_Unit\" for hierarchy \"RISCV_Processor:RV32I_Core\|Branch_Logic_Unit:BLU\"" {  } { { "src/RISCV_Processor.sv" "BLU" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Mux RISCV_Processor:RV32I_Core\|PC_Mux:PCM " "Elaborating entity \"PC_Mux\" for hierarchy \"RISCV_Processor:RV32I_Core\|PC_Mux:PCM\"" {  } { { "src/RISCV_Processor.sv" "PCM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312330 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "PC_Mux.sv(32) " "SystemVerilog warning at PC_Mux.sv(32): unique or priority keyword makes case statement complete" {  } { { "src/PC_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Mux.sv" 32 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676196312345 "|RISCV_Processor|PC_Mux:PCM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OutMux RISCV_Processor:RV32I_Core\|ALU_OutMux:ALU_Out " "Elaborating entity \"ALU_OutMux\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_OutMux:ALU_Out\"" {  } { { "src/RISCV_Processor.sv" "ALU_Out" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY RISCV_Processor:RV32I_Core\|DATA_MEMORY:DM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"RISCV_Processor:RV32I_Core\|DATA_MEMORY:DM\"" {  } { { "src/RISCV_Processor.sv" "DM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM RISCV_Processor:RV32I_Core\|Control_FSM:CFSM " "Elaborating entity \"Control_FSM\" for hierarchy \"RISCV_Processor:RV32I_Core\|Control_FSM:CFSM\"" {  } { { "src/RISCV_Processor.sv" "CFSM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Control_FSM.sv(117) " "Verilog HDL assignment warning at Control_FSM.sv(117): truncated value with size 32 to match size of target (20)" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676196312424 "|RISCV_Processor|Control_FSM:CFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_Out_Mux Processor_Out_Mux:POM_dut " "Elaborating entity \"Processor_Out_Mux\" for hierarchy \"Processor_Out_Mux:POM_dut\"" {  } { { "src/FPGA_Module.sv" "POM_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT_7_INTERFACE SEGMENT_7_INTERFACE:SEG_dut " "Elaborating entity \"SEGMENT_7_INTERFACE\" for hierarchy \"SEGMENT_7_INTERFACE:SEG_dut\"" {  } { { "src/FPGA_Module.sv" "SEG_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 SEGMENT_7_INTERFACE:SEG_dut\|segment7:segment7_0 " "Elaborating entity \"segment7\" for hierarchy \"SEGMENT_7_INTERFACE:SEG_dut\|segment7:segment7_0\"" {  } { { "src/SEGMENT_7_INTERFACE.sv" "segment7_0" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/SEGMENT_7_INTERFACE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676196312455 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676196326426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676196333855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.map.smsg " "Generated suppressed messages file C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676196345739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676196346194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676196346194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4463 " "Implemented 4463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676196346869 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676196346869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4404 " "Implemented 4404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676196346869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676196346869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676196346917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 15:35:46 2023 " "Processing ended: Sun Feb 12 15:35:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676196346917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676196346917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676196346917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676196346917 ""}
