# Chapter 13: ê³ ê¸‰ ì‹œí€€ìŠ¤

> **í•™ìŠµ ëª©í‘œ**
> - **ê°€ìƒ ì‹œí€€ìŠ¤(Virtual Sequence)**ë¡œ ì—¬ëŸ¬ ì—ì´ì „íŠ¸ë¥¼ ë™ì‹œì— ì œì–´í•  ìˆ˜ ìˆë‹¤
> - **ê°€ìƒ ì‹œí€€ì„œ(Virtual Sequencer)**ë¥¼ í†µí•œ ë‹¤ì¤‘ ì‹œí€€ì„œ ê´€ë¦¬ë¥¼ ì´í•´í•œë‹¤
> - **ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬(Sequence Library)**ë¡œ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì²´ê³„ì ìœ¼ë¡œ ê´€ë¦¬í•  ìˆ˜ ìˆë‹¤
> - **p_sequencer**ë¥¼ í™œìš©í•´ ì‹œí€€ìŠ¤ì—ì„œ í™˜ê²½ ìì›ì— ì ‘ê·¼í•  ìˆ˜ ìˆë‹¤
> - Ch.11 APB ì‹œí€€ìŠ¤ì™€ Ch.12 RAL ì‹œí€€ìŠ¤ë¥¼ ê°€ìƒ ì‹œí€€ìŠ¤ë¡œ **ì¡°í•©**í•  ìˆ˜ ìˆë‹¤

> **ì„ ìˆ˜ ì§€ì‹**: Chapter 6ì˜ ê¸°ë³¸ ì‹œí€€ìŠ¤ íŒ¨í„´(start_item/finish_item, ì‹œí€€ìŠ¤ í•©ì„±)ì´ í•µì‹¬ ê¸°ë°˜ì…ë‹ˆë‹¤. Chapter 11ì˜ APB ì—ì´ì „íŠ¸ì™€ Chapter 12ì˜ RAL í™˜ê²½ì„ í™•ì¥í•©ë‹ˆë‹¤.

---

## 13.1 ì™œ ê³ ê¸‰ ì‹œí€€ìŠ¤ê°€ í•„ìš”í•œê°€

> **ì´ ì ˆì˜ ëª©í‘œ**: Ch.6 ê¸°ë³¸ ì‹œí€€ìŠ¤ì˜ í•œê³„ë¥¼ ì´í•´í•˜ê³ , ê³ ê¸‰ ì‹œí€€ìŠ¤ì˜ í•„ìš”ì„±ì„ íŒŒì•…í•©ë‹ˆë‹¤.

### 13.1.1 Ch.6 ë°©ì‹ì˜ í•œê³„ â€” ë‹¨ì¼ ì—ì´ì „íŠ¸

Ch.6ì—ì„œ ë°°ìš´ ì‹œí€€ìŠ¤ íŒ¨í„´ì„ ë– ì˜¬ë ¤ë´…ì‹œë‹¤:

```systemverilog
// Ch.6 ë°©ì‹: í•˜ë‚˜ì˜ ì‹œí€€ì„œì— í•˜ë‚˜ì˜ ì‹œí€€ìŠ¤
class my_test extends uvm_test;
  virtual task run_phase(uvm_phase phase);
    my_sequence seq = my_sequence::type_id::create("seq");
    phase.raise_objection(this);
    seq.start(env.agent.sqr);  // ì‹œí€€ì„œ í•˜ë‚˜ì— ì‹œí€€ìŠ¤ í•˜ë‚˜
    phase.drop_objection(this);
  endtask
endclass
```

ì´ íŒ¨í„´ì€ ì—ì´ì „íŠ¸ê°€ í•˜ë‚˜ì¼ ë•Œ ì™„ë²½í•©ë‹ˆë‹¤. í•˜ì§€ë§Œ ì‹¤ë¬´ì—ì„œëŠ”?

| ìƒí™© | Ch.6 ë°©ì‹ì˜ í•œê³„ |
|------|-------------------|
| APB + SPI ë™ì‹œ ê²€ì¦ | ì‹œí€€ìŠ¤ 2ê°œë¥¼ ìˆœì°¨ ì‹¤í–‰? ë™ì‹œì„± ì—†ìŒ |
| ë ˆì§€ìŠ¤í„° ì„¤ì • í›„ ë°ì´í„° ì „ì†¡ | ë‘ ì—ì´ì „íŠ¸ì˜ ìˆœì„œ ì œì–´ ë¶ˆê°€ |
| ì¸í„°ëŸ½íŠ¸ ë°œìƒ + ìƒíƒœ ì½ê¸° | ì´ë²¤íŠ¸ ê¸°ë°˜ ë™ê¸°í™” ë¶ˆê°€ |
| ì—ëŸ¬ ì£¼ì… + ì •ìƒ íŠ¸ë˜í”½ | ë…ë¦½ì  ì‹œë‚˜ë¦¬ì˜¤ ì¡°í•© ë¶ˆê°€ |

**í•µì‹¬ ë¬¸ì œ**: Ch.6ì˜ ì‹œí€€ìŠ¤ëŠ” **í•˜ë‚˜ì˜ ì‹œí€€ì„œì— í•˜ë‚˜ì˜ ì‹œë‚˜ë¦¬ì˜¤**ë§Œ ì‹¤í–‰í•©ë‹ˆë‹¤. ì‹¤ë¬´ SoCì—ëŠ” APB, SPI, I2C, UART ë“± **ì—¬ëŸ¬ ì—ì´ì „íŠ¸**ê°€ ë™ì‹œì— ë™ì‘í•´ì•¼ í•©ë‹ˆë‹¤.

### 13.1.2 ì‹¤ë¬´ SoC ê²€ì¦ â€” ë‹¤ì¤‘ ì—ì´ì „íŠ¸ ë¬¸ì œ

íŒ¹ë¦¬ìŠ¤ íšŒì‚¬ì˜ SoC ê²€ì¦ í™˜ê²½ì„ ìƒìƒí•´ë´…ì‹œë‹¤:

```
ì‹¤ë¬´ SoC ê²€ì¦ í™˜ê²½

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  SoC DUT                                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚CPU Coreâ”‚  â”‚ Timer  â”‚  â”‚  UART  â”‚        â”‚
â”‚  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜        â”‚
â”‚      â”‚APB        â”‚APB        â”‚APB           â”‚
â”‚  â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•â•â•ªâ•â•â•â•â•â•â•â•â•â•    â”‚
â”‚                APB Bus                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚           â”‚           â”‚
  â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”
  â”‚APB Agentâ”‚ â”‚APB Agentâ”‚ â”‚APB Agentâ”‚
  â”‚  #1     â”‚ â”‚  #2     â”‚ â”‚  #3     â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ì˜ˆì‹œ**: "Timer ë ˆì§€ìŠ¤í„°ë¥¼ ì„¤ì •í•˜ê³  â†’ CPU ì½”ì–´ì— ì¸í„°ëŸ½íŠ¸ë¥¼ ë°œìƒì‹œí‚¤ê³  â†’ UARTë¡œ ê²°ê³¼ë¥¼ ì „ì†¡"

ì´ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ Ch.6 ë°©ì‹ìœ¼ë¡œ êµ¬í˜„í•˜ë©´:

```systemverilog
// Ch.6 ë°©ì‹: ìˆœì°¨ ì‹¤í–‰ â€” ë™ì‹œì„± ì—†ìŒ, ì½”ë“œ ë³µì¡
virtual task run_phase(uvm_phase phase);
  phase.raise_objection(this);

  // 1ë‹¨ê³„: Timer ì„¤ì • (APB Agent #2)
  timer_seq.start(env.apb_agent2.sqr);

  // 2ë‹¨ê³„: CPU ì¸í„°ëŸ½íŠ¸ (APB Agent #1) â€” Timerì™€ ë™ì‹œì— ëª» í•¨!
  cpu_seq.start(env.apb_agent1.sqr);

  // 3ë‹¨ê³„: UART ì „ì†¡ (APB Agent #3)
  uart_seq.start(env.apb_agent3.sqr);

  phase.drop_objection(this);
endtask
```

**ë¬¸ì œì :**
1. ì„¸ ì—ì´ì „íŠ¸ê°€ **ìˆœì°¨ ì‹¤í–‰** â€” ì‹¤ì œ í•˜ë“œì›¨ì–´ëŠ” ë™ì‹œì— ë™ì‘
2. ë™ê¸°í™” ë¡œì§ì´ **í…ŒìŠ¤íŠ¸ ì•ˆì— í©ì–´ì§** â€” ì¬ì‚¬ìš© ë¶ˆê°€
3. ìƒˆ ì‹œë‚˜ë¦¬ì˜¤ë§ˆë‹¤ **í…ŒìŠ¤íŠ¸ë¥¼ ìƒˆë¡œ ì‘ì„±** â€” ì‹œí€€ìŠ¤ ì¬ì‚¬ìš© ë¶ˆê°€

### 13.1.3 ê³ ê¸‰ ì‹œí€€ìŠ¤ ë¡œë“œë§µ

ì´ ë¬¸ì œë¥¼ í•´ê²°í•˜ëŠ” ì„¸ ê°€ì§€ ë„êµ¬ê°€ ìˆìŠµë‹ˆë‹¤:

```
Ch.13 ê³ ê¸‰ ì‹œí€€ìŠ¤ ì•„í‚¤í…ì²˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Virtual Sequence (ì•…ë³´)                     â”‚
â”‚  "Timer ì„¤ì • â†’ ì¸í„°ëŸ½íŠ¸ â†’ UART ì „ì†¡"        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚ start()
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Virtual Sequencer (ì§€íœ˜ì)                  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ apb_sqr1 â”‚ â”‚ apb_sqr2 â”‚ â”‚ apb_sqr3 â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚             â”‚             â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â” â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â” â”Œâ”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ APB Agent 1 â”‚ â”‚ APB Agent 2 â”‚ â”‚ APB Agent 3â”‚
â”‚ (CPU)       â”‚ â”‚ (Timer)     â”‚ â”‚ (UART)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| ë„êµ¬ | ì—­í•  | ë¹„ìœ  |
|------|------|------|
| **Virtual Sequencer** | ì—¬ëŸ¬ ì‹œí€€ì„œì˜ í•¸ë“¤ì„ ëª¨ì•„ë‘ëŠ” ì¤‘ì•™ í—ˆë¸Œ | ì˜¤ì¼€ìŠ¤íŠ¸ë¼ **ì§€íœ˜ì** |
| **Virtual Sequence** | ì—¬ëŸ¬ ì—ì´ì „íŠ¸ì— ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ë°°í¬í•˜ëŠ” ìµœìƒìœ„ ì‹œí€€ìŠ¤ | **ì•…ë³´** |
| **Sequence Library** | ì‹œí€€ìŠ¤ë¥¼ ëª¨ì•„ë‘ê³  ìë™ ì„ íƒÂ·ì‹¤í–‰í•˜ëŠ” ì»¨í…Œì´ë„ˆ | **í”Œë ˆì´ë¦¬ìŠ¤íŠ¸** |

> ğŸ’¡ **ë¹„ìœ **: ì˜¤ì¼€ìŠ¤íŠ¸ë¼ ê³µì—°ì„ ìƒê°í•´ë³´ì„¸ìš”. ê° ì•…ê¸° ì—°ì£¼ì(Agent)ëŠ” ìê¸° íŒŒíŠ¸ë¥¼ ì—°ì£¼í•©ë‹ˆë‹¤. ì§€íœ˜ì(Virtual Sequencer)ëŠ” ëª¨ë“  ì•…ê¸°ë¥¼ ì•Œê³  ìˆê³ , ì•…ë³´(Virtual Sequence)ì˜ ì§€ì‹œì— ë”°ë¼ "ë°”ì´ì˜¬ë¦°ì€ ì§€ê¸ˆ, ì²¼ë¡œëŠ” 4ë§ˆë”” í›„ì—" ê°™ì€ íƒ€ì´ë°ì„ ì¡°ìœ¨í•©ë‹ˆë‹¤.

---

## 13.2 ê°€ìƒ ì‹œí€€ì„œ (Virtual Sequencer)

> **ì´ ì ˆì˜ ëª©í‘œ**: ê°€ìƒ ì‹œí€€ì„œì˜ ê°œë…ê³¼ êµ¬í˜„ ë°©ë²•ì„ ì´í•´í•©ë‹ˆë‹¤.

### 13.2.1 ê°€ìƒ ì‹œí€€ì„œë€ â€” ì˜¤ì¼€ìŠ¤íŠ¸ë¼ ì§€íœ˜ì

ê°€ìƒ ì‹œí€€ì„œëŠ” **íŠ¸ëœì­ì…˜ì„ ì§ì ‘ ìƒì„±í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.** ëŒ€ì‹ , ì—¬ëŸ¬ ì‹¤ì œ ì‹œí€€ì„œì˜ í•¸ë“¤ì„ ëª¨ì•„ë‘ëŠ” **ì¤‘ì•™ í—ˆë¸Œ** ì—­í• ì„ í•©ë‹ˆë‹¤.

```
ì¼ë°˜ ì‹œí€€ì„œ vs ê°€ìƒ ì‹œí€€ì„œ

ì¼ë°˜ ì‹œí€€ì„œ (Ch.6)              ê°€ìƒ ì‹œí€€ì„œ (Ch.13)
= "íƒë°° ê¸°ì‚¬"                   = "ë°°ì°¨ ë‹´ë‹¹ì"
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Sequencer   â”‚               â”‚  Virtual Sequencer   â”‚
â”‚              â”‚               â”‚                      â”‚
â”‚ seq_item_    â”‚               â”‚ apb_sqr â”€â”€â”€â”€â”€â–º í•¸ë“¤  â”‚
â”‚ export â—„â”€â”€â”€â”€â”€â”‚â”€â”€ Driver      â”‚ gpio_sqr â”€â”€â”€â”€â–º í•¸ë“¤  â”‚
â”‚              â”‚               â”‚ spi_sqr â”€â”€â”€â”€â”€â–º í•¸ë“¤  â”‚
â”‚ íŠ¸ëœì­ì…˜     â”‚               â”‚                      â”‚
â”‚ ì§ì ‘ ì „ë‹¬    â”‚               â”‚ íŠ¸ëœì­ì…˜ ì „ë‹¬ ì•ˆ í•¨  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  ë¬¼ê±´ì„ ì§ì ‘ ë°°ë‹¬               íƒë°° ê¸°ì‚¬ë“¤ì„ ê´€ë¦¬
```

> ğŸ’¡ **ë¹„ìœ **: ì¼ë°˜ ì‹œí€€ì„œëŠ” **íƒë°° ê¸°ì‚¬**ì…ë‹ˆë‹¤ â€” ë¬¼ê±´(íŠ¸ëœì­ì…˜)ì„ ì§ì ‘ ë°°ë‹¬í•©ë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ì„œëŠ” **ë°°ì°¨ ë‹´ë‹¹ì**ì…ë‹ˆë‹¤ â€” ë¬¼ê±´ì„ ì§ì ‘ ë°°ë‹¬í•˜ì§€ ì•Šê³ , ì–´ëŠ íƒë°° ê¸°ì‚¬ì—ê²Œ ë³´ë‚¼ì§€ ê²°ì •í•˜ëŠ” ì—­í• ì…ë‹ˆë‹¤.

**í•µì‹¬ ì°¨ì´**: ì¼ë°˜ ì‹œí€€ì„œëŠ” ë“œë¼ì´ë²„ì™€ ì—°ê²°ë˜ì–´ íŠ¸ëœì­ì…˜ì„ ì „ë‹¬í•©ë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ì„œëŠ” ë“œë¼ì´ë²„ì™€ ì—°ê²°ë˜ì§€ ì•Šê³ , **ë‹¤ë¥¸ ì‹œí€€ì„œë“¤ì˜ í•¸ë“¤ë§Œ** ê°€ì§€ê³  ìˆìŠµë‹ˆë‹¤.

### 13.2.2 ê°€ìƒ ì‹œí€€ì„œ êµ¬í˜„

Ch.11~12ì˜ APB í™˜ê²½ì„ í™•ì¥í•˜ì—¬, APB ì—ì´ì „íŠ¸ì™€ GPIO ì—ì´ì „íŠ¸ë¥¼ ë™ì‹œì— ì œì–´í•˜ëŠ” ê°€ìƒ ì‹œí€€ì„œë¥¼ ë§Œë“¤ê² ìŠµë‹ˆë‹¤. ë¨¼ì € ê°„ë‹¨í•œ GPIO ì—ì´ì „íŠ¸ë¥¼ ê°€ì •í•©ë‹ˆë‹¤.

```systemverilog
// ê°„ë‹¨í•œ GPIO ì‹œí€€ìŠ¤ ì•„ì´í…œ (ê°€ìƒ ì‹œí€€ìŠ¤ ë°ëª¨ìš©)
class gpio_seq_item extends uvm_sequence_item;
  `uvm_object_utils(gpio_seq_item)

  rand bit [7:0] gpio_data;
  rand bit        gpio_dir;   // 0: input, 1: output

  function new(string name = "gpio_seq_item");
    super.new(name);
  endfunction

  function string convert2string();
    return $sformatf("dir=%0b data=0x%02h", gpio_dir, gpio_data);
  endfunction
endclass

// GPIO ì‹œí€€ì„œ â€” ì¼ë°˜ ì‹œí€€ì„œ
typedef uvm_sequencer#(gpio_seq_item) gpio_sequencer;
```

ì´ì œ ê°€ìƒ ì‹œí€€ì„œë¥¼ êµ¬í˜„í•©ë‹ˆë‹¤:

```systemverilog
// ============================================================
// ê°€ìƒ ì‹œí€€ì„œ: ì—¬ëŸ¬ ì‹œí€€ì„œì˜ í•¸ë“¤ì„ ëª¨ì•„ë‘ëŠ” ì¤‘ì•™ í—ˆë¸Œ
// ============================================================
class apb_virtual_sequencer extends uvm_sequencer;
  `uvm_component_utils(apb_virtual_sequencer)

  // ---- ì‹¤ì œ ì‹œí€€ì„œ í•¸ë“¤ ----
  uvm_sequencer#(apb_seq_item)  apb_sqr;    // APB ì‹œí€€ì„œ (Ch.11)
  gpio_sequencer               gpio_sqr;    // GPIO ì‹œí€€ì„œ

  // ---- ì„ íƒì‚¬í•­: RAL ëª¨ë¸ í•¸ë“¤ (Ch.12 ì—°ë™) ----
  apb_reg_block                reg_model;   // RAL ëª¨ë¸

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // ê°€ìƒ ì‹œí€€ì„œëŠ” build_phase/connect_phaseê°€ í•„ìš” ì—†ìŠµë‹ˆë‹¤.
  // í•¸ë“¤ì€ ìƒìœ„ í™˜ê²½(env)ì—ì„œ í• ë‹¹í•©ë‹ˆë‹¤.
endclass
```

**ì£¼ì˜í•  ì :**
- ê°€ìƒ ì‹œí€€ì„œëŠ” `uvm_sequencer`ë¥¼ **íŒŒë¼ë¯¸í„° ì—†ì´** ìƒì†í•©ë‹ˆë‹¤ â€” ì™œ? ì¼ë°˜ ì‹œí€€ì„œëŠ” `uvm_sequencer#(apb_seq_item)`ì²˜ëŸ¼ íŠ¸ëœì­ì…˜ íƒ€ì…ì„ ì§€ì •í•˜ì—¬ ë“œë¼ì´ë²„ì— íŠ¸ëœì­ì…˜ì„ ì „ë‹¬í•©ë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ì„œëŠ” **íŠ¸ëœì­ì…˜ì„ ì§ì ‘ ì „ë‹¬í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ** íƒ€ì… íŒŒë¼ë¯¸í„°ê°€ ë¶ˆí•„ìš”í•©ë‹ˆë‹¤. í•¸ë“¤ë§Œ ë³´ê´€í•˜ëŠ” "í—ˆë¸Œ" ì—­í• ì´ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤.
- ì‹¤ì œ ì‹œí€€ì„œì˜ **í•¸ë“¤ë§Œ ì„ ì–¸** â€” ìƒì„±(create)ì€ í•˜ì§€ ì•ŠìŠµë‹ˆë‹¤
- í•¸ë“¤ í• ë‹¹ì€ **ìƒìœ„ í™˜ê²½ì˜ connect_phase**ì—ì„œ ìˆ˜í–‰í•©ë‹ˆë‹¤

### 13.2.3 í™˜ê²½ì— ê°€ìƒ ì‹œí€€ì„œ í†µí•©

Ch.12ì˜ `apb_ral_env`ë¥¼ í™•ì¥í•˜ì—¬ ê°€ìƒ ì‹œí€€ì„œë¥¼ ì¶”ê°€í•©ë‹ˆë‹¤:

```systemverilog
// ============================================================
// í™•ì¥ëœ í™˜ê²½: ê°€ìƒ ì‹œí€€ì„œ í¬í•¨
// ============================================================
class apb_virtual_env extends uvm_env;
  `uvm_component_utils(apb_virtual_env)

  // ---- ê¸°ì¡´ ì»´í¬ë„ŒíŠ¸ (Ch.11~12) ----
  apb_agent           apb_agt;        // APB ì—ì´ì „íŠ¸
  apb_reg_block       reg_model;      // RAL ëª¨ë¸
  apb_reg_adapter     adapter;        // Adapter
  uvm_reg_predictor#(apb_seq_item) predictor;  // Predictor

  // ---- ìƒˆë¡œ ì¶”ê°€ ----
  gpio_sequencer      gpio_sqr;       // GPIO ì‹œí€€ì„œ (ê°„ëµí™”)
  apb_virtual_sequencer  v_sqr;       // ê°€ìƒ ì‹œí€€ì„œ

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // build_phase: ëª¨ë“  ì»´í¬ë„ŒíŠ¸ ìƒì„±
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);

    // ê¸°ì¡´ ì»´í¬ë„ŒíŠ¸ ìƒì„±
    apb_agt   = apb_agent::type_id::create("apb_agt", this);
    reg_model = apb_reg_block::type_id::create("reg_model");
    reg_model.build();
    reg_model.lock_model();
    adapter   = apb_reg_adapter::type_id::create("adapter");
    predictor = uvm_reg_predictor#(apb_seq_item)::type_id::create("predictor", this);

    // ìƒˆ ì»´í¬ë„ŒíŠ¸ ìƒì„±
    gpio_sqr = gpio_sequencer::type_id::create("gpio_sqr", this);
    v_sqr    = apb_virtual_sequencer::type_id::create("v_sqr", this);
  endfunction

  // connect_phase: í•¸ë“¤ ì—°ê²° â€” ê°€ìƒ ì‹œí€€ì„œì˜ í•µì‹¬!
  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);

    // ê¸°ì¡´ RAL ì—°ê²° (Ch.12)
    reg_model.reg_map.set_sequencer(apb_agt.sqr, adapter);
    reg_model.reg_map.set_auto_predict(0);
    predictor.map     = reg_model.reg_map;
    predictor.adapter = adapter;
    apb_agt.mon.ap.connect(predictor.bus_in);

    // â˜… ê°€ìƒ ì‹œí€€ì„œì— ì‹¤ì œ ì‹œí€€ì„œ í•¸ë“¤ í• ë‹¹ â˜…
    v_sqr.apb_sqr   = apb_agt.sqr;      // APB ì‹œí€€ì„œ ì—°ê²°
    v_sqr.gpio_sqr  = gpio_sqr;         // GPIO ì‹œí€€ì„œ ì—°ê²°
    v_sqr.reg_model = reg_model;         // RAL ëª¨ë¸ ì „ë‹¬
  endfunction
endclass
```

**í•µì‹¬ 3ì¤„** â€” ê°€ìƒ ì‹œí€€ì„œ ì—°ê²°:

```systemverilog
v_sqr.apb_sqr   = apb_agt.sqr;    // APB ì‹œí€€ì„œ í•¸ë“¤
v_sqr.gpio_sqr  = gpio_sqr;       // GPIO ì‹œí€€ì„œ í•¸ë“¤
v_sqr.reg_model = reg_model;       // RAL ëª¨ë¸ í•¸ë“¤
```

ì´ ì—°ê²°ì´ ì™„ë£Œë˜ë©´, ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ `p_sequencer.apb_sqr`ë¡œ APB ì‹œí€€ì„œì— ì ‘ê·¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

> ğŸ’¡ **ë¹„ìœ **: ì˜¤ì¼€ìŠ¤íŠ¸ë¼ ì§€íœ˜ì(Virtual Sequencer)ê°€ ê³µì—°ì¥ì— ë„ì°©í–ˆìŠµë‹ˆë‹¤. ë§¤ë‹ˆì €(í™˜ê²½ì˜ connect_phase)ê°€ "ë°”ì´ì˜¬ë¦°ì€ ì €ìª½, ì²¼ë¡œëŠ” ì´ìª½"í•˜ê³  ê° ì•…ê¸° ì—°ì£¼ìì˜ ìœ„ì¹˜(í•¸ë“¤)ë¥¼ ì•Œë ¤ì¤ë‹ˆë‹¤.

> âš ï¸ **í”í•œ ì‹¤ìˆ˜**: ê°€ìƒ ì‹œí€€ì„œì˜ í•¸ë“¤ì„ build_phaseì—ì„œ í• ë‹¹í•˜ë©´ ì•ˆ ë©ë‹ˆë‹¤. ì‹¤ì œ ì‹œí€€ì„œê°€ ì•„ì§ ìƒì„±ë˜ì§€ ì•Šì•˜ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤. **ë°˜ë“œì‹œ connect_phaseì—ì„œ** í• ë‹¹í•˜ì„¸ìš”.

---

## 13.3 ê°€ìƒ ì‹œí€€ìŠ¤ (Virtual Sequence)

> **ì´ ì ˆì˜ ëª©í‘œ**: ê°€ìƒ ì‹œí€€ìŠ¤ë¥¼ êµ¬í˜„í•˜ê³  p_sequencerë¥¼ í™œìš©í•˜ëŠ” ë°©ë²•ì„ ë°°ì›ë‹ˆë‹¤.

### 13.3.1 ê°€ìƒ ì‹œí€€ìŠ¤ë€ â€” ì•…ë³´

ê°€ìƒ ì‹œí€€ìŠ¤ëŠ” **ê°€ìƒ ì‹œí€€ì„œ ìœ„ì—ì„œ ì‹¤í–‰**ë˜ëŠ” ì‹œí€€ìŠ¤ì…ë‹ˆë‹¤. ì¼ë°˜ ì‹œí€€ìŠ¤ì™€ ë‹¬ë¦¬, íŠ¸ëœì­ì…˜ì„ ì§ì ‘ ìƒì„±í•˜ì§€ ì•Šê³  **í•˜ìœ„ ì‹œí€€ìŠ¤ë¥¼ ì—¬ëŸ¬ ì‹œí€€ì„œì— ë°°í¬**í•©ë‹ˆë‹¤.

```
ì¼ë°˜ ì‹œí€€ìŠ¤ (Ch.6)                    ê°€ìƒ ì‹œí€€ìŠ¤ (Ch.13)

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ my_sequence  â”‚                     â”‚ virtual_sequence     â”‚
â”‚              â”‚                     â”‚                      â”‚
â”‚ body() {     â”‚                     â”‚ body() {             â”‚
â”‚   start_item â”‚                     â”‚   apb_seq.start(     â”‚
â”‚   finish_itemâ”‚                     â”‚     p_sqr.apb_sqr);  â”‚
â”‚ }            â”‚                     â”‚   gpio_seq.start(    â”‚
â”‚              â”‚                     â”‚     p_sqr.gpio_sqr); â”‚
â”‚ â†“ íŠ¸ëœì­ì…˜  â”‚                     â”‚ }                    â”‚
â”‚ ì§ì ‘ ìƒì„±    â”‚                     â”‚ â†“ í•˜ìœ„ ì‹œí€€ìŠ¤ ë°°í¬   â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚                                       â”‚
  â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”                          â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
  â”‚sequencerâ”‚                          â”‚virtual_sequencerâ”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 13.3.2 ê°€ìƒ ì‹œí€€ìŠ¤ êµ¬í˜„

ë¨¼ì € ê¸°ë³¸ APB ì‹œí€€ìŠ¤ë“¤ì„ ì¤€ë¹„í•©ë‹ˆë‹¤ (Ch.11ì—ì„œ ë§Œë“  ê²ƒ í™œìš©):

```systemverilog
// APB Write ì‹œí€€ìŠ¤ (Ch.11 ë³µìŠµ)
class apb_write_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_write_seq)

  rand bit [3:0] addr;
  rand bit [7:0] data;

  function new(string name = "apb_write_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item req;
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    if (!req.randomize() with { paddr == addr; pwdata == data; pwrite == 1; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(req);
    `uvm_info(get_type_name(), $sformatf("APB Write: addr=0x%0h data=0x%02h", addr, data), UVM_MEDIUM)
  endtask
endclass

// APB Read ì‹œí€€ìŠ¤ (Ch.11 ë³µìŠµ)
class apb_read_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_read_seq)

  rand bit [3:0] addr;

  function new(string name = "apb_read_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item req;
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    if (!req.randomize() with { paddr == addr; pwrite == 0; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(req);
    `uvm_info(get_type_name(), $sformatf("APB Read: addr=0x%0h", addr), UVM_MEDIUM)
  endtask
endclass

// GPIO ì¶œë ¥ ì‹œí€€ìŠ¤
class gpio_output_seq extends uvm_sequence#(gpio_seq_item);
  `uvm_object_utils(gpio_output_seq)

  rand bit [7:0] out_data;

  function new(string name = "gpio_output_seq");
    super.new(name);
  endfunction

  virtual task body();
    gpio_seq_item req;
    req = gpio_seq_item::type_id::create("req");
    start_item(req);
    if (!req.randomize() with { gpio_dir == 1; gpio_data == out_data; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(req);
    `uvm_info(get_type_name(), $sformatf("GPIO Output: data=0x%02h", out_data), UVM_MEDIUM)
  endtask
endclass
```

ì´ì œ ê°€ìƒ ì‹œí€€ìŠ¤ë¥¼ ë§Œë“­ë‹ˆë‹¤:

```systemverilog
// ============================================================
// ê°€ìƒ ì‹œí€€ìŠ¤: APB + GPIOë¥¼ ë™ì‹œì— ì œì–´
// ============================================================
class apb_gpio_virtual_seq extends uvm_sequence;
  `uvm_object_utils(apb_gpio_virtual_seq)
  `uvm_declare_p_sequencer(apb_virtual_sequencer)  // â˜… í•µì‹¬!

  function new(string name = "apb_gpio_virtual_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_write_seq   apb_wr;
    apb_read_seq    apb_rd;
    gpio_output_seq gpio_out;

    // ì‹œí€€ìŠ¤ ìƒì„±
    apb_wr   = apb_write_seq::type_id::create("apb_wr");
    apb_rd   = apb_read_seq::type_id::create("apb_rd");
    gpio_out = gpio_output_seq::type_id::create("gpio_out");

    `uvm_info(get_type_name(), "=== ê°€ìƒ ì‹œí€€ìŠ¤ ì‹œì‘ ===", UVM_LOW)

    // ---- ì‹œë‚˜ë¦¬ì˜¤ 1: ìˆœì°¨ ì‹¤í–‰ ----
    `uvm_info(get_type_name(), "--- 1ë‹¨ê³„: APB ë ˆì§€ìŠ¤í„° ì„¤ì • ---", UVM_MEDIUM)
    apb_wr.addr = 4'h0;
    apb_wr.data = 8'h85;  // ctrl_reg: enable=1, mode=00
    apb_wr.start(p_sequencer.apb_sqr);  // â˜… APB ì‹œí€€ì„œì— ë°°í¬

    `uvm_info(get_type_name(), "--- 2ë‹¨ê³„: GPIO ì¶œë ¥ ---", UVM_MEDIUM)
    gpio_out.out_data = 8'hAA;
    gpio_out.start(p_sequencer.gpio_sqr);  // â˜… GPIO ì‹œí€€ì„œì— ë°°í¬

    // ---- ì‹œë‚˜ë¦¬ì˜¤ 2: ë³‘ë ¬ ì‹¤í–‰ ----
    `uvm_info(get_type_name(), "--- 3ë‹¨ê³„: APB + GPIO ë™ì‹œ ì‹¤í–‰ ---", UVM_MEDIUM)
    fork
      begin  // APB: ë ˆì§€ìŠ¤í„° ì½ê¸°
        apb_rd.addr = 4'h0;
        apb_rd.start(p_sequencer.apb_sqr);
      end
      begin  // GPIO: ë‹¤ë¥¸ ë°ì´í„° ì¶œë ¥
        gpio_output_seq gpio_out2;
        gpio_out2 = gpio_output_seq::type_id::create("gpio_out2");
        gpio_out2.out_data = 8'h55;
        gpio_out2.start(p_sequencer.gpio_sqr);
      end
    join

    `uvm_info(get_type_name(), "=== ê°€ìƒ ì‹œí€€ìŠ¤ ì™„ë£Œ ===", UVM_LOW)
  endtask
endclass
```

**ì½”ë“œ í•´ë¶€:**

| ìš”ì†Œ | ì„¤ëª… |
|------|------|
| `uvm_declare_p_sequencer` | ê°€ìƒ ì‹œí€€ì„œ íƒ€ì…ì„ `p_sequencer`ë¡œ ìºìŠ¤íŒ… |
| `p_sequencer.apb_sqr` | ê°€ìƒ ì‹œí€€ì„œë¥¼ í†µí•´ APB ì‹œí€€ì„œì— ì ‘ê·¼ |
| `sub_seq.start(target_sqr)` | í•˜ìœ„ ì‹œí€€ìŠ¤ë¥¼ íŠ¹ì • ì‹œí€€ì„œì—ì„œ ì‹¤í–‰ |
| `fork...join` | ì—¬ëŸ¬ ì‹œí€€ìŠ¤ë¥¼ **ë³‘ë ¬ ì‹¤í–‰** |

**fork ë³€í˜• â€” ì‹¤ë¬´ì—ì„œ ìì£¼ ì“°ëŠ” 3ê°€ì§€:**

| êµ¬ë¬¸ | ë™ì‘ | ì‹¤ë¬´ ìš©ë„ |
|------|------|-----------|
| `fork...join` | ëª¨ë“  ë¸”ë¡ì´ ëë‚  ë•Œê¹Œì§€ ëŒ€ê¸° | ë™ì‹œ íŠ¸ë˜í”½ ìƒì„± (ê°€ì¥ ì¼ë°˜ì ) |
| `fork...join_any` | í•˜ë‚˜ë¼ë„ ëë‚˜ë©´ ê³„ì† ì§„í–‰ | íƒ€ì„ì•„ì›ƒ íŒ¨í„´ (ì‹œí€€ìŠ¤ + ì›Œì¹˜ë…) |
| `fork...join_none` | ëŒ€ê¸° ì—†ì´ ì¦‰ì‹œ ë‹¤ìŒ ì§„í–‰ | ë°±ê·¸ë¼ìš´ë“œ ëª¨ë‹ˆí„°ë§, ë¹„ë™ê¸° ì´ë²¤íŠ¸ |

```systemverilog
// fork...join_any ì˜ˆ: íƒ€ì„ì•„ì›ƒ íŒ¨í„´
fork
  begin  // ì •ìƒ ì‹œí€€ìŠ¤
    apb_wr.start(p_sequencer.apb_sqr);
  end
  begin  // ì›Œì¹˜ë… íƒ€ì´ë¨¸
    #10000;
    `uvm_error("TIMEOUT", "APB ì‹œí€€ìŠ¤ íƒ€ì„ì•„ì›ƒ!")
  end
join_any
disable fork;  // ë‚¨ì€ í”„ë¡œì„¸ìŠ¤ ì •ë¦¬

// fork...join_none ì˜ˆ: ë°±ê·¸ë¼ìš´ë“œ GPIO í† ê¸€
fork
  begin  // ë°±ê·¸ë¼ìš´ë“œì—ì„œ GPIO ê³„ì† í† ê¸€
    forever begin
      gpio_out.start(p_sequencer.gpio_sqr);
      #100;
    end
  end
join_none
// APB ì‹œí€€ìŠ¤ëŠ” ë…ë¦½ì ìœ¼ë¡œ ê³„ì† ì§„í–‰
apb_wr.start(p_sequencer.apb_sqr);
```

> âš ï¸ **ì£¼ì˜**: `fork...join_any` ì‚¬ìš© í›„ì—ëŠ” `disable fork`ë¡œ ë‚¨ì€ í”„ë¡œì„¸ìŠ¤ë¥¼ ì •ë¦¬í•˜ì„¸ìš”. ê·¸ë ‡ì§€ ì•Šìœ¼ë©´ ì¢€ë¹„ í”„ë¡œì„¸ìŠ¤ê°€ ì‹œë®¬ë ˆì´ì…˜ ëê¹Œì§€ ì‹¤í–‰ë©ë‹ˆë‹¤.

### 13.3.3 p_sequencerë¡œ ì‹œí€€ì„œ ì ‘ê·¼

`p_sequencer`ëŠ” UVM ì‹œí€€ìŠ¤ì—ì„œ ê°€ì¥ ì¤‘ìš”í•œ ê³ ê¸‰ ê¸°ëŠ¥ì…ë‹ˆë‹¤. ê¸°ë³¸ ê°œë…ì„ ì •ë¦¬í•©ë‹ˆë‹¤.

**m_sequencer vs p_sequencer:**

```systemverilog
// m_sequencer â€” ëª¨ë“  ì‹œí€€ìŠ¤ì— ê¸°ë³¸ ì œê³µ (uvm_sequencer_base íƒ€ì…)
class uvm_sequence extends uvm_sequence_base;
  protected uvm_sequencer_base m_sequencer;  // ê¸°ë³¸ í•¸ë“¤
  // m_sequencerë¡œëŠ” ì»¤ìŠ¤í…€ í•„ë“œì— ì ‘ê·¼ ë¶ˆê°€!
endclass

// p_sequencer â€” uvm_declare_p_sequencerë¡œ ì„ ì–¸ (ìºìŠ¤íŒ…ëœ íƒ€ì…)
`uvm_declare_p_sequencer(apb_virtual_sequencer)
// ë‚´ë¶€ì ìœ¼ë¡œ:
// apb_virtual_sequencer p_sequencer;
// p_sequencer = $cast(m_sequencer);  (ìë™ ìºìŠ¤íŒ…)
```

| ë¹„êµ | m_sequencer | p_sequencer |
|------|-------------|-------------|
| íƒ€ì… | `uvm_sequencer_base` | ì‚¬ìš©ì ì§€ì • (ì˜ˆ: `apb_virtual_sequencer`) |
| ê¸°ë³¸ ì œê³µ | âœ… í•­ìƒ ìˆìŒ | âŒ ì„ ì–¸ í•„ìš” |
| ì»¤ìŠ¤í…€ í•„ë“œ ì ‘ê·¼ | âŒ ë¶ˆê°€ | âœ… ê°€ëŠ¥ (`.apb_sqr`, `.reg_model` ë“±) |
| ì‚¬ìš© ì‹œì  | ì¼ë°˜ ì‹œí€€ìŠ¤ | ê°€ìƒ ì‹œí€€ìŠ¤, í™˜ê²½ ìì› ì ‘ê·¼ ì‹œ |

> âš ï¸ **p_sequencerì˜ ì¥ë‹¨ì **:
> - **ì¥ì **: ì‹œí€€ìŠ¤ì—ì„œ í™˜ê²½ì˜ ì‹œí€€ì„œ, RAL ëª¨ë¸ ë“±ì— ì§ì ‘ ì ‘ê·¼ ê°€ëŠ¥
> - **ë‹¨ì **: ì‹œí€€ìŠ¤ê°€ íŠ¹ì • ì‹œí€€ì„œ íƒ€ì…ì— **ì˜ì¡´** â€” ì¬ì‚¬ìš©ì„± ê°ì†Œ
> - **ëŒ€ì•ˆ**: `uvm_config_db`ë¡œ í•¸ë“¤ì„ ì „ë‹¬í•˜ëŠ” ë°©ë²•ë„ ìˆìŒ (13.5.2ì—ì„œ ì„¤ëª…)

### 13.3.4 ì²« ê°€ìƒ ì‹œí€€ìŠ¤ ì‹œë®¬ë ˆì´ì…˜

í…ŒìŠ¤íŠ¸ì—ì„œ ê°€ìƒ ì‹œí€€ìŠ¤ë¥¼ ì‹¤í–‰í•©ë‹ˆë‹¤:

```systemverilog
// ============================================================
// ê°€ìƒ ì‹œí€€ìŠ¤ í…ŒìŠ¤íŠ¸
// ============================================================
class apb_gpio_virtual_test extends uvm_test;
  `uvm_component_utils(apb_gpio_virtual_test)

  apb_virtual_env env;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_virtual_env::type_id::create("env", this);
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_gpio_virtual_seq vseq;
    vseq = apb_gpio_virtual_seq::type_id::create("vseq");

    phase.raise_objection(this);
    vseq.start(env.v_sqr);  // â˜… ê°€ìƒ ì‹œí€€ì„œì—ì„œ ì‹œì‘!
    phase.drop_objection(this);
  endtask
endclass
```

**ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (ì˜ˆìƒ):**

```
UVM_INFO @ 0: uvm_test_top [apb_gpio_virtual_seq] === ê°€ìƒ ì‹œí€€ìŠ¤ ì‹œì‘ ===
UVM_INFO @ 10: uvm_test_top [apb_gpio_virtual_seq] --- 1ë‹¨ê³„: APB ë ˆì§€ìŠ¤í„° ì„¤ì • ---
UVM_INFO @ 30: uvm_test_top.env.apb_agt [apb_write_seq] APB Write: addr=0x0 data=0x85
UVM_INFO @ 30: uvm_test_top [apb_gpio_virtual_seq] --- 2ë‹¨ê³„: GPIO ì¶œë ¥ ---
UVM_INFO @ 40: uvm_test_top [gpio_output_seq] GPIO Output: data=0xaa
UVM_INFO @ 40: uvm_test_top [apb_gpio_virtual_seq] --- 3ë‹¨ê³„: APB + GPIO ë™ì‹œ ì‹¤í–‰ ---
UVM_INFO @ 60: uvm_test_top.env.apb_agt [apb_read_seq] APB Read: addr=0x0
UVM_INFO @ 50: uvm_test_top [gpio_output_seq] GPIO Output: data=0x55
UVM_INFO @ 60: uvm_test_top [apb_gpio_virtual_seq] === ê°€ìƒ ì‹œí€€ìŠ¤ ì™„ë£Œ ===
```

**ì£¼ëª©**: 3ë‹¨ê³„ì—ì„œ APB Read(@60)ì™€ GPIO Output(@50)ì´ **ë™ì‹œì— ì‹¤í–‰**ë©ë‹ˆë‹¤. `fork...join`ìœ¼ë¡œ ë³‘ë ¬ ì‹¤í–‰ì´ ê°€ëŠ¥í•´ì¡ŒìŠµë‹ˆë‹¤.

> ğŸ”§ **íŠ¸ëŸ¬ë¸”ìŠˆíŒ…**: ê°€ìƒ ì‹œí€€ìŠ¤ ì‹¤í–‰ ì‹œ ìì£¼ ë°œìƒí•˜ëŠ” ì˜¤ë¥˜:

| ì˜¤ë¥˜ | ì›ì¸ | í•´ê²° |
|------|------|------|
| `p_sequencer is null` | `uvm_declare_p_sequencer` ëˆ„ë½ | ë§¤í¬ë¡œ ì¶”ê°€ í™•ì¸ |
| `Null object access on sqr` | connect_phaseì—ì„œ í•¸ë“¤ ë¯¸í• ë‹¹ | `v_sqr.apb_sqr = ...` í™•ì¸ |
| `Sequence not compatible` | ì‹œí€€ìŠ¤-ì‹œí€€ì„œ íƒ€ì… ë¶ˆì¼ì¹˜ | `start()` ì¸ìì˜ ì‹œí€€ì„œ íƒ€ì… í™•ì¸ |

---

## 13.4 ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ (Sequence Library)

> **ì´ ì ˆì˜ ëª©í‘œ**: ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ë¡œ ë‹¤ì–‘í•œ ì‹œí€€ìŠ¤ë¥¼ ì²´ê³„ì ìœ¼ë¡œ ê´€ë¦¬í•˜ëŠ” ë°©ë²•ì„ ë°°ì›ë‹ˆë‹¤.

### 13.4.1 ì™œ ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ê°€ í•„ìš”í•œê°€

í”„ë¡œì íŠ¸ê°€ ì»¤ì§€ë©´ ì‹œí€€ìŠ¤ë„ ë§ì•„ì§‘ë‹ˆë‹¤:

```
í”„ë¡œì íŠ¸ ì‹œí€€ìŠ¤ ëª©ë¡ (ì˜ˆì‹œ)

apb_write_seq         â€” APB ì“°ê¸°
apb_read_seq          â€” APB ì½ê¸°
apb_write_read_seq    â€” ì“°ê¸° í›„ ì½ê¸° ê²€ì¦
apb_burst_seq         â€” ì—°ì† ì“°ê¸°
apb_random_seq        â€” ëœë¤ íŠ¸ë˜í”½
apb_error_seq         â€” ì—ëŸ¬ ì‹œë‚˜ë¦¬ì˜¤
apb_reset_seq         â€” ë¦¬ì…‹ ì‹œí€€ìŠ¤
...
```

í…ŒìŠ¤íŠ¸ë§ˆë‹¤ "ì´ë²ˆì—ëŠ” ì–´ë–¤ ì‹œí€€ìŠ¤ë¥¼ ì“¸ê¹Œ?"ë¥¼ ê²°ì •í•˜ê³  ì½”ë“œì— í•˜ë“œì½”ë”©í•˜ëŠ” ê²ƒì€ ë¹„íš¨ìœ¨ì ì…ë‹ˆë‹¤. **ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬**ëŠ” ì‹œí€€ìŠ¤ë¥¼ ë“±ë¡í•´ë‘ê³ , ì‹¤í–‰ ì‹œ ìë™ìœ¼ë¡œ ì„ íƒÂ·ì‹¤í–‰í•˜ëŠ” ì»¨í…Œì´ë„ˆì…ë‹ˆë‹¤.

> ğŸ’¡ **ë¹„ìœ **: ìŒì•… ì•±ì˜ **í”Œë ˆì´ë¦¬ìŠ¤íŠ¸**ë¥¼ ìƒê°í•´ë³´ì„¸ìš”. ë…¸ë˜(ì‹œí€€ìŠ¤)ë¥¼ ë“±ë¡í•˜ê³ , "ìˆœì„œëŒ€ë¡œ ì¬ìƒ", "ëœë¤ ì¬ìƒ", "í•œ ê³¡ ë°˜ë³µ" ê°™ì€ ëª¨ë“œë¥¼ ì„ íƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

### 13.4.2 uvm_sequence_library êµ¬í˜„

```systemverilog
// ============================================================
// APB ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬
// ============================================================
class apb_seq_library extends uvm_sequence_library#(apb_seq_item);
  `uvm_object_utils(apb_seq_library)
  `uvm_sequence_library_utils(apb_seq_library)

  function new(string name = "apb_seq_library");
    super.new(name);

    // ë¼ì´ë¸ŒëŸ¬ë¦¬ ì´ˆê¸°í™” â€” ë°˜ë“œì‹œ í˜¸ì¶œ!
    init_sequence_library();
  endfunction
endclass
```

ì‹œí€€ìŠ¤ë¥¼ ë¼ì´ë¸ŒëŸ¬ë¦¬ì— ë“±ë¡í•©ë‹ˆë‹¤:

```systemverilog
// ë“±ë¡í•  ì‹œí€€ìŠ¤ 1: APB ì“°ê¸°
class apb_write_lib_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_write_lib_seq)
  `uvm_add_to_seq_lib(apb_write_lib_seq, apb_seq_library)  // â˜… ë“±ë¡!

  function new(string name = "apb_write_lib_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item req;
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    if (!req.randomize() with { pwrite == 1; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(req);
    `uvm_info(get_type_name(), $sformatf("LIB Write: addr=0x%0h data=0x%02h",
              req.paddr, req.pwdata), UVM_MEDIUM)
  endtask
endclass

// ë“±ë¡í•  ì‹œí€€ìŠ¤ 2: APB ì½ê¸°
class apb_read_lib_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_read_lib_seq)
  `uvm_add_to_seq_lib(apb_read_lib_seq, apb_seq_library)  // â˜… ë“±ë¡!

  function new(string name = "apb_read_lib_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item req;
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    if (!req.randomize() with { pwrite == 0; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(req);
    `uvm_info(get_type_name(), $sformatf("LIB Read: addr=0x%0h", req.paddr), UVM_MEDIUM)
  endtask
endclass

// ë“±ë¡í•  ì‹œí€€ìŠ¤ 3: ì“°ê¸° í›„ ì½ê¸° ê²€ì¦
class apb_write_read_lib_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_write_read_lib_seq)
  `uvm_add_to_seq_lib(apb_write_read_lib_seq, apb_seq_library)  // â˜… ë“±ë¡!

  function new(string name = "apb_write_read_lib_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item wr_req, rd_req;
    bit [3:0] target_addr;
    bit [7:0] target_data;

    // ì£¼ì†Œì™€ ë°ì´í„°ë¥¼ ë¯¸ë¦¬ ê²°ì •
    target_addr = $urandom_range(0, 15);
    target_data = $urandom_range(0, 255);

    // ì“°ê¸°
    wr_req = apb_seq_item::type_id::create("wr_req");
    start_item(wr_req);
    if (!wr_req.randomize() with { paddr == target_addr; pwdata == target_data; pwrite == 1; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(wr_req);

    // ì½ê¸°
    rd_req = apb_seq_item::type_id::create("rd_req");
    start_item(rd_req);
    if (!rd_req.randomize() with { paddr == target_addr; pwrite == 0; })
      `uvm_error(get_type_name(), "Randomization failed")
    finish_item(rd_req);

    `uvm_info(get_type_name(), $sformatf("LIB WriteRead: addr=0x%0h write=0x%02h",
              target_addr, target_data), UVM_MEDIUM)
  endtask
endclass
```

### 13.4.3 ì‹œí€€ìŠ¤ ì„ íƒ ëª¨ë“œ

ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ì˜ í•µì‹¬ì€ **ì„ íƒ ëª¨ë“œ**ì…ë‹ˆë‹¤. 4ê°€ì§€ ëª¨ë“œë¥¼ ì œê³µí•©ë‹ˆë‹¤:

| ëª¨ë“œ | ìƒìˆ˜ | ë™ì‘ | ë¹„ìœ  |
|------|------|------|------|
| ëª¨ë“œ | ìƒìˆ˜ | ë™ì‘ | ë¹„ìœ  |
|------|------|------|------|
| **Random** | `UVM_SEQ_LIB_RAND` | ë“±ë¡ëœ ì‹œí€€ìŠ¤ ì¤‘ ëœë¤ ì„ íƒ (ì¤‘ë³µ í—ˆìš©) | ì…”í”Œ ì¬ìƒ (ê°™ì€ ê³¡ ë°˜ë³µ ê°€ëŠ¥) |
| **Random Cycle** | `UVM_SEQ_LIB_RANDC` | ëª¨ë“  ì‹œí€€ìŠ¤ë¥¼ í•œ ë²ˆì”© ëœë¤ ìˆœì„œë¡œ ì‹¤í–‰ | ì…”í”Œ ì¬ìƒ (ì¤‘ë³µ ì—†ìŒ) |
| **Item** | `UVM_SEQ_LIB_ITEM` | ì‹œí€€ìŠ¤ ì—†ì´ íŠ¸ëœì­ì…˜ì„ ì§ì ‘ ëœë¤ ìƒì„± | ì¦‰ì„ ì—°ì£¼ |
| **User** | `UVM_SEQ_LIB_USER` | ì‚¬ìš©ì ì •ì˜ ì„ íƒ ë¡œì§ | ìˆ˜ë™ ì¬ìƒ |

**ì‹¤ë¬´ ì¶”ì²œ â€” ì–¸ì œ ì–´ë–¤ ëª¨ë“œë¥¼ ì“¸ê¹Œ?**

| ëª¨ë“œ | ì¶”ì²œ ìƒí™© | ì´ìœ  |
|------|-----------|------|
| `RANDC` | **ì»¤ë²„ë¦¬ì§€ ìˆ˜ì§‘** (ê°€ì¥ ë§ì´ ì‚¬ìš©) | ëª¨ë“  ì‹œí€€ìŠ¤ê°€ í•œ ë²ˆì”© ì‹¤í–‰ë˜ì–´ ë¹ ì§ì—†ì´ ì»¤ë²„ë¦¬ì§€ ë‹¬ì„± |
| `RAND` | **ìŠ¤íŠ¸ë ˆìŠ¤ í…ŒìŠ¤íŠ¸** | íŠ¹ì • ì‹œí€€ìŠ¤ê°€ ì§‘ì¤‘ì ìœ¼ë¡œ ë°˜ë³µë  ìˆ˜ ìˆì–´ ì½”ë„ˆ ì¼€ì´ìŠ¤ ë°œê²¬ì— ìœ ë¦¬ |
| `ITEM` | **ì´ˆê¸° ê²€ì¦, ìŠ¤ëª¨í¬ í…ŒìŠ¤íŠ¸** | ì‹œí€€ìŠ¤ ë¡œì§ ì—†ì´ íŠ¸ëœì­ì…˜ë§Œ ë¹ ë¥´ê²Œ ìƒì„±í•˜ì—¬ ê¸°ë³¸ ë™ì‘ í™•ì¸ |
| `USER` | **íŠ¹ìˆ˜ ì‹œë‚˜ë¦¬ì˜¤** (ì—ëŸ¬ ì£¼ì… ìˆœì„œ ë“±) | ì •í™•í•œ ì‹¤í–‰ ìˆœì„œê°€ í•„ìš”í•œ ê²½ìš° ì‚¬ìš©ì ë¡œì§ìœ¼ë¡œ ì œì–´ |

í…ŒìŠ¤íŠ¸ì—ì„œ ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ë¥¼ ì‚¬ìš©í•˜ëŠ” ë°©ë²•:

```systemverilog
// ============================================================
// ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ í…ŒìŠ¤íŠ¸
// ============================================================
class apb_seq_lib_test extends uvm_test;
  `uvm_component_utils(apb_seq_lib_test)

  apb_virtual_env env;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_virtual_env::type_id::create("env", this);
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_seq_library seq_lib;
    seq_lib = apb_seq_library::type_id::create("seq_lib");

    phase.raise_objection(this);

    // ---- ëª¨ë“œ ì„¤ì • ----
    seq_lib.selection_mode = UVM_SEQ_LIB_RANDC;  // ëª¨ë“  ì‹œí€€ìŠ¤ í•œ ë²ˆì”©
    seq_lib.min_random_count = 5;   // ìµœì†Œ 5íšŒ ì‹¤í–‰
    seq_lib.max_random_count = 10;  // ìµœëŒ€ 10íšŒ ì‹¤í–‰

    `uvm_info(get_type_name(), $sformatf("ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬: %0dê°œ ì‹œí€€ìŠ¤ ë“±ë¡ë¨",
              seq_lib.sequences.size()), UVM_LOW)

    // ---- ì‹¤í–‰ ----
    seq_lib.start(env.apb_agt.sqr);  // APB ì‹œí€€ì„œì—ì„œ ì‹¤í–‰

    phase.drop_objection(this);
  endtask
endclass
```

**ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ (ì˜ˆìƒ, RANDC ëª¨ë“œ):**

```
UVM_INFO @ 0: [apb_seq_lib_test] ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬: 3ê°œ ì‹œí€€ìŠ¤ ë“±ë¡ë¨
UVM_INFO @ 20: [apb_write_lib_seq] LIB Write: addr=0x3 data=0xa7
UVM_INFO @ 40: [apb_write_read_lib_seq] LIB WriteRead: addr=0xb write=0x42
UVM_INFO @ 80: [apb_read_lib_seq] LIB Read: addr=0x7
UVM_INFO @ 100: [apb_read_lib_seq] LIB Read: addr=0x2
UVM_INFO @ 120: [apb_write_lib_seq] LIB Write: addr=0xf data=0x19
... (5~10íšŒ ë°˜ë³µ)
```

**RANDC ëª¨ë“œ**ì—ì„œëŠ” 3ê°œ ì‹œí€€ìŠ¤ê°€ ëª¨ë‘ í•œ ë²ˆì”© ì‹¤í–‰ëœ í›„, ë‹¤ì‹œ ëœë¤ ìˆœì„œë¡œ ë°˜ë³µë©ë‹ˆë‹¤. íŠ¹ì • ì‹œí€€ìŠ¤ê°€ ë¹ ì§€ëŠ” ì¼ì´ ì—†ìœ¼ë¯€ë¡œ **ì»¤ë²„ë¦¬ì§€ ë‹¬ì„±ì— ìœ ë¦¬**í•©ë‹ˆë‹¤.

> ğŸ”§ **íŠ¸ëŸ¬ë¸”ìŠˆíŒ…**: ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ ê´€ë ¨ ì˜¤ë¥˜:

| ì˜¤ë¥˜ | ì›ì¸ | í•´ê²° |
|------|------|------|
| `No sequences registered` | `uvm_add_to_seq_lib` ëˆ„ë½ | ê° ì‹œí€€ìŠ¤ì— ë§¤í¬ë¡œ ì¶”ê°€ |
| `init_sequence_library not called` | ìƒì„±ìì—ì„œ ì´ˆê¸°í™” ëˆ„ë½ | `init_sequence_library()` í˜¸ì¶œ ì¶”ê°€ |
| `Type mismatch` | ì‹œí€€ìŠ¤ì™€ ë¼ì´ë¸ŒëŸ¬ë¦¬ì˜ seq_item íƒ€ì… ë¶ˆì¼ì¹˜ | ì œë„¤ë¦­ íŒŒë¼ë¯¸í„° í™•ì¸ |

---

## 13.5 ê³ ê¸‰ ì‹œí€€ìŠ¤ íŒ¨í„´

> **ì´ ì ˆì˜ ëª©í‘œ**: ì‹¤ë¬´ì—ì„œ ìì£¼ ì‚¬ìš©í•˜ëŠ” ê³ ê¸‰ ì‹œí€€ìŠ¤ íŒ¨í„´ì„ í•™ìŠµí•©ë‹ˆë‹¤.

### 13.5.1 ê³„ì¸µì  ì‹œí€€ìŠ¤ (Layered Sequences)

Ch.6ì—ì„œ ë§ˆìŠ¤í„° ì‹œí€€ìŠ¤(ì—¬ëŸ¬ ì„œë¸Œ ì‹œí€€ìŠ¤ë¥¼ ìˆœì°¨ ì‹¤í–‰)ë¥¼ ë°°ì› ìŠµë‹ˆë‹¤. ê³„ì¸µì  ì‹œí€€ìŠ¤ëŠ” ì´ë¥¼ **ê¸°ëŠ¥ ë‹¨ìœ„**ë¡œ í™•ì¥í•©ë‹ˆë‹¤.

```systemverilog
// ============================================================
// ê³„ì¸µì  ì‹œí€€ìŠ¤: ê¸°ëŠ¥ë³„ ë¶„ë¦¬
// ============================================================

// 1ë‹¨ê³„: ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™” ì‹œí€€ìŠ¤
class apb_init_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_init_seq)

  function new(string name = "apb_init_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_write_seq wr;

    `uvm_info(get_type_name(), "--- ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™” ì‹œì‘ ---", UVM_MEDIUM)

    // ctrl_reg ì´ˆê¸°í™”: enable=1, mode=00
    wr = apb_write_seq::type_id::create("wr");
    wr.addr = 4'h0;
    wr.data = 8'h80;  // enable=1
    wr.start(m_sequencer);

    // data_reg ì´ˆê¸°í™”: 0x00
    wr = apb_write_seq::type_id::create("wr");
    wr.addr = 4'h2;
    wr.data = 8'h00;
    wr.start(m_sequencer);

    `uvm_info(get_type_name(), "--- ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™” ì™„ë£Œ ---", UVM_MEDIUM)
  endtask
endclass

// 2ë‹¨ê³„: ë°ì´í„° ì „ì†¡ ì‹œí€€ìŠ¤
class apb_data_xfer_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_data_xfer_seq)

  rand int unsigned num_transfers;

  constraint c_transfers { num_transfers inside {[3:8]}; }

  function new(string name = "apb_data_xfer_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_write_seq wr;

    `uvm_info(get_type_name(), $sformatf("--- ë°ì´í„° ì „ì†¡: %0díšŒ ---", num_transfers), UVM_MEDIUM)

    repeat(num_transfers) begin
      wr = apb_write_seq::type_id::create("wr");
      wr.addr = 4'h2;  // data_reg
      // dataëŠ” ëœë¤
      wr.start(m_sequencer);
    end
  endtask
endclass

// 3ë‹¨ê³„: ê²€ì¦ ì‹œí€€ìŠ¤
class apb_verify_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_verify_seq)

  function new(string name = "apb_verify_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_read_seq rd;

    `uvm_info(get_type_name(), "--- ë ˆì§€ìŠ¤í„° ê²€ì¦ ì‹œì‘ ---", UVM_MEDIUM)

    // status_reg ì½ê¸°
    rd = apb_read_seq::type_id::create("rd");
    rd.addr = 4'h1;
    rd.start(m_sequencer);

    // ctrl_reg ì½ê¸° (ì„¤ì • í™•ì¸)
    rd = apb_read_seq::type_id::create("rd");
    rd.addr = 4'h0;
    rd.start(m_sequencer);

    `uvm_info(get_type_name(), "--- ë ˆì§€ìŠ¤í„° ê²€ì¦ ì™„ë£Œ ---", UVM_MEDIUM)
  endtask
endclass

// ============================================================
// ë§ˆìŠ¤í„° ì‹œí€€ìŠ¤: ê³„ì¸µì  ì¡°í•©
// ============================================================
class apb_master_scenario_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_master_scenario_seq)

  function new(string name = "apb_master_scenario_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_init_seq       init;
    apb_data_xfer_seq  xfer;
    apb_verify_seq     verify;

    `uvm_info(get_type_name(), "=== ë§ˆìŠ¤í„° ì‹œë‚˜ë¦¬ì˜¤ ì‹œì‘ ===", UVM_LOW)

    // 1ë‹¨ê³„: ì´ˆê¸°í™”
    init = apb_init_seq::type_id::create("init");
    init.start(m_sequencer);

    // 2ë‹¨ê³„: ë°ì´í„° ì „ì†¡
    xfer = apb_data_xfer_seq::type_id::create("xfer");
    xfer.start(m_sequencer);

    // 3ë‹¨ê³„: ê²€ì¦
    verify = apb_verify_seq::type_id::create("verify");
    verify.start(m_sequencer);

    `uvm_info(get_type_name(), "=== ë§ˆìŠ¤í„° ì‹œë‚˜ë¦¬ì˜¤ ì™„ë£Œ ===", UVM_LOW)
  endtask
endclass
```

**ê³„ì¸µì  ì‹œí€€ìŠ¤ì˜ ì¥ì :**

| ì¥ì  | ì„¤ëª… |
|------|------|
| **ì¬ì‚¬ìš©ì„±** | `apb_init_seq`ì„ ë‹¤ë¥¸ í…ŒìŠ¤íŠ¸ì—ì„œë„ ì‚¬ìš© ê°€ëŠ¥ |
| **ìœ ì§€ë³´ìˆ˜** | ì´ˆê¸°í™” ë¡œì§ ë³€ê²½ ì‹œ `apb_init_seq`ë§Œ ìˆ˜ì • |
| **ê°€ë…ì„±** | ë§ˆìŠ¤í„° ì‹œí€€ìŠ¤ê°€ "ì´ˆê¸°í™” â†’ ì „ì†¡ â†’ ê²€ì¦" íë¦„ì„ ëª…í™•íˆ ë³´ì—¬ì¤Œ |
| **ì¡°í•©** | ì„œë¸Œ ì‹œí€€ìŠ¤ë¥¼ ììœ ë¡­ê²Œ ì¡°í•©í•˜ì—¬ ìƒˆ ì‹œë‚˜ë¦¬ì˜¤ ìƒì„± |

### 13.5.2 ì‹œí€€ìŠ¤ì™€ config_db ì—°ë™

`p_sequencer` ëŒ€ì‹  `uvm_config_db`ë¥¼ ì‚¬ìš©í•˜ì—¬ ì‹œí€€ìŠ¤ì— ìì›ì„ ì „ë‹¬í•˜ëŠ” íŒ¨í„´ì…ë‹ˆë‹¤. ì´ ë°©ë²•ì€ ì‹œí€€ìŠ¤ì˜ **ì¬ì‚¬ìš©ì„±ì„ ë†’ì…ë‹ˆë‹¤.**

```systemverilog
// ============================================================
// config_dbë¥¼ ì‚¬ìš©í•œ ì‹œí€€ìŠ¤ ìì› ì ‘ê·¼
// ============================================================
class apb_configurable_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_configurable_seq)

  // ì™¸ë¶€ì—ì„œ ì„¤ì •í•  íŒŒë¼ë¯¸í„°
  int unsigned repeat_count = 5;
  bit [3:0]   target_addr   = 4'h0;

  function new(string name = "apb_configurable_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_seq_item req;

    // config_dbì—ì„œ ì„¤ì • ê°€ì ¸ì˜¤ê¸° (ì„ íƒì )
    void'(uvm_config_db#(int)::get(null, get_full_name(),
          "repeat_count", repeat_count));
    void'(uvm_config_db#(bit[3:0])::get(null, get_full_name(),
          "target_addr", target_addr));

    `uvm_info(get_type_name(), $sformatf("Config: repeat=%0d, addr=0x%0h",
              repeat_count, target_addr), UVM_MEDIUM)

    repeat(repeat_count) begin
      req = apb_seq_item::type_id::create("req");
      start_item(req);
      if (!req.randomize() with { paddr == target_addr; pwrite == 1; })
        `uvm_error(get_type_name(), "Randomization failed")
      finish_item(req);
    end
  endtask
endclass
```

í…ŒìŠ¤íŠ¸ì—ì„œ config_dbë¡œ ì„¤ì •:

```systemverilog
// í…ŒìŠ¤íŠ¸ì—ì„œ ì‹œí€€ìŠ¤ íŒŒë¼ë¯¸í„° ì„¤ì •
class apb_config_test extends uvm_test;
  // ...
  virtual task run_phase(uvm_phase phase);
    apb_configurable_seq seq;
    seq = apb_configurable_seq::type_id::create("seq");

    phase.raise_objection(this);

    // config_dbë¡œ ì‹œí€€ìŠ¤ íŒŒë¼ë¯¸í„° ì„¤ì •
    uvm_config_db#(int)::set(this, "env.apb_agt.sqr.seq",
                              "repeat_count", 10);
    uvm_config_db#(bit[3:0])::set(this, "env.apb_agt.sqr.seq",
                                   "target_addr", 4'h5);

    seq.start(env.apb_agt.sqr);

    phase.drop_objection(this);
  endtask
endclass
```

**p_sequencer vs config_db ë¹„êµ:**

| ë¹„êµ | p_sequencer | config_db |
|------|-------------|-----------|
| **ê²°í•©ë„** | ê°•í•¨ (íŠ¹ì • ì‹œí€€ì„œ íƒ€ì… ì˜ì¡´) | ì•½í•¨ (ë¬¸ìì—´ í‚¤ ê¸°ë°˜) |
| **ì„±ëŠ¥** | ë¹ ë¦„ (ì§ì ‘ ì ‘ê·¼) | ëŠë¦¼ (í•´ì‹œ í…Œì´ë¸” ê²€ìƒ‰) |
| **ë””ë²„ê¹…** | ì‰¬ì›€ (íƒ€ì… ì²´í¬) | ì–´ë ¤ì›€ (ëŸ°íƒ€ì„ ì˜¤ë¥˜) |
| **ì¬ì‚¬ìš©ì„±** | ë‚®ìŒ | ë†’ìŒ |
| **ì¶”ì²œ ìš©ë„** | ê°€ìƒ ì‹œí€€ìŠ¤ | ì„¤ì • íŒŒë¼ë¯¸í„° ì „ë‹¬ |

### 13.5.3 ì‹œí€€ìŠ¤ì—ì„œ RAL ì‚¬ìš©

Ch.12ì—ì„œ ë°°ìš´ RALì„ ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ í™œìš©í•˜ëŠ” íŒ¨í„´ì…ë‹ˆë‹¤. ë‘ ê°€ì§€ ë°©ë²•ì´ ìˆìŠµë‹ˆë‹¤.

**ë°©ë²• 1: p_sequencerë¥¼ í†µí•œ RAL ì ‘ê·¼ (ê°€ìƒ ì‹œí€€ìŠ¤)**

```systemverilog
// ============================================================
// ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ RAL ì‚¬ìš©
// ============================================================
class apb_ral_virtual_seq extends uvm_sequence;
  `uvm_object_utils(apb_ral_virtual_seq)
  `uvm_declare_p_sequencer(apb_virtual_sequencer)

  function new(string name = "apb_ral_virtual_seq");
    super.new(name);
  endfunction

  virtual task body();
    uvm_status_e   status;
    uvm_reg_data_t value;
    apb_reg_block  model;

    // p_sequencerë¥¼ í†µí•´ RAL ëª¨ë¸ ì ‘ê·¼
    model = p_sequencer.reg_model;

    `uvm_info(get_type_name(), "=== RAL ê°€ìƒ ì‹œí€€ìŠ¤ ì‹œì‘ ===", UVM_LOW)

    // RALë¡œ ë ˆì§€ìŠ¤í„° ì“°ê¸° (Frontdoor)
    model.ctrl_reg.write(status, 8'h85, .parent(this));
    if (status != UVM_IS_OK)
      `uvm_error(get_type_name(), "ctrl_reg write failed")

    `uvm_info(get_type_name(), "ctrl_reg ì„¤ì • ì™„ë£Œ: enable=1, mode=00", UVM_MEDIUM)

    // RALë¡œ ë ˆì§€ìŠ¤í„° ì½ê¸°
    model.status_reg.read(status, value, .parent(this));
    `uvm_info(get_type_name(), $sformatf("status_reg = 0x%02h", value), UVM_MEDIUM)

    // í•„ë“œ ë ˆë²¨ ì ‘ê·¼
    model.ctrl_reg.enable.set(1'b0);   // desired ê°’ ë³€ê²½
    model.ctrl_reg.update(status, .parent(this));  // DUTì— ë°˜ì˜

    `uvm_info(get_type_name(), "=== RAL ê°€ìƒ ì‹œí€€ìŠ¤ ì™„ë£Œ ===", UVM_LOW)
  endtask
endclass
```

**ë°©ë²• 2: uvm_reg_sequence ìƒì† (ì¼ë°˜ ì‹œí€€ìŠ¤)**

```systemverilog
// ============================================================
// uvm_reg_sequence ìƒì†ìœ¼ë¡œ RAL ì‚¬ìš©
// ============================================================
class apb_ral_check_seq extends uvm_reg_sequence;
  `uvm_object_utils(apb_ral_check_seq)

  // uvm_reg_sequenceëŠ” 'model' í”„ë¡œí¼í‹°ë¥¼ ì œê³µ
  // â†’ í…ŒìŠ¤íŠ¸ì—ì„œ seq.model = reg_model; ë¡œ í• ë‹¹

  function new(string name = "apb_ral_check_seq");
    super.new(name);
  endfunction

  virtual task body();
    uvm_status_e   status;
    uvm_reg_data_t value;

    // model í”„ë¡œí¼í‹°ë¡œ RAL ì ‘ê·¼ (p_sequencer ë¶ˆí•„ìš”!)
    model.ctrl_reg.write(status, 8'hA0, .parent(this));
    model.ctrl_reg.read(status, value, .parent(this));

    if (value != 8'hA0)
      `uvm_error(get_type_name(), $sformatf("Mismatch: expected=0xA0, got=0x%02h", value))
    else
      `uvm_info(get_type_name(), "ctrl_reg read-back ê²€ì¦ ì„±ê³µ!", UVM_LOW)
  endtask
endclass

// í…ŒìŠ¤íŠ¸ì—ì„œ ì‚¬ìš©:
// apb_ral_check_seq seq = apb_ral_check_seq::type_id::create("seq");
// seq.model = env.reg_model;  â† model í”„ë¡œí¼í‹°ì— í• ë‹¹
// seq.start(env.apb_agt.sqr);
```

**ë‘ ë°©ë²• ë¹„êµ:**

| ë¹„êµ | p_sequencer ë°©ì‹ | uvm_reg_sequence ë°©ì‹ |
|------|-----------------|---------------------|
| **RAL ì ‘ê·¼** | `p_sequencer.reg_model` | `model` (ë‚´ì¥ í”„ë¡œí¼í‹°) |
| **ì‹œí€€ì„œ ì˜ì¡´** | ê°€ìƒ ì‹œí€€ì„œ íƒ€ì…ì— ì˜ì¡´ | ì•„ë¬´ ì‹œí€€ì„œì—ì„œ ì‹¤í–‰ ê°€ëŠ¥ |
| **ì‚¬ìš© ì‹œì ** | ê°€ìƒ ì‹œí€€ìŠ¤ (ë‹¤ì¤‘ ì—ì´ì „íŠ¸) | ë‹¨ì¼ ì—ì´ì „íŠ¸ RAL ì‹œí€€ìŠ¤ |
| **ì„¤ì • ë°©ë²•** | connect_phaseì—ì„œ ìë™ | í…ŒìŠ¤íŠ¸ì—ì„œ `seq.model = ...` ìˆ˜ë™ í• ë‹¹ |

---

## 13.6 ì‹¤ì „ í†µí•©: APB + RAL ê°€ìƒ ì‹œí€€ìŠ¤

> **ì´ ì ˆì˜ ëª©í‘œ**: Ch.11~12ì—ì„œ ë§Œë“  í™˜ê²½ì„ ê°€ìƒ ì‹œí€€ìŠ¤ë¡œ í†µí•©í•˜ê³ , ì‹¤ë¬´ ì‹œí€€ìŠ¤ ì „ëµì„ í•™ìŠµí•©ë‹ˆë‹¤.

### 13.6.1 í†µí•© í™˜ê²½ êµ¬ì„±

ì§€ê¸ˆê¹Œì§€ ë§Œë“  ê²ƒì„ í•˜ë‚˜ë¡œ ì¡°í•©í•©ë‹ˆë‹¤:

```systemverilog
// ============================================================
// ì‹¤ì „ í†µí•© ê°€ìƒ ì‹œí€€ìŠ¤: APB ì„¤ì • + RAL ê²€ì¦ + GPIO ì œì–´
// ============================================================
class full_system_virtual_seq extends uvm_sequence;
  `uvm_object_utils(full_system_virtual_seq)
  `uvm_declare_p_sequencer(apb_virtual_sequencer)

  function new(string name = "full_system_virtual_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_reg_block  model;
    uvm_status_e   status;
    uvm_reg_data_t value;

    // ì„œë¸Œ ì‹œí€€ìŠ¤
    apb_write_seq     apb_wr;
    gpio_output_seq   gpio_out;

    model = p_sequencer.reg_model;

    `uvm_info(get_type_name(), "========================================", UVM_LOW)
    `uvm_info(get_type_name(), " ì‹¤ì „ í†µí•© ì‹œë‚˜ë¦¬ì˜¤ ì‹œì‘", UVM_LOW)
    `uvm_info(get_type_name(), "========================================", UVM_LOW)

    // ---- Phase 1: RALë¡œ ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™” ----
    `uvm_info(get_type_name(), "[Phase 1] RALë¡œ ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™”", UVM_MEDIUM)
    model.ctrl_reg.write(status, 8'h85, .parent(this));   // enable=1, mode=00
    model.data_reg.write(status, 8'hFF, .parent(this));   // data=0xFF

    // ---- Phase 2: GPIO ë™ì‹œ ì œì–´ ----
    `uvm_info(get_type_name(), "[Phase 2] APB + GPIO ë™ì‹œ ë™ì‘", UVM_MEDIUM)
    fork
      begin  // APB: ì¶”ê°€ ë ˆì§€ìŠ¤í„° ì“°ê¸°
        apb_wr = apb_write_seq::type_id::create("apb_wr");
        apb_wr.addr = 4'h3;
        apb_wr.data = 8'hBE;
        apb_wr.start(p_sequencer.apb_sqr);
      end
      begin  // GPIO: ì¶œë ¥ ì œì–´
        gpio_out = gpio_output_seq::type_id::create("gpio_out");
        gpio_out.out_data = 8'hAA;
        gpio_out.start(p_sequencer.gpio_sqr);
      end
    join

    // ---- Phase 3: RALë¡œ ê²€ì¦ ----
    `uvm_info(get_type_name(), "[Phase 3] RALë¡œ ë ˆì§€ìŠ¤í„° ê²€ì¦", UVM_MEDIUM)
    model.ctrl_reg.read(status, value, .parent(this));
    `uvm_info(get_type_name(), $sformatf("ctrl_reg = 0x%02h (expected: 0x85)", value), UVM_LOW)

    model.ctrl_reg.mirror(status, UVM_CHECK, .parent(this));
    `uvm_info(get_type_name(), "ctrl_reg mirror ê²€ì¦ ì™„ë£Œ", UVM_MEDIUM)

    `uvm_info(get_type_name(), "========================================", UVM_LOW)
    `uvm_info(get_type_name(), " ì‹¤ì „ í†µí•© ì‹œë‚˜ë¦¬ì˜¤ ì™„ë£Œ", UVM_LOW)
    `uvm_info(get_type_name(), "========================================", UVM_LOW)
  endtask
endclass
```

### 13.6.2 APB + RAL ì¡°í•© ì‹œë‚˜ë¦¬ì˜¤

ê°€ìƒ ì‹œí€€ìŠ¤ì˜ ì§„ì •í•œ ê°€ì¹˜ëŠ” **ì‹œë‚˜ë¦¬ì˜¤ ì¡°í•©**ì— ìˆìŠµë‹ˆë‹¤:

```systemverilog
// ============================================================
// ì‹œë‚˜ë¦¬ì˜¤ ì¡°í•© ì˜ˆ: ìŠ¤íŠ¸ë ˆìŠ¤ í…ŒìŠ¤íŠ¸
// ============================================================
class stress_virtual_seq extends uvm_sequence;
  `uvm_object_utils(stress_virtual_seq)
  `uvm_declare_p_sequencer(apb_virtual_sequencer)

  rand int unsigned num_iterations;
  constraint c_iter { num_iterations inside {[5:20]}; }

  function new(string name = "stress_virtual_seq");
    super.new(name);
  endfunction

  virtual task body();
    apb_reg_block  model;
    uvm_status_e   status;
    uvm_reg_data_t value;

    model = p_sequencer.reg_model;

    `uvm_info(get_type_name(), $sformatf("ìŠ¤íŠ¸ë ˆìŠ¤ í…ŒìŠ¤íŠ¸: %0d ë°˜ë³µ", num_iterations), UVM_LOW)

    repeat(num_iterations) begin
      // ëœë¤ ë ˆì§€ìŠ¤í„°ì— ëœë¤ ë°ì´í„° ì“°ê¸°
      bit [7:0] random_data = $urandom;
      bit [3:0] random_addr = $urandom_range(0, 15);

      fork
        begin  // APB ì§ì ‘ ì“°ê¸°
          apb_write_seq wr;
          wr = apb_write_seq::type_id::create("wr");
          wr.addr = random_addr;
          wr.data = random_data;
          wr.start(p_sequencer.apb_sqr);
        end
        begin  // GPIO ë™ì‹œ ë™ì‘
          gpio_output_seq gpio_out;
          gpio_out = gpio_output_seq::type_id::create("gpio_out");
          gpio_out.start(p_sequencer.gpio_sqr);
        end
      join

      // RALë¡œ ê²€ì¦ (mirror)
      if (random_addr == 0)
        model.ctrl_reg.mirror(status, UVM_CHECK, .parent(this));
    end

    `uvm_info(get_type_name(), "ìŠ¤íŠ¸ë ˆìŠ¤ í…ŒìŠ¤íŠ¸ ì™„ë£Œ", UVM_LOW)
  endtask
endclass
```

### 13.6.3 Ch.6 ê¸°ë³¸ ì‹œí€€ìŠ¤ vs Ch.13 ê³ ê¸‰ ì‹œí€€ìŠ¤ ë¹„êµ

```
Ch.6 ê¸°ë³¸ ì‹œí€€ìŠ¤ vs Ch.13 ê³ ê¸‰ ì‹œí€€ìŠ¤

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚             Ch.6 ê¸°ë³¸ ì‹œí€€ìŠ¤          Ch.13 ê³ ê¸‰ ì‹œí€€ìŠ¤  â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ ì œì–´ ëŒ€ìƒ              â”‚  â”‚ ì œì–´ ëŒ€ìƒ              â”‚ â”‚
â”‚  â”‚ ë‹¨ì¼ ì—ì´ì „íŠ¸          â”‚  â”‚ ë‹¤ì¤‘ ì—ì´ì „íŠ¸          â”‚ â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚  â”‚ ì‹œí€€ìŠ¤ ì‹¤í–‰            â”‚  â”‚ ì‹œí€€ìŠ¤ ì‹¤í–‰            â”‚ â”‚
â”‚  â”‚ seq.start(sqr)         â”‚  â”‚ vseq.start(v_sqr)     â”‚ â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚  â”‚ ë™ì‹œì„±                 â”‚  â”‚ ë™ì‹œì„±                 â”‚ â”‚
â”‚  â”‚ ìˆœì°¨ ì‹¤í–‰ë§Œ ê°€ëŠ¥       â”‚  â”‚ fork/join ë³‘ë ¬ ì‹¤í–‰    â”‚ â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚  â”‚ í™˜ê²½ ì ‘ê·¼              â”‚  â”‚ í™˜ê²½ ì ‘ê·¼              â”‚ â”‚
â”‚  â”‚ ë¶ˆê°€ (m_sequencer)     â”‚  â”‚ ê°€ëŠ¥ (p_sequencer)     â”‚ â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚  â”‚ ì‹œë‚˜ë¦¬ì˜¤ ê´€ë¦¬          â”‚  â”‚ ì‹œë‚˜ë¦¬ì˜¤ ê´€ë¦¬          â”‚ â”‚
â”‚  â”‚ ìˆ˜ë™ (ì½”ë“œ í•˜ë“œì½”ë”©)   â”‚  â”‚ ìë™ (ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬)â”‚ â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚  â”‚ RAL ì—°ë™               â”‚  â”‚ RAL ì—°ë™               â”‚ â”‚
â”‚  â”‚ ì—†ìŒ                   â”‚  â”‚ ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ í†µí•©   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| í•­ëª© | Ch.6 ê¸°ë³¸ ì‹œí€€ìŠ¤ | Ch.13 ê³ ê¸‰ ì‹œí€€ìŠ¤ |
|------|-----------------|-------------------|
| **ì œì–´ ëŒ€ìƒ** | ë‹¨ì¼ ì—ì´ì „íŠ¸ | ë‹¤ì¤‘ ì—ì´ì „íŠ¸ |
| **ì‹œí€€ìŠ¤ ì‹¤í–‰** | `seq.start(sqr)` | `vseq.start(v_sqr)` |
| **ë™ì‹œì„±** | ìˆœì°¨ ì‹¤í–‰ë§Œ | `fork...join` ë³‘ë ¬ ì‹¤í–‰ |
| **í™˜ê²½ ì ‘ê·¼** | `m_sequencer` (ì œí•œì ) | `p_sequencer` (ììœ ë¡œì›€) |
| **ì‹œë‚˜ë¦¬ì˜¤ ê´€ë¦¬** | ìˆ˜ë™ (ì½”ë“œ í•˜ë“œì½”ë”©) | ìë™ (ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬) |
| **RAL ì—°ë™** | ì—†ìŒ | ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ í†µí•© |
| **ì‚¬ìš© ì‹œì ** | IP ë¸”ë¡ ê²€ì¦ | SoC í†µí•© ê²€ì¦ |

### 13.6.4 ì‹¤ë¬´ ì‹œí€€ìŠ¤ ì „ëµ ê°€ì´ë“œ

íŒ¹ë¦¬ìŠ¤ íšŒì‚¬ì—ì„œ ì‹œí€€ìŠ¤ë¥¼ ì²´ê³„ì ìœ¼ë¡œ ê´€ë¦¬í•˜ëŠ” ì „ëµì…ë‹ˆë‹¤:

**ì‹œí€€ìŠ¤ ê³„ì¸µ êµ¬ì¡° (ì‹¤ë¬´):**

```
í…ŒìŠ¤íŠ¸ ë ˆë²¨ë³„ ì‹œí€€ìŠ¤ ì „ëµ

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Level 3: ì‹œìŠ¤í…œ ì‹œí€€ìŠ¤                       â”‚
â”‚ full_system_seq, stress_seq, corner_case_seq â”‚
â”‚ â†’ ê°€ìƒ ì‹œí€€ìŠ¤ (ë‹¤ì¤‘ ì—ì´ì „íŠ¸ ì¡°í•©)            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 2: í”„ë¡œí† ì½œ ì‹œí€€ìŠ¤                     â”‚
â”‚ apb_burst_seq, apb_error_seq, ral_check_seq  â”‚
â”‚ â†’ ë§ˆìŠ¤í„°/ê³„ì¸µ ì‹œí€€ìŠ¤ (ë‹¨ì¼ ì—ì´ì „íŠ¸ ë‚´)       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Level 1: ê¸°ë³¸ ì‹œí€€ìŠ¤                         â”‚
â”‚ apb_write_seq, apb_read_seq, gpio_out_seq    â”‚
â”‚ â†’ ë‹¨ì¼ íŠ¸ëœì­ì…˜ ì‹œí€€ìŠ¤ (ë¹Œë”© ë¸”ë¡)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ì‹œí€€ìŠ¤ ë„¤ì´ë° ì»¨ë²¤ì…˜:**

| ë ˆë²¨ | ì ‘ë¯¸ì‚¬ | ì˜ˆì‹œ |
|------|--------|------|
| Level 1 ê¸°ë³¸ | `_seq` | `apb_write_seq`, `apb_read_seq` |
| Level 2 í”„ë¡œí† ì½œ | `_scenario_seq` | `apb_init_scenario_seq` |
| Level 3 ì‹œìŠ¤í…œ | `_virtual_seq` | `full_system_virtual_seq` |
| ë¼ì´ë¸ŒëŸ¬ë¦¬ | `_lib_seq` | `apb_write_lib_seq` |

**Top 5 ì‹œí€€ìŠ¤ ì‹¤ìˆ˜ì™€ í•´ê²°ë²•:**

| ìˆœìœ„ | ì‹¤ìˆ˜ | í•´ê²°ë²• |
|------|------|--------|
| 1 | ê°€ìƒ ì‹œí€€ì„œ í•¸ë“¤ ë¯¸í• ë‹¹ (`null`) | `connect_phase`ì—ì„œ ë°˜ë“œì‹œ í• ë‹¹ |
| 2 | `p_sequencer` ì„ ì–¸ ëˆ„ë½ | `uvm_declare_p_sequencer` ë§¤í¬ë¡œ ì¶”ê°€ |
| 3 | `fork` ì•ˆì—ì„œ ì‹œí€€ìŠ¤ ì¬ì‚¬ìš© | `fork` ë¸”ë¡ë§ˆë‹¤ ìƒˆ ì‹œí€€ìŠ¤ `create()` |
| 4 | ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ `init` ëˆ„ë½ | ìƒì„±ìì—ì„œ `init_sequence_library()` í˜¸ì¶œ |
| 5 | RAL `parent` ì¸ì ëˆ„ë½ | `write(status, val, .parent(this))` ëª…ì‹œ |

---

## 13.7 ì²´í¬í¬ì¸íŠ¸

### 13.7.1 ì…€í”„ ì²´í¬

ë‹¤ìŒ ì§ˆë¬¸ì— ë‹µí•  ìˆ˜ ìˆìœ¼ë©´ ì´ ì±•í„°ë¥¼ ì´í•´í•œ ê²ƒì…ë‹ˆë‹¤:

> **Q1**: ê°€ìƒ ì‹œí€€ì„œì™€ ì¼ë°˜ ì‹œí€€ì„œì˜ ì°¨ì´ëŠ”?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
ì¼ë°˜ ì‹œí€€ì„œëŠ” ë“œë¼ì´ë²„ì™€ ì—°ê²°ë˜ì–´ íŠ¸ëœì­ì…˜ì„ ì „ë‹¬í•©ë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ì„œëŠ” ë“œë¼ì´ë²„ì™€ ì—°ê²°ë˜ì§€ ì•Šê³ , ì—¬ëŸ¬ ì‹¤ì œ ì‹œí€€ì„œì˜ **í•¸ë“¤ë§Œ** ê°€ì§€ê³  ìˆëŠ” ì¤‘ì•™ í—ˆë¸Œì…ë‹ˆë‹¤.
</details>

> **Q2**: ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ í•˜ìœ„ ì‹œí€€ìŠ¤ë¥¼ íŠ¹ì • ì‹œí€€ì„œì— ë°°í¬í•˜ëŠ” ì½”ë“œëŠ”?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
`sub_seq.start(p_sequencer.apb_sqr);` â€” `p_sequencer`ë¥¼ í†µí•´ ê°€ìƒ ì‹œí€€ì„œì˜ ì‹¤ì œ ì‹œí€€ì„œ í•¸ë“¤ì— ì ‘ê·¼í•˜ê³ , `start()` ì¸ìë¡œ ì „ë‹¬í•©ë‹ˆë‹¤.
</details>

> **Q3**: `m_sequencer`ì™€ `p_sequencer`ì˜ ì°¨ì´ëŠ”?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
`m_sequencer`ëŠ” `uvm_sequencer_base` íƒ€ì…ìœ¼ë¡œ ëª¨ë“  ì‹œí€€ìŠ¤ì— ê¸°ë³¸ ì œê³µë©ë‹ˆë‹¤. `p_sequencer`ëŠ” `uvm_declare_p_sequencer` ë§¤í¬ë¡œë¡œ ì„ ì–¸í•˜ë©°, ì‚¬ìš©ì ì§€ì • ì‹œí€€ì„œ íƒ€ì…ìœ¼ë¡œ ìºìŠ¤íŒ…ë˜ì–´ ì»¤ìŠ¤í…€ í•„ë“œ(ì‹œí€€ì„œ í•¸ë“¤, RAL ëª¨ë¸ ë“±)ì— ì ‘ê·¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
</details>

> **Q4**: ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ì˜ `UVM_SEQ_LIB_RANDC` ëª¨ë“œëŠ” ì–´ë–»ê²Œ ë™ì‘í•˜ë‚˜?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
ë“±ë¡ëœ ëª¨ë“  ì‹œí€€ìŠ¤ë¥¼ **í•œ ë²ˆì”©** ëœë¤ ìˆœì„œë¡œ ì‹¤í–‰í•©ë‹ˆë‹¤. ëª¨ë“  ì‹œí€€ìŠ¤ê°€ ì‹¤í–‰ëœ í›„ ë‹¤ì‹œ ìƒˆë¡œìš´ ëœë¤ ìˆœì„œë¡œ ë°˜ë³µí•©ë‹ˆë‹¤. íŠ¹ì • ì‹œí€€ìŠ¤ê°€ ë¹ ì§€ëŠ” ì¼ì´ ì—†ì–´ ì»¤ë²„ë¦¬ì§€ ë‹¬ì„±ì— ìœ ë¦¬í•©ë‹ˆë‹¤.
</details>

> **Q5**: ê°€ìƒ ì‹œí€€ì„œì˜ í•¸ë“¤ì„ ì™œ `build_phase`ê°€ ì•„ë‹Œ `connect_phase`ì—ì„œ í• ë‹¹í•˜ë‚˜?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
`build_phase`ì—ì„œëŠ” í•˜ìœ„ ì»´í¬ë„ŒíŠ¸ì˜ ì‹œí€€ì„œê°€ ì•„ì§ ìƒì„±ë˜ì§€ ì•Šì•˜ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤. `connect_phase`ëŠ” ëª¨ë“  `build_phase`ê°€ ì™„ë£Œëœ í›„ ì‹¤í–‰ë˜ë¯€ë¡œ, ì‹¤ì œ ì‹œí€€ì„œê°€ ì´ë¯¸ ì¡´ì¬í•¨ì´ ë³´ì¥ë©ë‹ˆë‹¤.
</details>

> **Q6**: ê°€ìƒ ì‹œí€€ìŠ¤ì—ì„œ ë‘ ì—ì´ì „íŠ¸ë¥¼ ë™ì‹œì— ì‹¤í–‰í•˜ë ¤ë©´?
<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>
`fork...join` ë¸”ë¡ ì•ˆì—ì„œ ê° ì—ì´ì „íŠ¸ì˜ ì‹œí€€ì„œì— ì‹œí€€ìŠ¤ë¥¼ `start()`í•©ë‹ˆë‹¤:
```systemverilog
fork
  seq_a.start(p_sequencer.apb_sqr);
  seq_b.start(p_sequencer.gpio_sqr);
join
```
</details>

### 13.7.2 ì—°ìŠµë¬¸ì œ

**[ê¸°ë³¸] ì—°ìŠµ 1: ê°€ìƒ ì‹œí€€ì„œ í™•ì¥**

í˜„ì¬ `apb_virtual_sequencer`ì— SPI ì‹œí€€ì„œ í•¸ë“¤ì„ ì¶”ê°€í•˜ì„¸ìš”. SPI ì‹œí€€ìŠ¤ ì•„ì´í…œì€ `{mosi_data[7:0], sclk_div[3:0]}` í•„ë“œë¥¼ ê°€ì§‘ë‹ˆë‹¤.

<details>
<summary>íŒíŠ¸</summary>

1. `spi_seq_item` í´ë˜ìŠ¤ ì •ì˜
2. `typedef uvm_sequencer#(spi_seq_item) spi_sequencer;`
3. `apb_virtual_sequencer`ì— `spi_sequencer spi_sqr;` ì¶”ê°€
4. í™˜ê²½ì˜ `connect_phase`ì—ì„œ í•¸ë“¤ í• ë‹¹
</details>

**[ì¤‘ê¸‰] ì—°ìŠµ 2: ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ì— ì—ëŸ¬ ì‹œí€€ìŠ¤ ì¶”ê°€**

`apb_seq_library`ì— ì˜ëª»ëœ ì£¼ì†Œ(0xF ì´ìƒ)ë¡œ ì ‘ê·¼í•˜ëŠ” ì—ëŸ¬ ì‹œí€€ìŠ¤ë¥¼ ì¶”ê°€í•˜ì„¸ìš”. `uvm_add_to_seq_lib` ë§¤í¬ë¡œë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤.

<details>
<summary>íŒíŠ¸</summary>

```systemverilog
class apb_error_lib_seq extends uvm_sequence#(apb_seq_item);
  `uvm_object_utils(apb_error_lib_seq)
  `uvm_add_to_seq_lib(apb_error_lib_seq, apb_seq_library)
  // paddrì— ë²”ìœ„ ë°– ì£¼ì†Œë¥¼ ì„¤ì •
endclass
```
</details>

**[ê³ ê¸‰] ì—°ìŠµ 3: RAL + ê°€ìƒ ì‹œí€€ìŠ¤ ì¡°í•©**

ë‹¤ìŒ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ê°€ìƒ ì‹œí€€ìŠ¤ë¡œ êµ¬í˜„í•˜ì„¸ìš”:
1. RALë¡œ `ctrl_reg`ì— `enable=1, mode=01` ì„¤ì •
2. GPIOë¡œ ë°ì´í„° ì¶œë ¥ (ë™ì‹œ ì‹¤í–‰)
3. RALë¡œ `status_reg` ì½ê³  `mirror()` ê²€ì¦
4. ëª¨ë“  ë ˆì§€ìŠ¤í„°ì— ëŒ€í•´ `uvm_reg_hw_reset_seq` ì‹¤í–‰

<details>
<summary>íŒíŠ¸</summary>

```systemverilog
class advanced_virtual_seq extends uvm_sequence;
  `uvm_declare_p_sequencer(apb_virtual_sequencer)

  virtual task body();
    apb_reg_block model = p_sequencer.reg_model;
    // Phase 1: model.ctrl_reg.write(...)
    // Phase 2: fork...join (GPIO + APB)
    // Phase 3: model.status_reg.mirror(...)
    // Phase 4: uvm_reg_hw_reset_seq reset_seq;
    //          reset_seq.model = model;
    //          reset_seq.start(p_sequencer.apb_sqr);
  endtask
endclass
```
</details>

### 13.7.3 ì´ ì±•í„°ì—ì„œ ë°°ìš´ ê²ƒ

ì´ ì±•í„°ì—ì„œ ì¶”ê°€í•œ ê³ ê¸‰ ì‹œí€€ìŠ¤ ê´€ë ¨ íŒŒì¼:

```
apb_verification/
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ apb_slave_memory.sv    â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ apb_if.sv              â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_seq_item.sv        â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_driver.sv          â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_monitor.sv         â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_agent.sv           â† Ch.11 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_reg_classes.sv     â† Ch.12 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_reg_block.sv       â† Ch.12 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_reg_adapter.sv     â† Ch.12 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ apb_ral_env.sv         â† Ch.12 (ë³€ê²½ ì—†ìŒ)
â”‚   â”œâ”€â”€ gpio_seq_item.sv       â† NEW: GPIO ì‹œí€€ìŠ¤ ì•„ì´í…œ
â”‚   â”œâ”€â”€ apb_virtual_sequencer.sv  â† NEW: ê°€ìƒ ì‹œí€€ì„œ
â”‚   â”œâ”€â”€ apb_virtual_env.sv     â† NEW: ê°€ìƒ ì‹œí€€ì„œ í¬í•¨ í™˜ê²½
â”‚   â”œâ”€â”€ apb_gpio_virtual_seq.sv   â† NEW: ê°€ìƒ ì‹œí€€ìŠ¤
â”‚   â”œâ”€â”€ apb_seq_library.sv     â† NEW: ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬
â”‚   â””â”€â”€ apb_virtual_test.sv    â† NEW: ê°€ìƒ ì‹œí€€ìŠ¤ í…ŒìŠ¤íŠ¸
â””â”€â”€ sim/
    â””â”€â”€ run.do
```

Ch.11~12ì˜ ì½”ë“œëŠ” **í•œ ì¤„ë„ ë³€ê²½í•˜ì§€ ì•Šì•˜ìŠµë‹ˆë‹¤.** ê°€ìƒ ì‹œí€€ì„œì™€ ê°€ìƒ ì‹œí€€ìŠ¤ëŠ” ê¸°ì¡´ ì—ì´ì „íŠ¸ ìœ„ì— **ì œì–´ ê³„ì¸µì„ ì¶”ê°€**í•˜ëŠ” ê²ƒì…ë‹ˆë‹¤. ì´ê²ƒì´ UVMì˜ ê³„ì¸µì  ì„¤ê³„ ì² í•™ì…ë‹ˆë‹¤.

### 13.7.4 ë‹¤ìŒ ì¥ ë¯¸ë¦¬ë³´ê¸°

Chapter 14ì—ì„œëŠ” **ê²€ì¦ ìë™í™”**ë¥¼ ë°°ì›ë‹ˆë‹¤. ì»¤ë²„ë¦¬ì§€(Coverage) ìˆ˜ì§‘ìœ¼ë¡œ "ê²€ì¦ì„ ì–¼ë§ˆë‚˜ í–ˆëŠ”ì§€" ì¸¡ì •í•˜ê³ , ì–´ì„œì…˜(Assertion)ìœ¼ë¡œ í”„ë¡œí† ì½œ ê·œì¹™ì„ ìë™ ê²€ì‚¬í•©ë‹ˆë‹¤. Ch.11~13ì—ì„œ ë§Œë“  APB ê²€ì¦ í™˜ê²½ì— ì»¤ë²„ë¦¬ì§€ì™€ ì–´ì„œì…˜ì„ ì¶”ê°€í•˜ì—¬ **ì™„ì „í•œ ê²€ì¦ ì¸í”„ë¼**ë¥¼ êµ¬ì¶•í•©ë‹ˆë‹¤.

**Part 3 ì§„í–‰ í˜„í™©:**

| ì±•í„° | ì£¼ì œ | í•µì‹¬ | ìƒíƒœ |
|------|------|------|------|
| **Ch.11** | ì¸í„°í˜ì´ìŠ¤ì™€ BFM | APB ì—ì´ì „íŠ¸ êµ¬ì¶• | âœ… ì™„ë£Œ |
| **Ch.12** | ë ˆì§€ìŠ¤í„° ëª¨ë¸ (RAL) | APB ìœ„ì— RAL ê³„ì¸µ ì¶”ê°€ | âœ… ì™„ë£Œ |
| **Ch.13** | ê³ ê¸‰ ì‹œí€€ìŠ¤ | ê°€ìƒ ì‹œí€€ìŠ¤, ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ | âœ… ì§€ê¸ˆ ì—¬ê¸°! |
| **Ch.14** | ê²€ì¦ ìë™í™” | ì»¤ë²„ë¦¬ì§€, ì–´ì„œì…˜ | ë‹¤ìŒ |
| **Ch.15** | í”„ë¡œì íŠ¸ ì¢…í•© | ì „ì²´ í†µí•© ë° ë¦¬ë·° | ëŒ€ê¸° |

> ğŸ’¡ **í•µì‹¬ ë©”ì‹œì§€**: Ch.6ì—ì„œ "í•˜ë‚˜ì˜ ì‹œí€€ì„œì— í•˜ë‚˜ì˜ ì‹œí€€ìŠ¤"ë¥¼ ë°°ì› ë‹¤ë©´, Ch.13ì—ì„œëŠ” "ì—¬ëŸ¬ ì‹œí€€ì„œë¥¼ í•˜ë‚˜ì˜ ì•…ë³´ë¡œ ì§€íœ˜"í•˜ëŠ” ë²•ì„ ë°°ì› ìŠµë‹ˆë‹¤. ê°€ìƒ ì‹œí€€ìŠ¤ëŠ” SoC ë ˆë²¨ ê²€ì¦ì˜ **í•„ìˆ˜ ë„êµ¬**ì…ë‹ˆë‹¤. Ch.14ì—ì„œëŠ” ì´ í™˜ê²½ì— ì»¤ë²„ë¦¬ì§€ì™€ ì–´ì„œì…˜ì„ ì¶”ê°€í•˜ì—¬ "ê²€ì¦ì´ ì¶©ë¶„í•œì§€"ë¥¼ ì¸¡ì •í•©ë‹ˆë‹¤.
