// Seed: 3861382424
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    output tri0 id_9,
    input wand id_10,
    output supply0 id_11,
    input uwire id_12,
    output wire id_13,
    input wire id_14,
    output supply0 id_15,
    input supply1 id_16
);
  assign id_11 = id_3;
  assign id_0  = id_7;
  assign id_9  = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input tri id_3,
    input tri1 id_4,
    output uwire id_5,
    input wor id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    output wor id_10,
    output tri0 id_11,
    input tri id_12
);
  wire id_14, id_15, id_16;
  module_0(
      id_5,
      id_9,
      id_0,
      id_3,
      id_1,
      id_3,
      id_4,
      id_4,
      id_0,
      id_11,
      id_12,
      id_8,
      id_6,
      id_10,
      id_1,
      id_11,
      id_0
  );
endmodule
