Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 29 10:37:45 2016
| Host         : DESKTOP-87HGRSN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Ex55_aula5_timing_summary_routed.rpt -rpx Ex55_aula5_timing_summary_routed.rpx
| Design       : Ex55_aula5
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.134        0.000                      0                   44        0.262        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.134        0.000                      0                   44        0.262        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 1.525ns (81.661%)  route 0.342ns (18.339%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.691 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.921 r  div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.921    div/n_6_internal_clock_reg[24]_i_1
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[25]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 1.476ns (81.167%)  route 0.342ns (18.833%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.691 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.872 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.872    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.205ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.454ns (80.937%)  route 0.342ns (19.064%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.691 r  div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    div/n_0_internal_clock_reg[20]_i_1
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.850 r  div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.850    div/n_7_internal_clock_reg[24]_i_1
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[24]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.440ns (80.787%)  route 0.342ns (19.213%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.836 r  div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.836    div/n_4_internal_clock_reg[20]_i_1
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[23]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.836    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.436ns (80.744%)  route 0.342ns (19.256%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.832 r  div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.832    div/n_6_internal_clock_reg[20]_i_1
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[21]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.387ns (80.198%)  route 0.342ns (19.802%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.783 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.783    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 1.365ns (79.943%)  route 0.342ns (20.057%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.602 r  div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.602    div/n_0_internal_clock_reg[16]_i_1
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.761 r  div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.761    div/n_7_internal_clock_reg[20]_i_1
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.222    13.812    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[20]/C
                         clock pessimism              0.223    14.035    
                         clock uncertainty           -0.035    13.999    
    SLICE_X86Y87         FDRE (Setup_fdre_C_D)        0.056    14.055    div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 1.351ns (79.777%)  route 0.342ns (20.223%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.747 r  div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.747    div/n_4_internal_clock_reg[16]_i_1
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.221    13.811    div/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[19]/C
                         clock pessimism              0.223    14.034    
                         clock uncertainty           -0.035    13.998    
    SLICE_X86Y86         FDRE (Setup_fdre_C_D)        0.056    14.054    div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 1.347ns (79.729%)  route 0.342ns (20.271%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.743 r  div/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.743    div/n_6_internal_clock_reg[16]_i_1
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.221    13.811    div/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[17]/C
                         clock pessimism              0.223    14.034    
                         clock uncertainty           -0.035    13.998    
    SLICE_X86Y86         FDRE (Setup_fdre_C_D)        0.056    14.054    div/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  8.311    

Slack (MET) :             8.360ns  (required time - arrival time)
  Source:                 div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.298ns (79.124%)  route 0.342ns (20.876%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 13.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.054ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.319     4.054    div/clk_IBUF_BUFG
    SLICE_X86Y82         FDRE                                         r  div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y82         FDRE (Prop_fdre_C_Q)         0.341     4.395 r  div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.342     4.737    div/n_0_internal_clock_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509     5.246 r  div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.246    div/n_0_internal_clock_reg[0]_i_1
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.335 r  div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.335    div/n_0_internal_clock_reg[4]_i_1
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.424 r  div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    div/n_0_internal_clock_reg[8]_i_1
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.513 r  div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.513    div/n_0_internal_clock_reg[12]_i_1
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.694 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.694    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.221    13.811    div/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism              0.223    14.034    
                         clock uncertainty           -0.035    13.998    
    SLICE_X86Y86         FDRE (Setup_fdre_C_D)        0.056    14.054    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -5.694    
  -------------------------------------------------------------------
                         slack                                  8.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    div/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.115     1.692    div/n_0_internal_clock_reg[10]
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    div/n_5_internal_clock_reg[8]_i_1
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[10]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.105     1.541    div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.606     1.439    disp/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.115     1.695    disp/n_0_div_reg[10]
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.806    disp/n_5_div_reg[8]_i_1
    SLICE_X86Y91         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.878     1.947    disp/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y91         FDRE (Hold_fdre_C_D)         0.105     1.544    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.606     1.439    disp/clk_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.115     1.695    disp/n_0_div_reg[6]
    SLICE_X86Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.806 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.806    disp/n_5_div_reg[4]_i_1
    SLICE_X86Y90         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.878     1.947    disp/clk_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  disp/div_reg[6]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.105     1.544    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    div/clk_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y85         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.115     1.692    div/n_0_internal_clock_reg[14]
    SLICE_X86Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    div/n_5_internal_clock_reg[12]_i_1
    SLICE_X86Y85         FDRE                                         r  div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    div/clk_IBUF_BUFG
    SLICE_X86Y85         FDRE                                         r  div/internal_clock_reg[14]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X86Y85         FDRE (Hold_fdre_C_D)         0.105     1.541    div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    div/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.115     1.692    div/n_0_internal_clock_reg[18]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.803 r  div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.803    div/n_5_internal_clock_reg[16]_i_1
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    div/clk_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  div/internal_clock_reg[18]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.105     1.541    div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.437    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.115     1.693    div/n_0_internal_clock_reg[22]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.804 r  div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.804    div/n_5_internal_clock_reg[20]_i_1
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     1.944    div/clk_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  div/internal_clock_reg[22]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.105     1.542    div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.602     1.435    div/clk_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.115     1.691    div/n_0_internal_clock_reg[6]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  div/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.802    div/n_5_internal_clock_reg[4]_i_1
    SLICE_X86Y83         FDRE                                         r  div/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.872     1.941    div/clk_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  div/internal_clock_reg[6]/C
                         clock pessimism             -0.505     1.435    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.105     1.540    div/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 disp/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.606     1.439    disp/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  disp/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  disp/div_reg[14]/Q
                         net (fo=9, routed)           0.126     1.706    disp/sel0[0]
    SLICE_X86Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  disp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    disp/n_5_div_reg[12]_i_1
    SLICE_X86Y92         FDRE                                         r  disp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.878     1.947    disp/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  disp/div_reg[14]/C
                         clock pessimism             -0.507     1.439    
    SLICE_X86Y92         FDRE (Hold_fdre_C_D)         0.105     1.544    disp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.607%)  route 0.132ns (34.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.605     1.438    div/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  div/internal_clock_reg[26]/Q
                         net (fo=7, routed)           0.132     1.711    div/O1
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    div/n_5_internal_clock_reg[24]_i_1
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.877     1.946    div/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  div/internal_clock_reg[26]/C
                         clock pessimism             -0.507     1.438    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.105     1.543    div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    div/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.115     1.692    div/n_0_internal_clock_reg[10]
    SLICE_X86Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.836 r  div/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    div/n_4_internal_clock_reg[8]_i_1
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.873     1.942    div/clk_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  div/internal_clock_reg[11]/C
                         clock pessimism             -0.505     1.436    
    SLICE_X86Y84         FDRE (Hold_fdre_C_D)         0.105     1.541    div/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y91    disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y91    disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    disp/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    disp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    disp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    disp/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    disp/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    disp/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    disp/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y89    disp/div_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    disp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y91    disp/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y92    disp/div_reg[15]/C



