{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537704669740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537704669741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 23 14:11:05 2018 " "Processing started: Sun Sep 23 14:11:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537704669741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537704669741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18_lemonde_streit -c nios2_ht18_lemonde_streit " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_ht18_lemonde_streit -c nios2_ht18_lemonde_streit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537704669742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1537704671075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit-rtl " "Found design unit 1: nios2_ht18_lemonde_streit-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671848 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit " "Found entity 1: nios2_ht18_lemonde_streit" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671850 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671852 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671854 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671864 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671866 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_width_adapter-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_width_adapter-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671869 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_width_adapter " "Found entity 1: nios2_ht18_lemonde_streit_width_adapter" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_width_adapter_001-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_width_adapter_001-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671873 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_width_adapter_001 " "Found entity 1: nios2_ht18_lemonde_streit_width_adapter_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671878 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671880 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671882 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671884 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671886 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sdram_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sdram_s1_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671888 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sdram_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_sdram_s1_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671890 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671892 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671894 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_timer_0_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_timer_0_s1_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671897 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_0_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_timer_0_s1_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_p_counter_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_p_counter_control_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671898 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_p_counter_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_p_counter_control_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_irq_mapper " "Found entity 1: nios2_ht18_lemonde_streit_irq_mapper" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671914 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux_001 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux_002 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux_002" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_002.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_mux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux_001 " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_004.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_004.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_004_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_004_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671943 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_004 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_004" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_003.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_003.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_003_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_003_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671946 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_003 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_003" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_002.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_002.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_002_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_002_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671948 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_002 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_002" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671950 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router " "Found entity 2: nios2_ht18_lemonde_streit_id_router" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_001_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_001_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671954 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router_001 " "Found entity 2: nios2_ht18_lemonde_streit_addr_router_001" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537704671961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_default_decode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671962 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router " "Found entity 2: nios2_ht18_lemonde_streit_addr_router" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704671995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704671995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram " "Found entity 1: nios2_ht18_lemonde_streit_sram" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sdram_input_efifo_module " "Found entity 1: nios2_ht18_lemonde_streit_sdram_input_efifo_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672006 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_sdram " "Found entity 2: nios2_ht18_lemonde_streit_sdram" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_p_counter " "Found entity 1: nios2_ht18_lemonde_streit_p_counter" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_1 " "Found entity 1: nios2_ht18_lemonde_streit_timer_1" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_0 " "Found entity 1: nios2_ht18_lemonde_streit_timer_0" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_hex_high28 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_hex_high28" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_greenled9 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_greenled9" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_redled18 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_redled18" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_keys4 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_keys4" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_toggles18" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit " "Found entity 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Found entity 2: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Found entity 4: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_jtag_uart_0 " "Found entity 5: nios2_ht18_lemonde_streit_jtag_uart_0" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module " "Found entity 2: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Found entity 3: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module " "Found entity 4: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Found entity 5: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Found entity 6: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Found entity 7: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Found entity 8: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Found entity 9: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Found entity 10: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode " "Found entity 11: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Found entity 12: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count " "Found entity 13: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc " "Found entity 14: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc " "Found entity 15: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Found entity 16: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Found entity 17: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Found entity 18: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors " "Found entity 19: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Found entity 20: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit " "Found entity 21: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator-rtl" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672082 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704672082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704672082 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(316) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(326) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(336) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(680) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672140 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672151 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672151 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553): conditional expression evaluates to a constant" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1537704672161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537704672315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704673442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673443 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704673443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrj1 " "Found entity 1: altsyncram_vrj1" {  } { { "db/altsyncram_vrj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_vrj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704673574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704673574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrj1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated " "Elaborating entity \"altsyncram_vrj1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673608 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704673608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704673687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704673687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altera_std_synchronizer" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704673727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673728 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704673728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704673751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673752 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704673752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39b1 " "Found entity 1: altsyncram_39b1" {  } { { "db/altsyncram_39b1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_39b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704673830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704673830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_39b1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated " "Elaborating entity \"altsyncram_39b1\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704673982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704674001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Instantiated megafunction \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674002 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704674002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory nios2_ht18_lemonde_streit_onchip_memory:onchip_memory " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704674025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_onchip_memory.hex " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674026 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704674026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfe1 " "Found entity 1: altsyncram_mfe1" {  } { { "db/altsyncram_mfe1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_mfe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mfe1 nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated " "Elaborating entity \"altsyncram_mfe1\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_mfe1.tdf" "decode3" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_mfe1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_mfe1.tdf" "mux2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_mfe1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "wfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674396 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704674396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537704674740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537704674740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704674905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674905 ""}  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537704674905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_ht18_lemonde_streit nios2_ht18_lemonde_streit_ht18_lemonde_streit:ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit_ht18_lemonde_streit:ht18_lemonde_streit\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "ht18_lemonde_streit" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_toggles18 nios2_ht18_lemonde_streit_de2_pio_toggles18:de2_pio_toggles18 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_toggles18\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_toggles18:de2_pio_toggles18\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_toggles18" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_keys4 nios2_ht18_lemonde_streit_de2_pio_keys4:de2_pio_keys4 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_keys4\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_keys4:de2_pio_keys4\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_keys4" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_redled18 nios2_ht18_lemonde_streit_de2_pio_redled18:de2_pio_redled18 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_redled18\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_redled18:de2_pio_redled18\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_redled18" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_greenled9 nios2_ht18_lemonde_streit_de2_pio_greenled9:de2_pio_greenled9 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_greenled9\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_greenled9:de2_pio_greenled9\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_greenled9" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_hex_high28 nios2_ht18_lemonde_streit_de2_pio_hex_high28:de2_pio_hex_high28 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_hex_high28\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_hex_high28:de2_pio_hex_high28\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_hex_high28" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_0 nios2_ht18_lemonde_streit_timer_0:timer_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_0\" for hierarchy \"nios2_ht18_lemonde_streit_timer_0:timer_0\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_1 nios2_ht18_lemonde_streit_timer_1:timer_1 " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_1\" for hierarchy \"nios2_ht18_lemonde_streit_timer_1:timer_1\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_1" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_p_counter nios2_ht18_lemonde_streit_p_counter:p_counter " "Elaborating entity \"nios2_ht18_lemonde_streit_p_counter\" for hierarchy \"nios2_ht18_lemonde_streit_p_counter:p_counter\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "p_counter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram nios2_ht18_lemonde_streit_sdram:sdram " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram\" for hierarchy \"nios2_ht18_lemonde_streit_sdram:sdram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704674992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram_input_efifo_module nios2_ht18_lemonde_streit_sdram:sdram\|nios2_ht18_lemonde_streit_sdram_input_efifo_module:the_nios2_ht18_lemonde_streit_sdram_input_efifo_module " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram_input_efifo_module\" for hierarchy \"nios2_ht18_lemonde_streit_sdram:sdram\|nios2_ht18_lemonde_streit_sdram_input_efifo_module:the_nios2_ht18_lemonde_streit_sdram_input_efifo_module\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "the_nios2_ht18_lemonde_streit_sdram_input_efifo_module" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram nios2_ht18_lemonde_streit_sram:sram " "Elaborating entity \"nios2_ht18_lemonde_streit_sram\" for hierarchy \"nios2_ht18_lemonde_streit_sram:sram\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675012 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675015 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675015 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675016 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675016 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675016 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675037 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675037 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675037 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675037 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675037 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675060 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675062 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675064 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675064 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675068 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675068 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675068 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675068 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675069 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675069 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675069 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675069 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory_s1_translator nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675103 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675109 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675109 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675110 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675110 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675110 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675110 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675110 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675111 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675111 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675111 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675112 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675130 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675132 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675132 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675132 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675132 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675132 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675133 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675133 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675133 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675133 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675133 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675134 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675134 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram_s1_translator nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675150 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675152 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675152 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675152 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675152 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675153 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675153 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675153 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675153 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675153 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675154 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675154 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675186 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675189 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675192 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675192 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675196 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675196 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675197 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675198 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "ht18_lemonde_streit_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675235 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675238 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675238 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675238 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675239 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675239 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675239 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675239 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675239 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675240 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675240 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675240 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675240 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675241 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675241 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675241 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\|altera_merlin_slave_translator:ht18_lemonde_streit_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\|altera_merlin_slave_translator:ht18_lemonde_streit_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "ht18_lemonde_streit_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675267 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675270 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675272 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675272 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675275 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675275 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675275 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675275 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675275 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675276 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675276 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675276 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675276 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675277 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_0_s1_translator nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_0_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_0_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675363 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675370 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675372 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675372 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675372 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675372 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675372 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675373 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675373 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675373 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675374 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675374 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675375 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675375 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_p_counter_control_slave_translator nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_p_counter_control_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "p_counter_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675421 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675423 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675423 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675424 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675425 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675425 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675425 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675426 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675426 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "p_counter_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675484 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675492 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675552 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675554 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675554 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675554 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675555 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675559 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675559 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675626 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675629 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675671 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675675 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675678 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675679 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675679 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675680 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675680 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675720 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675721 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675721 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675721 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675722 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675722 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675722 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675722 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675723 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 5069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675748 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675748 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675749 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675749 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675749 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675749 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 5112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675797 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675798 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675800 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675800 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675801 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675803 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675803 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675803 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537704675803 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704675823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router nios2_ht18_lemonde_streit_addr_router:addr_router " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router:addr_router\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_default_decode nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001 nios2_ht18_lemonde_streit_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001_default_decode nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router nios2_ht18_lemonde_streit_id_router:id_router " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router\" for hierarchy \"nios2_ht18_lemonde_streit_id_router:id_router\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_default_decode nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_002 nios2_ht18_lemonde_streit_id_router_002:id_router_002 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_002\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_002:id_router_002\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_002" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_002_default_decode nios2_ht18_lemonde_streit_id_router_002:id_router_002\|nios2_ht18_lemonde_streit_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_002_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_002:id_router_002\|nios2_ht18_lemonde_streit_id_router_002_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_003 nios2_ht18_lemonde_streit_id_router_003:id_router_003 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_003\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_003:id_router_003\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_003" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_003_default_decode nios2_ht18_lemonde_streit_id_router_003:id_router_003\|nios2_ht18_lemonde_streit_id_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_003_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_003:id_router_003\|nios2_ht18_lemonde_streit_id_router_003_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_004 nios2_ht18_lemonde_streit_id_router_004:id_router_004 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_004\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_004:id_router_004\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_004" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_004_default_decode nios2_ht18_lemonde_streit_id_router_004:id_router_004\|nios2_ht18_lemonde_streit_id_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_004_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit_id_router_004:id_router_004\|nios2_ht18_lemonde_streit_id_router_004_default_decode:the_default_decode\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "burst_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rst_controller" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux_001 nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux_001\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_mux nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux_002 nios2_ht18_lemonde_streit_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux_002\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux_002" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux_001 nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_width_adapter nios2_ht18_lemonde_streit_width_adapter:width_adapter " "Elaborating entity \"nios2_ht18_lemonde_streit_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit_width_adapter:width_adapter\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "width_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_lemonde_streit_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "width_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_width_adapter_001 nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_width_adapter_001\" for hierarchy \"nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "width_adapter_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "width_adapter_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676439 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1537704676446 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537704676446 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537704676446 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1537704676446 "|nios2_ht18_lemonde_streit|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_irq_mapper nios2_ht18_lemonde_streit_irq_mapper:irq_mapper " "Elaborating entity \"nios2_ht18_lemonde_streit_irq_mapper\" for hierarchy \"nios2_ht18_lemonde_streit_irq_mapper:irq_mapper\"" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "irq_mapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537704676484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678347 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678347 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678347 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678348 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678348 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678348 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678388 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678389 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678389 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678389 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678390 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678390 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678424 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678425 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678425 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678428 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678428 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678428 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678447 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678448 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678448 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678478 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678485 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678514 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678520 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678520 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678520 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678521 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678521 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678543 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678543 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678543 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678544 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678544 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678544 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678570 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678573 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678580 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678580 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678580 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678581 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678610 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678610 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678640 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678641 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678641 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678641 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678641 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678641 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678667 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678671 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678672 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678672 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678672 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678672 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678761 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678768 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678768 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678769 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678769 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537704678769 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1537704682687 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1537704682687 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1537704687718 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 440 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 354 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3167 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 348 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3740 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 393 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" 166 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" 166 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" 175 -1 0 } } { "nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537704688171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537704688172 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537704691082 "|nios2_ht18_lemonde_streit|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_WE_N VCC " "Pin \"sram_WE_N\" is stuck at VCC" {  } { { "nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537704691082 "|nios2_ht18_lemonde_streit|sram_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537704691082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "699 " "699 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1537704694052 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1537704694300 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1537704694300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1537704694449 "|nios2_ht18_lemonde_streit|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1537704694449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/output_files/nios2_ht18_lemonde_streit.map.smsg " "Generated suppressed messages file /home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/lab0_section4/output_files/nios2_ht18_lemonde_streit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537704695246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537704696643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537704696643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5719 " "Implemented 5719 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537704697483 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537704697483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1537704697483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5355 " "Implemented 5355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537704697483 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537704697483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537704697483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 248 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537704697631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 23 14:11:37 2018 " "Processing ended: Sun Sep 23 14:11:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537704697631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537704697631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537704697631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537704697631 ""}
