;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT1_PC6
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT1_PC7
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT1_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_BUART_sRX_RxSts__2__POS EQU 2
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3C
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x08
UART_RXInternalInterrupt__INTC_NUMBER EQU 3
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; DIP_0
DIP_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DIP_0__0__MASK EQU 0x01
DIP_0__0__PC EQU CYREG_PRT3_PC0
DIP_0__0__PORT EQU 3
DIP_0__0__SHIFT EQU 0
DIP_0__AG EQU CYREG_PRT3_AG
DIP_0__AMUX EQU CYREG_PRT3_AMUX
DIP_0__BIE EQU CYREG_PRT3_BIE
DIP_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_0__BYP EQU CYREG_PRT3_BYP
DIP_0__CTL EQU CYREG_PRT3_CTL
DIP_0__DM0 EQU CYREG_PRT3_DM0
DIP_0__DM1 EQU CYREG_PRT3_DM1
DIP_0__DM2 EQU CYREG_PRT3_DM2
DIP_0__DR EQU CYREG_PRT3_DR
DIP_0__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_0__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_0__MASK EQU 0x01
DIP_0__PORT EQU 3
DIP_0__PRT EQU CYREG_PRT3_PRT
DIP_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_0__PS EQU CYREG_PRT3_PS
DIP_0__SHIFT EQU 0
DIP_0__SLW EQU CYREG_PRT3_SLW

; DIP_1
DIP_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
DIP_1__0__MASK EQU 0x02
DIP_1__0__PC EQU CYREG_PRT3_PC1
DIP_1__0__PORT EQU 3
DIP_1__0__SHIFT EQU 1
DIP_1__AG EQU CYREG_PRT3_AG
DIP_1__AMUX EQU CYREG_PRT3_AMUX
DIP_1__BIE EQU CYREG_PRT3_BIE
DIP_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_1__BYP EQU CYREG_PRT3_BYP
DIP_1__CTL EQU CYREG_PRT3_CTL
DIP_1__DM0 EQU CYREG_PRT3_DM0
DIP_1__DM1 EQU CYREG_PRT3_DM1
DIP_1__DM2 EQU CYREG_PRT3_DM2
DIP_1__DR EQU CYREG_PRT3_DR
DIP_1__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_1__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_1__MASK EQU 0x02
DIP_1__PORT EQU 3
DIP_1__PRT EQU CYREG_PRT3_PRT
DIP_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_1__PS EQU CYREG_PRT3_PS
DIP_1__SHIFT EQU 1
DIP_1__SLW EQU CYREG_PRT3_SLW

; DIP_2
DIP_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
DIP_2__0__MASK EQU 0x04
DIP_2__0__PC EQU CYREG_PRT3_PC2
DIP_2__0__PORT EQU 3
DIP_2__0__SHIFT EQU 2
DIP_2__AG EQU CYREG_PRT3_AG
DIP_2__AMUX EQU CYREG_PRT3_AMUX
DIP_2__BIE EQU CYREG_PRT3_BIE
DIP_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_2__BYP EQU CYREG_PRT3_BYP
DIP_2__CTL EQU CYREG_PRT3_CTL
DIP_2__DM0 EQU CYREG_PRT3_DM0
DIP_2__DM1 EQU CYREG_PRT3_DM1
DIP_2__DM2 EQU CYREG_PRT3_DM2
DIP_2__DR EQU CYREG_PRT3_DR
DIP_2__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_2__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_2__MASK EQU 0x04
DIP_2__PORT EQU 3
DIP_2__PRT EQU CYREG_PRT3_PRT
DIP_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_2__PS EQU CYREG_PRT3_PS
DIP_2__SHIFT EQU 2
DIP_2__SLW EQU CYREG_PRT3_SLW

; DIP_3
DIP_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
DIP_3__0__MASK EQU 0x08
DIP_3__0__PC EQU CYREG_PRT3_PC3
DIP_3__0__PORT EQU 3
DIP_3__0__SHIFT EQU 3
DIP_3__AG EQU CYREG_PRT3_AG
DIP_3__AMUX EQU CYREG_PRT3_AMUX
DIP_3__BIE EQU CYREG_PRT3_BIE
DIP_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DIP_3__BYP EQU CYREG_PRT3_BYP
DIP_3__CTL EQU CYREG_PRT3_CTL
DIP_3__DM0 EQU CYREG_PRT3_DM0
DIP_3__DM1 EQU CYREG_PRT3_DM1
DIP_3__DM2 EQU CYREG_PRT3_DM2
DIP_3__DR EQU CYREG_PRT3_DR
DIP_3__INP_DIS EQU CYREG_PRT3_INP_DIS
DIP_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DIP_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DIP_3__LCD_EN EQU CYREG_PRT3_LCD_EN
DIP_3__MASK EQU 0x08
DIP_3__PORT EQU 3
DIP_3__PRT EQU CYREG_PRT3_PRT
DIP_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DIP_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DIP_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DIP_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DIP_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DIP_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DIP_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DIP_3__PS EQU CYREG_PRT3_PS
DIP_3__SHIFT EQU 3
DIP_3__SLW EQU CYREG_PRT3_SLW

; PWM_L
PWM_L_CCW__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
PWM_L_CCW__0__MASK EQU 0x08
PWM_L_CCW__0__PC EQU CYREG_PRT0_PC3
PWM_L_CCW__0__PORT EQU 0
PWM_L_CCW__0__SHIFT EQU 3
PWM_L_CCW__AG EQU CYREG_PRT0_AG
PWM_L_CCW__AMUX EQU CYREG_PRT0_AMUX
PWM_L_CCW__BIE EQU CYREG_PRT0_BIE
PWM_L_CCW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_L_CCW__BYP EQU CYREG_PRT0_BYP
PWM_L_CCW__CTL EQU CYREG_PRT0_CTL
PWM_L_CCW__DM0 EQU CYREG_PRT0_DM0
PWM_L_CCW__DM1 EQU CYREG_PRT0_DM1
PWM_L_CCW__DM2 EQU CYREG_PRT0_DM2
PWM_L_CCW__DR EQU CYREG_PRT0_DR
PWM_L_CCW__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_L_CCW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_L_CCW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_L_CCW__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_L_CCW__MASK EQU 0x08
PWM_L_CCW__PORT EQU 0
PWM_L_CCW__PRT EQU CYREG_PRT0_PRT
PWM_L_CCW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_L_CCW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_L_CCW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_L_CCW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_L_CCW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_L_CCW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_L_CCW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_L_CCW__PS EQU CYREG_PRT0_PS
PWM_L_CCW__SHIFT EQU 3
PWM_L_CCW__SLW EQU CYREG_PRT0_SLW
PWM_L_CW__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PWM_L_CW__0__MASK EQU 0x04
PWM_L_CW__0__PC EQU CYREG_PRT0_PC2
PWM_L_CW__0__PORT EQU 0
PWM_L_CW__0__SHIFT EQU 2
PWM_L_CW__AG EQU CYREG_PRT0_AG
PWM_L_CW__AMUX EQU CYREG_PRT0_AMUX
PWM_L_CW__BIE EQU CYREG_PRT0_BIE
PWM_L_CW__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_L_CW__BYP EQU CYREG_PRT0_BYP
PWM_L_CW__CTL EQU CYREG_PRT0_CTL
PWM_L_CW__DM0 EQU CYREG_PRT0_DM0
PWM_L_CW__DM1 EQU CYREG_PRT0_DM1
PWM_L_CW__DM2 EQU CYREG_PRT0_DM2
PWM_L_CW__DR EQU CYREG_PRT0_DR
PWM_L_CW__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_L_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_L_CW__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_L_CW__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_L_CW__MASK EQU 0x04
PWM_L_CW__PORT EQU 0
PWM_L_CW__PRT EQU CYREG_PRT0_PRT
PWM_L_CW__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_L_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_L_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_L_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_L_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_L_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_L_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_L_CW__PS EQU CYREG_PRT0_PS
PWM_L_CW__SHIFT EQU 2
PWM_L_CW__SLW EQU CYREG_PRT0_SLW
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_L_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_L_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_L_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_L_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_L_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_L_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_L_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_L_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; PWM_R
PWM_R_CCW__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
PWM_R_CCW__0__MASK EQU 0x04
PWM_R_CCW__0__PC EQU CYREG_PRT12_PC2
PWM_R_CCW__0__PORT EQU 12
PWM_R_CCW__0__SHIFT EQU 2
PWM_R_CCW__AG EQU CYREG_PRT12_AG
PWM_R_CCW__BIE EQU CYREG_PRT12_BIE
PWM_R_CCW__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_R_CCW__BYP EQU CYREG_PRT12_BYP
PWM_R_CCW__DM0 EQU CYREG_PRT12_DM0
PWM_R_CCW__DM1 EQU CYREG_PRT12_DM1
PWM_R_CCW__DM2 EQU CYREG_PRT12_DM2
PWM_R_CCW__DR EQU CYREG_PRT12_DR
PWM_R_CCW__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_R_CCW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_R_CCW__MASK EQU 0x04
PWM_R_CCW__PORT EQU 12
PWM_R_CCW__PRT EQU CYREG_PRT12_PRT
PWM_R_CCW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_R_CCW__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_R_CCW__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_R_CCW__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_R_CCW__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_R_CCW__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_R_CCW__PS EQU CYREG_PRT12_PS
PWM_R_CCW__SHIFT EQU 2
PWM_R_CCW__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_R_CCW__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_R_CCW__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_R_CCW__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_R_CCW__SLW EQU CYREG_PRT12_SLW
PWM_R_CW__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
PWM_R_CW__0__MASK EQU 0x08
PWM_R_CW__0__PC EQU CYREG_PRT12_PC3
PWM_R_CW__0__PORT EQU 12
PWM_R_CW__0__SHIFT EQU 3
PWM_R_CW__AG EQU CYREG_PRT12_AG
PWM_R_CW__BIE EQU CYREG_PRT12_BIE
PWM_R_CW__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_R_CW__BYP EQU CYREG_PRT12_BYP
PWM_R_CW__DM0 EQU CYREG_PRT12_DM0
PWM_R_CW__DM1 EQU CYREG_PRT12_DM1
PWM_R_CW__DM2 EQU CYREG_PRT12_DM2
PWM_R_CW__DR EQU CYREG_PRT12_DR
PWM_R_CW__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_R_CW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
PWM_R_CW__MASK EQU 0x08
PWM_R_CW__PORT EQU 12
PWM_R_CW__PRT EQU CYREG_PRT12_PRT
PWM_R_CW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_R_CW__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_R_CW__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_R_CW__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_R_CW__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_R_CW__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_R_CW__PS EQU CYREG_PRT12_PS
PWM_R_CW__SHIFT EQU 3
PWM_R_CW__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_R_CW__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_R_CW__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_R_CW__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_R_CW__SLW EQU CYREG_PRT12_SLW
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
PWM_R_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_R_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_R_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_R_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_R_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_R_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_R_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_R_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_R_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1

; rx_isr
rx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rx_isr__INTC_MASK EQU 0x20
rx_isr__INTC_NUMBER EQU 5
rx_isr__INTC_PRIOR_NUM EQU 7
rx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
rx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; tx_isr
tx_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
tx_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
tx_isr__INTC_MASK EQU 0x40
tx_isr__INTC_NUMBER EQU 6
tx_isr__INTC_PRIOR_NUM EQU 7
tx_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
tx_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
tx_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; ENC_L_ISR
ENC_L_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_L_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_L_ISR__INTC_MASK EQU 0x1000
ENC_L_ISR__INTC_NUMBER EQU 12
ENC_L_ISR__INTC_PRIOR_NUM EQU 7
ENC_L_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
ENC_L_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_L_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENC_R_ISR
ENC_R_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENC_R_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENC_R_ISR__INTC_MASK EQU 0x04
ENC_R_ISR__INTC_NUMBER EQU 2
ENC_R_ISR__INTC_PRIOR_NUM EQU 7
ENC_R_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ENC_R_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENC_R_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Encoder_L
Encoder_L__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Encoder_L__0__MASK EQU 0x01
Encoder_L__0__PC EQU CYREG_IO_PC_PRT15_PC0
Encoder_L__0__PORT EQU 15
Encoder_L__0__SHIFT EQU 0
Encoder_L__AG EQU CYREG_PRT15_AG
Encoder_L__AMUX EQU CYREG_PRT15_AMUX
Encoder_L__BIE EQU CYREG_PRT15_BIE
Encoder_L__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Encoder_L__BYP EQU CYREG_PRT15_BYP
Encoder_L__CTL EQU CYREG_PRT15_CTL
Encoder_L__DM0 EQU CYREG_PRT15_DM0
Encoder_L__DM1 EQU CYREG_PRT15_DM1
Encoder_L__DM2 EQU CYREG_PRT15_DM2
Encoder_L__DR EQU CYREG_PRT15_DR
Encoder_L__INP_DIS EQU CYREG_PRT15_INP_DIS
Encoder_L__INTSTAT EQU CYREG_PICU15_INTSTAT
Encoder_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Encoder_L__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Encoder_L__LCD_EN EQU CYREG_PRT15_LCD_EN
Encoder_L__MASK EQU 0x01
Encoder_L__PORT EQU 15
Encoder_L__PRT EQU CYREG_PRT15_PRT
Encoder_L__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Encoder_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Encoder_L__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Encoder_L__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Encoder_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Encoder_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Encoder_L__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Encoder_L__PS EQU CYREG_PRT15_PS
Encoder_L__SHIFT EQU 0
Encoder_L__SLW EQU CYREG_PRT15_SLW
Encoder_L__SNAP EQU CYREG_PICU_15_SNAP_15

; Encoder_R
Encoder_R__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Encoder_R__0__MASK EQU 0x80
Encoder_R__0__PC EQU CYREG_PRT12_PC7
Encoder_R__0__PORT EQU 12
Encoder_R__0__SHIFT EQU 7
Encoder_R__AG EQU CYREG_PRT12_AG
Encoder_R__BIE EQU CYREG_PRT12_BIE
Encoder_R__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Encoder_R__BYP EQU CYREG_PRT12_BYP
Encoder_R__DM0 EQU CYREG_PRT12_DM0
Encoder_R__DM1 EQU CYREG_PRT12_DM1
Encoder_R__DM2 EQU CYREG_PRT12_DM2
Encoder_R__DR EQU CYREG_PRT12_DR
Encoder_R__INP_DIS EQU CYREG_PRT12_INP_DIS
Encoder_R__INTSTAT EQU CYREG_PICU12_INTSTAT
Encoder_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Encoder_R__MASK EQU 0x80
Encoder_R__PORT EQU 12
Encoder_R__PRT EQU CYREG_PRT12_PRT
Encoder_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Encoder_R__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Encoder_R__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Encoder_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Encoder_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Encoder_R__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Encoder_R__PS EQU CYREG_PRT12_PS
Encoder_R__SHIFT EQU 7
Encoder_R__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Encoder_R__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Encoder_R__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Encoder_R__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Encoder_R__SLW EQU CYREG_PRT12_SLW
Encoder_R__SNAP EQU CYREG_PICU12_SNAP

; PWM_RESET
PWM_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_RESET_Sync_ctrl_reg__0__POS EQU 0
PWM_RESET_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_RESET_Sync_ctrl_reg__1__POS EQU 1
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_RESET_Sync_ctrl_reg__MASK EQU 0x03
PWM_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

; ROBOT_ID_REG
ROBOT_ID_REG_sts_sts_reg__0__MASK EQU 0x01
ROBOT_ID_REG_sts_sts_reg__0__POS EQU 0
ROBOT_ID_REG_sts_sts_reg__1__MASK EQU 0x02
ROBOT_ID_REG_sts_sts_reg__1__POS EQU 1
ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
ROBOT_ID_REG_sts_sts_reg__2__MASK EQU 0x04
ROBOT_ID_REG_sts_sts_reg__2__POS EQU 2
ROBOT_ID_REG_sts_sts_reg__3__MASK EQU 0x08
ROBOT_ID_REG_sts_sts_reg__3__POS EQU 3
ROBOT_ID_REG_sts_sts_reg__MASK EQU 0x0F
ROBOT_ID_REG_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
ROBOT_ID_REG_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ROBOT_ID_REG_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

; Encoder_L_Timer
Encoder_L_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Encoder_L_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Encoder_L_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Encoder_L_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Encoder_L_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Encoder_L_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Encoder_L_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__MASK EQU 0x04
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__POS EQU 2
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__MASK EQU 0x08
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__POS EQU 3
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x9C
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

; Encoder_R_Timer
Encoder_R_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Encoder_R_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Encoder_R_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Encoder_R_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Encoder_R_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Encoder_R_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Encoder_R_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__MASK EQU 0x04
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__POS EQU 2
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__MASK EQU 0x08
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__POS EQU 3
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x9C
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; ENCODER_L_OVF_ISR
ENCODER_L_OVF_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENCODER_L_OVF_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENCODER_L_OVF_ISR__INTC_MASK EQU 0x01
ENCODER_L_OVF_ISR__INTC_NUMBER EQU 0
ENCODER_L_OVF_ISR__INTC_PRIOR_NUM EQU 7
ENCODER_L_OVF_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ENCODER_L_OVF_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENCODER_L_OVF_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENCODER_R_OVF_ISR
ENCODER_R_OVF_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ENCODER_R_OVF_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ENCODER_R_OVF_ISR__INTC_MASK EQU 0x02
ENCODER_R_OVF_ISR__INTC_NUMBER EQU 1
ENCODER_R_OVF_ISR__INTC_PRIOR_NUM EQU 7
ENCODER_R_OVF_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ENCODER_R_OVF_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ENCODER_R_OVF_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ENCODER_TMR_RESET
ENCODER_TMR_RESET_Sync_ctrl_reg__0__MASK EQU 0x01
ENCODER_TMR_RESET_Sync_ctrl_reg__0__POS EQU 0
ENCODER_TMR_RESET_Sync_ctrl_reg__1__MASK EQU 0x02
ENCODER_TMR_RESET_Sync_ctrl_reg__1__POS EQU 1
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
ENCODER_TMR_RESET_Sync_ctrl_reg__MASK EQU 0x03
ENCODER_TMR_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
ENCODER_TMR_RESET_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
