---
title: Transistor layout for low noise
tags:
  - atomic
style: actionable
written: 
published:
---
Want low noise from your MOS devices? Pay attention to the layout. ğŸ‘‡ğŸ¼

Gate resistance is a dominant source of noise and must be reduced at all costs.

Here are some methods you can apply right away:

ğŸ’¥ Use narrow width devices
ğŸ’¥ Use multiple gate fingers in parallel
ğŸ’¥ Contact the gate polysilicon on both ends
ğŸ’¥ Route to the device with low resistance lines

Bam. You just elevated your design just like that.

Screw this up, and pay the price.

Learn more about noise in MOS devices: https://www.viksnewsletter.com/p/a-guide-to-noise-sources-in-mos-transistors

~~

ğŸ”” Follow for posts on RF engineering.
â™»ï¸ Repost if you found it helpful.
âœğŸ¼ Subscribe to my newsletter: www.viksnewsletter.com