OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/spimemio/runs/RUN_2023.12.03_10.14.21/tmp/routing/24-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /openlane/designs/spimemio/src/sky130_fd_sc_hd__tt_025C_1v80.lib
[WARNING STA-0053] /openlane/designs/spimemio/src/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/spimemio/src/spimemio_synthesis.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spimemio
Die area:                 ( 0 0 ) ( 465515 476235 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22827
Number of terminals:      144
Number of snets:          2
Number of nets:           1180

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 241.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 143562.
[INFO DRT-0033] mcon shape region query size = 330734.
[INFO DRT-0033] met1 shape region query size = 47808.
[INFO DRT-0033] via shape region query size = 2520.
[INFO DRT-0033] met2 shape region query size = 1514.
[INFO DRT-0033] via2 shape region query size = 2016.
[INFO DRT-0033] met3 shape region query size = 1652.
[INFO DRT-0033] via3 shape region query size = 2016.
[INFO DRT-0033] met4 shape region query size = 516.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 836 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 223 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1662 groups.
#scanned instances     = 22827
#unique  instances     = 241
#stdCellGenAp          = 6210
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 4871
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3602
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:16, memory = 180.71 (MB), peak = 186.68 (MB)

Number of guides:     10363

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 67 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 69 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3450.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2806.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1527.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 135.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4981 vertical wires in 2 frboxes and 2941 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 279 vertical wires in 2 frboxes and 1170 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 236.88 (MB), peak = 236.88 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 236.98 (MB), peak = 236.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 253.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 331.94 (MB).
    Completing 30% with 96 violations.
    elapsed time = 00:00:05, memory = 316.90 (MB).
    Completing 40% with 96 violations.
    elapsed time = 00:00:05, memory = 337.53 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:08, memory = 407.00 (MB).
    Completing 60% with 194 violations.
    elapsed time = 00:00:08, memory = 321.73 (MB).
    Completing 70% with 194 violations.
    elapsed time = 00:00:11, memory = 371.04 (MB).
    Completing 80% with 276 violations.
    elapsed time = 00:00:12, memory = 306.77 (MB).
    Completing 90% with 276 violations.
    elapsed time = 00:00:13, memory = 342.35 (MB).
    Completing 100% with 366 violations.
    elapsed time = 00:00:14, memory = 294.82 (MB).
[INFO DRT-0199]   Number of violations = 581.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      1      0      0
Metal Spacing       19      0     83     11
Min Hole             0      0      1      1
NS Metal             1      0      0      0
Recheck              0      0    157     58
Short                0      0    248      1
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:16, memory = 551.91 (MB), peak = 551.91 (MB)
Total wire length = 56403 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30371 um.
Total wire length on LAYER met2 = 24318 um.
Total wire length on LAYER met3 = 1115 um.
Total wire length on LAYER met4 = 597 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9039.
Up-via summary (total 9039):.

-----------------------
 FR_MASTERSLICE       0
            li1    4505
           met1    4388
           met2     138
           met3       8
           met4       0
-----------------------
                   9039


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 581 violations.
    elapsed time = 00:00:00, memory = 562.99 (MB).
    Completing 20% with 581 violations.
    elapsed time = 00:00:01, memory = 606.05 (MB).
    Completing 30% with 455 violations.
    elapsed time = 00:00:03, memory = 561.90 (MB).
    Completing 40% with 455 violations.
    elapsed time = 00:00:03, memory = 588.97 (MB).
    Completing 50% with 455 violations.
    elapsed time = 00:00:06, memory = 652.14 (MB).
    Completing 60% with 369 violations.
    elapsed time = 00:00:06, memory = 573.16 (MB).
    Completing 70% with 369 violations.
    elapsed time = 00:00:08, memory = 620.42 (MB).
    Completing 80% with 221 violations.
    elapsed time = 00:00:10, memory = 560.57 (MB).
    Completing 90% with 221 violations.
    elapsed time = 00:00:10, memory = 595.34 (MB).
    Completing 100% with 169 violations.
    elapsed time = 00:00:14, memory = 548.92 (MB).
[INFO DRT-0199]   Number of violations = 169.
Viol/Layer        met1   met2
Metal Spacing       38      1
Short              129      1
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:14, memory = 552.27 (MB), peak = 661.82 (MB)
Total wire length = 55977 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30283 um.
Total wire length on LAYER met2 = 24001 um.
Total wire length on LAYER met3 = 1097 um.
Total wire length on LAYER met4 = 594 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8940.
Up-via summary (total 8940):.

-----------------------
 FR_MASTERSLICE       0
            li1    4504
           met1    4289
           met2     139
           met3       8
           met4       0
-----------------------
                   8940


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 169 violations.
    elapsed time = 00:00:00, memory = 552.38 (MB).
    Completing 20% with 169 violations.
    elapsed time = 00:00:00, memory = 568.88 (MB).
    Completing 30% with 162 violations.
    elapsed time = 00:00:01, memory = 549.02 (MB).
    Completing 40% with 162 violations.
    elapsed time = 00:00:01, memory = 549.02 (MB).
    Completing 50% with 162 violations.
    elapsed time = 00:00:03, memory = 586.42 (MB).
    Completing 60% with 164 violations.
    elapsed time = 00:00:03, memory = 549.04 (MB).
    Completing 70% with 164 violations.
    elapsed time = 00:00:03, memory = 574.04 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:07, memory = 548.99 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:07, memory = 563.17 (MB).
    Completing 100% with 145 violations.
    elapsed time = 00:00:09, memory = 548.94 (MB).
[INFO DRT-0199]   Number of violations = 145.
Viol/Layer        met1
Metal Spacing       19
Short              126
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:09, memory = 552.29 (MB), peak = 661.82 (MB)
Total wire length = 55863 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30276 um.
Total wire length on LAYER met2 = 23909 um.
Total wire length on LAYER met3 = 1086 um.
Total wire length on LAYER met4 = 591 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8904.
Up-via summary (total 8904):.

-----------------------
 FR_MASTERSLICE       0
            li1    4504
           met1    4256
           met2     137
           met3       7
           met4       0
-----------------------
                   8904


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 145 violations.
    elapsed time = 00:00:00, memory = 552.29 (MB).
    Completing 20% with 145 violations.
    elapsed time = 00:00:00, memory = 579.36 (MB).
    Completing 30% with 109 violations.
    elapsed time = 00:00:01, memory = 549.02 (MB).
    Completing 40% with 109 violations.
    elapsed time = 00:00:01, memory = 549.02 (MB).
    Completing 50% with 109 violations.
    elapsed time = 00:00:04, memory = 591.30 (MB).
    Completing 60% with 65 violations.
    elapsed time = 00:00:04, memory = 549.05 (MB).
    Completing 70% with 65 violations.
    elapsed time = 00:00:05, memory = 586.18 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:06, memory = 548.96 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:06, memory = 567.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 548.97 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 549.49 (MB), peak = 661.82 (MB)
Total wire length = 55894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30130 um.
Total wire length on LAYER met2 = 23961 um.
Total wire length on LAYER met3 = 1210 um.
Total wire length on LAYER met4 = 591 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9000.
Up-via summary (total 9000):.

-----------------------
 FR_MASTERSLICE       0
            li1    4504
           met1    4336
           met2     153
           met3       7
           met4       0
-----------------------
                   9000


[INFO DRT-0198] Complete detail routing.
Total wire length = 55894 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 30130 um.
Total wire length on LAYER met2 = 23961 um.
Total wire length on LAYER met3 = 1210 um.
Total wire length on LAYER met4 = 591 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9000.
Up-via summary (total 9000):.

-----------------------
 FR_MASTERSLICE       0
            li1    4504
           met1    4336
           met2     153
           met3       7
           met4       0
-----------------------
                   9000


[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:47, memory = 549.49 (MB), peak = 661.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/spimemio/runs/RUN_2023.12.03_10.14.21/results/routing/spimemio.odb'…
Writing netlist to '/openlane/designs/spimemio/runs/RUN_2023.12.03_10.14.21/results/routing/spimemio.nl.v'…
Writing powered netlist to '/openlane/designs/spimemio/runs/RUN_2023.12.03_10.14.21/results/routing/spimemio.pnl.v'…
Writing layout to '/openlane/designs/spimemio/runs/RUN_2023.12.03_10.14.21/results/routing/spimemio.def'…
