<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA::TLB Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="namespaceArmISA.html">ArmISA</a>      </li>
      <li><a class="el" href="classArmISA_1_1TLB.html">ArmISA::TLB</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<h1>ArmISA::TLB Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="ArmISA::TLB" --><!-- doxytag: inherits="BaseTLB" -->
<p><code>#include &lt;<a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::TLB:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classArmISA_1_1TLB.png" usemap="#ArmISA::TLB_map" alt=""/>
  <map id="ArmISA::TLB_map" name="ArmISA::TLB_map">
<area href="classBaseTLB.html" alt="BaseTLB" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
</div>

<p><a href="classArmISA_1_1TLB-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">ArmFlags</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415">AlignmentMask</a> =  0x1f, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302">AlignByte</a> =  0x0, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34">AlignHalfWord</a> =  0x1, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e">AlignWord</a> =  0x3, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a">AlignDoubleWord</a> =  0x7, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658">AlignQuadWord</a> =  0xf, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17">AlignOctWord</a> =  0x1f, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063">AllowUnaligned</a> =  0x20, 
<br/>
&nbsp;&nbsp;<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35">UserMode</a> =  0x40, 
<a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab">MustBeOne</a> =  0x80
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef ArmTLBParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">Params</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a1034a8eb233b9f02b62edc8145a5f878">TLB</a> (const <a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0881cb314223c0569ff19d263f831acd">lookup</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, uint8_t asn, bool functional=false)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Lookup an entry in the <a class="el" href="classArmISA_1_1TLB.html">TLB</a>.  <a href="#a0881cb314223c0569ff19d263f831acd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9d8f87cca781927c8e02f95ea719a799">~TLB</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa505ff872f4818901a10cc4802aa3b0b">getsize</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a32a7397627c69aa473125fb40ea7beac">insert</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> &amp;pte)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a30834ebb781f16e3f3c9723f66c87d4a">flushAll</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>.  <a href="#a30834ebb781f16e3f3c9723f66c87d4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#af2e295fb96ab077f918d16d7250c8576">flushMvaAsid</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva, uint64_t asn)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove any entries that match both a va and asn.  <a href="#af2e295fb96ab077f918d16d7250c8576"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#abcafad4a073efc3bebc54bfce1233288">flushAsid</a> (uint64_t asn)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove any entries that match the asn.  <a href="#abcafad4a073efc3bebc54bfce1233288"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad20c703faddf35afe5d2a9a5ccbf16ec">flushMva</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mva)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all entries that match the va regardless of asn.  <a href="#ad20c703faddf35afe5d2a9a5ccbf16ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a62d643bfbea1d4eab9ba6448d85b9f4f">trickBoxCheck</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, uint8_t <a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>, bool sNp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aced0d81da4830b2ccb2360c4f2d2710a">walkTrickBoxCheck</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pa, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> va, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> sz, bool is_exec, bool is_write, uint8_t <a class="el" href="namespaceArmISA.html#a08ca08e977abd83ab95c7c4251ddf90d">domain</a>, bool sNp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a458bb847a3d7bcb2221289df825f0f94">printTlb</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa66c5656f0ffe8ee92bd467f0c1b4586">allCpusCaching</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a96c86145dd10ea21e483d63d66f44361">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a693297f6f1f044fdbfa0a2eca885c215">translateFunctional</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;paddr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for debugging) and don't modify any internal state.  <a href="#a693297f6f1f044fdbfa0a2eca885c215"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab3e39b994d9f66332af2829d427c6154">translateFunctional</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for checker cpu) that behaves like a normal lookup without modifying any page table state.  <a href="#ab3e39b994d9f66332af2829d427c6154"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a3bcf5e5dd8451e8b83dc5cbf17c9c558">setAttr</a> (<a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> attr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Accessor functions for memory attributes for last accessed <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entry.  <a href="#a3bcf5e5dd8451e8b83dc5cbf17c9c558"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ae1a20208c55099160eb1867f57b47b0b">getAttr</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6940167b66197c0409f13cfd3826fa6e">translateFs</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool &amp;delay, bool timing, bool functional=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a80e334b22c1757f9785af4c74e40e4eb">translateSe</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, bool &amp;delay, bool timing)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a45797e0e7d8025a385064132b5896fa6">translateAtomic</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6ef405dcaea3256b22a205e943f0e1fb">translateTiming</a> (<a class="el" href="classRequest.html">RequestPtr</a> req, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, <a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *translation, <a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a> <a class="el" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a376793db82a8d4070f96059e0f41bce2">drainResume</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="#a376793db82a8d4070f96059e0f41bce2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0077ab05a75ce2d9bcddcd8e75871c3f">serialize</a> (std::ostream &amp;os)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a078e74cc6bb9e13bb314df424c4d8b54">unserialize</a> (<a class="el" href="classCheckpoint.html">Checkpoint</a> *cp, const std::string &amp;section)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad0ff8cdde62a02faee3cf367c43875ab">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRegister.html">Register</a> statistics for this object.  <a href="#ad0ff8cdde62a02faee3cf367c43875ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac5fae45e79460e65fb49f5350b0d8a12">getMasterPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the table walker master port.  <a href="#ac5fae45e79460e65fb49f5350b0d8a12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#acffc6bd5cf3bb7bcf17c2fe2a88b9ad8">params</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa5d9d99474fcdeb7362b14d3a29a5130">invalidateMiscReg</a> ()</td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a17c8701aa480f6051e75e317455f0d26">validVirtualAddress</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr)</td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa57de37c94ea09c0e5d563c034f36e01">updateMiscReg</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">table</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">size</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ae57ab96ad0511855ab750376265913a3">_attr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">tableWalker</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">instHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">instMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">readHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">readMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">writeHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">writeMisses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">inserts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">flushTlb</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">flushTlbMva</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">flushTlbMvaAsid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">flushTlbAsid</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">flushedEntries</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">alignFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">prefetchFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">domainFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">permsFaults</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">readAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">writeAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">instAccesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">hits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">misses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">accesses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">rangeMRU</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#aaa1da8ac52ef73db798ef0e7228efe2a">bootUncacheability</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">SCTLR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">sctlr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">isPriv</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">CONTEXTIDR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#adb841801db017ee7131557c9bd0e256c">contextId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">PRRR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">prrr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">NMRR&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">nmrr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">dacr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">miscRegValid</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00064">64</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="af201a5a587b81ba896687aea2548e4fb"></a><!-- doxytag: member="ArmISA::TLB::Params" ref="af201a5a587b81ba896687aea2548e4fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef ArmTLBParams <a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">ArmISA::TLB::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a5ec10f06fd6e6061713b405aa822ae51">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00124">124</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a197413c7b18469b1f2130a40ea995cbb"></a><!-- doxytag: member="ArmISA::TLB::ArmFlags" ref="a197413c7b18469b1f2130a40ea995cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classArmISA_1_1TLB.html#a197413c7b18469b1f2130a40ea995cbb">ArmISA::TLB::ArmFlags</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415"></a><!-- doxytag: member="AlignmentMask" ref="a197413c7b18469b1f2130a40ea995cbbaeba3c1af8a692106738171078a0c9415" args="" -->AlignmentMask</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302"></a><!-- doxytag: member="AlignByte" ref="a197413c7b18469b1f2130a40ea995cbba422d6dcdcd2b34b80376f0ae0ca91302" args="" -->AlignByte</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34"></a><!-- doxytag: member="AlignHalfWord" ref="a197413c7b18469b1f2130a40ea995cbbaa48ea723051b86c5e9508dd9fe7f4e34" args="" -->AlignHalfWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e"></a><!-- doxytag: member="AlignWord" ref="a197413c7b18469b1f2130a40ea995cbba386d7ddcafe6286299a6356cda0df72e" args="" -->AlignWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a"></a><!-- doxytag: member="AlignDoubleWord" ref="a197413c7b18469b1f2130a40ea995cbbae89e0502b5c5bbe21f62da68227e0f8a" args="" -->AlignDoubleWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658"></a><!-- doxytag: member="AlignQuadWord" ref="a197413c7b18469b1f2130a40ea995cbba921a7131322f8d81f4ffafe4f3c86658" args="" -->AlignQuadWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17"></a><!-- doxytag: member="AlignOctWord" ref="a197413c7b18469b1f2130a40ea995cbbabffd038917c3cb4b1c5078295c40ec17" args="" -->AlignOctWord</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063"></a><!-- doxytag: member="AllowUnaligned" ref="a197413c7b18469b1f2130a40ea995cbbad5c5b8facc5c439d3a76a30e9437a063" args="" -->AllowUnaligned</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35"></a><!-- doxytag: member="UserMode" ref="a197413c7b18469b1f2130a40ea995cbba3b6e86a4a2b30349df260f325e251c35" args="" -->UserMode</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab"></a><!-- doxytag: member="MustBeOne" ref="a197413c7b18469b1f2130a40ea995cbba8f0bd8656496d2a811b655f4eb6804ab" args="" -->MustBeOne</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00067">67</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a1034a8eb233b9f02b62edc8145a5f878"></a><!-- doxytag: member="ArmISA::TLB::TLB" ref="a1034a8eb233b9f02b62edc8145a5f878" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TLB::TLB </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00069">69</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="table__walker_8hh_source.html#l00408">ArmISA::TableWalker::setTlb()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00092">tableWalker</a>.</p>

</div>
</div>
<a class="anchor" id="a9d8f87cca781927c8e02f95ea719a799"></a><!-- doxytag: member="ArmISA::TLB::~TLB" ref="a9d8f87cca781927c8e02f95ea719a799" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TLB::~TLB </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00079">79</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="aa66c5656f0ffe8ee92bd467f0c1b4586"></a><!-- doxytag: member="ArmISA::TLB::allCpusCaching" ref="aa66c5656f0ffe8ee92bd467f0c1b4586" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::allCpusCaching </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00165">165</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00121">bootUncacheability</a>.</p>

</div>
</div>
<a class="anchor" id="a96c86145dd10ea21e483d63d66f44361"></a><!-- doxytag: member="ArmISA::TLB::demapPage" ref="a96c86145dd10ea21e483d63d66f44361" args="(Addr vaddr, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00166">166</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00196">flushMvaAsid()</a>.</p>

</div>
</div>
<a class="anchor" id="a376793db82a8d4070f96059e0f41bce2"></a><!-- doxytag: member="ArmISA::TLB::drainResume" ref="a376793db82a8d4070f96059e0f41bce2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::drainResume </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resume execution after a successful drain. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This method is normally only called from the simulation scripts. </dd></dl>

<p>Reimplemented from <a class="el" href="classDrainable.html#a795e610b1a9aeadc5b4e08b9f00f8ac6">Drainable</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00256">256</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>.</p>

</div>
</div>
<a class="anchor" id="a30834ebb781f16e3f3c9723f66c87d4a"></a><!-- doxytag: member="ArmISA::TLB::flushAll" ref="a30834ebb781f16e3f3c9723f66c87d4a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushAll </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classArmISA_1_1Reset.html">Reset</a> the entire <a class="el" href="classArmISA_1_1TLB.html">TLB</a>. </p>

<p>Implements <a class="el" href="classBaseTLB.html#ab2b116c8014a80e0b5af4008769a9d13">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00174">174</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">flushedEntries</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00102">flushTlb</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="abcafad4a073efc3bebc54bfce1233288"></a><!-- doxytag: member="ArmISA::TLB::flushAsid" ref="abcafad4a073efc3bebc54bfce1233288" args="(uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushAsid </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove any entries that match the asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>contextid/asn to flush on match </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00213">213</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">flushedEntries</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00105">flushTlbAsid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="ad20c703faddf35afe5d2a9a5ccbf16ec"></a><!-- doxytag: member="ArmISA::TLB::flushMva" ref="ad20c703faddf35afe5d2a9a5ccbf16ec" args="(Addr mva)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushMva </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>mva</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all entries that match the va regardless of asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mva</em>&nbsp;</td><td>address to flush from cache </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00234">234</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">flushedEntries</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00103">flushTlbMva</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00334">ArmISA::v</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

</div>
</div>
<a class="anchor" id="af2e295fb96ab077f918d16d7250c8576"></a><!-- doxytag: member="ArmISA::TLB::flushMvaAsid" ref="af2e295fb96ab077f918d16d7250c8576" args="(Addr mva, uint64_t asn)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::flushMvaAsid </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>mva</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>asn</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove any entries that match both a va and asn. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>mva</em>&nbsp;</td><td>virtual address to flush </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>contextid/asn to flush on match </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00196">196</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">flushedEntries</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00104">flushTlbMvaAsid</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00166">demapPage()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1a20208c55099160eb1867f57b47b0b"></a><!-- doxytag: member="ArmISA::TLB::getAttr" ref="ae1a20208c55099160eb1867f57b47b0b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ArmISA::TLB::getAttr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00197">197</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00090">_attr</a>.</p>

</div>
</div>
<a class="anchor" id="ac5fae45e79460e65fb49f5350b0d8a12"></a><!-- doxytag: member="ArmISA::TLB::getMasterPort" ref="ac5fae45e79460e65fb49f5350b0d8a12" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> * TLB::getMasterPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the table walker master port. </p>
<p>This is used for migrating port connections during a CPU <a class="el" href="thread__context_8cc.html#a7627814f4dfa033bb38db10402db619d" title="Copy state between thread contexts in preparation for CPU handover.">takeOverFrom()</a> call. For architectures that do not have a table walker, NULL is returned, hence the use of a pointer rather than a reference. For ARM this method will always return a valid port pointer.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>A pointer to the walker master port </dd></dl>

<p>Reimplemented from <a class="el" href="classBaseTLB.html#a17fcf4f846b18297dc56697281f17be0">BaseTLB</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00733">733</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="table__walker_8cc_source.html#l00114">ArmISA::TableWalker::getMasterPort()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00092">tableWalker</a>.</p>

</div>
</div>
<a class="anchor" id="aa505ff872f4818901a10cc4802aa3b0b"></a><!-- doxytag: member="ArmISA::TLB::getsize" ref="aa505ff872f4818901a10cc4802aa3b0b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ArmISA::TLB::getsize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>.</p>

</div>
</div>
<a class="anchor" id="a32a7397627c69aa473125fb40ea7beac"></a><!-- doxytag: member="ArmISA::TLB::insert" ref="a32a7397627c69aa473125fb40ea7beac" args="(Addr vaddr, TlbEntry &amp;pte)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::insert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>pte</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00134">134</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">ArmISA::asid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00114">ArmISA::TlbEntry::domain</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00096">ArmISA::TlbEntry::global</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00101">inserts</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00100">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="pra__constants_8hh_source.html#l00057">MipsISA::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00101">ArmISA::TlbEntry::sNp</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00112">ArmISA::TlbEntry::xn</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00555">ArmISA::TableWalker::doL1Descriptor()</a>, and <a class="el" href="table__walker_8cc_source.html#l00670">ArmISA::TableWalker::doL2Descriptor()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5d9d99474fcdeb7362b14d3a29a5130"></a><!-- doxytag: member="ArmISA::TLB::invalidateMiscReg" ref="aa5d9d99474fcdeb7362b14d3a29a5130" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::invalidateMiscReg </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00260">260</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>.</p>

</div>
</div>
<a class="anchor" id="a0881cb314223c0569ff19d263f831acd"></a><!-- doxytag: member="ArmISA::TLB::lookup" ref="a0881cb314223c0569ff19d263f831acd" args="(Addr vpn, uint8_t asn, bool functional=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a> * TLB::lookup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vpn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>asn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Lookup an entry in the <a class="el" href="classArmISA_1_1TLB.html">TLB</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>vpn</em>&nbsp;</td><td>virtual address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>asn</em>&nbsp;</td><td>context id/address space id to use </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>functional</em>&nbsp;</td><td>if the lookup should modify state </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>pointer to <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entrry if it exists </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00159">ArmISA::TlbEntry::pAddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00119">rangeMRU</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00196">flushMvaAsid()</a>, <a class="el" href="table__walker_8cc_source.html#l00183">ArmISA::TableWalker::processWalkWrapper()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00086">translateFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="acffc6bd5cf3bb7bcf17c2fe2a88b9ad8"></a><!-- doxytag: member="ArmISA::TLB::params" ref="acffc6bd5cf3bb7bcf17c2fe2a88b9ad8" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classArmISA_1_1TLB.html#af201a5a587b81ba896687aea2548e4fb">Params</a>* ArmISA::TLB::params </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classSimObject.html#a43d73d4e5a424c32210e0135eb8db59d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00256">256</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="sim__object_8hh_source.html#l00095">SimObject::_params</a>.</p>

</div>
</div>
<a class="anchor" id="a458bb847a3d7bcb2221289df825f0f94"></a><!-- doxytag: member="ArmISA::TLB::printTlb" ref="a458bb847a3d7bcb2221289df825f0f94" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::printTlb </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00158">158</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00094">ArmISA::TlbEntry::asid</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00095">ArmISA::TlbEntry::N</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00091">ArmISA::TlbEntry::pfn</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00092">ArmISA::TlbEntry::size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">size</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">table</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00097">ArmISA::TlbEntry::valid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00093">ArmISA::TlbEntry::vpn</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0ff8cdde62a02faee3cf367c43875ab"></a><!-- doxytag: member="ArmISA::TLB::regStats" ref="ad0ff8cdde62a02faee3cf367c43875ab" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TLB::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> statistics for this object. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#afdfbd617cd603ccd8e19c3ceae507261">SimObject</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">292</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00117">accesses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00107">alignFaults</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00109">domainFaults</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">flushedEntries</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00102">flushTlb</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00105">flushTlbAsid</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00103">flushTlbMva</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00104">flushTlbMvaAsid</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00115">hits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00114">instAccesses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00095">instHits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00096">instMisses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00116">misses</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00110">permsFaults</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00108">prefetchFaults</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00112">readAccesses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00097">readHits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00098">readMisses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00113">writeAccesses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00099">writeHits</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00100">writeMisses</a>.</p>

</div>
</div>
<a class="anchor" id="a0077ab05a75ce2d9bcddcd8e75871c3f"></a><!-- doxytag: member="ArmISA::TLB::serialize" ref="a0077ab05a75ce2d9bcddcd8e75871c3f" args="(std::ostream &amp;os)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::serialize </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bcf5e5dd8451e8b83dc5cbf17c9c558"></a><!-- doxytag: member="ArmISA::TLB::setAttr" ref="a3bcf5e5dd8451e8b83dc5cbf17c9c558" args="(uint32_t attr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::setAttr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td>
          <td class="paramname"> <em>attr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accessor functions for memory attributes for last accessed <a class="el" href="classArmISA_1_1TLB.html">TLB</a> entry. </p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00192">192</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00090">_attr</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a45797e0e7d8025a385064132b5896fa6"></a><!-- doxytag: member="ArmISA::TLB::translateAtomic" ref="a45797e0e7d8025a385064132b5896fa6" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::translateAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00687">687</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>.</p>

</div>
</div>
<a class="anchor" id="a6940167b66197c0409f13cfd3826fa6e"></a><!-- doxytag: member="ArmISA::TLB::translateFs" ref="a6940167b66197c0409f13cfd3826fa6e" args="(RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing, bool functional=false)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::translateFs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>functional</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">452</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00107">alignFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00070">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00068">AlignmentMask</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00077">AllowUnaligned</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00113">ArmISA::TlbEntry::ap</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00108">ArmISA::TlbEntry::attributes</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00121">bootUncacheability</a>, <a class="el" href="request_8hh_source.html#l00106">Request::CLEAR_LL</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00238">contextId</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00241">dacr</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00114">ArmISA::TlbEntry::domain</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00078">ArmISA::ArmFault::Domain0</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00080">ArmISA::ArmFault::Domain1</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00109">domainFaults</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00105">ArmISA::TlbEntry::innerAttrs</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00095">instHits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00096">instMisses</a>, <a class="el" href="request_8hh_source.html#l00521">Request::isInstFetch()</a>, <a class="el" href="request_8hh_source.html#l00522">Request::isPrefetch()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00237">isPriv</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>, <a class="el" href="table__walker_8cc_source.html#l00324">ArmISA::TableWalker::memAttrs()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00083">MustBeOne</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00240">nmrr</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00100">ArmISA::TlbEntry::nonCacheable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00106">ArmISA::TlbEntry::outerAttrs</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00159">ArmISA::TlbEntry::pAddr()</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00082">ArmISA::ArmFault::Permission0</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00084">ArmISA::ArmFault::Permission1</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00110">permsFaults</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00108">prefetchFaults</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00095">ArmISA::ArmFault::PrefetchTLBMiss</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00096">ArmISA::ArmFault::PrefetchUncacheable</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00158">printTlb()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00239">prrr</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00097">readHits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00098">readMisses</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00236">sctlr</a>, <a class="el" href="request_8hh_source.html#l00446">Request::setAsid()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00192">setAttr()</a>, <a class="el" href="request_8hh_source.html#l00415">Request::setFlags()</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00107">ArmISA::TlbEntry::shareable</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00101">ArmISA::TlbEntry::sNp</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00092">tableWalker</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00355">ArmISA::te</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00439">trickBoxCheck()</a>, <a class="el" href="request_8hh_source.html#l00102">Request::UNCACHEABLE</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00079">UserMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>, <a class="el" href="table__walker_8cc_source.html#l00123">ArmISA::TableWalker::walk()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00099">writeHits</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00100">writeMisses</a>, and <a class="el" href="arm_2pagetable_8hh_source.html#l00112">ArmISA::TlbEntry::xn</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00687">translateAtomic()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00700">translateFunctional()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00713">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a693297f6f1f044fdbfa0a2eca885c215"></a><!-- doxytag: member="ArmISA::TLB::translateFunctional" ref="a693297f6f1f044fdbfa0a2eca885c215" args="(ThreadContext *tc, Addr vaddr, Addr &amp;paddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>paddr</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for debugging) and don't modify any internal state. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>tc</em>&nbsp;</td><td>thread context to get the context id from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>vaddr</em>&nbsp;</td><td>virtual address to translate </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pa</em>&nbsp;</td><td>returned physical address </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>if the translation was successful </dd></dl>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00086">86</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00238">contextId</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00340">ArmISA::e</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>, <a class="el" href="arm_2pagetable_8hh_source.html#l00159">ArmISA::TlbEntry::pAddr()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

<p>Referenced by <a class="el" href="arm_2vtophys_8cc_source.html#l00066">X86ISA::vtophys()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3e39b994d9f66332af2829d427c6154"></a><!-- doxytag: member="ArmISA::TLB::translateFunctional" ref="ab3e39b994d9f66332af2829d427c6154" args="(RequestPtr req, ThreadContext *tc, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::translateFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do a functional lookup on the <a class="el" href="classArmISA_1_1TLB.html">TLB</a> (for checker cpu) that behaves like a normal lookup without modifying any page table state. </p>

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00700">700</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>.</p>

</div>
</div>
<a class="anchor" id="a80e334b22c1757f9785af4c74e40e4eb"></a><!-- doxytag: member="ArmISA::TLB::translateSe" ref="a80e334b22c1757f9785af4c74e40e4eb" args="(RequestPtr req, ThreadContext *tc, Mode mode, Translation *translation, bool &amp;delay, bool timing)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::translateSe </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&nbsp;</td>
          <td class="paramname"> <em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>timing</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">408</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2faults_8hh_source.html#l00070">ArmISA::ArmFault::AlignmentFault</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00068">AlignmentMask</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00077">AllowUnaligned</a>, <a class="el" href="request_8hh_source.html#l00404">Request::getFlags()</a>, <a class="el" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr()</a>, <a class="el" href="request_8hh_source.html#l00423">Request::getVaddr()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00083">MustBeOne</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="sim_2process_8hh_source.html#l00127">Process::pTable</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00236">sctlr</a>, <a class="el" href="request_8hh_source.html#l00330">Request::setPaddr()</a>, <a class="el" href="page__table_8cc_source.html#l00165">PageTable::translate()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>, and <a class="el" href="pra__constants_8hh_source.html#l00277">MipsISA::vaddr</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00687">translateAtomic()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00700">translateFunctional()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00713">translateTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ef405dcaea3256b22a205e943f0e1fb"></a><!-- doxytag: member="ArmISA::TLB::translateTiming" ref="a6ef405dcaea3256b22a205e943f0e1fb" args="(RequestPtr req, ThreadContext *tc, Translation *translation, Mode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::translateTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB_1_1Translation.html">Translation</a> *&nbsp;</td>
          <td class="paramname"> <em>translation</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00713">713</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="classBaseTLB_1_1Translation.html#aaa1cd6c2f5ae7d58b0d5d4948cae0ce3">BaseTLB::Translation::finish()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="classBaseTLB_1_1Translation.html#a32fb8e6640117528da167bb47f420f7d">BaseTLB::Translation::markDelayed()</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00731">ArmISA::TableWalker::doL1DescriptorWrapper()</a>, <a class="el" href="table__walker_8cc_source.html#l00778">ArmISA::TableWalker::doL2DescriptorWrapper()</a>, and <a class="el" href="table__walker_8cc_source.html#l00183">ArmISA::TableWalker::processWalkWrapper()</a>.</p>

</div>
</div>
<a class="anchor" id="a62d643bfbea1d4eab9ba6448d85b9f4f"></a><!-- doxytag: member="ArmISA::TLB::trickBoxCheck" ref="a62d643bfbea1d4eab9ba6448d85b9f4f" args="(RequestPtr req, Mode mode, uint8_t domain, bool sNp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::trickBoxCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRequest.html">RequestPtr</a>&nbsp;</td>
          <td class="paramname"> <em>req</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585e">Mode</a>&nbsp;</td>
          <td class="paramname"> <em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>domain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>sNp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00439">439</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a078e74cc6bb9e13bb314df424c4d8b54"></a><!-- doxytag: member="ArmISA::TLB::unserialize" ref="a078e74cc6bb9e13bb314df424c4d8b54" args="(Checkpoint *cp, const std::string &amp;section)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::unserialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCheckpoint.html">Checkpoint</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>section</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa57de37c94ea09c0e5d563c034f36e01"></a><!-- doxytag: member="ArmISA::TLB::updateMiscReg" ref="aa57de37c94ea09c0e5d563c034f36e01" args="(ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::TLB::updateMiscReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">243</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00238">contextId</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00241">dacr</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00237">isPriv</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00131">ArmISA::MISCREG_CONTEXTIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00070">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">ArmISA::MISCREG_DACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00173">ArmISA::MISCREG_NMRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00172">ArmISA::MISCREG_PRRR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00127">ArmISA::MISCREG_SCTLR</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">miscRegValid</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00240">nmrr</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00239">prrr</a>, <a class="el" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">ThreadContext::readMiscReg()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00236">sctlr</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00086">translateFunctional()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>.</p>

</div>
</div>
<a class="anchor" id="a17c8701aa480f6051e75e317455f0d26"></a><!-- doxytag: member="ArmISA::TLB::validVirtualAddress" ref="a17c8701aa480f6051e75e317455f0d26" args="(Addr vaddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::TLB::validVirtualAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>vaddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aced0d81da4830b2ccb2360c4f2d2710a"></a><!-- doxytag: member="ArmISA::TLB::walkTrickBoxCheck" ref="aced0d81da4830b2ccb2360c4f2d2710a" args="(Addr pa, Addr va, Addr sz, bool is_exec, bool is_write, uint8_t domain, bool sNp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> TLB::walkTrickBoxCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>va</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>sz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_exec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_write</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>domain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>sNp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00445">445</a> of file <a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a>.</p>

<p>References <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l00555">ArmISA::TableWalker::doL1Descriptor()</a>, and <a class="el" href="table__walker_8cc_source.html#l00247">ArmISA::TableWalker::processWalk()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ae57ab96ad0511855ab750376265913a3"></a><!-- doxytag: member="ArmISA::TLB::_attr" ref="ae57ab96ad0511855ab750376265913a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classArmISA_1_1TLB.html#ae57ab96ad0511855ab750376265913a3">ArmISA::TLB::_attr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00197">getAttr()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00192">setAttr()</a>.</p>

</div>
</div>
<a class="anchor" id="aa74953c7b78eb906dc1631733682eb82"></a><!-- doxytag: member="ArmISA::TLB::accesses" ref="aa74953c7b78eb906dc1631733682eb82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#aa74953c7b78eb906dc1631733682eb82">ArmISA::TLB::accesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00117">117</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a655dd5813d52b551be565206abb14b41"></a><!-- doxytag: member="ArmISA::TLB::alignFaults" ref="a655dd5813d52b551be565206abb14b41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a655dd5813d52b551be565206abb14b41">ArmISA::TLB::alignFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00107">107</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="aaa1da8ac52ef73db798ef0e7228efe2a"></a><!-- doxytag: member="ArmISA::TLB::bootUncacheability" ref="aaa1da8ac52ef73db798ef0e7228efe2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#aaa1da8ac52ef73db798ef0e7228efe2a">ArmISA::TLB::bootUncacheability</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00121">121</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00165">allCpusCaching()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="adb841801db017ee7131557c9bd0e256c"></a><!-- doxytag: member="ArmISA::TLB::contextId" ref="adb841801db017ee7131557c9bd0e256c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CONTEXTIDR <a class="el" href="classArmISA_1_1TLB.html#adb841801db017ee7131557c9bd0e256c">ArmISA::TLB::contextId</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00238">238</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00086">translateFunctional()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ad955d3c1c52d9b45bc86a77f6d145441"></a><!-- doxytag: member="ArmISA::TLB::dacr" ref="ad955d3c1c52d9b45bc86a77f6d145441" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classArmISA_1_1TLB.html#ad955d3c1c52d9b45bc86a77f6d145441">ArmISA::TLB::dacr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00241">241</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b9dac041d03c3526507570622785f8"></a><!-- doxytag: member="ArmISA::TLB::domainFaults" ref="ab2b9dac041d03c3526507570622785f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ab2b9dac041d03c3526507570622785f8">ArmISA::TLB::domainFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00109">109</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf686a27a5c5424834fc9e1de4ff870"></a><!-- doxytag: member="ArmISA::TLB::flushedEntries" ref="a3cf686a27a5c5424834fc9e1de4ff870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a3cf686a27a5c5424834fc9e1de4ff870">ArmISA::TLB::flushedEntries</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00106">106</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00174">flushAll()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00213">flushAsid()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00234">flushMva()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00196">flushMvaAsid()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2a3ec67a52ee644564143b7ca918516"></a><!-- doxytag: member="ArmISA::TLB::flushTlb" ref="ad2a3ec67a52ee644564143b7ca918516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ad2a3ec67a52ee644564143b7ca918516">ArmISA::TLB::flushTlb</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00102">102</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00174">flushAll()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a28d619726ce2410f006a43af332ca8e1"></a><!-- doxytag: member="ArmISA::TLB::flushTlbAsid" ref="a28d619726ce2410f006a43af332ca8e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a28d619726ce2410f006a43af332ca8e1">ArmISA::TLB::flushTlbAsid</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00105">105</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00213">flushAsid()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a410e54735bc35f30c89980cbb28570e1"></a><!-- doxytag: member="ArmISA::TLB::flushTlbMva" ref="a410e54735bc35f30c89980cbb28570e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a410e54735bc35f30c89980cbb28570e1">ArmISA::TLB::flushTlbMva</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00103">103</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00234">flushMva()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a35b6a93ff8375b07eede7bc89d888cbe"></a><!-- doxytag: member="ArmISA::TLB::flushTlbMvaAsid" ref="a35b6a93ff8375b07eede7bc89d888cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a35b6a93ff8375b07eede7bc89d888cbe">ArmISA::TLB::flushTlbMvaAsid</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00104">104</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00196">flushMvaAsid()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b0a4d17adecac5e2646491e78bacd39"></a><!-- doxytag: member="ArmISA::TLB::hits" ref="a9b0a4d17adecac5e2646491e78bacd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a9b0a4d17adecac5e2646491e78bacd39">ArmISA::TLB::hits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00115">115</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a0588d04a47d488e874e7034d5878c51b"></a><!-- doxytag: member="ArmISA::TLB::inserts" ref="a0588d04a47d488e874e7034d5878c51b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a0588d04a47d488e874e7034d5878c51b">ArmISA::TLB::inserts</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00101">101</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00134">insert()</a>.</p>

</div>
</div>
<a class="anchor" id="a6906bf5d24cb0bb244cdd49d9cb0a2e0"></a><!-- doxytag: member="ArmISA::TLB::instAccesses" ref="a6906bf5d24cb0bb244cdd49d9cb0a2e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a6906bf5d24cb0bb244cdd49d9cb0a2e0">ArmISA::TLB::instAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a644c4144f756547ac4a633f639472c9f"></a><!-- doxytag: member="ArmISA::TLB::instHits" ref="a644c4144f756547ac4a633f639472c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a644c4144f756547ac4a633f639472c9f">ArmISA::TLB::instHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00095">95</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a4238723b9727e30dbf6adf684ccb6042"></a><!-- doxytag: member="ArmISA::TLB::instMisses" ref="a4238723b9727e30dbf6adf684ccb6042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a4238723b9727e30dbf6adf684ccb6042">ArmISA::TLB::instMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00096">96</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="ad56114d8c8c01ecac6cfcef19cab341a"></a><!-- doxytag: member="ArmISA::TLB::isPriv" ref="ad56114d8c8c01ecac6cfcef19cab341a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#ad56114d8c8c01ecac6cfcef19cab341a">ArmISA::TLB::isPriv</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00237">237</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a65b5c9f8eeb6f23d434738badc2e8603"></a><!-- doxytag: member="ArmISA::TLB::miscRegValid" ref="a65b5c9f8eeb6f23d434738badc2e8603" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1TLB.html#a65b5c9f8eeb6f23d434738badc2e8603">ArmISA::TLB::miscRegValid</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00242">242</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00256">drainResume()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00260">invalidateMiscReg()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00086">translateFunctional()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="afcfd0ae1561036ec2e915c57cc4130e6"></a><!-- doxytag: member="ArmISA::TLB::misses" ref="afcfd0ae1561036ec2e915c57cc4130e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#afcfd0ae1561036ec2e915c57cc4130e6">ArmISA::TLB::misses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00116">116</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a802b10482266c5ce39b638711c88a8b1"></a><!-- doxytag: member="ArmISA::TLB::nmrr" ref="a802b10482266c5ce39b638711c88a8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NMRR <a class="el" href="classArmISA_1_1TLB.html#a802b10482266c5ce39b638711c88a8b1">ArmISA::TLB::nmrr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00240">240</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa96037381db38a7f5f9f4cf72b73a999"></a><!-- doxytag: member="ArmISA::TLB::permsFaults" ref="aa96037381db38a7f5f9f4cf72b73a999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#aa96037381db38a7f5f9f4cf72b73a999">ArmISA::TLB::permsFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00110">110</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c80b0d2f2e71322dff7ac83e82d5bc1"></a><!-- doxytag: member="ArmISA::TLB::prefetchFaults" ref="a6c80b0d2f2e71322dff7ac83e82d5bc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a6c80b0d2f2e71322dff7ac83e82d5bc1">ArmISA::TLB::prefetchFaults</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00108">108</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a533ccc5fb8ebabb13775922cf63dd680"></a><!-- doxytag: member="ArmISA::TLB::prrr" ref="a533ccc5fb8ebabb13775922cf63dd680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PRRR <a class="el" href="classArmISA_1_1TLB.html#a533ccc5fb8ebabb13775922cf63dd680">ArmISA::TLB::prrr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00239">239</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9c80953ba1c13b5952117b5c8d38c3a"></a><!-- doxytag: member="ArmISA::TLB::rangeMRU" ref="ab9c80953ba1c13b5952117b5c8d38c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classArmISA_1_1TLB.html#ab9c80953ba1c13b5952117b5c8d38c3a">ArmISA::TLB::rangeMRU</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00119">119</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>.</p>

</div>
</div>
<a class="anchor" id="a9fbd9eee78e1b023b096b9ca893d1aa7"></a><!-- doxytag: member="ArmISA::TLB::readAccesses" ref="a9fbd9eee78e1b023b096b9ca893d1aa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a9fbd9eee78e1b023b096b9ca893d1aa7">ArmISA::TLB::readAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00112">112</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a687ceb21f05a04e8e9939529d680da8e"></a><!-- doxytag: member="ArmISA::TLB::readHits" ref="a687ceb21f05a04e8e9939529d680da8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a687ceb21f05a04e8e9939529d680da8e">ArmISA::TLB::readHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a664a30b4686cbd47b32c2f3f40b122a7"></a><!-- doxytag: member="ArmISA::TLB::readMisses" ref="a664a30b4686cbd47b32c2f3f40b122a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a664a30b4686cbd47b32c2f3f40b122a7">ArmISA::TLB::readMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a448c01daf789a2211c750a16e1e3831b"></a><!-- doxytag: member="ArmISA::TLB::sctlr" ref="a448c01daf789a2211c750a16e1e3831b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SCTLR <a class="el" href="classArmISA_1_1TLB.html#a448c01daf789a2211c750a16e1e3831b">ArmISA::TLB::sctlr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00236">236</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00408">translateSe()</a>, and <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00243">updateMiscReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e9e733b717dfca9a1d040f419c2897c"></a><!-- doxytag: member="ArmISA::TLB::size" ref="a8e9e733b717dfca9a1d040f419c2897c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classArmISA_1_1TLB.html#a8e9e733b717dfca9a1d040f419c2897c">ArmISA::TLB::size</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00088">88</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00174">flushAll()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00213">flushAsid()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00234">flushMva()</a>, <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00136">getsize()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00134">insert()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00158">printTlb()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00069">TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="afabd3b92b2b5d6eeda1749cb593e90fc"></a><!-- doxytag: member="ArmISA::TLB::table" ref="afabd3b92b2b5d6eeda1749cb593e90fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structArmISA_1_1TlbEntry.html">TlbEntry</a>* <a class="el" href="classArmISA_1_1TLB.html#afabd3b92b2b5d6eeda1749cb593e90fc">ArmISA::TLB::table</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00087">87</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00174">flushAll()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00213">flushAsid()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00234">flushMva()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00134">insert()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00098">lookup()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00158">printTlb()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00069">TLB()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00079">~TLB()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2662183f0b2a9126911b2a57e632c42"></a><!-- doxytag: member="ArmISA::TLB::tableWalker" ref="ac2662183f0b2a9126911b2a57e632c42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classArmISA_1_1TableWalker.html">TableWalker</a>* <a class="el" href="classArmISA_1_1TLB.html#ac2662183f0b2a9126911b2a57e632c42">ArmISA::TLB::tableWalker</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00092">92</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00733">getMasterPort()</a>, <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00069">TLB()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ef4e4a8d02c9d26a84f8a5d63b9f15b"></a><!-- doxytag: member="ArmISA::TLB::writeAccesses" ref="a6ef4e4a8d02c9d26a84f8a5d63b9f15b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classArmISA_1_1TLB.html#a6ef4e4a8d02c9d26a84f8a5d63b9f15b">ArmISA::TLB::writeAccesses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00113">113</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a77f188052be9dc8b73d5f57f13c925ad"></a><!-- doxytag: member="ArmISA::TLB::writeHits" ref="a77f188052be9dc8b73d5f57f13c925ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#a77f188052be9dc8b73d5f57f13c925ad">ArmISA::TLB::writeHits</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00099">99</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5943c197a782c01a72a16a9921fac3c"></a><!-- doxytag: member="ArmISA::TLB::writeMisses" ref="ac5943c197a782c01a72a16a9921fac3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classArmISA_1_1TLB.html#ac5943c197a782c01a72a16a9921fac3c">ArmISA::TLB::writeMisses</a><code> [mutable, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2tlb_8hh_source.html#l00100">100</a> of file <a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00292">regStats()</a>, and <a class="el" href="arch_2arm_2tlb_8cc_source.html#l00452">translateFs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/<a class="el" href="arch_2arm_2tlb_8hh_source.html">tlb.hh</a></li>
<li>arch/arm/<a class="el" href="arch_2arm_2tlb_8cc_source.html">tlb.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:19:14 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
