\hypertarget{stm32f7xx__hal__rcc__ex_8c_source}{}\doxysection{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}
\label{stm32f7xx__hal__rcc__ex_8c_source}\index{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_rcc\_ex.c@{Autodrone32/Libraries/STM32F7xx\_HAL\_Driver/Src/stm32f7xx\_hal\_rcc\_ex.c}}
\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00022}00022 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00023}00023 \textcolor{preprocessor}{\#include "{}../../../Libraries/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal.h"{}}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00034}00034 \textcolor{preprocessor}{\#ifdef HAL\_RCC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00036}00036 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00037}00037 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00044}00044 \textcolor{comment}{/* Private macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00061}00061 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00062}00062 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00063}00063 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00088}00088 \textcolor{preprocessor}{\#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00089}00089 \textcolor{preprocessor}{    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00090}00090 \textcolor{preprocessor}{    defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00105}00105 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00106}00106 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00107}00107   uint32\_t tickstart = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00108}00108   uint32\_t tmpreg0 = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00109}00109   uint32\_t tmpreg1 = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00110}00110   uint32\_t plli2sused = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00111}00111   uint32\_t pllsaiused = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00112}00112 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00113}00113   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00114}00114   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00115}00115 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00116}00116   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2S configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00117}00117   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00118}00118   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00119}00119     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00120}00120     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7295b3452c4055afd3928a588d5ed9de}{IS\_RCC\_I2SCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00122}00122     \textcolor{comment}{/* Configure I2S Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00123}00123     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}{\_\_HAL\_RCC\_I2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00124}00124 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00125}00125     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for I2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00126}00126     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_ga77d2d5726213f7452c87251cfddc9d6a}{RCC\_I2SCLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00127}00127     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00128}00128       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00129}00129     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00130}00130   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00131}00131 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00132}00132   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SAI1 configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00133}00133   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00134}00134   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00135}00135     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00136}00136     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI1CLKSOURCE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00137}00137 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00138}00138     \textcolor{comment}{/* Configure SAI1 Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00139}00139     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}{\_\_HAL\_RCC\_SAI1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00140}00140     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00141}00141     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{RCC\_SAI1CLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00142}00142     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00143}00143       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00144}00144     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00145}00145     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00146}00146     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{RCC\_SAI1CLKSOURCE\_PLLSAI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00147}00147     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00148}00148       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00149}00149     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00150}00150   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00151}00151 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00152}00152   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SAI2 configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00153}00153   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00154}00154   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00155}00155     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00156}00156     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI2CLKSOURCE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00157}00157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00158}00158     \textcolor{comment}{/* Configure SAI2 Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00159}00159     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}{\_\_HAL\_RCC\_SAI2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00160}00160 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00161}00161     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00162}00162     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_gad19397ddc9049869dc7b8f3eb7f3aa1a}{RCC\_SAI2CLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00163}00163     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00164}00164       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00165}00165     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00166}00166     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00167}00167     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga67bde078276b61538dfda6a109341baf}{RCC\_SAI2CLKSOURCE\_PLLSAI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00168}00168     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00169}00169       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00170}00170     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00171}00171   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00172}00172 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00173}00173   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SPDIF-\/RX Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00174}00174   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00175}00175   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00176}00176       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00177}00177   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00178}00178 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00179}00179   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ RTC configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00180}00180   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00181}00181   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00182}00182     \textcolor{comment}{/* Check for RTC Parameters used to output RTCCLK */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00183}00183     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00184}00184 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00185}00185     \textcolor{comment}{/* Enable Power Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00186}00186     \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00187}00187 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00188}00188     \textcolor{comment}{/* Enable write access to Backup domain */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00189}00189     \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00190}00190 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00191}00191     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00192}00192     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00193}00193 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00194}00194     \textcolor{comment}{/* Wait for Backup domain Write protection disable */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00195}00195     \textcolor{keywordflow}{while}((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00196}00196     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00197}00197       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___bit_address___alias_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00198}00198       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00199}00199         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00200}00200       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00201}00201     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00202}00202 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00203}00203     \textcolor{comment}{/* Reset the Backup domain only if the RTC Clock source selection is modified */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00204}00204     tmpreg0 = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00205}00205 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00206}00206     \textcolor{keywordflow}{if}((tmpreg0 != 0x00000000U) \&\& (tmpreg0 != (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00207}00207     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00208}00208       \textcolor{comment}{/* Store the content of BDCR register before the reset of Backup Domain */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00209}00209       tmpreg0 = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00210}00210 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00211}00211       \textcolor{comment}{/* RTC Clock selection can be changed only if the Backup Domain is reset */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00212}00212       \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00213}00213       \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00214}00214 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00215}00215       \textcolor{comment}{/* Restore the Content of BDCR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00216}00216       \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR = tmpreg0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00217}00217 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00218}00218       \textcolor{comment}{/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00219}00219       \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00220}00220       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00221}00221         \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00222}00222         tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00223}00223 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00224}00224         \textcolor{comment}{/* Wait till LSE is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00225}00225         \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00226}00226         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00227}00227           \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___bit_address___alias_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00228}00228           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00229}00229             \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00230}00230           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00231}00231         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00232}00232       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00233}00233     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00234}00234     \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00235}00235   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00236}00236 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00237}00237   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ TIM configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00238}00238   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00239}00239   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00240}00240     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00241}00241     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae39160e663f013f1c34faafdae884388}{IS\_RCC\_TIMPRES}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00242}00242 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00243}00243     \textcolor{comment}{/* Configure Timer Prescaler */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00244}00244     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{\_\_HAL\_RCC\_TIMCLKPRESCALER}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00245}00245   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00246}00246 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00247}00247   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00248}00248   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\_PERIPHCLK\_I2C1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\_PERIPHCLK\_I2C1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00249}00249   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00250}00250     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00251}00251     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga8820aaf1685a3ad72352035de333e959}{IS\_RCC\_I2C1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00252}00252 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00253}00253     \textcolor{comment}{/* Configure the I2C1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00254}00254     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{\_\_HAL\_RCC\_I2C1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00255}00255   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00256}00256 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00257}00257   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00258}00258   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00259}00259   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00260}00260     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00261}00261     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafe6e7fc531ad84703bdd51cfe1ade549}{IS\_RCC\_I2C2CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00262}00262 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00263}00263     \textcolor{comment}{/* Configure the I2C2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00264}00264     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}{\_\_HAL\_RCC\_I2C2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00265}00265   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00266}00266 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00267}00267   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C3 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00268}00268   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\_PERIPHCLK\_I2C3}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\_PERIPHCLK\_I2C3}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00269}00269   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00270}00270     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00271}00271     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9e8e2558d03c4f1411649e4bea4de5fd}{IS\_RCC\_I2C3CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00272}00272 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00273}00273     \textcolor{comment}{/* Configure the I2C3 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00274}00274     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\_\_HAL\_RCC\_I2C3\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00275}00275   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00276}00276 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00277}00277   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C4 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00278}00278   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00279}00279   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00280}00280     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00281}00281     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae09979039363e6d3dd27cf28b73f3aa3}{IS\_RCC\_I2C4CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00282}00282 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00283}00283     \textcolor{comment}{/* Configure the I2C4 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00284}00284     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5ef626e39760793f37dd107f633c1404}{\_\_HAL\_RCC\_I2C4\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00285}00285   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00286}00286 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00287}00287   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00288}00288   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00289}00289   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00290}00290     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00291}00291     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga828f9258a850973f6ee939e325e239c3}{IS\_RCC\_USART1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00292}00292 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00293}00293     \textcolor{comment}{/* Configure the USART1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00294}00294     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\_\_HAL\_RCC\_USART1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00295}00295   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00296}00296 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00297}00297   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00298}00298   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{RCC\_PERIPHCLK\_USART2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{RCC\_PERIPHCLK\_USART2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00299}00299   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00300}00300     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00301}00301     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga36b5ab7748dc62f1f8dc5f82359d04ff}{IS\_RCC\_USART2CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00302}00302 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00303}00303     \textcolor{comment}{/* Configure the USART2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00304}00304     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}{\_\_HAL\_RCC\_USART2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00305}00305   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00306}00306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00307}00307   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART3 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00308}00308   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00309}00309   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00310}00310     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00311}00311     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabe38dcde09511137c21b6f71ac2ae66f}{IS\_RCC\_USART3CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00312}00312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00313}00313     \textcolor{comment}{/* Configure the USART3 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00314}00314     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}{\_\_HAL\_RCC\_USART3\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00315}00315   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00316}00316 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00317}00317   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART4 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00318}00318   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{RCC\_PERIPHCLK\_UART4}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{RCC\_PERIPHCLK\_UART4}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00319}00319   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00320}00320     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00321}00321     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea7135b652e0031769de0fbeed229e34}{IS\_RCC\_UART4CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00322}00322 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00323}00323     \textcolor{comment}{/* Configure the UART4 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00324}00324     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}{\_\_HAL\_RCC\_UART4\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00325}00325   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00326}00326 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00327}00327   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART5 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00328}00328   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00329}00329   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00330}00330     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00331}00331     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga524a449fc0038d8d8cb5d6ece08bbecc}{IS\_RCC\_UART5CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00332}00332 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00333}00333     \textcolor{comment}{/* Configure the UART5 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00334}00334     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}{\_\_HAL\_RCC\_UART5\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00335}00335   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00336}00336 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00337}00337   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART6 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00338}00338   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{RCC\_PERIPHCLK\_USART6}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{RCC\_PERIPHCLK\_USART6}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00339}00339   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00340}00340     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00341}00341     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gace2db76eeea59d1b23ed270cf20d9cf2}{IS\_RCC\_USART6CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00342}00342 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00343}00343     \textcolor{comment}{/* Configure the USART6 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00344}00344     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}{\_\_HAL\_RCC\_USART6\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00345}00345   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00346}00346 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00347}00347   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART7 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00348}00348   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00349}00349   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00350}00350     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00351}00351     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga08c6ce993835bf5a345efcf8ef2d6bc5}{IS\_RCC\_UART7CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00352}00352 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00353}00353     \textcolor{comment}{/* Configure the UART7 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00354}00354     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}{\_\_HAL\_RCC\_UART7\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00355}00355   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00356}00356 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00357}00357   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART8 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00358}00358   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{RCC\_PERIPHCLK\_UART8}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{RCC\_PERIPHCLK\_UART8}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00359}00359   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00360}00360     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00361}00361     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2196e372f374632181f3842f8490d1d9}{IS\_RCC\_UART8CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00362}00362 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00363}00363     \textcolor{comment}{/* Configure the UART8 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00364}00364     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}{\_\_HAL\_RCC\_UART8\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00365}00365   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00366}00366 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00367}00367   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ CEC Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00368}00368   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{RCC\_PERIPHCLK\_CEC}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{RCC\_PERIPHCLK\_CEC}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00369}00369   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00370}00370     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00371}00371     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga007960aa04439c47fd14e2d2226681a5}{IS\_RCC\_CECCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00372}00372 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00373}00373     \textcolor{comment}{/* Configure the CEC clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00374}00374     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9e0aa37c13e7e0751abf5c271ff0affb}{\_\_HAL\_RCC\_CEC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00375}00375   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00376}00376 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00377}00377   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ CK48 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00378}00378   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00379}00379   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00380}00380     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00381}00381     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga3acaaa5c04c6161735068861f999f5c5}{IS\_RCC\_CLK48SOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00382}00382 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00383}00383     \textcolor{comment}{/* Configure the CLK48 source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00384}00384     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}{\_\_HAL\_RCC\_CLK48\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00385}00385 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00386}00386     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00387}00387     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{RCC\_CLK48SOURCE\_PLLSAIP}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00388}00388     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00389}00389       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00390}00390     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00391}00391   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00392}00392 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00393}00393   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ LTDC Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00394}00394 \textcolor{preprocessor}{\#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00395}00395   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_LTDC) == RCC\_PERIPHCLK\_LTDC)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00396}00396   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00397}00397     pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00398}00398   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00399}00399 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00400}00400 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00401}00401   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ LPTIM1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00402}00402   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00403}00403   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00404}00404     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00405}00405     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabbfe812d791edf4a04afcd155b504691}{IS\_RCC\_LPTIM1CLK}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00406}00406 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00407}00407     \textcolor{comment}{/* Configure the LTPIM1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00408}00408     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00409}00409    \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00410}00410 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00411}00411   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SDMMC1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00412}00412   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00413}00413   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00414}00414     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00415}00415     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga88ebd64a677165d98835aaa07f5c4ae7}{IS\_RCC\_SDMMC1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00416}00416 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00417}00417     \textcolor{comment}{/* Configure the SDMMC1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00418}00418     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}{\_\_HAL\_RCC\_SDMMC1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00419}00419   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00420}00420 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00421}00421 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00422}00422   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SDMMC2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00423}00423   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_SDMMC2) == RCC\_PERIPHCLK\_SDMMC2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00424}00424   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00425}00425     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00426}00426     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SDMMC2CLKSOURCE(PeriphClkInit-\/>Sdmmc2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00427}00427 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00428}00428     \textcolor{comment}{/* Configure the SDMMC2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00429}00429     \_\_HAL\_RCC\_SDMMC2\_CONFIG(PeriphClkInit-\/>Sdmmc2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00430}00430   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00431}00431 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00432}00432   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ DFSDM1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00433}00433   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_DFSDM1) == RCC\_PERIPHCLK\_DFSDM1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00434}00434   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00435}00435     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00436}00436     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM1CLKSOURCE(PeriphClkInit-\/>Dfsdm1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00437}00437 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00438}00438     \textcolor{comment}{/* Configure the DFSDM1 interface clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00439}00439     \_\_HAL\_RCC\_DFSDM1\_CONFIG(PeriphClkInit-\/>Dfsdm1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00440}00440   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00441}00441 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00442}00442   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ DFSDM AUDIO Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00443}00443   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_DFSDM1\_AUDIO) == RCC\_PERIPHCLK\_DFSDM1\_AUDIO)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00444}00444   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00445}00445     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00446}00446     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM1AUDIOCLKSOURCE(PeriphClkInit-\/>Dfsdm1AudioClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00447}00447 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00448}00448     \textcolor{comment}{/* Configure the DFSDM interface clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00449}00449     \_\_HAL\_RCC\_DFSDM1AUDIO\_CONFIG(PeriphClkInit-\/>Dfsdm1AudioClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00450}00450   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00451}00451 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00452}00452 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00453}00453   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLI2S Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00454}00454   \textcolor{comment}{/* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-\/RX */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00455}00455   \textcolor{keywordflow}{if}((plli2sused == 1) || ((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00456}00456   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00457}00457     \textcolor{comment}{/* Disable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00458}00458     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00459}00459 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00460}00460     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00461}00461     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00462}00462 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00463}00463     \textcolor{comment}{/* Wait till PLLI2S is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00464}00464     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00465}00465     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00466}00466       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00467}00467       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00468}00468         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00469}00469         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00470}00470       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00471}00471     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00472}00472 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00473}00473     \textcolor{comment}{/* check for common PLLI2S Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00474}00474     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00475}00475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00476}00476     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is selected as source clock for I2S -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00477}00477     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_ga77d2d5726213f7452c87251cfddc9d6a}{RCC\_I2SCLKSOURCE\_PLLI2S}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00478}00478     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00479}00479       \textcolor{comment}{/* check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00480}00480       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00481}00481 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00482}00482       \textcolor{comment}{/* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00483}00483       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& RCC\_PLLI2SCFGR\_PLLI2SP) >> RCC\_PLLI2SCFGR\_PLLI2SP\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00484}00484       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00485}00485       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00486}00486       \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00487}00487       \textcolor{comment}{/* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00488}00488       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} , tmpreg0, tmpreg1, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00489}00489     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00490}00490 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00491}00491     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is selected as source clock for SAI -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00492}00492     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{RCC\_SAI1CLKSOURCE\_PLLI2S}})) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00493}00493        ((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_gad19397ddc9049869dc7b8f3eb7f3aa1a}{RCC\_SAI2CLKSOURCE\_PLLI2S}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00494}00494     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00495}00495       \textcolor{comment}{/* Check for PLLI2S Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00496}00496       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{IS\_RCC\_PLLI2SQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00497}00497       \textcolor{comment}{/* Check for PLLI2S/DIVQ parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00498}00498       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac5c5714485768563fbfc6aafaf1084b7}{IS\_RCC\_PLLI2S\_DIVQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00499}00499 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00500}00500       \textcolor{comment}{/* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00501}00501       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& RCC\_PLLI2SCFGR\_PLLI2SP) >> RCC\_PLLI2SCFGR\_PLLI2SP\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00502}00502       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00503}00503       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00504}00504       \textcolor{comment}{/* PLLI2S\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00505}00505       \textcolor{comment}{/* PLLI2S\_VCO Output = PLLI2S\_VCO Input * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00506}00506       \textcolor{comment}{/* SAI\_CLK(first level) = PLLI2S\_VCO Output/PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00507}00507       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}, tmpreg0, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00508}00508 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00509}00509       \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLI2SDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00510}00510       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00511}00511     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00512}00512 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00513}00513     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is selected as source clock for SPDIF-\/RX -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00514}00514     \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00515}00515     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00516}00516       \textcolor{comment}{/* check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00517}00517       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00518}00518 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00519}00519      \textcolor{comment}{/* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-\/RX configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00520}00520       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00521}00521       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00522}00522       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00523}00523       \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00524}00524       \textcolor{comment}{/* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00525}00525       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} , PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.PLLI2SP, tmpreg0, tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00526}00526     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00527}00527 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00528}00528     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is just selected  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00529}00529     \textcolor{keywordflow}{if}((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00530}00530     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00531}00531       \textcolor{comment}{/* Check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00532}00532       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00533}00533       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00534}00534       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{IS\_RCC\_PLLI2SQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00535}00535 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00536}00536       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00537}00537       \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00538}00538       \textcolor{comment}{/* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00539}00539       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} , PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.PLLI2SP, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00540}00540     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00541}00541 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00542}00542     \textcolor{comment}{/* Enable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00543}00543     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00544}00544 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00545}00545     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00546}00546     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00547}00547 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00548}00548     \textcolor{comment}{/* Wait till PLLI2S is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00549}00549     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00550}00550     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00551}00551       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00552}00552       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00553}00553         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00554}00554         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00555}00555       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00556}00556     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00557}00557   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00558}00558 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00559}00559   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLSAI Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00560}00560   \textcolor{comment}{/* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00561}00561   \textcolor{keywordflow}{if}(pllsaiused == 1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00562}00562   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00563}00563     \textcolor{comment}{/* Disable PLLSAI Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00564}00564     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00565}00565 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00566}00566     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00567}00567     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00568}00568 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00569}00569     \textcolor{comment}{/* Wait till PLLSAI is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00570}00570     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00571}00571     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00572}00572       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00573}00573       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00574}00574         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00575}00575         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00576}00576       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00577}00577     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00578}00578 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00579}00579     \textcolor{comment}{/* Check the PLLSAI division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00580}00580     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga400e5231409376eba690f252db7b2a19}{IS\_RCC\_PLLSAIN\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00581}00581 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00582}00582     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLSAI is selected as source clock for SAI -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00583}00583     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{RCC\_SAI1CLKSOURCE\_PLLSAI}})) ||\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00584}00584        ((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga67bde078276b61538dfda6a109341baf}{RCC\_SAI2CLKSOURCE\_PLLSAI}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00585}00585     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00586}00586       \textcolor{comment}{/* check for PLLSAIQ Parameter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00587}00587       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga505ad7125d7fbf79e8520912e4bbd761}{IS\_RCC\_PLLSAIQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00588}00588       \textcolor{comment}{/* check for PLLSAI/DIVQ Parameter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00589}00589       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gade1d727f609c44d4b13a57261edffaf9}{IS\_RCC\_PLLSAI\_DIVQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00590}00590 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00591}00591       \textcolor{comment}{/* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00592}00592       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00593}00593       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> RCC\_PLLSAICFGR\_PLLSAIR\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00594}00594       \textcolor{comment}{/* PLLSAI\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00595}00595       \textcolor{comment}{/* PLLSAI\_VCO Output = PLLSAI\_VCO Input * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00596}00596       \textcolor{comment}{/* SAI\_CLK(first level) = PLLSAI\_VCO Output/PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00597}00597       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} , tmpreg0, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}, tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00598}00598 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00599}00599       \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLSAIDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00600}00600       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00601}00601     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00602}00602 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00603}00603     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLSAI is selected as source clock for CLK48 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00604}00604     \textcolor{comment}{/* In Case of PLLI2S is selected as source clock for CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00605}00605     \textcolor{keywordflow}{if}((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{RCC\_CLK48SOURCE\_PLLSAIP}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00606}00606     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00607}00607       \textcolor{comment}{/* check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00608}00608       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga791ec63459670d689176cdd9b70a9661}{IS\_RCC\_PLLSAIP\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00609}00609       \textcolor{comment}{/* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00610}00610       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00611}00611       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& RCC\_PLLSAICFGR\_PLLSAIR) >> RCC\_PLLSAICFGR\_PLLSAIR\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00612}00612 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00613}00613       \textcolor{comment}{/* Configure the PLLSAI division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00614}00614       \textcolor{comment}{/* PLLSAI\_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00615}00615       \textcolor{comment}{/* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00616}00616       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} , PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}, tmpreg0, tmpreg1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00617}00617     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00618}00618 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00619}00619 \textcolor{preprocessor}{\#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00620}00620     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ LTDC configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00621}00621     \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_LTDC) == (RCC\_PERIPHCLK\_LTDC))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00622}00622     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00623}00623       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga62ec96fd175b9eaa54709bf76f5a344b}{IS\_RCC\_PLLSAIR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.PLLSAIR));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00624}00624       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac6e3736031b122076e3831cc57da4efe}{IS\_RCC\_PLLSAI\_DIVR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{PLLSAIDivR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00625}00625 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00626}00626       \textcolor{comment}{/* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00627}00627       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00628}00628       tmpreg1 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00629}00629 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00630}00630       \textcolor{comment}{/* PLLSAI\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00631}00631       \textcolor{comment}{/* PLLSAI\_VCO Output = PLLSAI\_VCO Input * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00632}00632       \textcolor{comment}{/* LTDC\_CLK(first level) = PLLSAI\_VCO Output/PLLSAIR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00633}00633       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} , tmpreg1, tmpreg0, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00634}00634 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00635}00635       \textcolor{comment}{/* LTDC\_CLK = LTDC\_CLK(first level)/PLLSAIDIVR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00636}00636       \_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVR\_CONFIG(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{PLLSAIDivR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00637}00637     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00638}00638 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00639}00639 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00640}00640     \textcolor{comment}{/* Enable PLLSAI Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00641}00641     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{\_\_HAL\_RCC\_PLLSAI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00642}00642 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00643}00643     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00644}00644     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00645}00645 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00646}00646     \textcolor{comment}{/* Wait till PLLSAI is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00647}00647     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00648}00648     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00649}00649       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00650}00650       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00651}00651         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00652}00652         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00653}00653       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00654}00654     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00655}00655   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00656}00656   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00657}00657 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00658}00658 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00665}00665 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00666}00666 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00667}00667   uint32\_t tempreg = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00668}00668 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00669}00669   \textcolor{comment}{/* Set all possible values for the extended clock type parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00670}00670 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00671}00671   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00672}00672                                         RCC\_PERIPHCLK\_SAI1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00673}00673                                         RCC\_PERIPHCLK\_TIM      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}      |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00674}00674                                         RCC\_PERIPHCLK\_CEC      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00675}00675                                         RCC\_PERIPHCLK\_I2C1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00676}00676                                         RCC\_PERIPHCLK\_I2C3     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00677}00677                                         RCC\_PERIPHCLK\_USART2   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00678}00678                                         RCC\_PERIPHCLK\_UART4    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00679}00679                                         RCC\_PERIPHCLK\_USART6   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00680}00680                                         RCC\_PERIPHCLK\_UART8    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00681}00681                                         RCC\_PERIPHCLK\_CLK48    | RCC\_PERIPHCLK\_SDMMC2   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00682}00682                                         RCC\_PERIPHCLK\_DFSDM1   | RCC\_PERIPHCLK\_DFSDM1\_AUDIO;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00683}00683 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00684}00684   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00685}00685                                         RCC\_PERIPHCLK\_SAI1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00686}00686                                         RCC\_PERIPHCLK\_TIM      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}      |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00687}00687                                         RCC\_PERIPHCLK\_CEC      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00688}00688                                         RCC\_PERIPHCLK\_I2C1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00689}00689                                         RCC\_PERIPHCLK\_I2C3     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00690}00690                                         RCC\_PERIPHCLK\_USART2   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00691}00691                                         RCC\_PERIPHCLK\_UART4    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00692}00692                                         RCC\_PERIPHCLK\_USART6   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00693}00693                                         RCC\_PERIPHCLK\_UART8    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00694}00694                                         RCC\_PERIPHCLK\_CLK48;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00695}00695 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00696}00696 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00697}00697   \textcolor{comment}{/* Get the PLLI2S Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00698}00698   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00699}00699   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.PLLI2SP = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& RCC\_PLLI2SCFGR\_PLLI2SP) >> RCC\_PLLI2SCFGR\_PLLI2SP\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00700}00700   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00701}00701   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00702}00702 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00703}00703   \textcolor{comment}{/* Get the PLLSAI Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00704}00704   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00705}00705   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00706}00706   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00707}00707   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.PLLSAIR = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& RCC\_PLLSAICFGR\_PLLSAIR) >> RCC\_PLLSAICFGR\_PLLSAIR\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00708}00708 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00709}00709   \textcolor{comment}{/* Get the PLLSAI/PLLI2S division factors -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00710}00710   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\_DCKCFGR1\_PLLI2SDIVQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117012d94eaac038aca78b46f176937d}{RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00711}00711   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\_DCKCFGR1\_PLLSAIDIVQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c59c7bf0d0821c446fd45b1e2a4d21}{RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00712}00712   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_affeb4b48e7662ef29443f14a4363c041}{PLLSAIDivR}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& RCC\_DCKCFGR1\_PLLSAIDIVR) >> RCC\_DCKCFGR1\_PLLSAIDIVR\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00713}00713 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00714}00714   \textcolor{comment}{/* Get the SAI1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00715}00715   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00716}00716 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00717}00717   \textcolor{comment}{/* Get the SAI2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00718}00718   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00719}00719 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00720}00720   \textcolor{comment}{/* Get the I2S clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00721}00721   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00722}00722 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00723}00723   \textcolor{comment}{/* Get the I2C1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00724}00724   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00725}00725 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00726}00726   \textcolor{comment}{/* Get the I2C2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00727}00727   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00728}00728 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00729}00729   \textcolor{comment}{/* Get the I2C3 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00730}00730   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00731}00731 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00732}00732   \textcolor{comment}{/* Get the I2C4 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00733}00733   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6632a1fbc809f6f6dedde0d36cbaa3c9}{\_\_HAL\_RCC\_GET\_I2C4\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00734}00734 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00735}00735   \textcolor{comment}{/* Get the USART1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00736}00736   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00737}00737 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00738}00738   \textcolor{comment}{/* Get the USART2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00739}00739   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00740}00740 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00741}00741   \textcolor{comment}{/* Get the USART3 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00742}00742   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00743}00743 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00744}00744   \textcolor{comment}{/* Get the UART4 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00745}00745   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00746}00746 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00747}00747   \textcolor{comment}{/* Get the UART5 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00748}00748   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00749}00749 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00750}00750   \textcolor{comment}{/* Get the USART6 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00751}00751   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00752}00752 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00753}00753   \textcolor{comment}{/* Get the UART7 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00754}00754   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00755}00755 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00756}00756   \textcolor{comment}{/* Get the UART8 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00757}00757   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00758}00758 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00759}00759   \textcolor{comment}{/* Get the LPTIM1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00760}00760   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00761}00761 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00762}00762   \textcolor{comment}{/* Get the CEC clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00763}00763   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00764}00764 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00765}00765   \textcolor{comment}{/* Get the CK48 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00766}00766   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00767}00767 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00768}00768   \textcolor{comment}{/* Get the SDMMC1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00769}00769   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00770}00770 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00771}00771 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00772}00772   \textcolor{comment}{/* Get the SDMMC2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00773}00773   PeriphClkInit-\/>Sdmmc2ClockSelection = \_\_HAL\_RCC\_GET\_SDMMC2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00774}00774 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00775}00775   \textcolor{comment}{/* Get the DFSDM clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00776}00776   PeriphClkInit-\/>Dfsdm1ClockSelection = \_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00777}00777 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00778}00778   \textcolor{comment}{/* Get the DFSDM AUDIO clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00779}00779   PeriphClkInit-\/>Dfsdm1AudioClockSelection = \_\_HAL\_RCC\_GET\_DFSDM1AUDIO\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00780}00780 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00781}00781 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00782}00782   \textcolor{comment}{/* Get the RTC Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00783}00783   tempreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00784}00784   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}} = (uint32\_t)((tempreg) | (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00785}00785 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00786}00786   \textcolor{comment}{/* Get the TIM Prescaler configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00787}00787   \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423027632ab6cdb73f6e17c72547aba1}{RCC\_DCKCFGR1\_TIMPRE}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00788}00788   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00789}00789     PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}} = \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_ga8151264a427f3eec6e6b641b8bbcbafa}{RCC\_TIMPRES\_DESACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00790}00790   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00791}00791   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00792}00792   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00793}00793     PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}} = \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_gae93dc9065111c8aa0e44c30dacc38536}{RCC\_TIMPRES\_ACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00794}00794   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00795}00795 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00796}00796 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00797}00797 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00798}00798 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00813}00813 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00814}00814 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00815}00815   uint32\_t tickstart = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00816}00816   uint32\_t tmpreg0 = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00817}00817   uint32\_t plli2sused = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00818}00818   uint32\_t pllsaiused = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00819}00819 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00820}00820   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00821}00821   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PERIPHCLOCK(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00822}00822 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00823}00823   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2S configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00824}00824   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00825}00825   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00826}00826     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00827}00827     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7295b3452c4055afd3928a588d5ed9de}{IS\_RCC\_I2SCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00828}00828 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00829}00829     \textcolor{comment}{/* Configure I2S Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00830}00830     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga3927ddd738bac3fe4d99a277e1d5830f}{\_\_HAL\_RCC\_I2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00831}00831 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00832}00832     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for I2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00833}00833     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_ga77d2d5726213f7452c87251cfddc9d6a}{RCC\_I2SCLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00834}00834     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00835}00835       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00836}00836     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00837}00837   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00838}00838 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00839}00839   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SAI1 configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00840}00840   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00841}00841   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00842}00842     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00843}00843     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI1CLKSOURCE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00844}00844 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00845}00845     \textcolor{comment}{/* Configure SAI1 Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00846}00846     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga57c7909a2eb8ee312705c224607d00c6}{\_\_HAL\_RCC\_SAI1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00847}00847     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00848}00848     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{RCC\_SAI1CLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00849}00849     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00850}00850       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00851}00851     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00852}00852     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00853}00853     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{RCC\_SAI1CLKSOURCE\_PLLSAI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00854}00854     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00855}00855       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00856}00856     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00857}00857   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00858}00858 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00859}00859   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SAI2 configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00860}00860   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00861}00861   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00862}00862     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00863}00863     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SAI2CLKSOURCE(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00864}00864 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00865}00865     \textcolor{comment}{/* Configure SAI2 Clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00866}00866     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18ab74d31998863f042a39d50f27c163}{\_\_HAL\_RCC\_SAI2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00867}00867 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00868}00868     \textcolor{comment}{/* Enable the PLLI2S when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00869}00869     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_gad19397ddc9049869dc7b8f3eb7f3aa1a}{RCC\_SAI2CLKSOURCE\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00870}00870     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00871}00871       plli2sused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00872}00872     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00873}00873     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for SAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00874}00874     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga67bde078276b61538dfda6a109341baf}{RCC\_SAI2CLKSOURCE\_PLLSAI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00875}00875     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00876}00876       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00877}00877     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00878}00878   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00879}00879 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00880}00880   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ RTC configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00881}00881   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00882}00882   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00883}00883     \textcolor{comment}{/* Check for RTC Parameters used to output RTCCLK */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00884}00884     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00885}00885 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00886}00886     \textcolor{comment}{/* Enable Power Clock*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00887}00887     \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00888}00888 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00889}00889     \textcolor{comment}{/* Enable write access to Backup domain */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00890}00890     \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 |= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00891}00891 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00892}00892     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00893}00893     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00894}00894 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00895}00895     \textcolor{comment}{/* Wait for Backup domain Write protection disable */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00896}00896     \textcolor{keywordflow}{while}((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00897}00897     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00898}00898       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___bit_address___alias_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00899}00899       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00900}00900         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00901}00901       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00902}00902     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00903}00903 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00904}00904     \textcolor{comment}{/* Reset the Backup domain only if the RTC Clock source selection is modified */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00905}00905     tmpreg0 = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00906}00906 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00907}00907     \textcolor{keywordflow}{if}((tmpreg0 != 0x00000000U) \&\& (tmpreg0 != (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}} \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00908}00908     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00909}00909       \textcolor{comment}{/* Store the content of BDCR register before the reset of Backup Domain */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00910}00910       tmpreg0 = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00911}00911 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00912}00912       \textcolor{comment}{/* RTC Clock selection can be changed only if the Backup Domain is reset */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00913}00913       \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00914}00914       \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00915}00915 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00916}00916       \textcolor{comment}{/* Restore the Content of BDCR register */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00917}00917       \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR = tmpreg0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00918}00918 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00919}00919       \textcolor{comment}{/* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00920}00920       \textcolor{keywordflow}{if} (\mbox{\hyperlink{stm32f7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\_BDCR\_LSEON}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00921}00921       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00922}00922         \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00923}00923         tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00924}00924 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00925}00925         \textcolor{comment}{/* Wait till LSE is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00926}00926         \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00927}00927         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00928}00928           \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___bit_address___alias_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00929}00929           \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00930}00930             \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00931}00931           \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00932}00932         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00933}00933       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00934}00934     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00935}00935     \mbox{\hyperlink{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00936}00936   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00937}00937 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00938}00938   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ TIM configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00939}00939   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}}) == (\mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00940}00940   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00941}00941     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00942}00942     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae39160e663f013f1c34faafdae884388}{IS\_RCC\_TIMPRES}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00943}00943 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00944}00944     \textcolor{comment}{/* Configure Timer Prescaler */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00945}00945     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{\_\_HAL\_RCC\_TIMCLKPRESCALER}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00946}00946   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00947}00947 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00948}00948   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00949}00949   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\_PERIPHCLK\_I2C1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gafe21bb1cd8d7004373b236a8dd90fd92}{RCC\_PERIPHCLK\_I2C1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00950}00950   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00951}00951     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00952}00952     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga8820aaf1685a3ad72352035de333e959}{IS\_RCC\_I2C1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00953}00953 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00954}00954     \textcolor{comment}{/* Configure the I2C1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00955}00955     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga90e36ab9a2478f1c6066432e230845a2}{\_\_HAL\_RCC\_I2C1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00956}00956   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00957}00957 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00958}00958   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00959}00959   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00960}00960   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00961}00961     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00962}00962     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafe6e7fc531ad84703bdd51cfe1ade549}{IS\_RCC\_I2C2CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00963}00963 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00964}00964     \textcolor{comment}{/* Configure the I2C2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00965}00965     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga49280a374f55802d8063a083350572ab}{\_\_HAL\_RCC\_I2C2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00966}00966   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00967}00967 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00968}00968   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ I2C3 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00969}00969   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\_PERIPHCLK\_I2C3}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9fa8ac7959aeb5b76fdd780fbc1754f3}{RCC\_PERIPHCLK\_I2C3}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00970}00970   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00971}00971     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00972}00972     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga9e8e2558d03c4f1411649e4bea4de5fd}{IS\_RCC\_I2C3CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00973}00973 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00974}00974     \textcolor{comment}{/* Configure the I2C3 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00975}00975     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ca9240d0a7d79ca5f72b298255e73ee}{\_\_HAL\_RCC\_I2C3\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00976}00976   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00977}00977 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00978}00978   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00979}00979   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00980}00980   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00981}00981     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00982}00982     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga828f9258a850973f6ee939e325e239c3}{IS\_RCC\_USART1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00983}00983 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00984}00984     \textcolor{comment}{/* Configure the USART1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00985}00985     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a383ccb3cc3caaea1f4226e3e61f3e0}{\_\_HAL\_RCC\_USART1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00986}00986   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00987}00987 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00988}00988   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00989}00989   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{RCC\_PERIPHCLK\_USART2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga5d259e3e1607db6e547d525043246387}{RCC\_PERIPHCLK\_USART2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00990}00990   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00991}00991     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00992}00992     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga36b5ab7748dc62f1f8dc5f82359d04ff}{IS\_RCC\_USART2CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00993}00993 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00994}00994     \textcolor{comment}{/* Configure the USART2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00995}00995     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa413643f4a106ca54111e8ff510290ca}{\_\_HAL\_RCC\_USART2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00996}00996   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00997}00997 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00998}00998   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART3 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l00999}00999   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01000}01000   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01001}01001     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01002}01002     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabe38dcde09511137c21b6f71ac2ae66f}{IS\_RCC\_USART3CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01003}01003 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01004}01004     \textcolor{comment}{/* Configure the USART3 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01005}01005     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga732383844537c59f16d5882a8fa1670d}{\_\_HAL\_RCC\_USART3\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01006}01006   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01007}01007 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01008}01008   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART4 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01009}01009   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{RCC\_PERIPHCLK\_UART4}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga14d9516d88f0e5a4726ca8d38efd8902}{RCC\_PERIPHCLK\_UART4}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01010}01010   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01011}01011     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01012}01012     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea7135b652e0031769de0fbeed229e34}{IS\_RCC\_UART4CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01013}01013 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01014}01014     \textcolor{comment}{/* Configure the UART4 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01015}01015     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9ffca069f4dfc371811e084170998c5}{\_\_HAL\_RCC\_UART4\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01016}01016   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01017}01017 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01018}01018   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART5 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01019}01019   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01020}01020   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01021}01021     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01022}01022     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga524a449fc0038d8d8cb5d6ece08bbecc}{IS\_RCC\_UART5CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01023}01023 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01024}01024     \textcolor{comment}{/* Configure the UART5 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01025}01025     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3115ed733d8be4b363e3324a024479b5}{\_\_HAL\_RCC\_UART5\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01026}01026   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01027}01027 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01028}01028   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ USART6 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01029}01029   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{RCC\_PERIPHCLK\_USART6}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga4f1256bcdac1f0b12fa934dfc989ec4a}{RCC\_PERIPHCLK\_USART6}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01030}01030   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01031}01031     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01032}01032     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gace2db76eeea59d1b23ed270cf20d9cf2}{IS\_RCC\_USART6CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01033}01033 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01034}01034     \textcolor{comment}{/* Configure the USART6 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01035}01035     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga43e1d7400af3a191b3fc89d461799f3d}{\_\_HAL\_RCC\_USART6\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01036}01036   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01037}01037 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01038}01038   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART7 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01039}01039   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01040}01040   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01041}01041     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01042}01042     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga08c6ce993835bf5a345efcf8ef2d6bc5}{IS\_RCC\_UART7CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01043}01043 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01044}01044     \textcolor{comment}{/* Configure the UART7 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01045}01045     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaccf73dcde838afb32d15e578e2097607}{\_\_HAL\_RCC\_UART7\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01046}01046   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01047}01047 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01048}01048   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ UART8 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01049}01049   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{RCC\_PERIPHCLK\_UART8}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaff1fa6d45f717fb7ce045eb08685766d}{RCC\_PERIPHCLK\_UART8}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01050}01050   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01051}01051     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01052}01052     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2196e372f374632181f3842f8490d1d9}{IS\_RCC\_UART8CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01053}01053 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01054}01054     \textcolor{comment}{/* Configure the UART8 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01055}01055     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2d9185e53c66b1b79d117988487093a2}{\_\_HAL\_RCC\_UART8\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01056}01056   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01057}01057 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01058}01058   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ CK48 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01059}01059   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01060}01060   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01061}01061     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01062}01062     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga3acaaa5c04c6161735068861f999f5c5}{IS\_RCC\_CLK48SOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01063}01063 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01064}01064     \textcolor{comment}{/* Configure the CLK48 source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01065}01065     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga24e95e53683115f1e978ad1bff021a77}{\_\_HAL\_RCC\_CLK48\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01066}01066 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01067}01067     \textcolor{comment}{/* Enable the PLLSAI when it's used as clock source for CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01068}01068     \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{RCC\_CLK48SOURCE\_PLLSAIP}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01069}01069     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01070}01070       pllsaiused = 1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01071}01071     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01072}01072   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01073}01073 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01074}01074   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ LPTIM1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01075}01075   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01076}01076   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01077}01077     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01078}01078     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gabbfe812d791edf4a04afcd155b504691}{IS\_RCC\_LPTIM1CLK}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01079}01079 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01080}01080     \textcolor{comment}{/* Configure the LTPIM1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01081}01081     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2a59d733248c7e8f36c2c6abd1dd2bb4}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01082}01082    \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01083}01083 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01084}01084   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SDMMC1 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01085}01085   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01086}01086   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01087}01087     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01088}01088     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga88ebd64a677165d98835aaa07f5c4ae7}{IS\_RCC\_SDMMC1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01089}01089 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01090}01090     \textcolor{comment}{/* Configure the SDMMC1 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01091}01091     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab0f67736ba0c44c47e38b83ceedd3c17}{\_\_HAL\_RCC\_SDMMC1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01092}01092   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01093}01093 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01094}01094   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ SDMMC2 Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01095}01095   \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& RCC\_PERIPHCLK\_SDMMC2) == RCC\_PERIPHCLK\_SDMMC2)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01096}01096   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01097}01097     \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01098}01098     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_SDMMC2CLKSOURCE(PeriphClkInit-\/>Sdmmc2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01099}01099 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01100}01100     \textcolor{comment}{/* Configure the SDMMC2 clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01101}01101     \_\_HAL\_RCC\_SDMMC2\_CONFIG(PeriphClkInit-\/>Sdmmc2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01102}01102   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01103}01103 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01104}01104   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLI2S Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01105}01105   \textcolor{comment}{/* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01106}01106   \textcolor{keywordflow}{if}((plli2sused == 1) || ((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01107}01107   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01108}01108     \textcolor{comment}{/* Disable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01109}01109     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01110}01110 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01111}01111     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01112}01112     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01113}01113 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01114}01114     \textcolor{comment}{/* Wait till PLLI2S is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01115}01115     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01116}01116     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01117}01117       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01118}01118       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01119}01119         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01120}01120         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01121}01121       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01122}01122     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01123}01123 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01124}01124     \textcolor{comment}{/* check for common PLLI2S Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01125}01125     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01126}01126 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01127}01127     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is selected as source clock for I2S -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01128}01128     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___i2_s___clock___source_ga77d2d5726213f7452c87251cfddc9d6a}{RCC\_I2SCLKSOURCE\_PLLI2S}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01129}01129     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01130}01130       \textcolor{comment}{/* check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01131}01131       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01132}01132 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01133}01133       \textcolor{comment}{/* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01134}01134       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01135}01135       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01136}01136       \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01137}01137       \textcolor{comment}{/* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01138}01138       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} , tmpreg0, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01139}01139     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01140}01140 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01141}01141     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is selected as source clock for SAI -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01142}01142     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{RCC\_SAI1CLKSOURCE\_PLLI2S}})) ||}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01143}01143        ((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_gad19397ddc9049869dc7b8f3eb7f3aa1a}{RCC\_SAI2CLKSOURCE\_PLLI2S}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01144}01144     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01145}01145       \textcolor{comment}{/* Check for PLLI2S Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01146}01146       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{IS\_RCC\_PLLI2SQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01147}01147       \textcolor{comment}{/* Check for PLLI2S/DIVQ parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01148}01148       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac5c5714485768563fbfc6aafaf1084b7}{IS\_RCC\_PLLI2S\_DIVQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01149}01149 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01150}01150       \textcolor{comment}{/* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01151}01151       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01152}01152       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01153}01153       \textcolor{comment}{/* PLLI2S\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01154}01154       \textcolor{comment}{/* PLLI2S\_VCO Output = PLLI2S\_VCO Input * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01155}01155       \textcolor{comment}{/* SAI\_CLK(first level) = PLLI2S\_VCO Output/PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01156}01156       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, tmpreg0);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01157}01157 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01158}01158       \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLI2SDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01159}01159       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafc7cf4dd4c7859bcefe0d46cc56426bb}{\_\_HAL\_RCC\_PLLI2S\_PLLSAICLKDIVQ\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01160}01160     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01161}01161 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01162}01162     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLI2S is just selected  -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01163}01163     \textcolor{keywordflow}{if}((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga31b35acf124831881c39c31f4bed5de2}{RCC\_PERIPHCLK\_PLLI2S}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01164}01164     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01165}01165       \textcolor{comment}{/* Check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01166}01166       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01167}01167       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{IS\_RCC\_PLLI2SQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01168}01168 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01169}01169       \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01170}01170       \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01171}01171       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} , PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01172}01172     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01173}01173 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01174}01174     \textcolor{comment}{/* Enable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01175}01175     \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01176}01176 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01177}01177     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01178}01178     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01179}01179 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01180}01180     \textcolor{comment}{/* Wait till PLLI2S is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01181}01181     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01182}01182     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01183}01183       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01184}01184       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01185}01185         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01186}01186         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01187}01187       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01188}01188     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01189}01189   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01190}01190 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01191}01191   \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ PLLSAI Configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01192}01192   \textcolor{comment}{/* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01193}01193   \textcolor{keywordflow}{if}(pllsaiused == 1)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01194}01194   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01195}01195     \textcolor{comment}{/* Disable PLLSAI Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01196}01196     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01197}01197 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01198}01198     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01199}01199     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01200}01200 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01201}01201     \textcolor{comment}{/* Wait till PLLSAI is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01202}01202     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01203}01203     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01204}01204       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01205}01205       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01206}01206         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01207}01207         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01208}01208       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01209}01209     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01210}01210 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01211}01211     \textcolor{comment}{/* Check the PLLSAI division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01212}01212     \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga400e5231409376eba690f252db7b2a19}{IS\_RCC\_PLLSAIN\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01213}01213 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01214}01214     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLSAI is selected as source clock for SAI -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01215}01215     \textcolor{keywordflow}{if}(((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{RCC\_SAI1CLKSOURCE\_PLLSAI}})) ||\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01216}01216        ((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___s_a_i2___clock___source_ga67bde078276b61538dfda6a109341baf}{RCC\_SAI2CLKSOURCE\_PLLSAI}})))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01217}01217     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01218}01218       \textcolor{comment}{/* check for PLLSAIQ Parameter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01219}01219       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga505ad7125d7fbf79e8520912e4bbd761}{IS\_RCC\_PLLSAIQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01220}01220       \textcolor{comment}{/* check for PLLSAI/DIVQ Parameter */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01221}01221       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gade1d727f609c44d4b13a57261edffaf9}{IS\_RCC\_PLLSAI\_DIVQ\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01222}01222 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01223}01223       \textcolor{comment}{/* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01224}01224       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01225}01225       \textcolor{comment}{/* PLLSAI\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01226}01226       \textcolor{comment}{/* PLLSAI\_VCO Output = PLLSAI\_VCO Input * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01227}01227       \textcolor{comment}{/* SAI\_CLK(first level) = PLLSAI\_VCO Output/PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01228}01228       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} , tmpreg0, PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01229}01229 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01230}01230       \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLSAIDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01231}01231       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad4fc19bc8f6c50dca02f9d0b14fc41fd}{\_\_HAL\_RCC\_PLLSAI\_PLLSAICLKDIVQ\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01232}01232     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01233}01233 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01234}01234     \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/ In Case of PLLSAI is selected as source clock for CLK48 -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01235}01235     \textcolor{comment}{/* In Case of PLLI2S is selected as source clock for CK48 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01236}01236     \textcolor{keywordflow}{if}((((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}) \& \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab023056d0d10d8d3bd1013a88e0bebce}{RCC\_PERIPHCLK\_CLK48}}) \&\& (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} == \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{RCC\_CLK48SOURCE\_PLLSAIP}}))}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01237}01237     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01238}01238       \textcolor{comment}{/* check for Parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01239}01239       \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga791ec63459670d689176cdd9b70a9661}{IS\_RCC\_PLLSAIP\_VALUE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01240}01240       \textcolor{comment}{/* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01241}01241       tmpreg0 = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01242}01242 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01243}01243       \textcolor{comment}{/* Configure the PLLSAI division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01244}01244       \textcolor{comment}{/* PLLSAI\_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01245}01245       \textcolor{comment}{/* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01246}01246       \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} , PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}, tmpreg0);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01247}01247     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01248}01248 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01249}01249     \textcolor{comment}{/* Enable PLLSAI Clock */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01250}01250     \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{\_\_HAL\_RCC\_PLLSAI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01251}01251 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01252}01252     \textcolor{comment}{/* Get Start Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01253}01253     tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01254}01254 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01255}01255     \textcolor{comment}{/* Wait till PLLSAI is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01256}01256     \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01257}01257     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01258}01258       \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01259}01259       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01260}01260         \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01261}01261         \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01262}01262       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01263}01263     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01264}01264   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01265}01265   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01266}01266 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01267}01267 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01274}01274 \textcolor{keywordtype}{void} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}  *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01275}01275 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01276}01276   uint32\_t tempreg = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01277}01277 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01278}01278   \textcolor{comment}{/* Set all possible values for the extended clock type parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01279}01279   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9434a99ec49907a6d2ce7ee7e29deb75}{RCC\_PERIPHCLK\_I2S}}      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01280}01280                                         RCC\_PERIPHCLK\_SAI1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01281}01281                                         RCC\_PERIPHCLK\_TIM      | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}      |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01282}01282                                         RCC\_PERIPHCLK\_I2C1     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad3ca02c3ca6c548484cd1302c8adbb53}{RCC\_PERIPHCLK\_I2C2}}     |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01283}01283                                         RCC\_PERIPHCLK\_I2C3     | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga45390869c206531ea6d98baefb2315ac}{RCC\_PERIPHCLK\_USART1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01284}01284                                         RCC\_PERIPHCLK\_USART2   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8640cec93bf5d59d0f1beddd3bd7ec21}{RCC\_PERIPHCLK\_USART3}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01285}01285                                         RCC\_PERIPHCLK\_UART4    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gad571f04faa1c97e8371741187c2275ed}{RCC\_PERIPHCLK\_UART5}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01286}01286                                         RCC\_PERIPHCLK\_USART6   | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf4db7b92efb0cae82484c0ed97ee6766}{RCC\_PERIPHCLK\_UART7}}    |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01287}01287                                         RCC\_PERIPHCLK\_UART8    | \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga8fc99091c35bb2c4d6de5f59647deced}{RCC\_PERIPHCLK\_SDMMC1}}   |\(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01288}01288                                         RCC\_PERIPHCLK\_CLK48    | RCC\_PERIPHCLK\_SDMMC2;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01289}01289 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01290}01290   \textcolor{comment}{/* Get the PLLI2S Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01291}01291   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf5415c0debb40f8932d59677103a2}{RCC\_PLLI2SCFGR\_PLLI2SN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01292}01292   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3085a67c22c361297bdc9e997918f2}{RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01293}01293   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a9dc053ffc721e0d2c84bf94881a5fcae}{PLLI2S}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\_PLLI2SCFGR\_PLLI2SR}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e7478c8a17f7d07b937e180f8f13f4}{RCC\_PLLI2SCFGR\_PLLI2SR\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01294}01294 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01295}01295   \textcolor{comment}{/* Get the PLLSAI Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01296}01296   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d80dccff119dd75f8060a692cdef9a4}{RCC\_PLLSAICFGR\_PLLSAIN\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01297}01297   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee790c310f361344a46422193395094f}{RCC\_PLLSAICFGR\_PLLSAIP}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd56942391927ce283f693d3b5c0ebf}{RCC\_PLLSAICFGR\_PLLSAIP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01298}01298   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ac5c346be467d85220b01acac53ca602d}{PLLSAI}}.\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5679451afe5c65d63e573f615abe9e9c}{RCC\_PLLSAICFGR\_PLLSAIQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01299}01299 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01300}01300   \textcolor{comment}{/* Get the PLLSAI/PLLI2S division factors -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01301}01301   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5c98d61b289871ab7c017a93c9bb5c2e}{PLLI2SDivQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\_DCKCFGR1\_PLLI2SDIVQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117012d94eaac038aca78b46f176937d}{RCC\_DCKCFGR1\_PLLI2SDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01302}01302   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a52a83f122a71326e411a5cacac9a67c0}{PLLSAIDivQ}} = (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\_DCKCFGR1\_PLLSAIDIVQ}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c59c7bf0d0821c446fd45b1e2a4d21}{RCC\_DCKCFGR1\_PLLSAIDIVQ\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01303}01303 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01304}01304   \textcolor{comment}{/* Get the SAI1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01305}01305   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01306}01306 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01307}01307   \textcolor{comment}{/* Get the SAI2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01308}01308   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a56ea8f19cdc5e79704e193a82a247802}{Sai2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac12f70a6d677938196f8d8a64d0c743e}{\_\_HAL\_RCC\_GET\_SAI2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01309}01309 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01310}01310   \textcolor{comment}{/* Get the I2S clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01311}01311   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af9daac16c85d39bc2da62faa266bc5f4}{I2sClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a027bee91b86bd6c280265c43624fc6}{\_\_HAL\_RCC\_GET\_I2SCLKSOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01312}01312 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01313}01313   \textcolor{comment}{/* Get the I2C1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01314}01314   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a554df8ffb13c305a365c1e0ffc071b0d}{I2c1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab9372aa811e622a602d2b3657790c8e7}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01315}01315 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01316}01316   \textcolor{comment}{/* Get the I2C2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01317}01317   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ea6471d70d1fbeae5eacf995bde6beb}{I2c2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga374d6807df83720c548fdea1d86d3852}{\_\_HAL\_RCC\_GET\_I2C2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01318}01318 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01319}01319   \textcolor{comment}{/* Get the I2C3 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01320}01320   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af6fdfa189c236541a450df2453b24e97}{I2c3ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac1a897c77611227b305f8dde521c0d9e}{\_\_HAL\_RCC\_GET\_I2C3\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01321}01321 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01322}01322   \textcolor{comment}{/* Get the USART1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01323}01323   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a324fed138e6de514e7ebf932f762c0c3}{Usart1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf6ff545446befd6af48cd5108e8fbc2e}{\_\_HAL\_RCC\_GET\_USART1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01324}01324 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01325}01325   \textcolor{comment}{/* Get the USART2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01326}01326   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4946a635381e80f574ed922223894e4c}{Usart2ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7f2fecdd9f75bb71677602f9b2c22dd7}{\_\_HAL\_RCC\_GET\_USART2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01327}01327 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01328}01328   \textcolor{comment}{/* Get the USART3 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01329}01329   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2b33b1a6d2641acf4a1b04ac25935c2e}{Usart3ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gab52c0cea73126e6f71f7ea7cb9d37378}{\_\_HAL\_RCC\_GET\_USART3\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01330}01330 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01331}01331   \textcolor{comment}{/* Get the UART4 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01332}01332   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1cdf087accda262c8c806515fad687e8}{Uart4ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga91d2925bf5e1d3dad19e77d620591ae0}{\_\_HAL\_RCC\_GET\_UART4\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01333}01333 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01334}01334   \textcolor{comment}{/* Get the UART5 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01335}01335   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aaf5745655b97cab23b0db90aae326beb}{Uart5ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8c0fc64b4ab3fbb914788d1f5731f28e}{\_\_HAL\_RCC\_GET\_UART5\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01336}01336 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01337}01337   \textcolor{comment}{/* Get the USART6 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01338}01338   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a33e2451bf4aabbf11f3aefcfcef7a8dd}{Usart6ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga544fa1b282526a1e12562e35bea55d13}{\_\_HAL\_RCC\_GET\_USART6\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01339}01339 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01340}01340   \textcolor{comment}{/* Get the UART7 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01341}01341   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa0317625be0b67124cf6463165b4514b}{Uart7ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga50e3e434918cccde0b2a78df2c25ffed}{\_\_HAL\_RCC\_GET\_UART7\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01342}01342 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01343}01343   \textcolor{comment}{/* Get the UART8 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01344}01344   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a1473353ec002df35b72c0fbbf87e72f2}{Uart8ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gace745b2a77de9c74e19d6d029869fe5b}{\_\_HAL\_RCC\_GET\_UART8\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01345}01345 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01346}01346   \textcolor{comment}{/* Get the LPTIM1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01347}01347   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01348}01348 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01349}01349   \textcolor{comment}{/* Get the CK48 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01350}01350   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_af23f686f6c7f28c89631c5b85dca2ae1}{Clk48ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9b3a77cb4bb659160407d3dcf96b6915}{\_\_HAL\_RCC\_GET\_CLK48\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01351}01351 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01352}01352   \textcolor{comment}{/* Get the SDMMC1 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01353}01353   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7c5071d3ddcea370f5b9a6ba56f5d250}{Sdmmc1ClockSelection}} = \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaec0b9b20a99feaf35a2b072485b82b83}{\_\_HAL\_RCC\_GET\_SDMMC1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01354}01354 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01355}01355   \textcolor{comment}{/* Get the SDMMC2 clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01356}01356   PeriphClkInit-\/>Sdmmc2ClockSelection = \_\_HAL\_RCC\_GET\_SDMMC2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01357}01357 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01358}01358   \textcolor{comment}{/* Get the RTC Clock configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01359}01359   tempreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01360}01360   PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}} = (uint32\_t)((tempreg) | (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01361}01361 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01362}01362   \textcolor{comment}{/* Get the TIM Prescaler configuration -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01363}01363   \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423027632ab6cdb73f6e17c72547aba1}{RCC\_DCKCFGR1\_TIMPRE}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01364}01364   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01365}01365     PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}} = \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_ga8151264a427f3eec6e6b641b8bbcbafa}{RCC\_TIMPRES\_DESACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01366}01366   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01367}01367   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01368}01368   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01369}01369     PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}} = \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_gae93dc9065111c8aa0e44c30dacc38536}{RCC\_TIMPRES\_ACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01370}01370   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01371}01371 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01372}01372 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01373}01373 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01383}01383 uint32\_t \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01384}01384 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01385}01385   uint32\_t tmpreg = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01386}01386   \textcolor{comment}{/* This variable is used to store the SAI clock frequency (value in Hz) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01387}01387   uint32\_t frequency = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01388}01388   \textcolor{comment}{/* This variable is used to store the VCO Input (value in Hz) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01389}01389   uint32\_t vcoinput = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01390}01390   \textcolor{comment}{/* This variable is used to store the SAI clock source */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01391}01391   uint32\_t saiclocksource = 0;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01392}01392 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01393}01393   \textcolor{keywordflow}{if} (PeriphClk == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01394}01394   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01395}01395     saiclocksource = \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01396}01396     saiclocksource \&= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\_DCKCFGR1\_SAI1SEL}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01397}01397     \textcolor{keywordflow}{switch} (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01398}01398     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01399}01399     \textcolor{keywordflow}{case} 0: \textcolor{comment}{/* PLLSAI is the clock source for SAI1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01400}01400       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01401}01401         \textcolor{comment}{/* Configure the PLLSAI division factor */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01402}01402         \textcolor{comment}{/* PLLSAI\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01403}01403         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01404}01404         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01405}01405           \textcolor{comment}{/* In Case the PLL Source is HSI (Internal Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01406}01406           vcoinput = (\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01407}01407         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01408}01408         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01409}01409         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01410}01410           \textcolor{comment}{/* In Case the PLL Source is HSE (External Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01411}01411           vcoinput = ((\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01412}01412         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01413}01413         \textcolor{comment}{/* PLLSAI\_VCO Output = PLLSAI\_VCO Input * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01414}01414         \textcolor{comment}{/* SAI\_CLK(first level) = PLLSAI\_VCO Output/PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01415}01415         tmpreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> 24;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01416}01416         frequency = (vcoinput * ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}) >> 6))/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01417}01417 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01418}01418         \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLSAIDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01419}01419         tmpreg = (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\_DCKCFGR1\_PLLSAIDIVQ}}) >> 8) + 1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01420}01420         frequency = frequency/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01421}01421         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01422}01422       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01423}01423     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ece36510e9b2a797b0e62f35f3fe1b}{RCC\_DCKCFGR1\_SAI1SEL\_0}}: \textcolor{comment}{/* PLLI2S is the clock source for SAI1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01424}01424       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01425}01425         \textcolor{comment}{/* Configure the PLLI2S division factor */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01426}01426         \textcolor{comment}{/* PLLI2S\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01427}01427         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01428}01428         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01429}01429           \textcolor{comment}{/* In Case the PLL Source is HSI (Internal Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01430}01430           vcoinput = (\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01431}01431         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01432}01432         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01433}01433         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01434}01434           \textcolor{comment}{/* In Case the PLL Source is HSE (External Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01435}01435           vcoinput = ((\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01436}01436         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01437}01437 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01438}01438         \textcolor{comment}{/* PLLI2S\_VCO Output = PLLI2S\_VCO Input * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01439}01439         \textcolor{comment}{/* SAI\_CLK(first level) = PLLI2S\_VCO Output/PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01440}01440         tmpreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> 24;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01441}01441         frequency = (vcoinput * ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}) >> 6))/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01442}01442 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01443}01443         \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLI2SDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01444}01444         tmpreg = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\_DCKCFGR1\_PLLI2SDIVQ}}) + 1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01445}01445         frequency = frequency/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01446}01446         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01447}01447       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01448}01448     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bddf80c972ba78461b0650b6ee34cc5}{RCC\_DCKCFGR1\_SAI1SEL\_1}}: \textcolor{comment}{/* External clock is the clock source for SAI1 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01449}01449       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01450}01450         frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01451}01451         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01452}01452       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01453}01453 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01454}01454     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39267c47746b6cc3581086f9cfc6685c}{RCC\_DCKCFGR1\_SAI1SEL}}: \textcolor{comment}{/* HSI or HSE is the clock source for SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01455}01455       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01456}01456         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01457}01457         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01458}01458           \textcolor{comment}{/* In Case the main PLL Source is HSI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01459}01459           frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01460}01460         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01461}01461         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01462}01462         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01463}01463           \textcolor{comment}{/* In Case the main PLL Source is HSE */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01464}01464           frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01465}01465         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01466}01466         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01467}01467       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01468}01468 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01469}01469     default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01470}01470       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01471}01471         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01472}01472       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01473}01473     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01474}01474   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01475}01475 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01476}01476   \textcolor{keywordflow}{if} (PeriphClk == \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7030f1b97abf4c891da0506fbd5df96b}{RCC\_PERIPHCLK\_SAI2}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01477}01477   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01478}01478     saiclocksource = \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01479}01479     saiclocksource \&= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\_DCKCFGR1\_SAI2SEL}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01480}01480     \textcolor{keywordflow}{switch} (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01481}01481     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01482}01482     \textcolor{keywordflow}{case} 0: \textcolor{comment}{/* PLLSAI is the clock source for SAI*/}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01483}01483       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01484}01484         \textcolor{comment}{/* Configure the PLLSAI division factor */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01485}01485         \textcolor{comment}{/* PLLSAI\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01486}01486         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01487}01487         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01488}01488           \textcolor{comment}{/* In Case the PLL Source is HSI (Internal Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01489}01489           vcoinput = (\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01490}01490         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01491}01491         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01492}01492         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01493}01493           \textcolor{comment}{/* In Case the PLL Source is HSE (External Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01494}01494           vcoinput = ((\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01495}01495         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01496}01496         \textcolor{comment}{/* PLLSAI\_VCO Output = PLLSAI\_VCO Input * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01497}01497         \textcolor{comment}{/* SAI\_CLK(first level) = PLLSAI\_VCO Output/PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01498}01498         tmpreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155627f8db4927361e1a1e6046b409dc}{RCC\_PLLSAICFGR\_PLLSAIQ}}) >> 24;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01499}01499         frequency = (vcoinput * ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLSAICFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2687fbf92acdf2984c142cd95ef4a2e4}{RCC\_PLLSAICFGR\_PLLSAIN}}) >> 6))/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01500}01500 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01501}01501         \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLSAIDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01502}01502         tmpreg = (((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd983d14b4cebb74fceca3398da68f6e}{RCC\_DCKCFGR1\_PLLSAIDIVQ}}) >> 8) + 1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01503}01503         frequency = frequency/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01504}01504         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01505}01505       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01506}01506     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1697f41eb3f753004626e3deddc06f4e}{RCC\_DCKCFGR1\_SAI2SEL\_0}}: \textcolor{comment}{/* PLLI2S is the clock source for SAI2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01507}01507       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01508}01508         \textcolor{comment}{/* Configure the PLLI2S division factor */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01509}01509         \textcolor{comment}{/* PLLI2S\_VCO Input  = PLL\_SOURCE/PLLM */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01510}01510         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01511}01511         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01512}01512           \textcolor{comment}{/* In Case the PLL Source is HSI (Internal Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01513}01513           vcoinput = (\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01514}01514         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01515}01515         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01516}01516         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01517}01517           \textcolor{comment}{/* In Case the PLL Source is HSE (External Clock) */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01518}01518           vcoinput = ((\mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / (uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01519}01519         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01520}01520 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01521}01521         \textcolor{comment}{/* PLLI2S\_VCO Output = PLLI2S\_VCO Input * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01522}01522         \textcolor{comment}{/* SAI\_CLK(first level) = PLLI2S\_VCO Output/PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01523}01523         tmpreg = (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3d21c4f7d5bef1eff3f7e8184c5a78}{RCC\_PLLI2SCFGR\_PLLI2SQ}}) >> 24;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01524}01524         frequency = (vcoinput * ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLI2SCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\_PLLI2SCFGR\_PLLI2SN}}) >> 6))/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01525}01525 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01526}01526         \textcolor{comment}{/* SAI\_CLK\_x = SAI\_CLK(first level)/PLLI2SDIVQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01527}01527         tmpreg = ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>DCKCFGR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9619c2dc93910c8fc0695a7a8d4c0122}{RCC\_DCKCFGR1\_PLLI2SDIVQ}}) + 1);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01528}01528         frequency = frequency/(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01529}01529         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01530}01530       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01531}01531     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c29fe3af36d92cc0c96ea9fce0f71a}{RCC\_DCKCFGR1\_SAI2SEL\_1}}: \textcolor{comment}{/* External clock is the clock source for SAI2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01532}01532       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01533}01533         frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01534}01534         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01535}01535       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01536}01536 \textcolor{preprocessor}{\#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01537}01537     \textcolor{keywordflow}{case} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7491ac00761981765d7db2eac72a9}{RCC\_DCKCFGR1\_SAI2SEL}}: \textcolor{comment}{/* HSI or HSE is the clock source for SAI2 */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01538}01538       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01539}01539         \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}}) == \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01540}01540         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01541}01541           \textcolor{comment}{/* In Case the main PLL Source is HSI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01542}01542           frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01543}01543         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01544}01544         \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01545}01545         \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01546}01546           \textcolor{comment}{/* In Case the main PLL Source is HSE */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01547}01547           frequency = \mbox{\hyperlink{stm32f7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01548}01548         \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01549}01549         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01550}01550       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01551}01551 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01552}01552     default :}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01553}01553       \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01554}01554         \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01555}01555       \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01556}01556     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01557}01557   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01558}01558 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01559}01559   \textcolor{keywordflow}{return} frequency;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01560}01560 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01561}01561 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01586}01586 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab38471af14446e69ac3e299b2e76fd30}{HAL\_RCCEx\_EnablePLLI2S}}(\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{RCC\_PLLI2SInitTypeDef}}  *PLLI2SInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01587}01587 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01588}01588   uint32\_t tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01589}01589 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01590}01590   \textcolor{comment}{/* Check for parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01591}01591   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\_RCC\_PLLI2SN\_VALUE}}(PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01592}01592   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2fece4b24f6219b423e1b092b7705c8}{IS\_RCC\_PLLI2SR\_VALUE}}(PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01593}01593   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafedb34faed940069eb7485776e5875c5}{IS\_RCC\_PLLI2SQ\_VALUE}}(PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01594}01594 \textcolor{preprocessor}{\#if defined(RCC\_PLLI2SCFGR\_PLLI2SP)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01595}01595   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_PLLI2SP\_VALUE(PLLI2SInit-\/>PLLI2SP));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01596}01596 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLI2SCFGR\_PLLI2SP */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01597}01597 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01598}01598   \textcolor{comment}{/* Disable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01599}01599   \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01600}01600 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01601}01601   \textcolor{comment}{/* Wait till PLLI2S is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01602}01602   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01603}01603   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01604}01604   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01605}01605     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01606}01606     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01607}01607       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01608}01608       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01609}01609     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01610}01610   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01611}01611 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01612}01612   \textcolor{comment}{/* Configure the PLLI2S division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01613}01613 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01614}01614   \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01615}01615   \textcolor{comment}{/* I2SQCLK = PLLI2S\_VCO / PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01616}01616   \textcolor{comment}{/* I2SRCLK = PLLI2S\_VCO / PLLI2SR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01617}01617   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}, PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01618}01618 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01619}01619   \textcolor{comment}{/* PLLI2S\_VCO = f(VCO clock) = f(PLLI2S clock input) * PLLI2SN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01620}01620   \textcolor{comment}{/* I2SPCLK = PLLI2S\_VCO / PLLI2SP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01621}01621   \textcolor{comment}{/* I2SQCLK = PLLI2S\_VCO / PLLI2SQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01622}01622   \textcolor{comment}{/* I2SRCLK = PLLI2S\_VCO / PLLI2SR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01623}01623   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9aafdab89de4a330a682731e28e535eb}{\_\_HAL\_RCC\_PLLI2S\_CONFIG}}(PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2SN}}, PLLI2SInit-\/>PLLI2SP, PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2SQ}}, PLLI2SInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2SR}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01624}01624 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01625}01625 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01626}01626   \textcolor{comment}{/* Enable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01627}01627   \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga397893a952906f8caa8579a56c3a17a6}{\_\_HAL\_RCC\_PLLI2S\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01628}01628 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01629}01629   \textcolor{comment}{/* Wait till PLLI2S is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01630}01630   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01631}01631   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\_FLAG\_PLLI2SRDY}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01632}01632   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01633}01633     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01634}01634     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01635}01635       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01636}01636       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01637}01637     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01638}01638   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01639}01639 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01640}01640  \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01641}01641 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01642}01642 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01647}01647 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafd47e0656151bd2ea5b23e8d25a7cf98}{HAL\_RCCEx\_DisablePLLI2S}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01648}01648 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01649}01649   uint32\_t tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01650}01650 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01651}01651   \textcolor{comment}{/* Disable the PLLI2S */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01652}01652   \mbox{\hyperlink{group___r_c_c___p_l_l___i2_s___configuration_ga44da2cd20aaa56a79141f6142dfb6942}{\_\_HAL\_RCC\_PLLI2S\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01653}01653 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01654}01654   \textcolor{comment}{/* Wait till PLLI2S is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01655}01655   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01656}01656   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\_CR\_PLLI2SRDY}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01657}01657   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01658}01658     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_ga50ad77d63441cb945dd630964285cc07}{PLLI2S\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01659}01659     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01660}01660       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01661}01661       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01662}01662     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01663}01663   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01664}01664 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01665}01665   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01666}01666 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01667}01667 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01674}01674 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga1a6563391373a8a2fab5e09dc1ef9209}{HAL\_RCCEx\_EnablePLLSAI}}(\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{RCC\_PLLSAIInitTypeDef}}  *PLLSAIInit)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01675}01675 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01676}01676   uint32\_t tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01677}01677 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01678}01678   \textcolor{comment}{/* Check for parameters */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01679}01679   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga400e5231409376eba690f252db7b2a19}{IS\_RCC\_PLLSAIN\_VALUE}}(PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01680}01680   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga505ad7125d7fbf79e8520912e4bbd761}{IS\_RCC\_PLLSAIQ\_VALUE}}(PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01681}01681   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga791ec63459670d689176cdd9b70a9661}{IS\_RCC\_PLLSAIP\_VALUE}}(PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01682}01682 \textcolor{preprocessor}{\#if defined(RCC\_PLLSAICFGR\_PLLSAIR)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01683}01683   \mbox{\hyperlink{stm32f7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga62ec96fd175b9eaa54709bf76f5a344b}{IS\_RCC\_PLLSAIR\_VALUE}}(PLLSAIInit-\/>PLLSAIR));}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01684}01684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_PLLSAICFGR\_PLLSAIR */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01685}01685 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01686}01686   \textcolor{comment}{/* Disable the PLLSAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01687}01687   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01688}01688 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01689}01689   \textcolor{comment}{/* Wait till PLLSAI is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01690}01690   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01691}01691   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01692}01692   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01693}01693     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01694}01694     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01695}01695       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01696}01696       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01697}01697     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01698}01698   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01699}01699 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01700}01700   \textcolor{comment}{/* Configure the PLLSAI division factors */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01701}01701 \textcolor{preprocessor}{\#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01702}01702   \textcolor{comment}{/* PLLSAI\_VCO = f(VCO clock) = f(PLLSAI clock input) * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01703}01703   \textcolor{comment}{/* SAIPCLK = PLLSAI\_VCO / PLLSAIP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01704}01704   \textcolor{comment}{/* SAIQCLK = PLLSAI\_VCO / PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01705}01705   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}, PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}, PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}});}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01706}01706 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01707}01707   \textcolor{comment}{/* PLLSAI\_VCO = f(VCO clock) = f(PLLSAI clock input) * PLLSAIN */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01708}01708   \textcolor{comment}{/* SAIPCLK = PLLSAI\_VCO / PLLSAIP */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01709}01709   \textcolor{comment}{/* SAIQCLK = PLLSAI\_VCO / PLLSAIQ */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01710}01710   \textcolor{comment}{/* SAIRCLK = PLLSAI\_VCO / PLLSAIR */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01711}01711   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaceef24f97e3781b61c14681fb7cc7346}{\_\_HAL\_RCC\_PLLSAI\_CONFIG}}(PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a4a94429d15f4320e6d3082c8cfbd5bad}{PLLSAIN}}, PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a9bf7a231610ce4fb40a2c2845a2f3bdf}{PLLSAIP}}, \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01712}01712                           PLLSAIInit-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def_a1f3ef6d8ec9eb3f666d27aa98c5eaf2f}{PLLSAIQ}}, PLLSAIInit-\/>PLLSAIR);}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01713}01713 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01714}01714 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01715}01715   \textcolor{comment}{/* Enable the PLLSAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01716}01716   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga829deb86fa0bf2b9303599f25143bb83}{\_\_HAL\_RCC\_PLLSAI\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01717}01717 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01718}01718   \textcolor{comment}{/* Wait till PLLSAI is ready */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01719}01719   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01720}01720   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01721}01721   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01722}01722     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart ) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01723}01723     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01724}01724       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01725}01725       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01726}01726     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01727}01727   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01728}01728 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01729}01729  \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01730}01730 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01731}01731 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01736}01736 \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gad1182235efd169df7de0a0e09cd3766d}{HAL\_RCCEx\_DisablePLLSAI}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01737}01737 \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01738}01738   uint32\_t tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01739}01739 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01740}01740   \textcolor{comment}{/* Disable the PLLSAI */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01741}01741   \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8ec70b1740682f5145ac93c17eb87ce8}{\_\_HAL\_RCC\_PLLSAI\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01742}01742 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01743}01743   \textcolor{comment}{/* Wait till PLLSAI is disabled */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01744}01744   tickstart = \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01745}01745   \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga573e020db1ec841ff9c9d36da2b82a6b}{\_\_HAL\_RCC\_PLLSAI\_GET\_FLAG}}() != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01746}01746   \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01747}01747     \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}() -\/ tickstart) > \mbox{\hyperlink{group___r_c_c___private___constants_gaa798e797ccefa001aff2218b06b6e448}{PLLSAI\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01748}01748     \{}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01749}01749       \textcolor{comment}{/* return in case of Timeout detected */}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01750}01750       \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01751}01751     \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01752}01752   \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01753}01753 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01754}01754   \textcolor{keywordflow}{return} \mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01755}01755 \}}
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01756}01756 }
\DoxyCodeLine{\Hypertarget{stm32f7xx__hal__rcc__ex_8c_source_l01765}01765 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_RCC\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
