 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : integrator_unit
Version: K-2015.06
Date   : Fri Aug 24 16:04:52 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: i_spike_en (input port clocked by i_clk)
  Endpoint: o_V_reg[7] (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  integrator_unit    5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  i_spike_en (in)                          0.00       0.00 r
  U16/ZN (INV_X1)                          0.05       0.05 f
  U29/ZN (AOI22_X1)                        0.06       0.11 r
  U30/ZN (INV_X1)                          0.03       0.14 f
  U49/CO (HA_X1)                           0.06       0.20 f
  U47/CO (FA_X1)                           0.09       0.29 f
  U45/CO (FA_X1)                           0.09       0.38 f
  U43/CO (FA_X1)                           0.09       0.47 f
  U41/CO (FA_X1)                           0.09       0.56 f
  U39/CO (FA_X1)                           0.09       0.66 f
  U37/CO (FA_X1)                           0.09       0.75 f
  U34/Z (XOR2_X1)                          0.07       0.82 f
  U36/Z (MUX2_X1)                          0.07       0.89 f
  o_V_reg[7]/D (DFFR_X1)                   0.01       0.89 f
  data arrival time                                   0.89

  clock i_clk (rise edge)                  4.00       4.00
  clock network delay (ideal)              0.00       4.00
  clock uncertainty                        0.00       4.00
  o_V_reg[7]/CK (DFFR_X1)                  0.00       4.00 r
  library setup time                      -0.04       3.95
  data required time                                  3.95
  -----------------------------------------------------------
  data required time                                  3.95
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         3.06


1
