{"vcs1":{"timestamp_begin":1729254299.670400142, "rt":1.25, "ut":0.26, "st":0.20}}
{"vcselab":{"timestamp_begin":1729254301.000514046, "rt":0.88, "ut":0.20, "st":0.04}}
{"link":{"timestamp_begin":1729254301.951688698, "rt":0.32, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729254299.056200541}
{"VCS_COMP_START_TIME": 1729254299.056200541}
{"VCS_COMP_END_TIME": 1729254303.458884173}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329756}}
{"stitch_vcselab": {"peak_mem": 215124}}
