# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"bench2_func_synth.v" \
"../../../../../trap_filter_2.srcs/sim_1/new/bench1.v" \

# Do not sort compile order
nosort
