
project_build/project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn  Flags
  0 .mios32_bsl   00004000  08000000  08000000  00008000  2**0  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .isr_vector   00000188  08004000  08004000  0000c000  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000793c  08010000  08010000  00010000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000062c  0801793c  0801793c  0001793c  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000060  20000000  08017f68  00018000  2**3  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00003ca8  20000060  08017fc8  00018060  2**3  ALLOC
  6 ._usrstack    00000100  20003d08  08017fc8  0001bd08  2**0  ALLOC
  7 .comment      00000070  00000000  00000000  00018060  2**0  CONTENTS, READONLY
  8 .ARM.attributes 00000033  00000000  00000000  000180d0  2**0  CONTENTS, READONLY
  9 .debug_aranges 00001d58  00000000  00000000  00018103  2**0  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000342a7  00000000  00000000  00019e5b  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000764d  00000000  00000000  0004e102  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000d374  00000000  00000000  0005574f  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00004584  00000000  00000000  00062ac4  2**2  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000aa80  00000000  00000000  00067048  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00014cac  00000000  00000000  00071ac8  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001f38  00000000  00000000  00086774  2**0  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08010000 <init_led_state>:

// global state
u8 led_state[NUM_LEDS][3];
u8 button_state[NUM_COLS][NUM_ROWS/8];

void init_led_state() {
 8010000:	4b05      	ldr	r3, [pc, #20]	; (8010018 <init_led_state+0x18>)
 8010002:	f503 71c0 	add.w	r1, r3, #384	; 0x180
  int i;
  for (i = 0; i < NUM_LEDS; i++) {
    led_state[i][0] = 0;
 8010006:	2200      	movs	r2, #0
 8010008:	701a      	strb	r2, [r3, #0]
    led_state[i][1] = 0;
 801000a:	705a      	strb	r2, [r3, #1]
    led_state[i][2] = 0;
 801000c:	709a      	strb	r2, [r3, #2]
 801000e:	3303      	adds	r3, #3
u8 led_state[NUM_LEDS][3];
u8 button_state[NUM_COLS][NUM_ROWS/8];

void init_led_state() {
  int i;
  for (i = 0; i < NUM_LEDS; i++) {
 8010010:	428b      	cmp	r3, r1
 8010012:	d1f8      	bne.n	8010006 <init_led_state+0x6>
    led_state[i][0] = 0;
    led_state[i][1] = 0;
    led_state[i][2] = 0;
  }
}
 8010014:	4770      	bx	lr
 8010016:	bf00      	nop
 8010018:	200005ad 	.word	0x200005ad

0801001c <APP_Background>:
  button_test();
}


void APP_Background(void)
{
 801001c:	4770      	bx	lr

0801001e <APP_MIDI_NotifyPackage>:
}

void APP_MIDI_NotifyPackage(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 801001e:	4770      	bx	lr

08010020 <button_delay>:
  }
}

inline void button_delay() {
//asm volatile("nop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\t");
MIOS32_DELAY_Wait_uS(100);
 8010020:	2064      	movs	r0, #100	; 0x64
 8010022:	f002 b9d3 	b.w	80123cc <MIOS32_DELAY_Wait_uS>

08010026 <po_clk>:
// Button Section
u8 get_button_val(s32 col, s32 row, u8 button_state[NUM_COLS][NUM_ROWS/8]) {
  return (button_state[col][row/8] & (1 << (row % 8))) ? 1 : 0;
}

void po_clk() {
 8010026:	b508      	push	{r3, lr}
  PinSet(PO_SRCLK, 1);
 8010028:	2101      	movs	r1, #1
 801002a:	2005      	movs	r0, #5
 801002c:	f002 f954 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 8010030:	f7ff fff6 	bl	8010020 <button_delay>
  PinSet(PO_SRCLK, 0);
 8010034:	2100      	movs	r1, #0
 8010036:	2005      	movs	r0, #5
 8010038:	f002 f94e 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 801003c:	f7ff fff0 	bl	8010020 <button_delay>

  PinSet(PO_RCLK, 1);
 8010040:	2101      	movs	r1, #1
 8010042:	2004      	movs	r0, #4
 8010044:	f002 f948 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 8010048:	f7ff ffea 	bl	8010020 <button_delay>
  PinSet(PO_RCLK, 0);
 801004c:	2100      	movs	r1, #0
 801004e:	2004      	movs	r0, #4
 8010050:	f002 f942 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>

  PinSet(PO_OE_, 0);
 8010054:	2003      	movs	r0, #3
 8010056:	2100      	movs	r1, #0
 8010058:	f002 f93e 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
}
 801005c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  PinSet(PO_RCLK, 1);
  button_delay();
  PinSet(PO_RCLK, 0);

  PinSet(PO_OE_, 0);
  button_delay();
 8010060:	f7ff bfde 	b.w	8010020 <button_delay>

08010064 <button_test>:
      button_delay();
    }
  }
}

void button_test() {
 8010064:	b508      	push	{r3, lr}
  PinSet(PO_OE_, 1);
 8010066:	2101      	movs	r1, #1
 8010068:	2003      	movs	r0, #3
 801006a:	f002 f935 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  PinSet(PO_SRCLK, 0);
 801006e:	2100      	movs	r1, #0
 8010070:	2005      	movs	r0, #5
 8010072:	f002 f931 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  PinSet(PO_RCLK, 0);
 8010076:	2100      	movs	r1, #0
 8010078:	2004      	movs	r0, #4
 801007a:	f002 f92d 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>

  PinSet(PO_SRCLR_, 0);
 801007e:	2100      	movs	r1, #0
 8010080:	2006      	movs	r0, #6
 8010082:	f002 f929 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 8010086:	f7ff ffcb 	bl	8010020 <button_delay>
  PinSet(PO_SRCLR_, 1);
 801008a:	2101      	movs	r1, #1
 801008c:	2006      	movs	r0, #6
 801008e:	f002 f923 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>

  PinSet(PO_SER, 1);
 8010092:	2101      	movs	r1, #1
 8010094:	2002      	movs	r0, #2
 8010096:	f002 f91f 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 801009a:	f7ff ffc1 	bl	8010020 <button_delay>
  po_clk();
 801009e:	f7ff ffc2 	bl	8010026 <po_clk>

  PinSet(PO_OE_, 1);
 80100a2:	2101      	movs	r1, #1
 80100a4:	2003      	movs	r0, #3
 80100a6:	f002 f917 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  PinSet(PO_SER, 0);
 80100aa:	2100      	movs	r1, #0
 80100ac:	2002      	movs	r0, #2
 80100ae:	f002 f913 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 80100b2:	f7ff ffb5 	bl	8010020 <button_delay>
  po_clk();
 80100b6:	f7ff ffb6 	bl	8010026 <po_clk>

  PinSet(PO_OE_, 1);
 80100ba:	2003      	movs	r0, #3
 80100bc:	2101      	movs	r1, #1
 80100be:	f002 f90b 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  PinSet(PO_SER, 0);
 80100c2:	2002      	movs	r0, #2
 80100c4:	2100      	movs	r1, #0
 80100c6:	f002 f907 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  button_delay();
 80100ca:	f7ff ffa9 	bl	8010020 <button_delay>
  po_clk();

}
 80100ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  po_clk();

  PinSet(PO_OE_, 1);
  PinSet(PO_SER, 0);
  button_delay();
  po_clk();
 80100d2:	f7ff bfa8 	b.w	8010026 <po_clk>

080100d6 <APP_Init>:
    led_state[i][2] = 0;
  }
}

void APP_Init(void)
{
 80100d6:	b508      	push	{r3, lr}
  // initialize all LEDs
  MIOS32_BOARD_LED_Init(0xffffffff);
 80100d8:	f04f 30ff 	mov.w	r0, #4294967295
 80100dc:	f002 f864 	bl	80121a8 <MIOS32_BOARD_LED_Init>

  // Pinout:
  // J10: LED1 (top half) LED2 (bottom half)
  MIOS32_BOARD_J10_PinInit(0, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 80100e0:	2105      	movs	r1, #5
 80100e2:	2000      	movs	r0, #0
 80100e4:	f002 f8d4 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(1, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 80100e8:	2105      	movs	r1, #5
 80100ea:	2001      	movs	r0, #1
 80100ec:	f002 f8d0 	bl	8012290 <MIOS32_BOARD_J10_PinInit>

  //      595-SER OE_bar RCLK SRCLK SRCLR_bar
  MIOS32_BOARD_J10_PinInit(2, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 80100f0:	2105      	movs	r1, #5
 80100f2:	2002      	movs	r0, #2
 80100f4:	f002 f8cc 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(3, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 80100f8:	2105      	movs	r1, #5
 80100fa:	2003      	movs	r0, #3
 80100fc:	f002 f8c8 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(4, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8010100:	2105      	movs	r1, #5
 8010102:	2004      	movs	r0, #4
 8010104:	f002 f8c4 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(5, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8010108:	2005      	movs	r0, #5
 801010a:	4601      	mov	r1, r0
 801010c:	f002 f8c0 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(6, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8010110:	2105      	movs	r1, #5
 8010112:	2006      	movs	r0, #6
 8010114:	f002 f8bc 	bl	8012290 <MIOS32_BOARD_J10_PinInit>

  //      165-SH/LD_bar CLK Q
  MIOS32_BOARD_J10_PinInit(7, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8010118:	2105      	movs	r1, #5
 801011a:	2007      	movs	r0, #7
 801011c:	f002 f8b8 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(8, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
 8010120:	2105      	movs	r1, #5
 8010122:	2008      	movs	r0, #8
 8010124:	f002 f8b4 	bl	8012290 <MIOS32_BOARD_J10_PinInit>
  MIOS32_BOARD_J10_PinInit(9, MIOS32_BOARD_PIN_MODE_INPUT_PD);
 8010128:	2103      	movs	r1, #3
 801012a:	2009      	movs	r0, #9
 801012c:	f002 f8b0 	bl	8012290 <MIOS32_BOARD_J10_PinInit>

  init_led_state();
 8010130:	f7ff ff66 	bl	8010000 <init_led_state>
  button_test();
}
 8010134:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MIOS32_BOARD_J10_PinInit(7, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
  MIOS32_BOARD_J10_PinInit(8, MIOS32_BOARD_PIN_MODE_OUTPUT_PP);
  MIOS32_BOARD_J10_PinInit(9, MIOS32_BOARD_PIN_MODE_INPUT_PD);

  init_led_state();
  button_test();
 8010138:	f7ff bf94 	b.w	8010064 <button_test>

0801013c <ws2812_low>:
  s32 col_offset = (col/2) * 16;
  s32 row_offset = (row % 8) * 2;
  return half_offset + col_offset + row_offset + (col % 2);
}

inline void ws2812_low(u8 pin) {
 801013c:	b510      	push	{r4, lr}
  PinSet(pin, 1);
 801013e:	2101      	movs	r1, #1
  s32 col_offset = (col/2) * 16;
  s32 row_offset = (row % 8) * 2;
  return half_offset + col_offset + row_offset + (col % 2);
}

inline void ws2812_low(u8 pin) {
 8010140:	4604      	mov	r4, r0
  PinSet(pin, 1);
 8010142:	f002 f8c9 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
asm volatile("nop\n\tnop\n\t");
 8010146:	bf00      	nop
 8010148:	bf00      	nop

  PinSet(pin, 0);
 801014a:	2100      	movs	r1, #0
 801014c:	4620      	mov	r0, r4
 801014e:	f002 f8c3 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
asm volatile("nop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\t");
 8010152:	bf00      	nop
 8010154:	bf00      	nop
 8010156:	bf00      	nop
 8010158:	bf00      	nop
 801015a:	bf00      	nop
 801015c:	bf00      	nop
 801015e:	bf00      	nop
 8010160:	bf00      	nop
 8010162:	bf00      	nop
 8010164:	bf00      	nop
 8010166:	bf00      	nop
 8010168:	bf00      	nop
 801016a:	bf00      	nop
 801016c:	bf00      	nop
 801016e:	bf00      	nop
 8010170:	bf00      	nop
 8010172:	bf00      	nop
 8010174:	bf00      	nop
 8010176:	bf00      	nop
 8010178:	bf00      	nop
 801017a:	bf00      	nop
 801017c:	bf00      	nop
 801017e:	bf00      	nop
 8010180:	bf00      	nop
 8010182:	bf00      	nop
 8010184:	bf00      	nop
 8010186:	bf00      	nop
 8010188:	bf00      	nop
 801018a:	bf00      	nop
 801018c:	bf00      	nop
 801018e:	bf00      	nop
 8010190:	bf00      	nop
 8010192:	bf00      	nop
 8010194:	bf00      	nop
 8010196:	bf00      	nop
 8010198:	bf00      	nop
 801019a:	bf00      	nop
 801019c:	bf00      	nop
 801019e:	bf00      	nop
 80101a0:	bf00      	nop
 80101a2:	bf00      	nop
 80101a4:	bf00      	nop
 80101a6:	bf00      	nop
 80101a8:	bf00      	nop
 80101aa:	bf00      	nop
 80101ac:	bf00      	nop
 80101ae:	bf00      	nop
 80101b0:	bf00      	nop
 80101b2:	bf00      	nop
 80101b4:	bf00      	nop
 80101b6:	bf00      	nop
 80101b8:	bf00      	nop
 80101ba:	bf00      	nop
 80101bc:	bf00      	nop
 80101be:	bf00      	nop
 80101c0:	bf00      	nop
 80101c2:	bf00      	nop
 80101c4:	bf00      	nop
 80101c6:	bf00      	nop
 80101c8:	bf00      	nop
 80101ca:	bf00      	nop
 80101cc:	bf00      	nop
 80101ce:	bf00      	nop
 80101d0:	bf00      	nop
 80101d2:	bf00      	nop
 80101d4:	bf00      	nop
 80101d6:	bf00      	nop
 80101d8:	bf00      	nop
 80101da:	bf00      	nop
 80101dc:	bf00      	nop
 80101de:	bf00      	nop
 80101e0:	bf00      	nop
 80101e2:	bf00      	nop
 80101e4:	bf00      	nop
 80101e6:	bf00      	nop
 80101e8:	bf00      	nop
 80101ea:	bf00      	nop
 80101ec:	bf00      	nop
 80101ee:	bf00      	nop
 80101f0:	bf00      	nop
 80101f2:	bf00      	nop
 80101f4:	bf00      	nop
 80101f6:	bf00      	nop
 80101f8:	bf00      	nop
 80101fa:	bf00      	nop
 80101fc:	bf00      	nop
 80101fe:	bf00      	nop
 8010200:	bf00      	nop
 8010202:	bf00      	nop
 8010204:	bf00      	nop
 8010206:	bf00      	nop
 8010208:	bf00      	nop
 801020a:	bf00      	nop
 801020c:	bf00      	nop
 801020e:	bf00      	nop
 8010210:	bf00      	nop
 8010212:	bf00      	nop
 8010214:	bf00      	nop
 8010216:	bf00      	nop
 8010218:	bf00      	nop
 801021a:	bf00      	nop
 801021c:	bf00      	nop
 801021e:	bf00      	nop
 8010220:	bf00      	nop
 8010222:	bf00      	nop
 8010224:	bf00      	nop
 8010226:	bf00      	nop
 8010228:	bf00      	nop
 801022a:	bf00      	nop
 801022c:	bf00      	nop
 801022e:	bf00      	nop
 8010230:	bf00      	nop
 8010232:	bf00      	nop
 8010234:	bf00      	nop
 8010236:	bf00      	nop
 8010238:	bf00      	nop
 801023a:	bf00      	nop
 801023c:	bf00      	nop
 801023e:	bf00      	nop
 8010240:	bd10      	pop	{r4, pc}

08010242 <ws2812_high>:

}

inline void ws2812_high(u8 pin) {
 8010242:	b510      	push	{r4, lr}
  PinSet(pin, 1);
 8010244:	2101      	movs	r1, #1
  PinSet(pin, 0);
asm volatile("nop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\t");

}

inline void ws2812_high(u8 pin) {
 8010246:	4604      	mov	r4, r0
  PinSet(pin, 1);
 8010248:	f002 f846 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
asm volatile("nop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\tnop\n\t");
 801024c:	bf00      	nop
 801024e:	bf00      	nop
 8010250:	bf00      	nop
 8010252:	bf00      	nop
 8010254:	bf00      	nop
 8010256:	bf00      	nop
 8010258:	bf00      	nop
 801025a:	bf00      	nop
 801025c:	bf00      	nop
 801025e:	bf00      	nop
 8010260:	bf00      	nop
 8010262:	bf00      	nop
 8010264:	bf00      	nop
 8010266:	bf00      	nop
 8010268:	bf00      	nop
 801026a:	bf00      	nop
 801026c:	bf00      	nop
 801026e:	bf00      	nop
 8010270:	bf00      	nop
 8010272:	bf00      	nop
 8010274:	bf00      	nop
 8010276:	bf00      	nop
 8010278:	bf00      	nop
 801027a:	bf00      	nop
 801027c:	bf00      	nop
 801027e:	bf00      	nop
 8010280:	bf00      	nop
 8010282:	bf00      	nop
 8010284:	bf00      	nop
 8010286:	bf00      	nop
 8010288:	bf00      	nop
 801028a:	bf00      	nop
 801028c:	bf00      	nop
 801028e:	bf00      	nop
 8010290:	bf00      	nop
 8010292:	bf00      	nop
 8010294:	bf00      	nop
 8010296:	bf00      	nop
 8010298:	bf00      	nop
 801029a:	bf00      	nop
 801029c:	bf00      	nop
 801029e:	bf00      	nop
 80102a0:	bf00      	nop
 80102a2:	bf00      	nop
 80102a4:	bf00      	nop
 80102a6:	bf00      	nop
 80102a8:	bf00      	nop
 80102aa:	bf00      	nop
 80102ac:	bf00      	nop
 80102ae:	bf00      	nop
 80102b0:	bf00      	nop
 80102b2:	bf00      	nop
 80102b4:	bf00      	nop
 80102b6:	bf00      	nop
 80102b8:	bf00      	nop
 80102ba:	bf00      	nop
 80102bc:	bf00      	nop
 80102be:	bf00      	nop
 80102c0:	bf00      	nop
 80102c2:	bf00      	nop
 80102c4:	bf00      	nop
 80102c6:	bf00      	nop
 80102c8:	bf00      	nop
 80102ca:	bf00      	nop
 80102cc:	bf00      	nop
 80102ce:	bf00      	nop
 80102d0:	bf00      	nop
 80102d2:	bf00      	nop
 80102d4:	bf00      	nop
 80102d6:	bf00      	nop
 80102d8:	bf00      	nop
 80102da:	bf00      	nop
 80102dc:	bf00      	nop
 80102de:	bf00      	nop
 80102e0:	bf00      	nop
 80102e2:	bf00      	nop
 80102e4:	bf00      	nop
 80102e6:	bf00      	nop
 80102e8:	bf00      	nop
 80102ea:	bf00      	nop
 80102ec:	bf00      	nop
 80102ee:	bf00      	nop
 80102f0:	bf00      	nop
 80102f2:	bf00      	nop
 80102f4:	bf00      	nop
 80102f6:	bf00      	nop
 80102f8:	bf00      	nop
 80102fa:	bf00      	nop
 80102fc:	bf00      	nop
 80102fe:	bf00      	nop
 8010300:	bf00      	nop
 8010302:	bf00      	nop
 8010304:	bf00      	nop
 8010306:	bf00      	nop
 8010308:	bf00      	nop
 801030a:	bf00      	nop
 801030c:	bf00      	nop
 801030e:	bf00      	nop
 8010310:	bf00      	nop
 8010312:	bf00      	nop
 8010314:	bf00      	nop
 8010316:	bf00      	nop
 8010318:	bf00      	nop
 801031a:	bf00      	nop
 801031c:	bf00      	nop
 801031e:	bf00      	nop
 8010320:	bf00      	nop
 8010322:	bf00      	nop
 8010324:	bf00      	nop
 8010326:	bf00      	nop
 8010328:	bf00      	nop
 801032a:	bf00      	nop
 801032c:	bf00      	nop
 801032e:	bf00      	nop
 8010330:	bf00      	nop
 8010332:	bf00      	nop
 8010334:	bf00      	nop
 8010336:	bf00      	nop
 8010338:	bf00      	nop

  PinSet(pin, 0);
 801033a:	2100      	movs	r1, #0
 801033c:	4620      	mov	r0, r4
 801033e:	f001 ffcb 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
asm volatile("nop\n\tnop\n\t");
 8010342:	bf00      	nop
 8010344:	bf00      	nop
 8010346:	bd10      	pop	{r4, pc}

08010348 <ws2812_shiftOut>:
}

inline void ws2812_shiftOut(u8 a, u8 pin) {
 8010348:	b570      	push	{r4, r5, r6, lr}
 801034a:	4606      	mov	r6, r0
 801034c:	460d      	mov	r5, r1
  int i;
  for (i = 7; i >= 0; i--) {
 801034e:	2407      	movs	r4, #7
    if (a & (1 << i)) {
 8010350:	fa46 f304 	asr.w	r3, r6, r4
 8010354:	07db      	lsls	r3, r3, #31
      ws2812_high(pin);
 8010356:	4628      	mov	r0, r5
}

inline void ws2812_shiftOut(u8 a, u8 pin) {
  int i;
  for (i = 7; i >= 0; i--) {
    if (a & (1 << i)) {
 8010358:	d502      	bpl.n	8010360 <ws2812_shiftOut+0x18>
      ws2812_high(pin);
 801035a:	f7ff ff72 	bl	8010242 <ws2812_high>
 801035e:	e001      	b.n	8010364 <ws2812_shiftOut+0x1c>
    } else {
      ws2812_low(pin);
 8010360:	f7ff feec 	bl	801013c <ws2812_low>
asm volatile("nop\n\tnop\n\t");
}

inline void ws2812_shiftOut(u8 a, u8 pin) {
  int i;
  for (i = 7; i >= 0; i--) {
 8010364:	f114 34ff 	adds.w	r4, r4, #4294967295
 8010368:	d2f2      	bcs.n	8010350 <ws2812_shiftOut+0x8>
      ws2812_high(pin);
    } else {
      ws2812_low(pin);
    }
  }
}
 801036a:	bd70      	pop	{r4, r5, r6, pc}

0801036c <write_leds>:

void write_leds(u8 state[NUM_LEDS][3]) {
 801036c:	b570      	push	{r4, r5, r6, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 801036e:	b672      	cpsid	i
  int i;
  __disable_irq();
  for (i = 0; i < NUM_LEDS/2; i++) {
 8010370:	2500      	movs	r5, #0
 8010372:	4604      	mov	r4, r0
 8010374:	4606      	mov	r6, r0
    ws2812_shiftOut(state[i][0], 0);
 8010376:	7830      	ldrb	r0, [r6, #0]
 8010378:	2100      	movs	r1, #0
 801037a:	f7ff ffe5 	bl	8010348 <ws2812_shiftOut>
    ws2812_shiftOut(state[i][1], 0);
 801037e:	7870      	ldrb	r0, [r6, #1]
 8010380:	2100      	movs	r1, #0
 8010382:	f7ff ffe1 	bl	8010348 <ws2812_shiftOut>
}

void write_leds(u8 state[NUM_LEDS][3]) {
  int i;
  __disable_irq();
  for (i = 0; i < NUM_LEDS/2; i++) {
 8010386:	3501      	adds	r5, #1
    ws2812_shiftOut(state[i][0], 0);
    ws2812_shiftOut(state[i][1], 0);
    ws2812_shiftOut(state[i][2], 0);
 8010388:	78b0      	ldrb	r0, [r6, #2]
 801038a:	2100      	movs	r1, #0
 801038c:	f7ff ffdc 	bl	8010348 <ws2812_shiftOut>
 8010390:	3603      	adds	r6, #3
}

void write_leds(u8 state[NUM_LEDS][3]) {
  int i;
  __disable_irq();
  for (i = 0; i < NUM_LEDS/2; i++) {
 8010392:	2d40      	cmp	r5, #64	; 0x40
 8010394:	d1ef      	bne.n	8010376 <write_leds+0xa>
    ws2812_shiftOut(state[i][0], 0);
    ws2812_shiftOut(state[i][1], 0);
    ws2812_shiftOut(state[i][2], 0);
  }
  MIOS32_BOARD_J10_PinSet(0, 0);
 8010396:	2000      	movs	r0, #0
 8010398:	4601      	mov	r1, r0
 801039a:	f001 ff9d 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>

  for (i = NUM_LEDS/2; i < NUM_LEDS; i++) {
    ws2812_shiftOut(state[i][0], 1);
 801039e:	f894 00c0 	ldrb.w	r0, [r4, #192]	; 0xc0
 80103a2:	2101      	movs	r1, #1
 80103a4:	f7ff ffd0 	bl	8010348 <ws2812_shiftOut>
    ws2812_shiftOut(state[i][1], 1);
 80103a8:	f894 00c1 	ldrb.w	r0, [r4, #193]	; 0xc1
 80103ac:	2101      	movs	r1, #1
 80103ae:	f7ff ffcb 	bl	8010348 <ws2812_shiftOut>
    ws2812_shiftOut(state[i][1], 0);
    ws2812_shiftOut(state[i][2], 0);
  }
  MIOS32_BOARD_J10_PinSet(0, 0);

  for (i = NUM_LEDS/2; i < NUM_LEDS; i++) {
 80103b2:	3501      	adds	r5, #1
    ws2812_shiftOut(state[i][0], 1);
    ws2812_shiftOut(state[i][1], 1);
    ws2812_shiftOut(state[i][2], 1);
 80103b4:	f894 00c2 	ldrb.w	r0, [r4, #194]	; 0xc2
 80103b8:	2101      	movs	r1, #1
 80103ba:	f7ff ffc5 	bl	8010348 <ws2812_shiftOut>
 80103be:	3403      	adds	r4, #3
    ws2812_shiftOut(state[i][1], 0);
    ws2812_shiftOut(state[i][2], 0);
  }
  MIOS32_BOARD_J10_PinSet(0, 0);

  for (i = NUM_LEDS/2; i < NUM_LEDS; i++) {
 80103c0:	2d80      	cmp	r5, #128	; 0x80
 80103c2:	d1ec      	bne.n	801039e <write_leds+0x32>
    ws2812_shiftOut(state[i][0], 1);
    ws2812_shiftOut(state[i][1], 1);
    ws2812_shiftOut(state[i][2], 1);
  }
  MIOS32_BOARD_J10_PinSet(1, 0);
 80103c4:	2001      	movs	r0, #1
 80103c6:	2100      	movs	r1, #0
 80103c8:	f001 ff86 	bl	80122d8 <MIOS32_BOARD_J10_PinSet>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
 80103cc:	b662      	cpsie	i
 80103ce:	bd70      	pop	{r4, r5, r6, pc}

080103d0 <APP_Tick>:
int _time = 0;
void APP_Tick()
{

  // TODO only write leds on change
  if (_time++ % 1000 == 0) {
 80103d0:	4a07      	ldr	r2, [pc, #28]	; (80103f0 <APP_Tick+0x20>)
 80103d2:	6813      	ldr	r3, [r2, #0]
 80103d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80103d8:	1c59      	adds	r1, r3, #1
 80103da:	6011      	str	r1, [r2, #0]
 80103dc:	fb93 f2f0 	sdiv	r2, r3, r0
 80103e0:	fb00 3312 	mls	r3, r0, r2, r3
 80103e4:	b913      	cbnz	r3, 80103ec <APP_Tick+0x1c>
        led_state[led_col_row_to_number(i, j)][0] = get_button_val(i, j, button_state) * 16;
      }
    }
#endif

    write_leds(led_state);
 80103e6:	4803      	ldr	r0, [pc, #12]	; (80103f4 <APP_Tick+0x24>)
 80103e8:	f7ff bfc0 	b.w	801036c <write_leds>
 80103ec:	4770      	bx	lr
 80103ee:	bf00      	nop
 80103f0:	20000060 	.word	0x20000060
 80103f4:	200005ad 	.word	0x200005ad

080103f8 <TASK_Hooks>:

/////////////////////////////////////////////////////////////////////////////
// Remaining application hooks
/////////////////////////////////////////////////////////////////////////////
static void TASK_Hooks(void *pvParameters)
{
 80103f8:	b507      	push	{r0, r1, r2, lr}
  portTickType xLastExecutionTime;

  // Initialise the xLastExecutionTime variable on task entry
  xLastExecutionTime = xTaskGetTickCount();
 80103fa:	f000 fa47 	bl	801088c <xTaskGetTickCount>
 80103fe:	9001      	str	r0, [sp, #4]

  while( 1 ) {
    vTaskDelayUntil(&xLastExecutionTime, 1 / portTICK_RATE_MS);
 8010400:	2101      	movs	r1, #1
 8010402:	a801      	add	r0, sp, #4
 8010404:	f000 fb5a 	bl	8010abc <vTaskDelayUntil>

    // skip delay gap if we had to wait for more than 5 ticks to avoid 
    // unnecessary repeats until xLastExecutionTime reached xTaskGetTickCount() again
    portTickType xCurrentTickCount = xTaskGetTickCount();
 8010408:	f000 fa40 	bl	801088c <xTaskGetTickCount>
    if( xLastExecutionTime < (xCurrentTickCount-5) )
 801040c:	9b01      	ldr	r3, [sp, #4]
 801040e:	1f42      	subs	r2, r0, #5
 8010410:	4293      	cmp	r3, r2
      xLastExecutionTime = xCurrentTickCount;
 8010412:	bf38      	it	cc
 8010414:	9001      	strcc	r0, [sp, #4]
    MIOS32_COM_Receive_Handler();
#endif

    // optional APP_Tick() hook
    // helps to save memory (re-use the TASK_Hooks for other purposes...)
    APP_Tick();
 8010416:	f7ff ffdb 	bl	80103d0 <APP_Tick>
  }
 801041a:	e7f1      	b.n	8010400 <TASK_Hooks+0x8>

0801041c <APP_MIDI_Tick>:
__attribute__ ((weak)) void APP_Tick(void)
{
}

__attribute__ ((weak)) void APP_MIDI_Tick(void)
{
 801041c:	4770      	bx	lr
	...

08010420 <TASK_MIDI_Hooks>:
// MIDI task (separated from TASK_Hooks() to ensure parallel handling of
// MIDI events if a hook in TASK_Hooks() blocks)
/////////////////////////////////////////////////////////////////////////////
#if !defined(MIOS32_DONT_USE_MIDI)
static void TASK_MIDI_Hooks(void *pvParameters)
{
 8010420:	b507      	push	{r0, r1, r2, lr}
  portTickType xLastExecutionTime;

  // Initialise the xLastExecutionTime variable on task entry
  xLastExecutionTime = xTaskGetTickCount();
 8010422:	f000 fa33 	bl	801088c <xTaskGetTickCount>
 8010426:	9001      	str	r0, [sp, #4]

  while( 1 ) {
    vTaskDelayUntil(&xLastExecutionTime, 1 / portTICK_RATE_MS);
 8010428:	2101      	movs	r1, #1
 801042a:	a801      	add	r0, sp, #4
 801042c:	f000 fb46 	bl	8010abc <vTaskDelayUntil>

    // skip delay gap if we had to wait for more than 5 ticks to avoid 
    // unnecessary repeats until xLastExecutionTime reached xTaskGetTickCount() again
    portTickType xCurrentTickCount = xTaskGetTickCount();
 8010430:	f000 fa2c 	bl	801088c <xTaskGetTickCount>
    if( xLastExecutionTime < (xCurrentTickCount-5) )
 8010434:	9b01      	ldr	r3, [sp, #4]
 8010436:	1f42      	subs	r2, r0, #5
 8010438:	4293      	cmp	r3, r2
      xLastExecutionTime = xCurrentTickCount;
 801043a:	bf38      	it	cc
 801043c:	9001      	strcc	r0, [sp, #4]

    // handle timeout/expire counters and USB packages
    MIOS32_MIDI_Periodic_mS();
 801043e:	f000 ffd1 	bl	80113e4 <MIOS32_MIDI_Periodic_mS>

    // check for incoming MIDI packages and call hook
    MIOS32_MIDI_Receive_Handler(APP_MIDI_NotifyPackage);
 8010442:	4803      	ldr	r0, [pc, #12]	; (8010450 <TASK_MIDI_Hooks+0x30>)
 8010444:	f001 fa82 	bl	801194c <MIOS32_MIDI_Receive_Handler>

    // optional application specific hook
    // helps to save memory (re-use the TASK_Hooks for other purposes...)
    APP_MIDI_Tick();
 8010448:	f7ff ffe8 	bl	801041c <APP_MIDI_Tick>
  }
 801044c:	e7ec      	b.n	8010428 <TASK_MIDI_Hooks+0x8>
 801044e:	bf00      	nop
 8010450:	0801001f 	.word	0x0801001f

08010454 <main>:

/////////////////////////////////////////////////////////////////////////////
// Main function
/////////////////////////////////////////////////////////////////////////////
int main(void)
{
 8010454:	b530      	push	{r4, r5, lr}
  // initialize hardware and MIOS32 modules
#ifndef MIOS32_DONT_USE_SYS
  MIOS32_SYS_Init(0);
 8010456:	2000      	movs	r0, #0

/////////////////////////////////////////////////////////////////////////////
// Main function
/////////////////////////////////////////////////////////////////////////////
int main(void)
{
 8010458:	b085      	sub	sp, #20
  // initialize hardware and MIOS32 modules
#ifndef MIOS32_DONT_USE_SYS
  MIOS32_SYS_Init(0);
 801045a:	f001 fd77 	bl	8011f4c <MIOS32_SYS_Init>
#endif
#ifndef MIOS32_DONT_USE_DELAY
  MIOS32_DELAY_Init(0);
 801045e:	2000      	movs	r0, #0
 8010460:	f001 ff92 	bl	8012388 <MIOS32_DELAY_Init>
#endif
#ifndef MIOS32_DONT_USE_TIMESTAMP
  MIOS32_TIMESTAMP_Init(0);
 8010464:	2000      	movs	r0, #0
 8010466:	f001 fcb3 	bl	8011dd0 <MIOS32_TIMESTAMP_Init>
#endif
#ifndef MIOS32_DONT_USE_BOARD
  MIOS32_BOARD_Init(0);
 801046a:	2000      	movs	r0, #0
 801046c:	f001 fe8e 	bl	801218c <MIOS32_BOARD_Init>
#endif
#ifndef MIOS32_DONT_USE_IIC_BS
  MIOS32_IIC_BS_Init(0);
#endif
#ifndef MIOS32_DONT_USE_MIDI
  MIOS32_MIDI_Init(0);
 8010470:	2000      	movs	r0, #0
 8010472:	f000 fd9b 	bl	8010fac <MIOS32_MIDI_Init>
#endif
#ifndef MIOS32_DONT_USE_USB
  MIOS32_USB_Init(0);
 8010476:	2000      	movs	r0, #0
 8010478:	f002 f950 	bl	801271c <MIOS32_USB_Init>
#endif
#ifndef MIOS32_DONT_USE_OSC
  MIOS32_OSC_Init(0);
 801047c:	2000      	movs	r0, #0
 801047e:	f001 faf3 	bl	8011a68 <MIOS32_OSC_Init>
#ifdef MIOS32_USE_I2S
  MIOS32_I2S_Init(0);
#endif

  // call C++ constructors
  __libc_init_array();
 8010482:	f007 fa07 	bl	8017894 <__libc_init_array>

  // initialize application
  APP_Init();
 8010486:	f7ff fe26 	bl	80100d6 <APP_Init>
 801048a:	f44f 64fa 	mov.w	r4, #2000	; 0x7d0

  // wait for given delay (usually 2 seconds)
# ifndef MIOS32_DONT_USE_DELAY
  int delay = 0;
  for(delay=0; delay<MIOS32_LCD_BOOT_MSG_DELAY; ++delay)
    MIOS32_DELAY_Wait_uS(1000);
 801048e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010492:	f001 ff9b 	bl	80123cc <MIOS32_DELAY_Wait_uS>
# endif

  // wait for given delay (usually 2 seconds)
# ifndef MIOS32_DONT_USE_DELAY
  int delay = 0;
  for(delay=0; delay<MIOS32_LCD_BOOT_MSG_DELAY; ++delay)
 8010496:	3c01      	subs	r4, #1
 8010498:	d1f9      	bne.n	801048e <main+0x3a>
    MIOS32_DELAY_Wait_uS(1000);
# endif
#endif

  // start the task which calls the application hooks
  xTaskCreate(TASK_Hooks, (signed portCHAR *)"Hooks", configMINIMAL_STACK_SIZE, NULL, PRIORITY_TASK_HOOKS, NULL);
 801049a:	2503      	movs	r5, #3
 801049c:	4623      	mov	r3, r4
 801049e:	9500      	str	r5, [sp, #0]
 80104a0:	9401      	str	r4, [sp, #4]
 80104a2:	9402      	str	r4, [sp, #8]
 80104a4:	9403      	str	r4, [sp, #12]
 80104a6:	490b      	ldr	r1, [pc, #44]	; (80104d4 <main+0x80>)
 80104a8:	480b      	ldr	r0, [pc, #44]	; (80104d8 <main+0x84>)
 80104aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80104ae:	f000 f8f5 	bl	801069c <xTaskGenericCreate>
#if !defined(MIOS32_DONT_USE_MIDI)
  xTaskCreate(TASK_MIDI_Hooks, (signed portCHAR *)"MIDI_Hooks", configMINIMAL_STACK_SIZE, NULL, PRIORITY_TASK_HOOKS, NULL);
 80104b2:	490a      	ldr	r1, [pc, #40]	; (80104dc <main+0x88>)
 80104b4:	9500      	str	r5, [sp, #0]
 80104b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80104ba:	4623      	mov	r3, r4
 80104bc:	9401      	str	r4, [sp, #4]
 80104be:	9402      	str	r4, [sp, #8]
 80104c0:	9403      	str	r4, [sp, #12]
 80104c2:	4807      	ldr	r0, [pc, #28]	; (80104e0 <main+0x8c>)
 80104c4:	f000 f8ea 	bl	801069c <xTaskGenericCreate>
#endif

  // start the scheduler
  vTaskStartScheduler();
 80104c8:	f000 f9b2 	bl	8010830 <vTaskStartScheduler>

  // Will only get here if there was not enough heap space to create the idle task
  return 0;
}
 80104cc:	4620      	mov	r0, r4
 80104ce:	b005      	add	sp, #20
 80104d0:	bd30      	pop	{r4, r5, pc}
 80104d2:	bf00      	nop
 80104d4:	08017941 	.word	0x08017941
 80104d8:	080103f9 	.word	0x080103f9
 80104dc:	0801793c 	.word	0x0801793c
 80104e0:	08010421 	.word	0x08010421

080104e4 <vApplicationTickHook>:
}

void vApplicationTickHook(void)
{
#if !defined(MIOS32_DONT_USE_TIMESTAMP)
  MIOS32_TIMESTAMP_Inc();
 80104e4:	f001 bc7e 	b.w	8011de4 <MIOS32_TIMESTAMP_Inc>

080104e8 <vApplicationIdleHook>:
/////////////////////////////////////////////////////////////////////////////
// Idle Hook (called by FreeRTOS when nothing else to do)
/////////////////////////////////////////////////////////////////////////////
void vApplicationIdleHook(void)
{
  APP_Background();
 80104e8:	f7ff bd98 	b.w	801001c <APP_Background>

080104ec <_abort>:
// This function aborts any operations, but keeps MIDI alive (for uploading
// a new firmware)
// If MIDI isn't enabled, the status LED will be flashed
/////////////////////////////////////////////////////////////////////////////
void _abort(void)
{
 80104ec:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_MIDI
  // keep MIDI alive, so that program code can be updated
  u32 delay_ctr = 0;
 80104ee:	2400      	movs	r4, #0
  while( 1 ) {
    ++delay_ctr;
 80104f0:	3401      	adds	r4, #1

    if( (delay_ctr % 100) == 0 ) {
 80104f2:	2364      	movs	r3, #100	; 0x64
 80104f4:	fbb4 f2f3 	udiv	r2, r4, r3
 80104f8:	fb03 4012 	mls	r0, r3, r2, r4
 80104fc:	b908      	cbnz	r0, 8010502 <_abort+0x16>
      // handle timeout/expire counters and USB packages
      MIOS32_MIDI_Periodic_mS();
 80104fe:	f000 ff71 	bl	80113e4 <MIOS32_MIDI_Periodic_mS>
    }

    // check for incoming MIDI packages and call hook
    MIOS32_MIDI_Receive_Handler(APP_MIDI_NotifyPackage);
 8010502:	4809      	ldr	r0, [pc, #36]	; (8010528 <_abort+0x3c>)
 8010504:	f001 fa22 	bl	801194c <MIOS32_MIDI_Receive_Handler>

    if( (delay_ctr % 10000) == 0 ) {
 8010508:	f242 7110 	movw	r1, #10000	; 0x2710
 801050c:	fbb4 f3f1 	udiv	r3, r4, r1
 8010510:	fb01 4213 	mls	r2, r1, r3, r4
 8010514:	2a00      	cmp	r2, #0
 8010516:	d1eb      	bne.n	80104f0 <_abort+0x4>
      // toggle board LED
      MIOS32_BOARD_LED_Set(1, ~MIOS32_BOARD_LED_Get());
 8010518:	f001 fea4 	bl	8012264 <MIOS32_BOARD_LED_Get>
 801051c:	43c1      	mvns	r1, r0
 801051e:	2001      	movs	r0, #1
 8010520:	f001 fe6e 	bl	8012200 <MIOS32_BOARD_LED_Set>
 8010524:	e7e4      	b.n	80104f0 <_abort+0x4>
 8010526:	bf00      	nop
 8010528:	0801001f 	.word	0x0801001f

0801052c <HardFault_Handler_c>:

/////////////////////////////////////////////////////////////////////////////
// Customized HardFault Handler which prints out debugging informations
/////////////////////////////////////////////////////////////////////////////
void HardFault_Handler_c(unsigned int * hardfault_args)
{
 801052c:	b510      	push	{r4, lr}
  volatile unsigned int stacked_r12;
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
 801052e:	6803      	ldr	r3, [r0, #0]
  stacked_r1 = ((unsigned long) hardfault_args[1]);
 8010530:	6841      	ldr	r1, [r0, #4]
  stacked_r2 = ((unsigned long) hardfault_args[2]);
 8010532:	6882      	ldr	r2, [r0, #8]
  stacked_r3 = ((unsigned long) hardfault_args[3]);
 8010534:	68c4      	ldr	r4, [r0, #12]

/////////////////////////////////////////////////////////////////////////////
// Customized HardFault Handler which prints out debugging informations
/////////////////////////////////////////////////////////////////////////////
void HardFault_Handler_c(unsigned int * hardfault_args)
{
 8010536:	b088      	sub	sp, #32
  volatile unsigned int stacked_r12;
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
 8010538:	9300      	str	r3, [sp, #0]
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
 801053a:	6903      	ldr	r3, [r0, #16]
  volatile unsigned int stacked_lr;
  volatile unsigned int stacked_pc;
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
  stacked_r1 = ((unsigned long) hardfault_args[1]);
 801053c:	9101      	str	r1, [sp, #4]
  stacked_r2 = ((unsigned long) hardfault_args[2]);
 801053e:	9202      	str	r2, [sp, #8]
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
  stacked_lr = ((unsigned long) hardfault_args[5]);
 8010540:	6941      	ldr	r1, [r0, #20]
  stacked_pc = ((unsigned long) hardfault_args[6]);
 8010542:	6982      	ldr	r2, [r0, #24]
  stacked_psr = ((unsigned long) hardfault_args[7]);
 8010544:	69c0      	ldr	r0, [r0, #28]
  volatile unsigned int stacked_psr;

  stacked_r0 = ((unsigned long) hardfault_args[0]);
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);
 8010546:	9403      	str	r4, [sp, #12]

  stacked_r12 = ((unsigned long) hardfault_args[4]);
 8010548:	9304      	str	r3, [sp, #16]
  stacked_lr = ((unsigned long) hardfault_args[5]);
  stacked_pc = ((unsigned long) hardfault_args[6]);
  stacked_psr = ((unsigned long) hardfault_args[7]);
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
  MIOS32_MIDI_SendDebugMessage("==================\n");
 801054a:	4c26      	ldr	r4, [pc, #152]	; (80105e4 <HardFault_Handler_c+0xb8>)
  stacked_r1 = ((unsigned long) hardfault_args[1]);
  stacked_r2 = ((unsigned long) hardfault_args[2]);
  stacked_r3 = ((unsigned long) hardfault_args[3]);

  stacked_r12 = ((unsigned long) hardfault_args[4]);
  stacked_lr = ((unsigned long) hardfault_args[5]);
 801054c:	9105      	str	r1, [sp, #20]
  stacked_pc = ((unsigned long) hardfault_args[6]);
 801054e:	9206      	str	r2, [sp, #24]
  stacked_psr = ((unsigned long) hardfault_args[7]);
 8010550:	9007      	str	r0, [sp, #28]
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
 8010552:	9906      	ldr	r1, [sp, #24]
 8010554:	4824      	ldr	r0, [pc, #144]	; (80105e8 <HardFault_Handler_c+0xbc>)
 8010556:	f000 fef5 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("==================\n");
 801055a:	4620      	mov	r0, r4
 801055c:	f000 fef2 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("!!! HARD FAULT !!!\n");
 8010560:	4822      	ldr	r0, [pc, #136]	; (80105ec <HardFault_Handler_c+0xc0>)
 8010562:	f000 feef 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("==================\n");
 8010566:	4620      	mov	r0, r4
 8010568:	f000 feec 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R0 = %08x\n", stacked_r0);
 801056c:	9900      	ldr	r1, [sp, #0]
 801056e:	4820      	ldr	r0, [pc, #128]	; (80105f0 <HardFault_Handler_c+0xc4>)
  MIOS32_MIDI_SendDebugMessage("PSR = %08x\n", stacked_psr);
  MIOS32_MIDI_SendDebugMessage("BFAR = %08x\n", (*((volatile unsigned long *)(0xE000ED38))));
  MIOS32_MIDI_SendDebugMessage("CFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED28))));
  MIOS32_MIDI_SendDebugMessage("HFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED2C))));
  MIOS32_MIDI_SendDebugMessage("DFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED30))));
  MIOS32_MIDI_SendDebugMessage("AFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED3C))));
 8010570:	4c20      	ldr	r4, [pc, #128]	; (80105f4 <HardFault_Handler_c+0xc8>)
  
  MIOS32_MIDI_SendDebugMessage("Hard Fault PC = %08x\n", stacked_pc); // ensure that at least the PC will be sent
  MIOS32_MIDI_SendDebugMessage("==================\n");
  MIOS32_MIDI_SendDebugMessage("!!! HARD FAULT !!!\n");
  MIOS32_MIDI_SendDebugMessage("==================\n");
  MIOS32_MIDI_SendDebugMessage("R0 = %08x\n", stacked_r0);
 8010572:	f000 fee7 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R1 = %08x\n", stacked_r1);
 8010576:	9901      	ldr	r1, [sp, #4]
 8010578:	481f      	ldr	r0, [pc, #124]	; (80105f8 <HardFault_Handler_c+0xcc>)
 801057a:	f000 fee3 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R2 = %08x\n", stacked_r2);
 801057e:	9902      	ldr	r1, [sp, #8]
 8010580:	481e      	ldr	r0, [pc, #120]	; (80105fc <HardFault_Handler_c+0xd0>)
 8010582:	f000 fedf 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R3 = %08x\n", stacked_r3);
 8010586:	9903      	ldr	r1, [sp, #12]
 8010588:	481d      	ldr	r0, [pc, #116]	; (8010600 <HardFault_Handler_c+0xd4>)
 801058a:	f000 fedb 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("R12 = %08x\n", stacked_r12);
 801058e:	9904      	ldr	r1, [sp, #16]
 8010590:	481c      	ldr	r0, [pc, #112]	; (8010604 <HardFault_Handler_c+0xd8>)
 8010592:	f000 fed7 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("LR = %08x\n", stacked_lr);
 8010596:	9905      	ldr	r1, [sp, #20]
 8010598:	481b      	ldr	r0, [pc, #108]	; (8010608 <HardFault_Handler_c+0xdc>)
 801059a:	f000 fed3 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("PC = %08x\n", stacked_pc);
 801059e:	9906      	ldr	r1, [sp, #24]
 80105a0:	481a      	ldr	r0, [pc, #104]	; (801060c <HardFault_Handler_c+0xe0>)
 80105a2:	f000 fecf 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("PSR = %08x\n", stacked_psr);
 80105a6:	9907      	ldr	r1, [sp, #28]
 80105a8:	4819      	ldr	r0, [pc, #100]	; (8010610 <HardFault_Handler_c+0xe4>)
 80105aa:	f000 fecb 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("BFAR = %08x\n", (*((volatile unsigned long *)(0xE000ED38))));
 80105ae:	4b19      	ldr	r3, [pc, #100]	; (8010614 <HardFault_Handler_c+0xe8>)
 80105b0:	4819      	ldr	r0, [pc, #100]	; (8010618 <HardFault_Handler_c+0xec>)
 80105b2:	6819      	ldr	r1, [r3, #0]
 80105b4:	f000 fec6 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("CFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED28))));
 80105b8:	4918      	ldr	r1, [pc, #96]	; (801061c <HardFault_Handler_c+0xf0>)
 80105ba:	4819      	ldr	r0, [pc, #100]	; (8010620 <HardFault_Handler_c+0xf4>)
 80105bc:	6809      	ldr	r1, [r1, #0]
 80105be:	f000 fec1 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("HFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED2C))));
 80105c2:	4a18      	ldr	r2, [pc, #96]	; (8010624 <HardFault_Handler_c+0xf8>)
 80105c4:	4818      	ldr	r0, [pc, #96]	; (8010628 <HardFault_Handler_c+0xfc>)
 80105c6:	6811      	ldr	r1, [r2, #0]
 80105c8:	f000 febc 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("DFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED30))));
 80105cc:	4817      	ldr	r0, [pc, #92]	; (801062c <HardFault_Handler_c+0x100>)
 80105ce:	6801      	ldr	r1, [r0, #0]
 80105d0:	4817      	ldr	r0, [pc, #92]	; (8010630 <HardFault_Handler_c+0x104>)
 80105d2:	f000 feb7 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_MIDI_SendDebugMessage("AFSR = %08x\n", (*((volatile unsigned long *)(0xE000ED3C))));
 80105d6:	6821      	ldr	r1, [r4, #0]
 80105d8:	4816      	ldr	r0, [pc, #88]	; (8010634 <HardFault_Handler_c+0x108>)
 80105da:	f000 feb3 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
  MIOS32_LCD_PrintString("!! HARD FAULT !!");
  MIOS32_LCD_CursorSet(0, 1);
  MIOS32_LCD_PrintFormattedString("at PC=0x%08x", stacked_pc);
#endif

  _abort();
 80105de:	f7ff ff85 	bl	80104ec <_abort>
 80105e2:	bf00      	nop
 80105e4:	08017988 	.word	0x08017988
 80105e8:	08017972 	.word	0x08017972
 80105ec:	0801799c 	.word	0x0801799c
 80105f0:	080179b0 	.word	0x080179b0
 80105f4:	e000ed3c 	.word	0xe000ed3c
 80105f8:	080179bb 	.word	0x080179bb
 80105fc:	080179c6 	.word	0x080179c6
 8010600:	080179d1 	.word	0x080179d1
 8010604:	080179dc 	.word	0x080179dc
 8010608:	080179e8 	.word	0x080179e8
 801060c:	0801797d 	.word	0x0801797d
 8010610:	080179f3 	.word	0x080179f3
 8010614:	e000ed38 	.word	0xe000ed38
 8010618:	080179ff 	.word	0x080179ff
 801061c:	e000ed28 	.word	0xe000ed28
 8010620:	08017a0c 	.word	0x08017a0c
 8010624:	e000ed2c 	.word	0xe000ed2c
 8010628:	08017a19 	.word	0x08017a19
 801062c:	e000ed30 	.word	0xe000ed30
 8010630:	08017a26 	.word	0x08017a26
 8010634:	08017a33 	.word	0x08017a33

08010638 <HardFault_Handler>:
}


void HardFault_Handler(void)
{
  __asm("TST LR, #4");
 8010638:	f01e 0f04 	tst.w	lr, #4
  __asm("ITE EQ");
 801063c:	bf0c      	ite	eq
  __asm("MRSEQ R0, MSP");
 801063e:	f3ef 8008 	mrseq	r0, MSP
  __asm("MRSNE R0, PSP");
 8010642:	f3ef 8009 	mrsne	r0, PSP
  __asm("B HardFault_Handler_c");
 8010646:	f7ff bf71 	b.w	801052c <HardFault_Handler_c>
 801064a:	4770      	bx	lr

0801064c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 801064c:	4b0e      	ldr	r3, [pc, #56]	; (8010688 <prvAddCurrentTaskToDelayedList+0x3c>)
 801064e:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
 8010650:	b510      	push	{r4, lr}
 8010652:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8010654:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 8010656:	480d      	ldr	r0, [pc, #52]	; (801068c <prvAddCurrentTaskToDelayedList+0x40>)
 8010658:	6801      	ldr	r1, [r0, #0]
 801065a:	428c      	cmp	r4, r1
 801065c:	d207      	bcs.n	801066e <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 801065e:	4a0c      	ldr	r2, [pc, #48]	; (8010690 <prvAddCurrentTaskToDelayedList+0x44>)
 8010660:	6810      	ldr	r0, [r2, #0]
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	1d19      	adds	r1, r3, #4
		if( xTimeToWake < xNextTaskUnblockTime )
		{
			xNextTaskUnblockTime = xTimeToWake;
		}
	}
}
 8010666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 801066a:	f000 baa8 	b.w	8010bbe <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
 801066e:	4a09      	ldr	r2, [pc, #36]	; (8010694 <prvAddCurrentTaskToDelayedList+0x48>)
 8010670:	6810      	ldr	r0, [r2, #0]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	1d19      	adds	r1, r3, #4
 8010676:	f000 faa2 	bl	8010bbe <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 801067a:	4807      	ldr	r0, [pc, #28]	; (8010698 <prvAddCurrentTaskToDelayedList+0x4c>)
 801067c:	6801      	ldr	r1, [r0, #0]
 801067e:	428c      	cmp	r4, r1
		{
			xNextTaskUnblockTime = xTimeToWake;
 8010680:	bf38      	it	cc
 8010682:	6004      	strcc	r4, [r0, #0]
 8010684:	bd10      	pop	{r4, pc}
 8010686:	bf00      	nop
 8010688:	2000011c 	.word	0x2000011c
 801068c:	20000134 	.word	0x20000134
 8010690:	20000138 	.word	0x20000138
 8010694:	2000007c 	.word	0x2000007c
 8010698:	20000000 	.word	0x20000000

0801069c <xTaskGenericCreate>:
#endif

/*lint +e956 */

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 801069c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106a0:	4683      	mov	fp, r0
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 80106a2:	2048      	movs	r0, #72	; 0x48
#endif

/*lint +e956 */

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
 80106a4:	4688      	mov	r8, r1
 80106a6:	4617      	mov	r7, r2
 80106a8:	469a      	mov	sl, r3
 80106aa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80106ac:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80106b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
 80106b2:	f000 fbc3 	bl	8010e3c <pvPortMalloc>

	if( pxNewTCB != NULL )
 80106b6:	4604      	mov	r4, r0
 80106b8:	2800      	cmp	r0, #0
 80106ba:	f000 8099 	beq.w	80107f0 <xTaskGenericCreate+0x154>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
 80106be:	b91d      	cbnz	r5, 80106c8 <xTaskGenericCreate+0x2c>
 80106c0:	00b8      	lsls	r0, r7, #2
 80106c2:	f000 fbbb 	bl	8010e3c <pvPortMalloc>
 80106c6:	4605      	mov	r5, r0
 80106c8:	6325      	str	r5, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
 80106ca:	b91d      	cbnz	r5, 80106d4 <xTaskGenericCreate+0x38>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
 80106cc:	4620      	mov	r0, r4
 80106ce:	f000 fb7b 	bl	8010dc8 <vPortFree>
 80106d2:	e08d      	b.n	80107f0 <xTaskGenericCreate+0x154>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
 80106d4:	00ba      	lsls	r2, r7, #2
 80106d6:	4628      	mov	r0, r5
 80106d8:	21a5      	movs	r1, #165	; 0xa5
 80106da:	f007 f90a 	bl	80178f2 <memset>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
 80106de:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80106e0:	3f01      	subs	r7, #1
 80106e2:	eb03 0087 	add.w	r0, r3, r7, lsl #2
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 80106e6:	2210      	movs	r2, #16
 80106e8:	4641      	mov	r1, r8
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
 80106ea:	f020 0707 	bic.w	r7, r0, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
 80106ee:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80106f2:	f007 f90e 	bl	8017912 <strncpy>
 80106f6:	2e04      	cmp	r6, #4
 80106f8:	bf34      	ite	cc
 80106fa:	4635      	movcc	r5, r6
 80106fc:	2504      	movcs	r5, #4
	}
	#endif /* configMAX_TASK_NAME_LEN */
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 80106fe:	2100      	movs	r1, #0
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8010700:	f104 0804 	add.w	r8, r4, #4
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif /* configMAX_TASK_NAME_LEN */
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
 8010704:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8010708:	4640      	mov	r0, r8
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
 801070a:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 801070c:	6465      	str	r5, [r4, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 801070e:	f000 fa46 	bl	8010b9e <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8010712:	f104 0018 	add.w	r0, r4, #24
 8010716:	f000 fa42 	bl	8010b9e <vListInitialiseItem>
	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
 801071a:	f1c5 0205 	rsb	r2, r5, #5
 801071e:	61a2      	str	r2, [r4, #24]
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8010720:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8010722:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010724:	4638      	mov	r0, r7
 8010726:	4659      	mov	r1, fp
 8010728:	4652      	mov	r2, sl
 801072a:	f000 fa7b 	bl	8010c24 <pxPortInitialiseStack>
 801072e:	6020      	str	r0, [r4, #0]
		#endif /* portUSING_MPU_WRAPPERS */

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );

		if( ( void * ) pxCreatedTask != NULL )
 8010730:	f1b9 0f00 	cmp.w	r9, #0
 8010734:	d001      	beq.n	801073a <xTaskGenericCreate+0x9e>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
 8010736:	f8c9 4000 	str.w	r4, [r9]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
 801073a:	f000 fa9f 	bl	8010c7c <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 801073e:	482e      	ldr	r0, [pc, #184]	; (80107f8 <xTaskGenericCreate+0x15c>)
 8010740:	6803      	ldr	r3, [r0, #0]
 8010742:	1c59      	adds	r1, r3, #1
			if( pxCurrentTCB == NULL )
 8010744:	4b2d      	ldr	r3, [pc, #180]	; (80107fc <xTaskGenericCreate+0x160>)

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8010746:	6001      	str	r1, [r0, #0]
			if( pxCurrentTCB == NULL )
 8010748:	681d      	ldr	r5, [r3, #0]
 801074a:	bb15      	cbnz	r5, 8010792 <xTaskGenericCreate+0xf6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 801074c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
 801074e:	6803      	ldr	r3, [r0, #0]
 8010750:	2b01      	cmp	r3, #1
 8010752:	d126      	bne.n	80107a2 <xTaskGenericCreate+0x106>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 8010754:	482a      	ldr	r0, [pc, #168]	; (8010800 <xTaskGenericCreate+0x164>)
 8010756:	2714      	movs	r7, #20
 8010758:	fb07 0005 	mla	r0, r7, r5, r0

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 801075c:	3501      	adds	r5, #1
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
 801075e:	f000 fa13 	bl	8010b88 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
 8010762:	2d05      	cmp	r5, #5
 8010764:	d1f6      	bne.n	8010754 <xTaskGenericCreate+0xb8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 8010766:	4f27      	ldr	r7, [pc, #156]	; (8010804 <xTaskGenericCreate+0x168>)
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8010768:	4d27      	ldr	r5, [pc, #156]	; (8010808 <xTaskGenericCreate+0x16c>)
	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
 801076a:	4638      	mov	r0, r7
 801076c:	f000 fa0c 	bl	8010b88 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
 8010770:	4628      	mov	r0, r5
 8010772:	f000 fa09 	bl	8010b88 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
 8010776:	4825      	ldr	r0, [pc, #148]	; (801080c <xTaskGenericCreate+0x170>)
 8010778:	f000 fa06 	bl	8010b88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
 801077c:	4824      	ldr	r0, [pc, #144]	; (8010810 <xTaskGenericCreate+0x174>)
 801077e:	f000 fa03 	bl	8010b88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
 8010782:	4824      	ldr	r0, [pc, #144]	; (8010814 <xTaskGenericCreate+0x178>)
 8010784:	f000 fa00 	bl	8010b88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010788:	4923      	ldr	r1, [pc, #140]	; (8010818 <xTaskGenericCreate+0x17c>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801078a:	4a24      	ldr	r2, [pc, #144]	; (801081c <xTaskGenericCreate+0x180>)
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801078c:	600f      	str	r7, [r1, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801078e:	6015      	str	r5, [r2, #0]
 8010790:	e007      	b.n	80107a2 <xTaskGenericCreate+0x106>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8010792:	4a23      	ldr	r2, [pc, #140]	; (8010820 <xTaskGenericCreate+0x184>)
 8010794:	6810      	ldr	r0, [r2, #0]
 8010796:	b920      	cbnz	r0, 80107a2 <xTaskGenericCreate+0x106>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8010798:	6819      	ldr	r1, [r3, #0]
 801079a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 801079c:	42b2      	cmp	r2, r6
					{
						pxCurrentTCB = pxNewTCB;
 801079e:	bf98      	it	ls
 80107a0:	601c      	strls	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 80107a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80107a4:	4c1f      	ldr	r4, [pc, #124]	; (8010824 <xTaskGenericCreate+0x188>)
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
			}

			uxTaskNumber++;
 80107a6:	4a20      	ldr	r2, [pc, #128]	; (8010828 <xTaskGenericCreate+0x18c>)
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 80107a8:	6820      	ldr	r0, [r4, #0]
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
			}

			uxTaskNumber++;
 80107aa:	6811      	ldr	r1, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
 80107ac:	4283      	cmp	r3, r0
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
 80107ae:	bf88      	it	hi
 80107b0:	6023      	strhi	r3, [r4, #0]
			}

			uxTaskNumber++;
 80107b2:	1c4c      	adds	r4, r1, #1
 80107b4:	6014      	str	r4, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyQueue( pxNewTCB );
 80107b6:	4a1d      	ldr	r2, [pc, #116]	; (801082c <xTaskGenericCreate+0x190>)
 80107b8:	2401      	movs	r4, #1
 80107ba:	6811      	ldr	r1, [r2, #0]
 80107bc:	fa04 f003 	lsl.w	r0, r4, r3
 80107c0:	4301      	orrs	r1, r0
 80107c2:	6011      	str	r1, [r2, #0]
 80107c4:	4a0e      	ldr	r2, [pc, #56]	; (8010800 <xTaskGenericCreate+0x164>)
 80107c6:	2014      	movs	r0, #20
 80107c8:	fb00 2003 	mla	r0, r0, r3, r2
 80107cc:	4641      	mov	r1, r8
 80107ce:	f000 f9e9 	bl	8010ba4 <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 80107d2:	f000 fa61 	bl	8010c98 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 80107d6:	4b12      	ldr	r3, [pc, #72]	; (8010820 <xTaskGenericCreate+0x184>)
 80107d8:	6819      	ldr	r1, [r3, #0]
 80107da:	b131      	cbz	r1, 80107ea <xTaskGenericCreate+0x14e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80107dc:	4807      	ldr	r0, [pc, #28]	; (80107fc <xTaskGenericCreate+0x160>)
 80107de:	6802      	ldr	r2, [r0, #0]
 80107e0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80107e2:	42b3      	cmp	r3, r6
 80107e4:	d201      	bcs.n	80107ea <xTaskGenericCreate+0x14e>
			{
				portYIELD_WITHIN_API();
 80107e6:	f000 fa39 	bl	8010c5c <vPortYieldFromISR>
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
 80107ea:	4620      	mov	r0, r4
 80107ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80107f0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
 80107f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107f8:	2000015c 	.word	0x2000015c
 80107fc:	2000011c 	.word	0x2000011c
 8010800:	200000b0 	.word	0x200000b0
 8010804:	20000144 	.word	0x20000144
 8010808:	2000009c 	.word	0x2000009c
 801080c:	20000120 	.word	0x20000120
 8010810:	20000088 	.word	0x20000088
 8010814:	20000068 	.word	0x20000068
 8010818:	2000007c 	.word	0x2000007c
 801081c:	20000138 	.word	0x20000138
 8010820:	20000080 	.word	0x20000080
 8010824:	20000160 	.word	0x20000160
 8010828:	20000140 	.word	0x20000140
 801082c:	2000013c 	.word	0x2000013c

08010830 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010830:	b530      	push	{r4, r5, lr}
 8010832:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
 8010834:	2400      	movs	r4, #0
 8010836:	9400      	str	r4, [sp, #0]
 8010838:	9401      	str	r4, [sp, #4]
 801083a:	9402      	str	r4, [sp, #8]
 801083c:	9403      	str	r4, [sp, #12]
 801083e:	480b      	ldr	r0, [pc, #44]	; (801086c <vTaskStartScheduler+0x3c>)
 8010840:	490b      	ldr	r1, [pc, #44]	; (8010870 <vTaskStartScheduler+0x40>)
 8010842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010846:	4623      	mov	r3, r4
 8010848:	f7ff ff28 	bl	801069c <xTaskGenericCreate>
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801084c:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
 801084e:	4605      	mov	r5, r0
			xReturn = xTimerCreateTimerTask();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010850:	d10a      	bne.n	8010868 <vTaskStartScheduler+0x38>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
 8010852:	f000 fa0b 	bl	8010c6c <ulPortSetInterruptMask>

		xSchedulerRunning = pdTRUE;
 8010856:	4b07      	ldr	r3, [pc, #28]	; (8010874 <vTaskStartScheduler+0x44>)
		xTickCount = ( portTickType ) 0U;
 8010858:	4807      	ldr	r0, [pc, #28]	; (8010878 <vTaskStartScheduler+0x48>)

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();

		xSchedulerRunning = pdTRUE;
 801085a:	601d      	str	r5, [r3, #0]
		xTickCount = ( portTickType ) 0U;
 801085c:	6004      	str	r4, [r0, #0]
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 801085e:	b005      	add	sp, #20
 8010860:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010864:	f000 ba5c 	b.w	8010d20 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8010868:	b005      	add	sp, #20
 801086a:	bd30      	pop	{r4, r5, pc}
 801086c:	08010a55 	.word	0x08010a55
 8010870:	08017a40 	.word	0x08017a40
 8010874:	20000080 	.word	0x20000080
 8010878:	20000134 	.word	0x20000134

0801087c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
 801087c:	4b02      	ldr	r3, [pc, #8]	; (8010888 <vTaskSuspendAll+0xc>)
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	1c50      	adds	r0, r2, #1
 8010882:	6018      	str	r0, [r3, #0]
 8010884:	4770      	bx	lr
 8010886:	bf00      	nop
 8010888:	20000114 	.word	0x20000114

0801088c <xTaskGetTickCount>:
	return xAlreadyYielded;
}
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCount( void )
{
 801088c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
 801088e:	f000 f9f5 	bl	8010c7c <vPortEnterCritical>
	{
		xTicks = xTickCount;
 8010892:	4b03      	ldr	r3, [pc, #12]	; (80108a0 <xTaskGetTickCount+0x14>)
 8010894:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8010896:	f000 f9ff 	bl	8010c98 <vPortExitCritical>

	return xTicks;
}
 801089a:	4620      	mov	r0, r4
 801089c:	bd10      	pop	{r4, pc}
 801089e:	bf00      	nop
 80108a0:	20000134 	.word	0x20000134

080108a4 <vTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
 80108a4:	b538      	push	{r3, r4, r5, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 80108a6:	4b31      	ldr	r3, [pc, #196]	; (801096c <vTaskIncrementTick+0xc8>)
 80108a8:	6818      	ldr	r0, [r3, #0]
 80108aa:	2800      	cmp	r0, #0
 80108ac:	d14f      	bne.n	801094e <vTaskIncrementTick+0xaa>
	{
		++xTickCount;
 80108ae:	4830      	ldr	r0, [pc, #192]	; (8010970 <vTaskIncrementTick+0xcc>)
 80108b0:	6801      	ldr	r1, [r0, #0]
 80108b2:	1c4a      	adds	r2, r1, #1
 80108b4:	6002      	str	r2, [r0, #0]
		if( xTickCount == ( portTickType ) 0U )
 80108b6:	6803      	ldr	r3, [r0, #0]
 80108b8:	b9ab      	cbnz	r3, 80108e6 <vTaskIncrementTick+0x42>
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
 80108ba:	4b2e      	ldr	r3, [pc, #184]	; (8010974 <vTaskIncrementTick+0xd0>)
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 80108bc:	4a2e      	ldr	r2, [pc, #184]	; (8010978 <vTaskIncrementTick+0xd4>)
			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );

			pxTemp = pxDelayedTaskList;
 80108be:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
 80108c0:	6810      	ldr	r0, [r2, #0]
 80108c2:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
 80108c4:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
 80108c6:	4a2d      	ldr	r2, [pc, #180]	; (801097c <vTaskIncrementTick+0xd8>)
 80108c8:	6811      	ldr	r1, [r2, #0]
 80108ca:	1c48      	adds	r0, r1, #1
 80108cc:	6010      	str	r0, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80108ce:	681a      	ldr	r2, [r3, #0]
 80108d0:	482b      	ldr	r0, [pc, #172]	; (8010980 <vTaskIncrementTick+0xdc>)
 80108d2:	6811      	ldr	r1, [r2, #0]
 80108d4:	b911      	cbnz	r1, 80108dc <vTaskIncrementTick+0x38>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
 80108d6:	f04f 33ff 	mov.w	r3, #4294967295
 80108da:	e003      	b.n	80108e4 <vTaskIncrementTick+0x40>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	68da      	ldr	r2, [r3, #12]
 80108e0:	68d1      	ldr	r1, [r2, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80108e2:	684b      	ldr	r3, [r1, #4]
 80108e4:	6003      	str	r3, [r0, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
 80108e6:	4822      	ldr	r0, [pc, #136]	; (8010970 <vTaskIncrementTick+0xcc>)
 80108e8:	4925      	ldr	r1, [pc, #148]	; (8010980 <vTaskIncrementTick+0xdc>)
 80108ea:	6802      	ldr	r2, [r0, #0]
 80108ec:	680b      	ldr	r3, [r1, #0]
 80108ee:	429a      	cmp	r2, r3
 80108f0:	d333      	bcc.n	801095a <vTaskIncrementTick+0xb6>
 80108f2:	4820      	ldr	r0, [pc, #128]	; (8010974 <vTaskIncrementTick+0xd0>)
 80108f4:	6802      	ldr	r2, [r0, #0]
 80108f6:	6811      	ldr	r1, [r2, #0]
 80108f8:	b921      	cbnz	r1, 8010904 <vTaskIncrementTick+0x60>
 80108fa:	4821      	ldr	r0, [pc, #132]	; (8010980 <vTaskIncrementTick+0xdc>)
 80108fc:	f04f 31ff 	mov.w	r1, #4294967295
 8010900:	6001      	str	r1, [r0, #0]
 8010902:	e02a      	b.n	801095a <vTaskIncrementTick+0xb6>
 8010904:	6804      	ldr	r4, [r0, #0]
 8010906:	4a1a      	ldr	r2, [pc, #104]	; (8010970 <vTaskIncrementTick+0xcc>)
 8010908:	68e3      	ldr	r3, [r4, #12]
 801090a:	68dc      	ldr	r4, [r3, #12]
 801090c:	6811      	ldr	r1, [r2, #0]
 801090e:	6860      	ldr	r0, [r4, #4]
 8010910:	4281      	cmp	r1, r0
 8010912:	d202      	bcs.n	801091a <vTaskIncrementTick+0x76>
 8010914:	4b1a      	ldr	r3, [pc, #104]	; (8010980 <vTaskIncrementTick+0xdc>)
 8010916:	6018      	str	r0, [r3, #0]
 8010918:	e01f      	b.n	801095a <vTaskIncrementTick+0xb6>
 801091a:	1d25      	adds	r5, r4, #4
 801091c:	4628      	mov	r0, r5
 801091e:	f000 f966 	bl	8010bee <uxListRemove>
 8010922:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8010924:	b11b      	cbz	r3, 801092e <vTaskIncrementTick+0x8a>
 8010926:	f104 0018 	add.w	r0, r4, #24
 801092a:	f000 f960 	bl	8010bee <uxListRemove>
 801092e:	4a15      	ldr	r2, [pc, #84]	; (8010984 <vTaskIncrementTick+0xe0>)
 8010930:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8010932:	6810      	ldr	r0, [r2, #0]
 8010934:	2101      	movs	r1, #1
 8010936:	fa01 f103 	lsl.w	r1, r1, r3
 801093a:	4301      	orrs	r1, r0
 801093c:	6011      	str	r1, [r2, #0]
 801093e:	4a12      	ldr	r2, [pc, #72]	; (8010988 <vTaskIncrementTick+0xe4>)
 8010940:	2014      	movs	r0, #20
 8010942:	fb00 2003 	mla	r0, r0, r3, r2
 8010946:	4629      	mov	r1, r5
 8010948:	f000 f92c 	bl	8010ba4 <vListInsertEnd>
 801094c:	e7d1      	b.n	80108f2 <vTaskIncrementTick+0x4e>
	}
	else
	{
		++uxMissedTicks;
 801094e:	490f      	ldr	r1, [pc, #60]	; (801098c <vTaskIncrementTick+0xe8>)
 8010950:	680a      	ldr	r2, [r1, #0]
 8010952:	1c53      	adds	r3, r2, #1
 8010954:	600b      	str	r3, [r1, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8010956:	f7ff fdc5 	bl	80104e4 <vApplicationTickHook>

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
 801095a:	4a0c      	ldr	r2, [pc, #48]	; (801098c <vTaskIncrementTick+0xe8>)
 801095c:	6813      	ldr	r3, [r2, #0]
 801095e:	b91b      	cbnz	r3, 8010968 <vTaskIncrementTick+0xc4>
		{
			vApplicationTickHook();
		}
	}
	#endif /* configUSE_TICK_HOOK */
}
 8010960:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
		{
			vApplicationTickHook();
 8010964:	f7ff bdbe 	b.w	80104e4 <vApplicationTickHook>
 8010968:	bd38      	pop	{r3, r4, r5, pc}
 801096a:	bf00      	nop
 801096c:	20000114 	.word	0x20000114
 8010970:	20000134 	.word	0x20000134
 8010974:	2000007c 	.word	0x2000007c
 8010978:	20000138 	.word	0x20000138
 801097c:	20000118 	.word	0x20000118
 8010980:	20000000 	.word	0x20000000
 8010984:	2000013c 	.word	0x2000013c
 8010988:	200000b0 	.word	0x200000b0
 801098c:	20000064 	.word	0x20000064

08010990 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
 8010990:	b570      	push	{r4, r5, r6, lr}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010992:	f000 f973 	bl	8010c7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010996:	4b27      	ldr	r3, [pc, #156]	; (8010a34 <xTaskResumeAll+0xa4>)
 8010998:	681a      	ldr	r2, [r3, #0]
 801099a:	1e50      	subs	r0, r2, #1
 801099c:	6018      	str	r0, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
 801099e:	681d      	ldr	r5, [r3, #0]
 80109a0:	b10d      	cbz	r5, 80109a6 <xTaskResumeAll+0x16>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
 80109a2:	2400      	movs	r4, #0
 80109a4:	e041      	b.n	8010a2a <xTaskResumeAll+0x9a>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
 80109a6:	4924      	ldr	r1, [pc, #144]	; (8010a38 <xTaskResumeAll+0xa8>)
 80109a8:	680c      	ldr	r4, [r1, #0]
 80109aa:	2c00      	cmp	r4, #0
 80109ac:	d0f9      	beq.n	80109a2 <xTaskResumeAll+0x12>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
 80109ae:	4b23      	ldr	r3, [pc, #140]	; (8010a3c <xTaskResumeAll+0xac>)
 80109b0:	681a      	ldr	r2, [r3, #0]
 80109b2:	b302      	cbz	r2, 80109f6 <xTaskResumeAll+0x66>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
 80109b4:	68de      	ldr	r6, [r3, #12]
 80109b6:	68f4      	ldr	r4, [r6, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
					uxListRemove( &( pxTCB->xGenericListItem ) );
 80109b8:	1d26      	adds	r6, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
 80109ba:	f104 0018 	add.w	r0, r4, #24
 80109be:	f000 f916 	bl	8010bee <uxListRemove>
					uxListRemove( &( pxTCB->xGenericListItem ) );
 80109c2:	4630      	mov	r0, r6
 80109c4:	f000 f913 	bl	8010bee <uxListRemove>
					prvAddTaskToReadyQueue( pxTCB );
 80109c8:	4a1d      	ldr	r2, [pc, #116]	; (8010a40 <xTaskResumeAll+0xb0>)
 80109ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80109cc:	6810      	ldr	r0, [r2, #0]
 80109ce:	2101      	movs	r1, #1
 80109d0:	fa01 f103 	lsl.w	r1, r1, r3
 80109d4:	4301      	orrs	r1, r0
 80109d6:	6011      	str	r1, [r2, #0]
 80109d8:	4a1a      	ldr	r2, [pc, #104]	; (8010a44 <xTaskResumeAll+0xb4>)
 80109da:	2014      	movs	r0, #20
 80109dc:	fb00 2003 	mla	r0, r0, r3, r2
 80109e0:	4631      	mov	r1, r6
 80109e2:	f000 f8df 	bl	8010ba4 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80109e6:	4b18      	ldr	r3, [pc, #96]	; (8010a48 <xTaskResumeAll+0xb8>)
 80109e8:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 80109ea:	6819      	ldr	r1, [r3, #0]
 80109ec:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
 80109ee:	4284      	cmp	r4, r0
 80109f0:	bf28      	it	cs
 80109f2:	2501      	movcs	r5, #1
 80109f4:	e7db      	b.n	80109ae <xTaskResumeAll+0x1e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80109f6:	4815      	ldr	r0, [pc, #84]	; (8010a4c <xTaskResumeAll+0xbc>)
 80109f8:	6801      	ldr	r1, [r0, #0]
 80109fa:	b141      	cbz	r1, 8010a0e <xTaskResumeAll+0x7e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
 80109fc:	4c13      	ldr	r4, [pc, #76]	; (8010a4c <xTaskResumeAll+0xbc>)
 80109fe:	6822      	ldr	r2, [r4, #0]
 8010a00:	b13a      	cbz	r2, 8010a12 <xTaskResumeAll+0x82>
					{
						vTaskIncrementTick();
 8010a02:	f7ff ff4f 	bl	80108a4 <vTaskIncrementTick>
						--uxMissedTicks;
 8010a06:	6823      	ldr	r3, [r4, #0]
 8010a08:	1e5a      	subs	r2, r3, #1
 8010a0a:	6022      	str	r2, [r4, #0]
 8010a0c:	e7f6      	b.n	80109fc <xTaskResumeAll+0x6c>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 8010a0e:	2d01      	cmp	r5, #1
 8010a10:	d106      	bne.n	8010a20 <xTaskResumeAll+0x90>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
 8010a12:	490f      	ldr	r1, [pc, #60]	; (8010a50 <xTaskResumeAll+0xc0>)
 8010a14:	2000      	movs	r0, #0
 8010a16:	6008      	str	r0, [r1, #0]
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
 8010a18:	2401      	movs	r4, #1
					xMissedYield = pdFALSE;
					portYIELD_WITHIN_API();
 8010a1a:	f000 f91f 	bl	8010c5c <vPortYieldFromISR>
 8010a1e:	e004      	b.n	8010a2a <xTaskResumeAll+0x9a>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
 8010a20:	4c0b      	ldr	r4, [pc, #44]	; (8010a50 <xTaskResumeAll+0xc0>)
 8010a22:	6823      	ldr	r3, [r4, #0]
 8010a24:	2b01      	cmp	r3, #1
 8010a26:	d1bc      	bne.n	80109a2 <xTaskResumeAll+0x12>
 8010a28:	e7f3      	b.n	8010a12 <xTaskResumeAll+0x82>
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
 8010a2a:	f000 f935 	bl	8010c98 <vPortExitCritical>

	return xAlreadyYielded;
}
 8010a2e:	4620      	mov	r0, r4
 8010a30:	bd70      	pop	{r4, r5, r6, pc}
 8010a32:	bf00      	nop
 8010a34:	20000114 	.word	0x20000114
 8010a38:	2000015c 	.word	0x2000015c
 8010a3c:	20000120 	.word	0x20000120
 8010a40:	2000013c 	.word	0x2000013c
 8010a44:	200000b0 	.word	0x200000b0
 8010a48:	2000011c 	.word	0x2000011c
 8010a4c:	20000064 	.word	0x20000064
 8010a50:	20000158 	.word	0x20000158

08010a54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010a54:	b570      	push	{r4, r5, r6, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
 8010a56:	4c15      	ldr	r4, [pc, #84]	; (8010aac <prvIdleTask+0x58>)
 8010a58:	6823      	ldr	r3, [r4, #0]
 8010a5a:	b1f3      	cbz	r3, 8010a9a <prvIdleTask+0x46>
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8010a5c:	4d14      	ldr	r5, [pc, #80]	; (8010ab0 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
 8010a5e:	f7ff ff0d 	bl	801087c <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8010a62:	682e      	ldr	r6, [r5, #0]
			xTaskResumeAll();
 8010a64:	f7ff ff94 	bl	8010990 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8010a68:	2e00      	cmp	r6, #0
 8010a6a:	d0f4      	beq.n	8010a56 <prvIdleTask+0x2>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
 8010a6c:	f000 f906 	bl	8010c7c <vPortEnterCritical>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
 8010a70:	68ea      	ldr	r2, [r5, #12]
 8010a72:	68d5      	ldr	r5, [r2, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
 8010a74:	1d28      	adds	r0, r5, #4
 8010a76:	f000 f8ba 	bl	8010bee <uxListRemove>
					--uxCurrentNumberOfTasks;
 8010a7a:	4b0e      	ldr	r3, [pc, #56]	; (8010ab4 <prvIdleTask+0x60>)
 8010a7c:	6818      	ldr	r0, [r3, #0]
 8010a7e:	1e41      	subs	r1, r0, #1
 8010a80:	6019      	str	r1, [r3, #0]
					--uxTasksDeleted;
 8010a82:	6826      	ldr	r6, [r4, #0]
 8010a84:	1e72      	subs	r2, r6, #1
 8010a86:	6022      	str	r2, [r4, #0]
				}
				taskEXIT_CRITICAL();
 8010a88:	f000 f906 	bl	8010c98 <vPortExitCritical>
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
 8010a8c:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8010a8e:	f000 f99b 	bl	8010dc8 <vPortFree>
		vPortFree( pxTCB );
 8010a92:	4628      	mov	r0, r5
 8010a94:	f000 f998 	bl	8010dc8 <vPortFree>
 8010a98:	e7dd      	b.n	8010a56 <prvIdleTask+0x2>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
 8010a9a:	4807      	ldr	r0, [pc, #28]	; (8010ab8 <prvIdleTask+0x64>)
 8010a9c:	6801      	ldr	r1, [r0, #0]
 8010a9e:	2901      	cmp	r1, #1
 8010aa0:	d901      	bls.n	8010aa6 <prvIdleTask+0x52>
			{
				taskYIELD();
 8010aa2:	f000 f8db 	bl	8010c5c <vPortYieldFromISR>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8010aa6:	f7ff fd1f 	bl	80104e8 <vApplicationIdleHook>
				}
				xTaskResumeAll();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8010aaa:	e7d4      	b.n	8010a56 <prvIdleTask+0x2>
 8010aac:	20000084 	.word	0x20000084
 8010ab0:	20000088 	.word	0x20000088
 8010ab4:	2000015c 	.word	0x2000015c
 8010ab8:	200000b0 	.word	0x200000b0

08010abc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
 8010abc:	b538      	push	{r3, r4, r5, lr}
 8010abe:	460c      	mov	r4, r1
 8010ac0:	4605      	mov	r5, r0
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
 8010ac2:	f7ff fedb 	bl	801087c <vTaskSuspendAll>
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;

			if( xTickCount < *pxPreviousWakeTime )
 8010ac6:	4a18      	ldr	r2, [pc, #96]	; (8010b28 <vTaskDelayUntil+0x6c>)
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8010ac8:	682b      	ldr	r3, [r5, #0]

			if( xTickCount < *pxPreviousWakeTime )
 8010aca:	6811      	ldr	r1, [r2, #0]
 8010acc:	4299      	cmp	r1, r3
		configASSERT( ( xTimeIncrement > 0U ) );

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8010ace:	441c      	add	r4, r3

			if( xTickCount < *pxPreviousWakeTime )
 8010ad0:	d202      	bcs.n	8010ad8 <vTaskDelayUntil+0x1c>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
 8010ad2:	429c      	cmp	r4, r3
 8010ad4:	d208      	bcs.n	8010ae8 <vTaskDelayUntil+0x2c>
 8010ad6:	e001      	b.n	8010adc <vTaskDelayUntil+0x20>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
 8010ad8:	429c      	cmp	r4, r3
 8010ada:	d307      	bcc.n	8010aec <vTaskDelayUntil+0x30>
 8010adc:	6810      	ldr	r0, [r2, #0]
 8010ade:	4284      	cmp	r4, r0
 8010ae0:	bf94      	ite	ls
 8010ae2:	2000      	movls	r0, #0
 8010ae4:	2001      	movhi	r0, #1
 8010ae6:	e002      	b.n	8010aee <vTaskDelayUntil+0x32>
#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;
 8010ae8:	2000      	movs	r0, #0
 8010aea:	e000      	b.n	8010aee <vTaskDelayUntil+0x32>
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
				{
					xShouldDelay = pdTRUE;
 8010aec:	2001      	movs	r0, #1
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8010aee:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
 8010af0:	b190      	cbz	r0, 8010b18 <vTaskDelayUntil+0x5c>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
 8010af2:	4d0e      	ldr	r5, [pc, #56]	; (8010b2c <vTaskDelayUntil+0x70>)
 8010af4:	682b      	ldr	r3, [r5, #0]
 8010af6:	1d18      	adds	r0, r3, #4
 8010af8:	f000 f879 	bl	8010bee <uxListRemove>
 8010afc:	b948      	cbnz	r0, 8010b12 <vTaskDelayUntil+0x56>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8010afe:	4b0c      	ldr	r3, [pc, #48]	; (8010b30 <vTaskDelayUntil+0x74>)
 8010b00:	6819      	ldr	r1, [r3, #0]
 8010b02:	682a      	ldr	r2, [r5, #0]
 8010b04:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8010b06:	2001      	movs	r0, #1
 8010b08:	fa00 f202 	lsl.w	r2, r0, r2
 8010b0c:	ea21 0102 	bic.w	r1, r1, r2
 8010b10:	6019      	str	r1, [r3, #0]
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8010b12:	4620      	mov	r0, r4
 8010b14:	f7ff fd9a 	bl	801064c <prvAddCurrentTaskToDelayedList>
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8010b18:	f7ff ff3a 	bl	8010990 <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010b1c:	b918      	cbnz	r0, 8010b26 <vTaskDelayUntil+0x6a>
		{
			portYIELD_WITHIN_API();
		}
	}
 8010b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 8010b22:	f000 b89b 	b.w	8010c5c <vPortYieldFromISR>
 8010b26:	bd38      	pop	{r3, r4, r5, pc}
 8010b28:	20000134 	.word	0x20000134
 8010b2c:	2000011c 	.word	0x2000011c
 8010b30:	2000013c 	.word	0x2000013c

08010b34 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
 8010b34:	4b0f      	ldr	r3, [pc, #60]	; (8010b74 <vTaskSwitchContext+0x40>)
 8010b36:	6818      	ldr	r0, [r3, #0]
 8010b38:	b110      	cbz	r0, 8010b40 <vTaskSwitchContext+0xc>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
 8010b3a:	2201      	movs	r2, #1
 8010b3c:	4b0e      	ldr	r3, [pc, #56]	; (8010b78 <vTaskSwitchContext+0x44>)
 8010b3e:	e016      	b.n	8010b6e <vTaskSwitchContext+0x3a>
		#endif /* configGENERATE_RUN_TIME_STATS */

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
 8010b40:	490e      	ldr	r1, [pc, #56]	; (8010b7c <vTaskSwitchContext+0x48>)
 8010b42:	680a      	ldr	r2, [r1, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline unsigned char ucPortCountLeadingZeros( unsigned long ulBitmap )
	{
	unsigned char ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8010b44:	fab2 f382 	clz	r3, r2
 8010b48:	4a0d      	ldr	r2, [pc, #52]	; (8010b80 <vTaskSwitchContext+0x4c>)
 8010b4a:	b2d8      	uxtb	r0, r3
 8010b4c:	2114      	movs	r1, #20
 8010b4e:	f1c0 031f 	rsb	r3, r0, #31
 8010b52:	fb01 2003 	mla	r0, r1, r3, r2
 8010b56:	f100 0108 	add.w	r1, r0, #8
 8010b5a:	6843      	ldr	r3, [r0, #4]
 8010b5c:	685a      	ldr	r2, [r3, #4]
 8010b5e:	4b09      	ldr	r3, [pc, #36]	; (8010b84 <vTaskSwitchContext+0x50>)
 8010b60:	6042      	str	r2, [r0, #4]
 8010b62:	428a      	cmp	r2, r1
 8010b64:	bf04      	itt	eq
 8010b66:	6852      	ldreq	r2, [r2, #4]
 8010b68:	6042      	streq	r2, [r0, #4]
 8010b6a:	6840      	ldr	r0, [r0, #4]
 8010b6c:	68c2      	ldr	r2, [r0, #12]
 8010b6e:	601a      	str	r2, [r3, #0]
 8010b70:	4770      	bx	lr
 8010b72:	bf00      	nop
 8010b74:	20000114 	.word	0x20000114
 8010b78:	20000158 	.word	0x20000158
 8010b7c:	2000013c 	.word	0x2000013c
 8010b80:	200000b0 	.word	0x200000b0
 8010b84:	2000011c 	.word	0x2000011c

08010b88 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8010b88:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010b8c:	f04f 32ff 	mov.w	r2, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 8010b90:	2100      	movs	r1, #0
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8010b92:	6082      	str	r2, [r0, #8]
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
 8010b94:	6043      	str	r3, [r0, #4]
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
 8010b96:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
 8010b98:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
 8010b9a:	6001      	str	r1, [r0, #0]
 8010b9c:	4770      	bx	lr

08010b9e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	6103      	str	r3, [r0, #16]
 8010ba2:	4770      	bx	lr

08010ba4 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
 8010ba4:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
 8010ba6:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
 8010ba8:	608b      	str	r3, [r1, #8]
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;

	pxNewListItem->pxNext = pxIndex->pxNext;
 8010baa:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8010bac:	685a      	ldr	r2, [r3, #4]
 8010bae:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
 8010bb0:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
 8010bb2:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8010bb4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8010bb6:	6801      	ldr	r1, [r0, #0]
 8010bb8:	1c4b      	adds	r3, r1, #1
 8010bba:	6003      	str	r3, [r0, #0]
 8010bbc:	4770      	bx	lr

08010bbe <vListInsert>:
{
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
 8010bbe:	680a      	ldr	r2, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010bc0:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
 8010bc2:	b510      	push	{r4, lr}
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010bc4:	d101      	bne.n	8010bca <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010bc6:	6903      	ldr	r3, [r0, #16]
 8010bc8:	e007      	b.n	8010bda <vListInsert+0x1c>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8010bca:	f100 0308 	add.w	r3, r0, #8
 8010bce:	685c      	ldr	r4, [r3, #4]
 8010bd0:	6824      	ldr	r4, [r4, #0]
 8010bd2:	4294      	cmp	r4, r2
 8010bd4:	d801      	bhi.n	8010bda <vListInsert+0x1c>
 8010bd6:	685b      	ldr	r3, [r3, #4]
 8010bd8:	e7f9      	b.n	8010bce <vListInsert+0x10>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010bda:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8010bdc:	6108      	str	r0, [r1, #16]
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
 8010bde:	6091      	str	r1, [r2, #8]
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010be0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
 8010be2:	6059      	str	r1, [r3, #4]
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
 8010be4:	608b      	str	r3, [r1, #8]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8010be6:	6801      	ldr	r1, [r0, #0]
 8010be8:	1c4b      	adds	r3, r1, #1
 8010bea:	6003      	str	r3, [r0, #0]
 8010bec:	bd10      	pop	{r4, pc}

08010bee <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8010bee:	6843      	ldr	r3, [r0, #4]
 8010bf0:	6882      	ldr	r2, [r0, #8]
 8010bf2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010bf4:	6882      	ldr	r2, [r0, #8]
 8010bf6:	6053      	str	r3, [r2, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
 8010bf8:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8010bfa:	6859      	ldr	r1, [r3, #4]
 8010bfc:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010bfe:	bf08      	it	eq
 8010c00:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
 8010c02:	2200      	movs	r2, #0
 8010c04:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8010c06:	6818      	ldr	r0, [r3, #0]
 8010c08:	1e41      	subs	r1, r0, #1
 8010c0a:	6019      	str	r1, [r3, #0]

	return pxList->uxNumberOfItems;
 8010c0c:	6818      	ldr	r0, [r3, #0]
}
 8010c0e:	4770      	bx	lr

08010c10 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8010c10:	4803      	ldr	r0, [pc, #12]	; (8010c20 <prvPortStartFirstTask+0x10>)
 8010c12:	6800      	ldr	r0, [r0, #0]
 8010c14:	6800      	ldr	r0, [r0, #0]
 8010c16:	f380 8808 	msr	MSP, r0
 8010c1a:	b662      	cpsie	i
 8010c1c:	df00      	svc	0
 8010c1e:	bf00      	nop
 8010c20:	e000ed08 	.word	0xe000ed08

08010c24 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010c24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
 8010c28:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
 8010c32:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8010c36:	3840      	subs	r0, #64	; 0x40
 8010c38:	4770      	bx	lr
	...

08010c3c <vPortSVCHandler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010c3c:	4b06      	ldr	r3, [pc, #24]	; (8010c58 <pxCurrentTCBConst2>)
 8010c3e:	6819      	ldr	r1, [r3, #0]
 8010c40:	6808      	ldr	r0, [r1, #0]
 8010c42:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010c46:	f380 8809 	msr	PSP, r0
 8010c4a:	f04f 0000 	mov.w	r0, #0
 8010c4e:	f380 8811 	msr	BASEPRI, r0
 8010c52:	f04e 0e0d 	orr.w	lr, lr, #13
 8010c56:	4770      	bx	lr

08010c58 <pxCurrentTCBConst2>:
 8010c58:	2000011c 	.word	0x2000011c

08010c5c <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010c5c:	4b02      	ldr	r3, [pc, #8]	; (8010c68 <vPortYieldFromISR+0xc>)
 8010c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c62:	601a      	str	r2, [r3, #0]
 8010c64:	4770      	bx	lr
 8010c66:	bf00      	nop
 8010c68:	e000ed04 	.word	0xe000ed04

08010c6c <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8010c6c:	f3ef 8011 	mrs	r0, BASEPRI
 8010c70:	f04f 01bf 	mov.w	r1, #191	; 0xbf
 8010c74:	f381 8811 	msr	BASEPRI, r1
 8010c78:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 8010c7a:	2000      	movs	r0, #0

08010c7c <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010c7c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 8010c7e:	f7ff fff5 	bl	8010c6c <ulPortSetInterruptMask>
	uxCriticalNesting++;
 8010c82:	4b02      	ldr	r3, [pc, #8]	; (8010c8c <vPortEnterCritical+0x10>)
 8010c84:	681a      	ldr	r2, [r3, #0]
 8010c86:	1c50      	adds	r0, r2, #1
 8010c88:	6018      	str	r0, [r3, #0]
 8010c8a:	bd08      	pop	{r3, pc}
 8010c8c:	20000004 	.word	0x20000004

08010c90 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
 8010c90:	f380 8811 	msr	BASEPRI, r0
 8010c94:	4770      	bx	lr
	...

08010c98 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	uxCriticalNesting--;
 8010c98:	4b03      	ldr	r3, [pc, #12]	; (8010ca8 <vPortExitCritical+0x10>)
 8010c9a:	6818      	ldr	r0, [r3, #0]
 8010c9c:	3801      	subs	r0, #1
 8010c9e:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 8010ca0:	b908      	cbnz	r0, 8010ca6 <vPortExitCritical+0xe>
	{
		portENABLE_INTERRUPTS();
 8010ca2:	f7ff bff5 	b.w	8010c90 <vPortClearInterruptMask>
 8010ca6:	4770      	bx	lr
 8010ca8:	20000004 	.word	0x20000004

08010cac <xPortPendSVHandler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010cac:	f3ef 8009 	mrs	r0, PSP
 8010cb0:	4b0c      	ldr	r3, [pc, #48]	; (8010ce4 <pxCurrentTCBConst>)
 8010cb2:	681a      	ldr	r2, [r3, #0]
 8010cb4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010cb8:	6010      	str	r0, [r2, #0]
 8010cba:	e92d 4008 	stmdb	sp!, {r3, lr}
 8010cbe:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8010cc2:	f380 8811 	msr	BASEPRI, r0
 8010cc6:	f7ff ff35 	bl	8010b34 <vTaskSwitchContext>
 8010cca:	f04f 0000 	mov.w	r0, #0
 8010cce:	f380 8811 	msr	BASEPRI, r0
 8010cd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010cd6:	6819      	ldr	r1, [r3, #0]
 8010cd8:	6808      	ldr	r0, [r1, #0]
 8010cda:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8010cde:	f380 8809 	msr	PSP, r0
 8010ce2:	4770      	bx	lr

08010ce4 <pxCurrentTCBConst>:
 8010ce4:	2000011c 	.word	0x2000011c

08010ce8 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010ce8:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010cea:	4b06      	ldr	r3, [pc, #24]	; (8010d04 <xPortSysTickHandler+0x1c>)
 8010cec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010cf0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 8010cf2:	f7ff ffbb 	bl	8010c6c <ulPortSetInterruptMask>
	{
		vTaskIncrementTick();
 8010cf6:	f7ff fdd5 	bl	80108a4 <vTaskIncrementTick>
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8010cfa:	2000      	movs	r0, #0
}
 8010cfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		vTaskIncrementTick();
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8010d00:	f7ff bfc6 	b.w	8010c90 <vPortClearInterruptMask>
 8010d04:	e000ed04 	.word	0xe000ed04

08010d08 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 8010d08:	4b03      	ldr	r3, [pc, #12]	; (8010d18 <vPortSetupTimerInterrupt+0x10>)
 8010d0a:	4a04      	ldr	r2, [pc, #16]	; (8010d1c <vPortSetupTimerInterrupt+0x14>)
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8010d0c:	2007      	movs	r0, #7
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
 8010d0e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8010d10:	f843 0c04 	str.w	r0, [r3, #-4]
 8010d14:	4770      	bx	lr
 8010d16:	bf00      	nop
 8010d18:	e000e014 	.word	0xe000e014
 8010d1c:	0002903f 	.word	0x0002903f

08010d20 <xPortStartScheduler>:
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010d20:	4b09      	ldr	r3, [pc, #36]	; (8010d48 <xPortStartScheduler+0x28>)
 8010d22:	681a      	ldr	r2, [r3, #0]
 8010d24:	f442 007f 	orr.w	r0, r2, #16711680	; 0xff0000

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
 8010d28:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010d2a:	6018      	str	r0, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010d2c:	6819      	ldr	r1, [r3, #0]
 8010d2e:	f041 447f 	orr.w	r4, r1, #4278190080	; 0xff000000
 8010d32:	601c      	str	r4, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010d34:	f7ff ffe8 	bl	8010d08 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010d38:	4b04      	ldr	r3, [pc, #16]	; (8010d4c <xPortStartScheduler+0x2c>)
 8010d3a:	2400      	movs	r4, #0
 8010d3c:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010d3e:	f7ff ff67 	bl	8010c10 <prvPortStartFirstTask>

	/* Should not get here! */
	return 0;
}
 8010d42:	4620      	mov	r0, r4
 8010d44:	bd10      	pop	{r4, pc}
 8010d46:	bf00      	nop
 8010d48:	e000ed20 	.word	0xe000ed20
 8010d4c:	20000004 	.word	0x20000004

08010d50 <umm_disconnect_from_free_list>:
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
}

// ----------------------------------------------------------------------------

static void umm_disconnect_from_free_list( unsigned short int c ) {
 8010d50:	b530      	push	{r4, r5, lr}
    // Disconnect this block from the FREE list

    UMM_NFREE(UMM_PFREE(c)) = UMM_NFREE(c);
 8010d52:	4a09      	ldr	r2, [pc, #36]	; (8010d78 <umm_disconnect_from_free_list+0x28>)
 8010d54:	210c      	movs	r1, #12
 8010d56:	4348      	muls	r0, r1
 8010d58:	1813      	adds	r3, r2, r0
 8010d5a:	88dc      	ldrh	r4, [r3, #6]
 8010d5c:	889d      	ldrh	r5, [r3, #4]
 8010d5e:	fb01 2404 	mla	r4, r1, r4, r2
 8010d62:	80a5      	strh	r5, [r4, #4]
    UMM_PFREE(UMM_NFREE(c)) = UMM_PFREE(c);
 8010d64:	889d      	ldrh	r5, [r3, #4]
 8010d66:	88dc      	ldrh	r4, [r3, #6]
 8010d68:	fb01 2105 	mla	r1, r1, r5, r2
 8010d6c:	80cc      	strh	r4, [r1, #6]

    // And clear the free block indicator

    UMM_NBLOCK(c) &= (~UMM_FREELIST_MASK);
 8010d6e:	881b      	ldrh	r3, [r3, #0]
 8010d70:	0459      	lsls	r1, r3, #17
 8010d72:	0c4b      	lsrs	r3, r1, #17
 8010d74:	5213      	strh	r3, [r2, r0]
 8010d76:	bd30      	pop	{r4, r5, pc}
 8010d78:	2000074a 	.word	0x2000074a

08010d7c <umm_assimilate_up>:

// ----------------------------------------------------------------------------

// static int foo = 0;

static void umm_assimilate_up( unsigned short int c ) {
 8010d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  if( UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010d80:	250c      	movs	r5, #12
 8010d82:	4c10      	ldr	r4, [pc, #64]	; (8010dc4 <umm_assimilate_up+0x48>)
 8010d84:	fb05 f700 	mul.w	r7, r5, r0
 8010d88:	19e6      	adds	r6, r4, r7

// ----------------------------------------------------------------------------

// static int foo = 0;

static void umm_assimilate_up( unsigned short int c ) {
 8010d8a:	4680      	mov	r8, r0

  if( UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010d8c:	8830      	ldrh	r0, [r6, #0]
 8010d8e:	fb05 4300 	mla	r3, r5, r0, r4
 8010d92:	f9b3 1000 	ldrsh.w	r1, [r3]
 8010d96:	2900      	cmp	r1, #0
 8010d98:	da12      	bge.n	8010dc0 <umm_assimilate_up+0x44>

    DBG_LOG_DEBUG( "Assimilate up to next block, which is FREE\n" );

    // Disconnect the next block from the FREE list

    umm_disconnect_from_free_list( UMM_NBLOCK(c) );
 8010d9a:	f7ff ffd9 	bl	8010d50 <umm_disconnect_from_free_list>

    // Assimilate the next block with this one

    UMM_PBLOCK(UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_BLOCKNO_MASK) = c;
 8010d9e:	8830      	ldrh	r0, [r6, #0]
 8010da0:	fb05 4200 	mla	r2, r5, r0, r4
 8010da4:	8813      	ldrh	r3, [r2, #0]
 8010da6:	0459      	lsls	r1, r3, #17
 8010da8:	0c48      	lsrs	r0, r1, #17
 8010daa:	fb05 4200 	mla	r2, r5, r0, r4
 8010dae:	f8a2 8002 	strh.w	r8, [r2, #2]
    UMM_NBLOCK(c) = UMM_NBLOCK(UMM_NBLOCK(c)) & UMM_BLOCKNO_MASK;
 8010db2:	8833      	ldrh	r3, [r6, #0]
 8010db4:	fb05 4503 	mla	r5, r5, r3, r4
 8010db8:	8829      	ldrh	r1, [r5, #0]
 8010dba:	0448      	lsls	r0, r1, #17
 8010dbc:	0c42      	lsrs	r2, r0, #17
 8010dbe:	53e2      	strh	r2, [r4, r7]
 8010dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dc4:	2000074a 	.word	0x2000074a

08010dc8 <vPortFree>:
    return( UMM_PBLOCK(c) );
}

// ----------------------------------------------------------------------------

void umm_free( void *ptr ) {
 8010dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  unsigned short int c;

  // If we're being asked to free a NULL pointer, well that's just silly!

  if( (void *)0 == ptr ) {
 8010dca:	4607      	mov	r7, r0
 8010dcc:	2800      	cmp	r0, #0
 8010dce:	d032      	beq.n	8010e36 <vPortFree+0x6e>
  //
  UMM_CRITICAL_ENTRY();

  // Figure out which block we're in. Note the use of truncated division...

  c = (ptr-(void *)(&(umm_heap[0])))/sizeof(umm_block);
 8010dd0:	4c19      	ldr	r4, [pc, #100]	; (8010e38 <vPortFree+0x70>)
 8010dd2:	250c      	movs	r5, #12
 8010dd4:	1b3f      	subs	r7, r7, r4
  // NOTE:  See the new umm_info() function that you can use to see if a ptr is
  //        on the free list!

  // Protect the critical section...
  //
  UMM_CRITICAL_ENTRY();
 8010dd6:	f7ff fd51 	bl	801087c <vTaskSuspendAll>

  // Figure out which block we're in. Note the use of truncated division...

  c = (ptr-(void *)(&(umm_heap[0])))/sizeof(umm_block);
 8010dda:	fbb7 f0f5 	udiv	r0, r7, r5
 8010dde:	b286      	uxth	r6, r0
  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();

  return( ptr );
}
 8010de0:	4637      	mov	r7, r6

  umm_assimilate_up( c );

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(UMM_PBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010de2:	436f      	muls	r7, r5

  DBG_LOG_DEBUG( "Freeing block %6d\n", c );

  // Now let's assimilate this block with the next one if possible.

  umm_assimilate_up( c );
 8010de4:	4630      	mov	r0, r6
 8010de6:	f7ff ffc9 	bl	8010d7c <umm_assimilate_up>

  // Then assimilate with the previous block if possible

  if( UMM_NBLOCK(UMM_PBLOCK(c)) & UMM_FREELIST_MASK ) {
 8010dea:	19e3      	adds	r3, r4, r7
 8010dec:	8859      	ldrh	r1, [r3, #2]
 8010dee:	4369      	muls	r1, r5
 8010df0:	5e62      	ldrsh	r2, [r4, r1]
 8010df2:	2a00      	cmp	r2, #0
 8010df4:	da0b      	bge.n	8010e0e <vPortFree+0x46>

// ----------------------------------------------------------------------------

static unsigned short int umm_assimilate_down( unsigned short int c, unsigned short int freemask ) {

    UMM_NBLOCK(UMM_PBLOCK(c)) = UMM_NBLOCK(c) | freemask;
 8010df6:	881a      	ldrh	r2, [r3, #0]
 8010df8:	ea6f 4042 	mvn.w	r0, r2, lsl #17
 8010dfc:	ea6f 4250 	mvn.w	r2, r0, lsr #17
 8010e00:	5262      	strh	r2, [r4, r1]
    UMM_PBLOCK(UMM_NBLOCK(c)) = UMM_PBLOCK(c);
 8010e02:	8859      	ldrh	r1, [r3, #2]
 8010e04:	881b      	ldrh	r3, [r3, #0]
 8010e06:	fb05 4403 	mla	r4, r5, r3, r4
 8010e0a:	8061      	strh	r1, [r4, #2]
 8010e0c:	e00f      	b.n	8010e2e <vPortFree+0x66>
    // The previous block is not a free block, so add this one to the head
    // of the free list

    DBG_LOG_DEBUG( "Just add to head of free list\n" );

    UMM_PFREE(UMM_NFREE(0)) = c;
 8010e0e:	88a0      	ldrh	r0, [r4, #4]
 8010e10:	b281      	uxth	r1, r0
 8010e12:	fb05 4501 	mla	r5, r5, r1, r4
    UMM_NFREE(c)            = UMM_NFREE(0);
    UMM_PFREE(c)            = 0;
 8010e16:	2200      	movs	r2, #0
    // The previous block is not a free block, so add this one to the head
    // of the free list

    DBG_LOG_DEBUG( "Just add to head of free list\n" );

    UMM_PFREE(UMM_NFREE(0)) = c;
 8010e18:	80ee      	strh	r6, [r5, #6]
    UMM_NFREE(c)            = UMM_NFREE(0);
 8010e1a:	8098      	strh	r0, [r3, #4]
    UMM_PFREE(c)            = 0;
 8010e1c:	719a      	strb	r2, [r3, #6]
 8010e1e:	71da      	strb	r2, [r3, #7]
    UMM_NFREE(0)            = c;
 8010e20:	80a6      	strh	r6, [r4, #4]

    UMM_NBLOCK(c)          |= UMM_FREELIST_MASK;
 8010e22:	881b      	ldrh	r3, [r3, #0]
 8010e24:	ea6f 4043 	mvn.w	r0, r3, lsl #17
 8010e28:	ea6f 4150 	mvn.w	r1, r0, lsr #17
 8010e2c:	53e1      	strh	r1, [r4, r7]
#endif

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
}
 8010e2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  }
#endif

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
 8010e32:	f7ff bdad 	b.w	8010990 <xTaskResumeAll>
 8010e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e38:	2000074a 	.word	0x2000074a

08010e3c <pvPortMalloc>:
}

// ----------------------------------------------------------------------------

void *umm_malloc( size_t size ) {
 8010e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // the very first thing we do is figure out if we're being asked to allocate
  // a size of 0 - and if we are we'll simply return a null pointer. if not
  // then reduce the size by 1 byte so that the subsequent calculations on
  // the number of blocks to allocate are easier...

  if( 0 == size ) {
 8010e3e:	4604      	mov	r4, r0
 8010e40:	2800      	cmp	r0, #0
 8010e42:	f000 8083 	beq.w	8010f4c <pvPortMalloc+0x110>
    return( (void *)NULL );
  }

  // Protect the critical section...
  //
  UMM_CRITICAL_ENTRY();
 8010e46:	f7ff fd19 	bl	801087c <vTaskSuspendAll>
  //
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((umm_block *)0)->body)) )
 8010e4a:	2c08      	cmp	r4, #8
 8010e4c:	d907      	bls.n	8010e5e <pvPortMalloc+0x22>
    return( 1 );

  // If it's for more than that, then we need to figure out the number of
  // additional whole blocks the size of an umm_block are required.

  size -= ( 1 + (sizeof(((umm_block *)0)->body)) );
 8010e4e:	f1a4 0109 	sub.w	r1, r4, #9

  return( 2 + size/(sizeof(umm_block)) );
 8010e52:	230c      	movs	r3, #12
 8010e54:	fbb1 f0f3 	udiv	r0, r1, r3
 8010e58:	1c82      	adds	r2, r0, #2
 8010e5a:	b291      	uxth	r1, r2
 8010e5c:	e000      	b.n	8010e60 <pvPortMalloc+0x24>
  // When a block removed from the free list, the space used by the free
  // pointers is available for data. That's what the first calculation
  // of size is doing.

  if( size <= (sizeof(((umm_block *)0)->body)) )
    return( 1 );
 8010e5e:	2101      	movs	r1, #1
  // enough to hold the number of blocks we need.
  //
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(0);
 8010e60:	4c3b      	ldr	r4, [pc, #236]	; (8010f50 <pvPortMalloc+0x114>)
 8010e62:	88a2      	ldrh	r2, [r4, #4]

  bestBlock = UMM_NFREE(0);
  bestSize  = 0x7FFF;
 8010e64:	f647 76ff 	movw	r6, #32767	; 0x7fff
  // This part may be customized to be a best-fit, worst-fit, or first-fit
  // algorithm

  cf = UMM_NFREE(0);

  bestBlock = UMM_NFREE(0);
 8010e68:	4614      	mov	r4, r2
// ----------------------------------------------------------------------------

void *umm_malloc( size_t size ) {

  unsigned short int blocks;
  unsigned short int blockSize = 0;
 8010e6a:	2000      	movs	r0, #0
  cf = UMM_NFREE(0);

  bestBlock = UMM_NFREE(0);
  bestSize  = 0x7FFF;

  while( UMM_NFREE(cf) ) {
 8010e6c:	4b38      	ldr	r3, [pc, #224]	; (8010f50 <pvPortMalloc+0x114>)
 8010e6e:	250c      	movs	r5, #12
 8010e70:	fb05 3e02 	mla	lr, r5, r2, r3
 8010e74:	f8be 7004 	ldrh.w	r7, [lr, #4]
 8010e78:	b16f      	cbz	r7, 8010e96 <pvPortMalloc+0x5a>
    blockSize = (UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK) - cf;
 8010e7a:	f8be 5000 	ldrh.w	r5, [lr]
 8010e7e:	046b      	lsls	r3, r5, #17
 8010e80:	ebc2 4053 	rsb	r0, r2, r3, lsr #17
 8010e84:	b280      	uxth	r0, r0
#if defined UMM_FIRST_FIT
    // This is the first block that fits!
    if( (blockSize >= blocks) )
        break;
#elif defined UMM_BEST_FIT
    if( (blockSize >= blocks) && (blockSize < bestSize) ) {
 8010e86:	4288      	cmp	r0, r1
 8010e88:	d303      	bcc.n	8010e92 <pvPortMalloc+0x56>
 8010e8a:	42b0      	cmp	r0, r6
 8010e8c:	bf3c      	itt	cc
 8010e8e:	4614      	movcc	r4, r2
 8010e90:	4606      	movcc	r6, r0
 8010e92:	463a      	mov	r2, r7
 8010e94:	e7ea      	b.n	8010e6c <pvPortMalloc+0x30>
#endif

    cf = UMM_NFREE(cf);
  }

  if( 0x7FFF != bestSize ) {
 8010e96:	f647 77ff 	movw	r7, #32767	; 0x7fff
 8010e9a:	42be      	cmp	r6, r7
 8010e9c:	bf08      	it	eq
 8010e9e:	4614      	moveq	r4, r2
    cf        = bestBlock;
    blockSize = bestSize;
  }

  if( UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK ) {
 8010ea0:	fb05 3204 	mla	r2, r5, r4, r3
#endif

    cf = UMM_NFREE(cf);
  }

  if( 0x7FFF != bestSize ) {
 8010ea4:	bf18      	it	ne
 8010ea6:	4630      	movne	r0, r6
    cf        = bestBlock;
    blockSize = bestSize;
  }

  if( UMM_NBLOCK(cf) & UMM_BLOCKNO_MASK ) {
 8010ea8:	8817      	ldrh	r7, [r2, #0]
 8010eaa:	047a      	lsls	r2, r7, #17
 8010eac:	46a4      	mov	ip, r4
 8010eae:	0c57      	lsrs	r7, r2, #17
 8010eb0:	b1e2      	cbz	r2, 8010eec <pvPortMalloc+0xb0>
    // This is an existing block in the memory heap, we just need to split off
    // what we need, unlink it from the free list and mark it as in use, and
    // link the rest of the block back into the freelist as if it was a new
    // block on the free list...

    if( blockSize == blocks ) {
 8010eb2:	4288      	cmp	r0, r1
 8010eb4:	d103      	bne.n	8010ebe <pvPortMalloc+0x82>
      // It's an exact fit and we don't neet to split off a block.
      DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - exact\n", blocks, cf );

      // Disconnect this block from the FREE list

      umm_disconnect_from_free_list( cf );
 8010eb6:	4620      	mov	r0, r4
 8010eb8:	f7ff ff4a 	bl	8010d50 <umm_disconnect_from_free_list>
 8010ebc:	e03e      	b.n	8010f3c <pvPortMalloc+0x100>

    } else {
     // It's not an exact fit and we need to split off a block.
     DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - existing\n", blocks, cf );

     umm_make_new_block( cf, blockSize-blocks, UMM_FREELIST_MASK );
 8010ebe:	1a40      	subs	r0, r0, r1

static void umm_make_new_block( unsigned short int c,
                                unsigned short int blocks,
                                unsigned short int freemask ) {

     UMM_NBLOCK(c+blocks) = UMM_NBLOCK(c) & UMM_BLOCKNO_MASK;
 8010ec0:	fa14 f080 	uxtah	r0, r4, r0
 8010ec4:	fb05 f200 	mul.w	r2, r5, r0
 8010ec8:	1899      	adds	r1, r3, r2
 8010eca:	529f      	strh	r7, [r3, r2]
     UMM_PBLOCK(c+blocks) = c;
 8010ecc:	804c      	strh	r4, [r1, #2]

     UMM_PBLOCK(UMM_NBLOCK(c) & UMM_BLOCKNO_MASK) = (c+blocks);
 8010ece:	b284      	uxth	r4, r0
 8010ed0:	fb05 f00c 	mul.w	r0, r5, ip
 8010ed4:	5a1a      	ldrh	r2, [r3, r0]
 8010ed6:	0451      	lsls	r1, r2, #17
 8010ed8:	0c4a      	lsrs	r2, r1, #17
 8010eda:	fb05 3502 	mla	r5, r5, r2, r3
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
 8010ede:	ea6f 4144 	mvn.w	r1, r4, lsl #17
 8010ee2:	ea6f 4251 	mvn.w	r2, r1, lsr #17
                                unsigned short int freemask ) {

     UMM_NBLOCK(c+blocks) = UMM_NBLOCK(c) & UMM_BLOCKNO_MASK;
     UMM_PBLOCK(c+blocks) = c;

     UMM_PBLOCK(UMM_NBLOCK(c) & UMM_BLOCKNO_MASK) = (c+blocks);
 8010ee6:	806c      	strh	r4, [r5, #2]
     UMM_NBLOCK(c)                                = (c+blocks) | freemask;
 8010ee8:	521a      	strh	r2, [r3, r0]
 8010eea:	e027      	b.n	8010f3c <pvPortMalloc+0x100>
    // We're at the end of the heap - allocate a new block, but check to see if
    // there's enough memory left for the requested block! Actually, we may need
    // one more than that if we're initializing the umm_heap for the first
    // time, which happens in the next conditional...

    if( UMM_NUMBLOCKS <= cf+blocks+1 ) {
 8010eec:	1860      	adds	r0, r4, r1
 8010eee:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 8010ef2:	db07      	blt.n	8010f04 <pvPortMalloc+0xc8>
      DBG_LOG_WARNING(  "Can't allocate %5d blocks at %5d\n", blocks, cf );
 8010ef4:	4622      	mov	r2, r4
 8010ef6:	4817      	ldr	r0, [pc, #92]	; (8010f54 <pvPortMalloc+0x118>)
 8010ef8:	f000 fa24 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>

      // Release the critical section...
      //
      UMM_CRITICAL_EXIT();
 8010efc:	f7ff fd48 	bl	8010990 <xTaskResumeAll>

      return( (void *)NULL );
 8010f00:	4638      	mov	r0, r7
 8010f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // Now check to see if we need to initialize the free list...this assumes
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
 8010f04:	b92c      	cbnz	r4, 8010f12 <pvPortMalloc+0xd6>
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
      UMM_NBLOCK(0) = 1;
 8010f06:	2501      	movs	r5, #1
 8010f08:	705c      	strb	r4, [r3, #1]
      UMM_NFREE(0)  = 1;
 8010f0a:	715c      	strb	r4, [r3, #5]
    // that the BSS is set to 0 on startup. We should rarely get to the end of
    // the free list so this is the "cheapest" place to put the initialization!

    if( 0 == cf ) {
      DBG_LOG_DEBUG( "Initializing malloc free block pointer\n" );
      UMM_NBLOCK(0) = 1;
 8010f0c:	701d      	strb	r5, [r3, #0]
      UMM_NFREE(0)  = 1;
 8010f0e:	711d      	strb	r5, [r3, #4]
      cf            = 1;
 8010f10:	462c      	mov	r4, r5
    }

    DBG_LOG_DEBUG( "Allocating %6d blocks starting at %6d - new     \n", blocks, cf );

    UMM_NFREE(UMM_PFREE(cf)) = cf+blocks;
 8010f12:	4b0f      	ldr	r3, [pc, #60]	; (8010f50 <pvPortMalloc+0x114>)
 8010f14:	200c      	movs	r0, #12
 8010f16:	fb00 f504 	mul.w	r5, r0, r4
 8010f1a:	195a      	adds	r2, r3, r5
 8010f1c:	1861      	adds	r1, r4, r1
 8010f1e:	88d6      	ldrh	r6, [r2, #6]
 8010f20:	fb00 3706 	mla	r7, r0, r6, r3
 8010f24:	460e      	mov	r6, r1
 8010f26:	80b9      	strh	r1, [r7, #4]

    memcpy( &UMM_BLOCK(cf+blocks), &UMM_BLOCK(cf), sizeof(umm_block) );
 8010f28:	6817      	ldr	r7, [r2, #0]
 8010f2a:	4341      	muls	r1, r0
 8010f2c:	1858      	adds	r0, r3, r1
 8010f2e:	505f      	str	r7, [r3, r1]
 8010f30:	6851      	ldr	r1, [r2, #4]
 8010f32:	6041      	str	r1, [r0, #4]
 8010f34:	6892      	ldr	r2, [r2, #8]
 8010f36:	6082      	str	r2, [r0, #8]

    UMM_NBLOCK(cf)           = cf+blocks;
 8010f38:	535e      	strh	r6, [r3, r5]
    UMM_PBLOCK(cf+blocks)    = cf;
 8010f3a:	8044      	strh	r4, [r0, #2]
  }

  // Release the critical section...
  //
  UMM_CRITICAL_EXIT();
 8010f3c:	f7ff fd28 	bl	8010990 <xTaskResumeAll>

  return( (void *)&UMM_DATA(cf) );
 8010f40:	4b03      	ldr	r3, [pc, #12]	; (8010f50 <pvPortMalloc+0x114>)
 8010f42:	200c      	movs	r0, #12
 8010f44:	fb00 3404 	mla	r4, r0, r4, r3
 8010f48:	1d20      	adds	r0, r4, #4
 8010f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
}
 8010f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010f4e:	bf00      	nop
 8010f50:	2000074a 	.word	0x2000074a
 8010f54:	08017b6a 	.word	0x08017b6a

08010f58 <Default_Handler>:
 * @param  None     
 * @retval : None       
*/

void Default_Handler(void) 
{
 8010f58:	e7fe      	b.n	8010f58 <Default_Handler>
	...

08010f5c <Reset_Handler>:
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
{
 8010f5c:	4668      	mov	r0, sp
 8010f5e:	f020 0107 	bic.w	r1, r0, #7
 8010f62:	468d      	mov	sp, r1
 8010f64:	b501      	push	{r0, lr}
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010f66:	2300      	movs	r3, #0
 *          supplied main() routine is called. 
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
 8010f68:	4a0a      	ldr	r2, [pc, #40]	; (8010f94 <Reset_Handler+0x38>)
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010f6a:	490b      	ldr	r1, [pc, #44]	; (8010f98 <Reset_Handler+0x3c>)
 *          supplied main() routine is called. 
 * @param  None
 * @retval : None
*/

void Reset_Handler(void)
 8010f6c:	1898      	adds	r0, r3, r2
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010f6e:	4288      	cmp	r0, r1
 8010f70:	d204      	bcs.n	8010f7c <Reset_Handler+0x20>
  {
    *(pulDest++) = *(pulSrc++);
 8010f72:	490a      	ldr	r1, [pc, #40]	; (8010f9c <Reset_Handler+0x40>)
 8010f74:	5858      	ldr	r0, [r3, r1]
 8010f76:	5098      	str	r0, [r3, r2]
 8010f78:	3304      	adds	r3, #4
 8010f7a:	e7f5      	b.n	8010f68 <Reset_Handler+0xc>
  unsigned long *pulSrc, *pulDest;

  /* Copy the data segment initializers from flash to SRAM */
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 8010f7c:	4b08      	ldr	r3, [pc, #32]	; (8010fa0 <Reset_Handler+0x44>)
  {
    *(pulDest++) = *(pulSrc++);
  }
  /* Zero fill the bss segment. */
  for(pulDest = &_sbss; pulDest < &_ebss; )
 8010f7e:	4a09      	ldr	r2, [pc, #36]	; (8010fa4 <Reset_Handler+0x48>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d203      	bcs.n	8010f8c <Reset_Handler+0x30>
  {
    *(pulDest++) = 0;
 8010f84:	2000      	movs	r0, #0
 8010f86:	f843 0b04 	str.w	r0, [r3], #4
 8010f8a:	e7f8      	b.n	8010f7e <Reset_Handler+0x22>
  }

  /* Call the application's entry point.*/
  main();
 8010f8c:	f7ff fa62 	bl	8010454 <main>
 8010f90:	e7fe      	b.n	8010f90 <Reset_Handler+0x34>
 8010f92:	bf00      	nop
 8010f94:	20000000 	.word	0x20000000
 8010f98:	20000060 	.word	0x20000060
 8010f9c:	08017f68 	.word	0x08017f68
 8010fa0:	20000060 	.word	0x20000060
 8010fa4:	20003d08 	.word	0x20003d08

08010fa8 <_init>:
  while( 1 );
}

// dummy for newer gcc versions
void _init()
{
 8010fa8:	4770      	bx	lr
	...

08010fac <MIOS32_MIDI_Init>:
//! Initializes MIDI layer
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Init(u32 mode)
{
 8010fac:	b538      	push	{r3, r4, r5, lr}
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
 8010fae:	4604      	mov	r4, r0
 8010fb0:	2800      	cmp	r0, #0
 8010fb2:	d13e      	bne.n	8011032 <MIOS32_MIDI_Init+0x86>
    return -1; // unsupported mode

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
 8010fb4:	4a20      	ldr	r2, [pc, #128]	; (8011038 <MIOS32_MIDI_Init+0x8c>)
  debug_port = MIOS32_MIDI_DEBUG_PORT;
 8010fb6:	4921      	ldr	r1, [pc, #132]	; (801103c <MIOS32_MIDI_Init+0x90>)

  // disable callback functions
  direct_rx_callback_func = NULL;
 8010fb8:	4d21      	ldr	r5, [pc, #132]	; (8011040 <MIOS32_MIDI_Init+0x94>)
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
 8010fba:	2310      	movs	r3, #16
 8010fbc:	7013      	strb	r3, [r2, #0]
  debug_port = MIOS32_MIDI_DEBUG_PORT;
 8010fbe:	700b      	strb	r3, [r1, #0]

  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
 8010fc0:	4b20      	ldr	r3, [pc, #128]	; (8011044 <MIOS32_MIDI_Init+0x98>)
  sysex_callback_func = NULL;
 8010fc2:	4a21      	ldr	r2, [pc, #132]	; (8011048 <MIOS32_MIDI_Init+0x9c>)
  timeout_callback_func = NULL;
 8010fc4:	4921      	ldr	r1, [pc, #132]	; (801104c <MIOS32_MIDI_Init+0xa0>)
  // set default/debug port as defined in mios32.h/mios32_config.h
  default_port = MIOS32_MIDI_DEFAULT_PORT;
  debug_port = MIOS32_MIDI_DEBUG_PORT;

  // disable callback functions
  direct_rx_callback_func = NULL;
 8010fc6:	6028      	str	r0, [r5, #0]
  direct_tx_callback_func = NULL;
 8010fc8:	6018      	str	r0, [r3, #0]
  sysex_callback_func = NULL;
  timeout_callback_func = NULL;
  debug_command_callback_func = NULL;
 8010fca:	4d21      	ldr	r5, [pc, #132]	; (8011050 <MIOS32_MIDI_Init+0xa4>)
  filebrowser_command_callback_func = NULL;
 8010fcc:	4b21      	ldr	r3, [pc, #132]	; (8011054 <MIOS32_MIDI_Init+0xa8>)
  debug_port = MIOS32_MIDI_DEBUG_PORT;

  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
  sysex_callback_func = NULL;
 8010fce:	6010      	str	r0, [r2, #0]
  timeout_callback_func = NULL;
 8010fd0:	6008      	str	r0, [r1, #0]
  debug_command_callback_func = NULL;
  filebrowser_command_callback_func = NULL;
 8010fd2:	6018      	str	r0, [r3, #0]
  // disable callback functions
  direct_rx_callback_func = NULL;
  direct_tx_callback_func = NULL;
  sysex_callback_func = NULL;
  timeout_callback_func = NULL;
  debug_command_callback_func = NULL;
 8010fd4:	6028      	str	r0, [r5, #0]
  filebrowser_command_callback_func = NULL;

  // initialize interfaces
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
  if( MIOS32_USB_MIDI_Init(0) < 0 )
 8010fd6:	f001 fddb 	bl	8012b90 <MIOS32_USB_MIDI_Init>
 8010fda:	0fc5      	lsrs	r5, r0, #31
    ret |= (1 << 0);
#endif

#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
  if( MIOS32_UART_MIDI_Init(0) < 0 )
 8010fdc:	4620      	mov	r0, r4
 8010fde:	f000 fd61 	bl	8011aa4 <MIOS32_UART_MIDI_Init>
 8010fe2:	2800      	cmp	r0, #0
    ret |= (1 << 1);
 8010fe4:	bfb8      	it	lt
 8010fe6:	f045 0502 	orrlt.w	r5, r5, #2
#endif

#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
  if( MIOS32_IIC_MIDI_Init(0) < 0 )
 8010fea:	2000      	movs	r0, #0
 8010fec:	f000 fee8 	bl	8011dc0 <MIOS32_IIC_MIDI_Init>
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
    ret |= (1 << 3);
#endif

  last_sysex_port = DEFAULT;
 8010ff0:	4a19      	ldr	r2, [pc, #100]	; (8011058 <MIOS32_MIDI_Init+0xac>)
  sysex_state.ALL = 0;
 8010ff2:	4b1a      	ldr	r3, [pc, #104]	; (801105c <MIOS32_MIDI_Init+0xb0>)
  if( MIOS32_UART_MIDI_Init(0) < 0 )
    ret |= (1 << 1);
#endif

#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
  if( MIOS32_IIC_MIDI_Init(0) < 0 )
 8010ff4:	2800      	cmp	r0, #0
    ret |= (1 << 2);
 8010ff6:	bfb8      	it	lt
 8010ff8:	f045 0504 	orrlt.w	r5, r5, #4
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
    ret |= (1 << 3);
#endif

  last_sysex_port = DEFAULT;
 8010ffc:	2000      	movs	r0, #0
 8010ffe:	7010      	strb	r0, [r2, #0]
  sysex_state.ALL = 0;
 8011000:	7819      	ldrb	r1, [r3, #0]

  sysex_device_id = 0x00;
 8011002:	4a17      	ldr	r2, [pc, #92]	; (8011060 <MIOS32_MIDI_Init+0xb4>)
  if( MIOS32_SPI_MIDI_Init(0) < 0 )
    ret |= (1 << 3);
#endif

  last_sysex_port = DEFAULT;
  sysex_state.ALL = 0;
 8011004:	f360 0107 	bfi	r1, r0, #0, #8
 8011008:	7019      	strb	r1, [r3, #0]

  sysex_device_id = 0x00;
 801100a:	7010      	strb	r0, [r2, #0]
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  // read from bootloader info range
  u8 *device_id_confirm = (u8 *)MIOS32_SYS_ADDR_DEVICE_ID_CONFIRM;
  u8 *device_id = (u8 *)MIOS32_SYS_ADDR_DEVICE_ID;
  if( *device_id_confirm == 0x42 && *device_id < 0x80 )
 801100c:	4815      	ldr	r0, [pc, #84]	; (8011064 <MIOS32_MIDI_Init+0xb8>)
 801100e:	7803      	ldrb	r3, [r0, #0]
 8011010:	2b42      	cmp	r3, #66	; 0x42
 8011012:	d104      	bne.n	801101e <MIOS32_MIDI_Init+0x72>
 8011014:	4914      	ldr	r1, [pc, #80]	; (8011068 <MIOS32_MIDI_Init+0xbc>)
 8011016:	7808      	ldrb	r0, [r1, #0]
 8011018:	0601      	lsls	r1, r0, #24
    sysex_device_id = *device_id;
 801101a:	bf58      	it	pl
 801101c:	7010      	strbpl	r0, [r2, #0]
#endif

  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
 801101e:	4b13      	ldr	r3, [pc, #76]	; (801106c <MIOS32_MIDI_Init+0xc0>)
  sysex_timeout_ctr_flags.ALL = 0;
 8011020:	4913      	ldr	r1, [pc, #76]	; (8011070 <MIOS32_MIDI_Init+0xc4>)
  if( *device_id_confirm == 0x42 && *device_id < 0x80 )
    sysex_device_id = *device_id;
#endif

  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
 8011022:	2200      	movs	r2, #0
 8011024:	801a      	strh	r2, [r3, #0]
  sysex_timeout_ctr_flags.ALL = 0;
 8011026:	2200      	movs	r2, #0
 8011028:	2300      	movs	r3, #0
 801102a:	e9c1 2300 	strd	r2, r3, [r1]

  return -ret;
 801102e:	4268      	negs	r0, r5
 8011030:	bd38      	pop	{r3, r4, r5, pc}
{
  s32 ret = 0;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8011032:	f04f 30ff 	mov.w	r0, #4294967295
  // SysEx timeout mechanism
  sysex_timeout_ctr = 0;
  sysex_timeout_ctr_flags.ALL = 0;

  return -ret;
}
 8011036:	bd38      	pop	{r3, r4, r5, pc}
 8011038:	20000008 	.word	0x20000008
 801103c:	2000000a 	.word	0x2000000a
 8011040:	2000016c 	.word	0x2000016c
 8011044:	20000164 	.word	0x20000164
 8011048:	20000190 	.word	0x20000190
 801104c:	20000194 	.word	0x20000194
 8011050:	20000184 	.word	0x20000184
 8011054:	20000170 	.word	0x20000170
 8011058:	20000174 	.word	0x20000174
 801105c:	2000017c 	.word	0x2000017c
 8011060:	20000176 	.word	0x20000176
 8011064:	08003fd0 	.word	0x08003fd0
 8011068:	08003fd1 	.word	0x08003fd1
 801106c:	20000178 	.word	0x20000178
 8011070:	20000188 	.word	0x20000188

08011074 <MIOS32_MIDI_SendPackage>:
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackage(mios32_midi_port_t port, mios32_midi_package_t package)
{
  // if default/debug port: select mapped port
  if( !(port & 0xf0) ) {
 8011074:	f010 0ff0 	tst.w	r0, #240	; 0xf0
//! \param[in] package MIDI package
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackage(mios32_midi_port_t port, mios32_midi_package_t package)
{
 8011078:	b570      	push	{r4, r5, r6, lr}
 801107a:	4604      	mov	r4, r0
 801107c:	460d      	mov	r5, r1
  // if default/debug port: select mapped port
  if( !(port & 0xf0) ) {
 801107e:	d104      	bne.n	801108a <MIOS32_MIDI_SendPackage+0x16>
    port = (port == MIDI_DEBUG) ? debug_port : default_port;
 8011080:	2801      	cmp	r0, #1
 8011082:	bf0c      	ite	eq
 8011084:	4b19      	ldreq	r3, [pc, #100]	; (80110ec <MIOS32_MIDI_SendPackage+0x78>)
 8011086:	4b1a      	ldrne	r3, [pc, #104]	; (80110f0 <MIOS32_MIDI_SendPackage+0x7c>)
 8011088:	781c      	ldrb	r4, [r3, #0]

  // insert subport number into package
  package.cable = port & 0xf;

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
 801108a:	4b1a      	ldr	r3, [pc, #104]	; (80110f4 <MIOS32_MIDI_SendPackage+0x80>)
 801108c:	681a      	ldr	r2, [r3, #0]
  if( !(port & 0xf0) ) {
    port = (port == MIDI_DEBUG) ? debug_port : default_port;
  }

  // insert subport number into package
  package.cable = port & 0xf;
 801108e:	f004 060f 	and.w	r6, r4, #15

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
 8011092:	b972      	cbnz	r2, 80110b2 <MIOS32_MIDI_SendPackage+0x3e>
    if( (status=direct_tx_callback_func(port, package)) )
      return status;
  }

  // branch depending on selected port
  switch( port & 0xf0 ) {
 8011094:	f004 00f0 	and.w	r0, r4, #240	; 0xf0
 8011098:	2820      	cmp	r0, #32
 801109a:	d012      	beq.n	80110c2 <MIOS32_MIDI_SendPackage+0x4e>
 801109c:	2830      	cmp	r0, #48	; 0x30
 801109e:	d019      	beq.n	80110d4 <MIOS32_MIDI_SendPackage+0x60>
 80110a0:	2810      	cmp	r0, #16
 80110a2:	d120      	bne.n	80110e6 <MIOS32_MIDI_SendPackage+0x72>
    case USB0://..15
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
      return MIOS32_USB_MIDI_PackageSend(package);
 80110a4:	f366 1507 	bfi	r5, r6, #4, #4
 80110a8:	4628      	mov	r0, r5
      
    default:
      // invalid port
      return -1;
  }
}
 80110aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  // branch depending on selected port
  switch( port & 0xf0 ) {
    case USB0://..15
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
      return MIOS32_USB_MIDI_PackageSend(package);
 80110ae:	f001 be71 	b.w	8012d94 <MIOS32_USB_MIDI_PackageSend>
  package.cable = port & 0xf;

  // forward to Tx callback function and break if package has been filtered
  if( direct_tx_callback_func != NULL ) {
    s32 status;
    if( (status=direct_tx_callback_func(port, package)) )
 80110b2:	f366 1507 	bfi	r5, r6, #4, #4
 80110b6:	4620      	mov	r0, r4
 80110b8:	4629      	mov	r1, r5
 80110ba:	4790      	blx	r2
 80110bc:	2800      	cmp	r0, #0
 80110be:	d0e9      	beq.n	8011094 <MIOS32_MIDI_SendPackage+0x20>
 80110c0:	bd70      	pop	{r4, r5, r6, pc}
      return -1; // USB has been disabled
#endif

    case UART0://..15
#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
      return MIOS32_UART_MIDI_PackageSend(package.cable, package);
 80110c2:	f366 1507 	bfi	r5, r6, #4, #4
 80110c6:	f004 000f 	and.w	r0, r4, #15
 80110ca:	4629      	mov	r1, r5
      
    default:
      // invalid port
      return -1;
  }
}
 80110cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      return -1; // USB has been disabled
#endif

    case UART0://..15
#if !defined(MIOS32_DONT_USE_UART) && !defined(MIOS32_DONT_USE_UART_MIDI)
      return MIOS32_UART_MIDI_PackageSend(package.cable, package);
 80110d0:	f000 bd92 	b.w	8011bf8 <MIOS32_UART_MIDI_PackageSend>
      return -1; // UART_MIDI has been disabled
#endif

    case IIC0://..15
#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
      return MIOS32_IIC_MIDI_PackageSend(package.cable, package);
 80110d4:	f366 1507 	bfi	r5, r6, #4, #4
 80110d8:	f004 000f 	and.w	r0, r4, #15
 80110dc:	4629      	mov	r1, r5
      
    default:
      // invalid port
      return -1;
  }
}
 80110de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      return -1; // UART_MIDI has been disabled
#endif

    case IIC0://..15
#if !defined(MIOS32_DONT_USE_IIC) && !defined(MIOS32_DONT_USE_IIC_MIDI)
      return MIOS32_IIC_MIDI_PackageSend(package.cable, package);
 80110e2:	f000 be72 	b.w	8011dca <MIOS32_IIC_MIDI_PackageSend>
      
    case SPIM0://..15
#if !defined(MIOS32_DONT_USE_SPI) && !defined(MIOS32_DONT_USE_SPI_MIDI)
      return MIOS32_SPI_MIDI_PackageSend(package);
#else
      return -1; // SPI_MIDI has been disabled
 80110e6:	f04f 30ff 	mov.w	r0, #4294967295
      
    default:
      // invalid port
      return -1;
  }
}
 80110ea:	bd70      	pop	{r4, r5, r6, pc}
 80110ec:	2000000a 	.word	0x2000000a
 80110f0:	20000008 	.word	0x20000008
 80110f4:	20000164 	.word	0x20000164

080110f8 <MIOS32_MIDI_SendSysEx>:
//! \param[in] count number of bytes
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendSysEx(mios32_midi_port_t port, u8 *stream, u32 count)
{
 80110f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110fc:	4680      	mov	r8, r0
 80110fe:	460e      	mov	r6, r1
 8011100:	4617      	mov	r7, r2
  u32 offset;
  mios32_midi_package_t package;

  // MEMO: have a look into the project.lss file - gcc optimizes this code pretty well :)

  for(offset=0; offset<count;) {
 8011102:	2400      	movs	r4, #0
 8011104:	42bc      	cmp	r4, r7
 8011106:	d235      	bcs.n	8011174 <MIOS32_MIDI_SendSysEx+0x7c>
    // package type depends on number of remaining bytes
    switch( count-offset ) {
 8011108:	1b3b      	subs	r3, r7, r4
 801110a:	2b02      	cmp	r3, #2
 801110c:	d00d      	beq.n	801112a <MIOS32_MIDI_SendSysEx+0x32>
 801110e:	2b03      	cmp	r3, #3
 8011110:	d019      	beq.n	8011146 <MIOS32_MIDI_SendSysEx+0x4e>
 8011112:	2b01      	cmp	r3, #1
 8011114:	d119      	bne.n	801114a <MIOS32_MIDI_SendSysEx+0x52>
      case 1: 
	package.type = 0x5; // SysEx ends with following single byte. 
	package.evnt0 = stream[offset++];
 8011116:	5d32      	ldrb	r2, [r6, r4]

  for(offset=0; offset<count;) {
    // package type depends on number of remaining bytes
    switch( count-offset ) {
      case 1: 
	package.type = 0x5; // SysEx ends with following single byte. 
 8011118:	2105      	movs	r1, #5
 801111a:	f361 0503 	bfi	r5, r1, #0, #4
	package.evnt0 = stream[offset++];
 801111e:	f362 250f 	bfi	r5, r2, #8, #8
 8011122:	3401      	adds	r4, #1
	package.evnt1 = 0x00;
 8011124:	f36f 4517 	bfc	r5, #16, #8
 8011128:	e00a      	b.n	8011140 <MIOS32_MIDI_SendSysEx+0x48>
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
 801112a:	1931      	adds	r1, r6, r4
	package.evnt1 = 0x00;
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
	package.evnt0 = stream[offset++];
 801112c:	5d30      	ldrb	r0, [r6, r4]
	package.evnt1 = stream[offset++];
 801112e:	784a      	ldrb	r2, [r1, #1]
	package.evnt0 = stream[offset++];
	package.evnt1 = 0x00;
	package.evnt2 = 0x00;
	break;
      case 2:
	package.type = 0x6; // SysEx ends with following two bytes.
 8011130:	2306      	movs	r3, #6
 8011132:	f363 0503 	bfi	r5, r3, #0, #4
	package.evnt0 = stream[offset++];
 8011136:	f360 250f 	bfi	r5, r0, #8, #8
	package.evnt1 = stream[offset++];
 801113a:	f362 4517 	bfi	r5, r2, #16, #8
 801113e:	3402      	adds	r4, #2
	package.evnt2 = 0x00;
 8011140:	f36f 651f 	bfc	r5, #24, #8
	break;
 8011144:	e00f      	b.n	8011166 <MIOS32_MIDI_SendSysEx+0x6e>
      case 3:
	package.type = 0x7; // SysEx ends with following three bytes. 
 8011146:	2007      	movs	r0, #7
 8011148:	e000      	b.n	801114c <MIOS32_MIDI_SendSysEx+0x54>
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
 801114a:	2004      	movs	r0, #4
 801114c:	f360 0503 	bfi	r5, r0, #0, #4
	package.evnt0 = stream[offset++];
	package.evnt1 = stream[offset++];
 8011150:	1930      	adds	r0, r6, r4
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
	package.evnt0 = stream[offset++];
 8011152:	5d33      	ldrb	r3, [r6, r4]
	package.evnt1 = stream[offset++];
 8011154:	7841      	ldrb	r1, [r0, #1]
	package.evnt2 = stream[offset++];
 8011156:	7882      	ldrb	r2, [r0, #2]
	package.evnt1 = stream[offset++];
	package.evnt2 = stream[offset++];
	break;
      default:
	package.type = 0x4; // SysEx starts or continues
	package.evnt0 = stream[offset++];
 8011158:	f363 250f 	bfi	r5, r3, #8, #8
	package.evnt1 = stream[offset++];
 801115c:	f361 4517 	bfi	r5, r1, #16, #8
	package.evnt2 = stream[offset++];
 8011160:	f362 651f 	bfi	r5, r2, #24, #8
 8011164:	3403      	adds	r4, #3
    }

    res=MIOS32_MIDI_SendPackage(port, package);
 8011166:	4640      	mov	r0, r8
 8011168:	4629      	mov	r1, r5
 801116a:	f7ff ff83 	bl	8011074 <MIOS32_MIDI_SendPackage>

    // expection? (e.g., port not available)
    if( res < 0 )
 801116e:	2800      	cmp	r0, #0
 8011170:	dac8      	bge.n	8011104 <MIOS32_MIDI_SendSysEx+0xc>
 8011172:	e000      	b.n	8011176 <MIOS32_MIDI_SendSysEx+0x7e>
      return res;
  }

  return 0;
 8011174:	2000      	movs	r0, #0
}
 8011176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0801117c <MIOS32_MIDI_SYSEX_SendAckStr>:

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
{
 801117c:	b530      	push	{r4, r5, lr}
 801117e:	b0a1      	sub	sp, #132	; 0x84
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 8011180:	23f0      	movs	r3, #240	; 0xf0
 8011182:	f88d 3000 	strb.w	r3, [sp]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 8011186:	4b13      	ldr	r3, [pc, #76]	; (80111d4 <MIOS32_MIDI_SYSEX_SendAckStr+0x58>)
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 8011188:	227e      	movs	r2, #126	; 0x7e
 801118a:	2532      	movs	r5, #50	; 0x32
 801118c:	f88d 2003 	strb.w	r2, [sp, #3]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 8011190:	781a      	ldrb	r2, [r3, #0]
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 8011192:	f88d 5004 	strb.w	r5, [sp, #4]
 8011196:	2400      	movs	r4, #0

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;
 8011198:	250f      	movs	r5, #15
  u8 sysex_buffer[128]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 801119a:	f88d 4001 	strb.w	r4, [sp, #1]
 801119e:	f88d 4002 	strb.w	r4, [sp, #2]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 80111a2:	f88d 2005 	strb.w	r2, [sp, #5]

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;
 80111a6:	f88d 5006 	strb.w	r5, [sp, #6]
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80111aa:	ab02      	add	r3, sp, #8

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80111ac:	5d0d      	ldrb	r5, [r1, r4]
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80111ae:	1e5a      	subs	r2, r3, #1

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80111b0:	b135      	cbz	r5, 80111c0 <MIOS32_MIDI_SYSEX_SendAckStr+0x44>
 80111b2:	3401      	adds	r4, #1
}

/////////////////////////////////////////////////////////////////////////////
// This function sends an SysEx acknowledge with a string (used on queries)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAckStr(mios32_midi_port_t port, char *str)
 80111b4:	461a      	mov	r2, r3
  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
    *sysex_buffer_ptr++ = str[i];
 80111b6:	f803 5c01 	strb.w	r5, [r3, #-1]
 80111ba:	3301      	adds	r3, #1

  // send ack code
  *sysex_buffer_ptr++ = MIOS32_MIDI_SYSEX_ACK;

  // send string
  for(i=0; i<100 && (str[i] != 0); ++i)
 80111bc:	2c64      	cmp	r4, #100	; 0x64
 80111be:	d1f5      	bne.n	80111ac <MIOS32_MIDI_SYSEX_SendAckStr+0x30>
    *sysex_buffer_ptr++ = str[i];

  // send footer
  *sysex_buffer_ptr++ = 0xf7;
 80111c0:	21f7      	movs	r1, #247	; 0xf7
 80111c2:	f802 1b01 	strb.w	r1, [r2], #1

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 80111c6:	4669      	mov	r1, sp
 80111c8:	1a52      	subs	r2, r2, r1
 80111ca:	f7ff ff95 	bl	80110f8 <MIOS32_MIDI_SendSysEx>
}
 80111ce:	b021      	add	sp, #132	; 0x84
 80111d0:	bd30      	pop	{r4, r5, pc}
 80111d2:	bf00      	nop
 80111d4:	20000176 	.word	0x20000176

080111d8 <MIOS32_MIDI_SYSEX_SendAck>:
/////////////////////////////////////////////////////////////////////////////
// This function sends a SysEx acknowledge to notify the user about the received command
// expects acknowledge code (e.g. 0x0f for good, 0x0e for error) and additional argument
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_SendAck(mios32_midi_port_t port, u8 ack_code, u8 ack_arg)
{
 80111d8:	b500      	push	{lr}
 80111da:	b089      	sub	sp, #36	; 0x24
  u8 sysex_buffer[32]; // should be enough?
  u8 *sysex_buffer_ptr = &sysex_buffer[0];
  int i;

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];
 80111dc:	23f0      	movs	r3, #240	; 0xf0
 80111de:	f88d 3000 	strb.w	r3, [sp]
 80111e2:	2300      	movs	r3, #0
 80111e4:	f88d 3001 	strb.w	r3, [sp, #1]
 80111e8:	f88d 3002 	strb.w	r3, [sp, #2]
 80111ec:	237e      	movs	r3, #126	; 0x7e
 80111ee:	f88d 3003 	strb.w	r3, [sp, #3]
 80111f2:	2332      	movs	r3, #50	; 0x32
 80111f4:	f88d 3004 	strb.w	r3, [sp, #4]

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 80111f8:	4b08      	ldr	r3, [pc, #32]	; (801121c <MIOS32_MIDI_SYSEX_SendAck+0x44>)

  // send ack code and argument
  *sysex_buffer_ptr++ = ack_code;
 80111fa:	f88d 1006 	strb.w	r1, [sp, #6]

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 80111fe:	781b      	ldrb	r3, [r3, #0]

  // send ack code and argument
  *sysex_buffer_ptr++ = ack_code;
  *sysex_buffer_ptr++ = ack_arg;
 8011200:	f88d 2007 	strb.w	r2, [sp, #7]

  // send footer
  *sysex_buffer_ptr++ = 0xf7;
 8011204:	21f7      	movs	r1, #247	; 0xf7
 8011206:	f88d 1008 	strb.w	r1, [sp, #8]

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 801120a:	2209      	movs	r2, #9
 801120c:	4669      	mov	r1, sp

  for(i=0; i<sizeof(mios32_midi_sysex_header); ++i)
    *sysex_buffer_ptr++ = mios32_midi_sysex_header[i];

  // device ID
  *sysex_buffer_ptr++ = MIOS32_MIDI_DeviceIDGet();
 801120e:	f88d 3005 	strb.w	r3, [sp, #5]

  // send footer
  *sysex_buffer_ptr++ = 0xf7;

  // finally send SysEx stream
  return MIOS32_MIDI_SendSysEx(port, (u8 *)sysex_buffer, (u32)sysex_buffer_ptr - ((u32)&sysex_buffer[0]));
 8011212:	f7ff ff71 	bl	80110f8 <MIOS32_MIDI_SendSysEx>
}
 8011216:	b009      	add	sp, #36	; 0x24
 8011218:	bd00      	pop	{pc}
 801121a:	bf00      	nop
 801121c:	20000176 	.word	0x20000176

08011220 <MIOS32_MIDI_SendDebugStringHeader>:
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
// unfortunately doesn't work, and runtime check would be unnecessary costly
//#if sizeof(mios32_midi_sysex_header) != 5
//# error "Please adapt MIOS32_MIDI_SendDebugString"
//#endif

  package.type = 0x4; // SysEx starts or continues
 8011224:	2304      	movs	r3, #4
 8011226:	2400      	movs	r4, #0
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011228:	460e      	mov	r6, r1
// unfortunately doesn't work, and runtime check would be unnecessary costly
//#if sizeof(mios32_midi_sysex_header) != 5
//# error "Please adapt MIOS32_MIDI_SendDebugString"
//#endif

  package.type = 0x4; // SysEx starts or continues
 801122a:	f363 0403 	bfi	r4, r3, #0, #4
  package.evnt0 = mios32_midi_sysex_header[0];
 801122e:	f06f 010f 	mvn.w	r1, #15
 8011232:	f361 240f 	bfi	r4, r1, #8, #8
  package.evnt1 = mios32_midi_sysex_header[1];
 8011236:	f36f 4417 	bfc	r4, #16, #8
  package.evnt2 = mios32_midi_sysex_header[2];
 801123a:	f36f 641f 	bfc	r4, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 801123e:	4621      	mov	r1, r4
//! \endcode
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringHeader(mios32_midi_port_t port, char command, char first_byte)
{
 8011240:	4605      	mov	r5, r0
 8011242:	4690      	mov	r8, r2

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[0];
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011244:	f7ff ff16 	bl	8011074 <MIOS32_MIDI_SendPackage>

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
  package.evnt1 = mios32_midi_sysex_header[4];
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 8011248:	4b0e      	ldr	r3, [pc, #56]	; (8011284 <MIOS32_MIDI_SendDebugStringHeader+0x64>)

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[0];
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);
 801124a:	4607      	mov	r7, r0

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
 801124c:	207e      	movs	r0, #126	; 0x7e
  package.evnt1 = mios32_midi_sysex_header[4];
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 801124e:	7819      	ldrb	r1, [r3, #0]
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
  package.evnt1 = mios32_midi_sysex_header[4];
 8011250:	2232      	movs	r2, #50	; 0x32
  package.evnt1 = mios32_midi_sysex_header[1];
  package.evnt2 = mios32_midi_sysex_header[2];
  status |= MIOS32_MIDI_SendPackage(port, package);

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = mios32_midi_sysex_header[3];
 8011252:	f360 240f 	bfi	r4, r0, #8, #8
  package.evnt1 = mios32_midi_sysex_header[4];
 8011256:	f362 4417 	bfi	r4, r2, #16, #8
  package.evnt2 = MIOS32_MIDI_DeviceIDGet();
 801125a:	f361 641f 	bfi	r4, r1, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 801125e:	4621      	mov	r1, r4
 8011260:	4628      	mov	r0, r5
 8011262:	f7ff ff07 	bl	8011074 <MIOS32_MIDI_SendPackage>
 8011266:	4307      	orrs	r7, r0

  package.type = 0x4; // SysEx starts or continues
  package.evnt0 = MIOS32_MIDI_SYSEX_DEBUG;
 8011268:	200d      	movs	r0, #13
 801126a:	f360 240f 	bfi	r4, r0, #8, #8
  package.evnt1 = command; // output string, usually 0x40
 801126e:	f366 4417 	bfi	r4, r6, #16, #8
  package.evnt2 = first_byte; // will be 0x00 if string already ends (""), thats ok, MIOS Studio can handle this
 8011272:	f368 641f 	bfi	r4, r8, #24, #8
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011276:	4628      	mov	r0, r5
 8011278:	4621      	mov	r1, r4
 801127a:	f7ff fefb 	bl	8011074 <MIOS32_MIDI_SendPackage>

  return status;
#endif
}
 801127e:	4338      	orrs	r0, r7
 8011280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011284:	20000176 	.word	0x20000176

08011288 <MIOS32_MIDI_SendDebugStringBody>:
//! The string size isn't limited.
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringBody(mios32_midi_port_t port, char *str, u32 len)
{
 8011288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801128c:	4681      	mov	r9, r0
 801128e:	4688      	mov	r8, r1
  return -1;
#else
  s32 status = 0;
  mios32_midi_package_t package;

  if( len > 0 ) {
 8011290:	4617      	mov	r7, r2
 8011292:	b352      	cbz	r2, 80112ea <MIOS32_MIDI_SendDebugStringBody+0x62>
 8011294:	460d      	mov	r5, r1
 8011296:	2600      	movs	r6, #0
    int i = 0;
    for(i=0; i<len; i+=3) {
 8011298:	ebc8 0305 	rsb	r3, r8, r5
 801129c:	42bb      	cmp	r3, r7
 801129e:	d225      	bcs.n	80112ec <MIOS32_MIDI_SendDebugStringBody+0x64>
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
 80112a0:	7829      	ldrb	r1, [r5, #0]
    int i = 0;
    for(i=0; i<len; i+=3) {
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
 80112a2:	2004      	movs	r0, #4
 80112a4:	f360 0403 	bfi	r4, r0, #0, #4
      if( (b=str[i+0]) ) {
 80112a8:	b131      	cbz	r1, 80112b8 <MIOS32_MIDI_SendDebugStringBody+0x30>
      } else {
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
 80112aa:	786b      	ldrb	r3, [r5, #1]
      u8 b;
      u8 terminated = 0;

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
	package.evnt0 = b & 0x7f;
 80112ac:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 80112b0:	f362 240f 	bfi	r4, r2, #8, #8
      } else {
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
 80112b4:	b91b      	cbnz	r3, 80112be <MIOS32_MIDI_SendDebugStringBody+0x36>
 80112b6:	e00d      	b.n	80112d4 <MIOS32_MIDI_SendDebugStringBody+0x4c>

      package.type = 0x4; // SysEx starts or continues
      if( (b=str[i+0]) ) {
	package.evnt0 = b & 0x7f;
      } else {
	package.evnt0 = 0x00;
 80112b8:	f361 240f 	bfi	r4, r1, #8, #8
 80112bc:	e00a      	b.n	80112d4 <MIOS32_MIDI_SendDebugStringBody+0x4c>
      } else {
	package.evnt1 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+2]) ) {
 80112be:	78a9      	ldrb	r1, [r5, #2]
	package.evnt0 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+1]) ) {
	package.evnt1 = b & 0x7f;
 80112c0:	f003 007f 	and.w	r0, r3, #127	; 0x7f
 80112c4:	f360 4417 	bfi	r4, r0, #16, #8
      } else {
	package.evnt1 = 0x00;
	terminated = 1;
      }

      if( !terminated && (b=str[i+2]) ) {
 80112c8:	b131      	cbz	r1, 80112d8 <MIOS32_MIDI_SendDebugStringBody+0x50>
	package.evnt2 = b & 0x7f;
 80112ca:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 80112ce:	f362 641f 	bfi	r4, r2, #24, #8
 80112d2:	e003      	b.n	80112dc <MIOS32_MIDI_SendDebugStringBody+0x54>
      }

      if( !terminated && (b=str[i+1]) ) {
	package.evnt1 = b & 0x7f;
      } else {
	package.evnt1 = 0x00;
 80112d4:	f36f 4417 	bfc	r4, #16, #8
      }

      if( !terminated && (b=str[i+2]) ) {
	package.evnt2 = b & 0x7f;
      } else {
	package.evnt2 = 0x00;
 80112d8:	f36f 641f 	bfc	r4, #24, #8
	terminated = 1;
      }

      status |= MIOS32_MIDI_SendPackage(port, package);
 80112dc:	4648      	mov	r0, r9
 80112de:	4621      	mov	r1, r4
 80112e0:	f7ff fec8 	bl	8011074 <MIOS32_MIDI_SendPackage>
 80112e4:	3503      	adds	r5, #3
 80112e6:	4306      	orrs	r6, r0
 80112e8:	e7d6      	b.n	8011298 <MIOS32_MIDI_SendDebugStringBody+0x10>
{
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
 80112ea:	4616      	mov	r6, r2
    }
  }

  return status;
#endif
}
 80112ec:	4630      	mov	r0, r6
 80112ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080112f2 <MIOS32_MIDI_SendDebugStringFooter>:
//! Example: see MIOS32_MIDI_SendDebugStringHeader
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugStringFooter(mios32_midi_port_t port)
{
 80112f2:	b508      	push	{r3, lr}
  return -1;
#else
  s32 status = 0;
  mios32_midi_package_t package;

  package.type = 0x5; // SysEx ends with following single byte. 
 80112f4:	2100      	movs	r1, #0
 80112f6:	2305      	movs	r3, #5
 80112f8:	f363 0103 	bfi	r1, r3, #0, #4
  package.evnt0 = 0xf7;
 80112fc:	f06f 0208 	mvn.w	r2, #8
 8011300:	f362 210f 	bfi	r1, r2, #8, #8
  package.evnt1 = 0x00;
  package.evnt2 = 0x00;
  status |= MIOS32_MIDI_SendPackage(port, package);
 8011304:	b289      	uxth	r1, r1
 8011306:	f7ff feb5 	bl	8011074 <MIOS32_MIDI_SendPackage>

  return status;
#endif
}
 801130a:	bd08      	pop	{r3, pc}

0801130c <MIOS32_MIDI_SendDebugString>:
//! The string size isn't limited.
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugString(const char *str)
{
 801130c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801130e:	4605      	mov	r5, r0
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);
 8011310:	f006 faf7 	bl	8017902 <strlen>

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 8011314:	4f0a      	ldr	r7, [pc, #40]	; (8011340 <MIOS32_MIDI_SendDebugString+0x34>)
 8011316:	782a      	ldrb	r2, [r5, #0]
#ifdef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // for bootloader to save memory
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);
 8011318:	4606      	mov	r6, r0

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 801131a:	2140      	movs	r1, #64	; 0x40
 801131c:	7838      	ldrb	r0, [r7, #0]
 801131e:	f7ff ff7f 	bl	8011220 <MIOS32_MIDI_SendDebugStringHeader>
  if( len >= 2 )
 8011322:	2e01      	cmp	r6, #1
  return -1;
#else
  s32 status = 0;
  u32 len = strlen(str);

  status |= MIOS32_MIDI_SendDebugStringHeader(debug_port, 0x40, str[0]);
 8011324:	4604      	mov	r4, r0
  if( len >= 2 )
 8011326:	d905      	bls.n	8011334 <MIOS32_MIDI_SendDebugString+0x28>
    status |= MIOS32_MIDI_SendDebugStringBody(debug_port, (char *)&str[1], len-1);
 8011328:	7838      	ldrb	r0, [r7, #0]
 801132a:	1c69      	adds	r1, r5, #1
 801132c:	1e72      	subs	r2, r6, #1
 801132e:	f7ff ffab 	bl	8011288 <MIOS32_MIDI_SendDebugStringBody>
 8011332:	4304      	orrs	r4, r0
  status |= MIOS32_MIDI_SendDebugStringFooter(debug_port);
 8011334:	4b02      	ldr	r3, [pc, #8]	; (8011340 <MIOS32_MIDI_SendDebugString+0x34>)
 8011336:	7818      	ldrb	r0, [r3, #0]
 8011338:	f7ff ffdb 	bl	80112f2 <MIOS32_MIDI_SendDebugStringFooter>

  return status;
#endif
}
 801133c:	4320      	orrs	r0, r4
 801133e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011340:	2000000a 	.word	0x2000000a

08011344 <MIOS32_MIDI_SendDebugMessage>:
//! \param[in] *format zero-terminated format string - 128 characters supported maximum!
//! \param ... additional arguments
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendDebugMessage(const char *format, ...)
{
 8011344:	b40f      	push	{r0, r1, r2, r3}
 8011346:	b530      	push	{r4, r5, lr}
 8011348:	b0a3      	sub	sp, #140	; 0x8c
 801134a:	9d26      	ldr	r5, [sp, #152]	; 0x98

  // failsave: if format string is longer than 100 chars, break here
  // note that this is a weak protection: if %s is used, or a lot of other format tokens,
  // the resulting string could still lead to a buffer overflow
  // other the other hand we don't want to allocate too many byte for buffer[] to save stack
  if( strlen(format) > 100 ) {
 801134c:	4628      	mov	r0, r5
 801134e:	f006 fad8 	bl	8017902 <strlen>
 8011352:	2864      	cmp	r0, #100	; 0x64
 8011354:	d901      	bls.n	801135a <MIOS32_MIDI_SendDebugMessage+0x16>
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
 8011356:	480e      	ldr	r0, [pc, #56]	; (8011390 <MIOS32_MIDI_SendDebugMessage+0x4c>)
 8011358:	e013      	b.n	8011382 <MIOS32_MIDI_SendDebugMessage+0x3e>
  } else {
    // transform formatted string into string
    va_start(args, format);
    vsprintf(str, format, args);
 801135a:	ac02      	add	r4, sp, #8
  if( strlen(format) > 100 ) {
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
  } else {
    // transform formatted string into string
    va_start(args, format);
 801135c:	aa27      	add	r2, sp, #156	; 0x9c
    vsprintf(str, format, args);
 801135e:	4629      	mov	r1, r5
 8011360:	4620      	mov	r0, r4
  if( strlen(format) > 100 ) {
    // exit with less costly message
    return MIOS32_MIDI_SendDebugString("(ERROR: string passed to MIOS32_MIDI_SendDebugMessage() is longer than 100 chars!\n");
  } else {
    // transform formatted string into string
    va_start(args, format);
 8011362:	9201      	str	r2, [sp, #4]
    vsprintf(str, format, args);
 8011364:	f002 f9bf 	bl	80136e6 <vsprintf>
  }

  u32 len = strlen(str);
 8011368:	4620      	mov	r0, r4
 801136a:	f006 faca 	bl	8017902 <strlen>
  u8 *str_ptr = (u8 *)str;
  int i;
  for(i=0; i<len; ++i) {
 801136e:	2300      	movs	r3, #0
 8011370:	4283      	cmp	r3, r0
 8011372:	d005      	beq.n	8011380 <MIOS32_MIDI_SendDebugMessage+0x3c>
    *str_ptr++ &= 0x7f; // ensure that MIDI protocol won't be violated
 8011374:	5ce2      	ldrb	r2, [r4, r3]
 8011376:	f002 017f 	and.w	r1, r2, #127	; 0x7f
 801137a:	54e1      	strb	r1, [r4, r3]
  }

  u32 len = strlen(str);
  u8 *str_ptr = (u8 *)str;
  int i;
  for(i=0; i<len; ++i) {
 801137c:	3301      	adds	r3, #1
 801137e:	e7f7      	b.n	8011370 <MIOS32_MIDI_SendDebugMessage+0x2c>
    *str_ptr++ &= 0x7f; // ensure that MIDI protocol won't be violated
  }

  return MIOS32_MIDI_SendDebugString(str);
 8011380:	4620      	mov	r0, r4
 8011382:	f7ff ffc3 	bl	801130c <MIOS32_MIDI_SendDebugString>
#endif
}
 8011386:	b023      	add	sp, #140	; 0x8c
 8011388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801138c:	b004      	add	sp, #16
 801138e:	4770      	bx	lr
 8011390:	08017bd4 	.word	0x08017bd4

08011394 <MIOS32_MIDI_TimeOut>:

/////////////////////////////////////////////////////////////////////////////
// This function is called if a MIDI parser runs into timeout
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_TimeOut(mios32_midi_port_t port)
{
 8011394:	b510      	push	{r4, lr}
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
 8011396:	4b0e      	ldr	r3, [pc, #56]	; (80113d0 <MIOS32_MIDI_TimeOut+0x3c>)
 8011398:	781a      	ldrb	r2, [r3, #0]
 801139a:	f002 0108 	and.w	r1, r2, #8

/////////////////////////////////////////////////////////////////////////////
// This function is called if a MIDI parser runs into timeout
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_TimeOut(mios32_midi_port_t port)
{
 801139e:	4604      	mov	r4, r0
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
 80113a0:	b2c8      	uxtb	r0, r1
 80113a2:	b148      	cbz	r0, 80113b8 <MIOS32_MIDI_TimeOut+0x24>
 80113a4:	490b      	ldr	r1, [pc, #44]	; (80113d4 <MIOS32_MIDI_TimeOut+0x40>)
 80113a6:	7808      	ldrb	r0, [r1, #0]
 80113a8:	42a0      	cmp	r0, r4
 80113aa:	d105      	bne.n	80113b8 <MIOS32_MIDI_TimeOut+0x24>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80113ac:	f36f 0207 	bfc	r2, #0, #8
 80113b0:	701a      	strb	r2, [r3, #0]
  sysex_cmd = 0;
 80113b2:	4b09      	ldr	r3, [pc, #36]	; (80113d8 <MIOS32_MIDI_TimeOut+0x44>)
 80113b4:	2200      	movs	r2, #0
 80113b6:	701a      	strb	r2, [r3, #0]
  // if MIOS32 receives a SysEx command (MY_SYSEX flag set), abort parser if port matches
  if( sysex_state.general.MY_SYSEX && port == last_sysex_port )
    MIOS32_MIDI_SYSEX_CmdFinished();

  // optional hook to application
  if( timeout_callback_func != NULL )
 80113b8:	4908      	ldr	r1, [pc, #32]	; (80113dc <MIOS32_MIDI_TimeOut+0x48>)
 80113ba:	680a      	ldr	r2, [r1, #0]
 80113bc:	b10a      	cbz	r2, 80113c2 <MIOS32_MIDI_TimeOut+0x2e>
    timeout_callback_func(port);
 80113be:	4620      	mov	r0, r4
 80113c0:	4790      	blx	r2

#ifndef MIOS32_MIDI_DISABLE_DEBUG_MESSAGE
  // this debug message should always be active, so that common users are informed about the exception
  MIOS32_MIDI_SendDebugMessage("[MIOS32_MIDI_Receive_Handler] Timeout on port 0x%02x\n", port);
 80113c2:	4621      	mov	r1, r4
 80113c4:	4806      	ldr	r0, [pc, #24]	; (80113e0 <MIOS32_MIDI_TimeOut+0x4c>)
 80113c6:	f7ff ffbd 	bl	8011344 <MIOS32_MIDI_SendDebugMessage>
#endif

  return 0; // no error
}
 80113ca:	2000      	movs	r0, #0
 80113cc:	bd10      	pop	{r4, pc}
 80113ce:	bf00      	nop
 80113d0:	2000017c 	.word	0x2000017c
 80113d4:	20000174 	.word	0x20000174
 80113d8:	20000168 	.word	0x20000168
 80113dc:	20000194 	.word	0x20000194
 80113e0:	08017c27 	.word	0x08017c27

080113e4 <MIOS32_MIDI_Periodic_mS>:
//! by a task in the programming model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Periodic_mS(void)
{
 80113e4:	b510      	push	{r4, lr}
  s32 status = 0;

#ifndef MIOS32_DONT_USE_USB_MIDI
  status |= MIOS32_USB_MIDI_Periodic_mS();
 80113e6:	f001 fd17 	bl	8012e18 <MIOS32_USB_MIDI_Periodic_mS>
 80113ea:	4604      	mov	r4, r0
#endif

#ifndef MIOS32_DONT_USE_UART_MIDI
  status |= MIOS32_UART_MIDI_Periodic_mS();
 80113ec:	f000 fb80 	bl	8011af0 <MIOS32_UART_MIDI_Periodic_mS>
 80113f0:	4304      	orrs	r4, r0
#endif

#ifndef MIOS32_DONT_USE_IIC_MIDI
  status |= MIOS32_IIC_MIDI_Periodic_mS();
 80113f2:	f000 fce8 	bl	8011dc6 <MIOS32_IIC_MIDI_Periodic_mS>
 80113f6:	4304      	orrs	r4, r0
#endif

#ifndef MIOS32_DONT_USE_SPI_MIDI
  status |= MIOS32_SPI_MIDI_Periodic_mS();
 80113f8:	f000 fce0 	bl	8011dbc <MIOS32_SPI_MIDI_Periodic_mS>
#endif

  // increment timeout counter for incoming packages
  // an incomplete event will be timed out after 1000 ticks (1 second)
  if( sysex_timeout_ctr < 65535 )
 80113fc:	4b05      	ldr	r3, [pc, #20]	; (8011414 <MIOS32_MIDI_Periodic_mS+0x30>)
 80113fe:	881a      	ldrh	r2, [r3, #0]
 8011400:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011404:	428a      	cmp	r2, r1
#ifndef MIOS32_DONT_USE_IIC_MIDI
  status |= MIOS32_IIC_MIDI_Periodic_mS();
#endif

#ifndef MIOS32_DONT_USE_SPI_MIDI
  status |= MIOS32_SPI_MIDI_Periodic_mS();
 8011406:	ea44 0000 	orr.w	r0, r4, r0
#endif

  // increment timeout counter for incoming packages
  // an incomplete event will be timed out after 1000 ticks (1 second)
  if( sysex_timeout_ctr < 65535 )
 801140a:	d001      	beq.n	8011410 <MIOS32_MIDI_Periodic_mS+0x2c>
    ++sysex_timeout_ctr;
 801140c:	3201      	adds	r2, #1
 801140e:	801a      	strh	r2, [r3, #0]

  return status;
}
 8011410:	bd10      	pop	{r4, pc}
 8011412:	bf00      	nop
 8011414:	20000178 	.word	0x20000178

08011418 <MIOS32_MIDI_SendByteToRxCallback>:
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_byte received MIDI byte
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendByteToRxCallback(mios32_midi_port_t port, u8 midi_byte)
{
 8011418:	b508      	push	{r3, lr}
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL )
 801141a:	4b03      	ldr	r3, [pc, #12]	; (8011428 <MIOS32_MIDI_SendByteToRxCallback+0x10>)
 801141c:	681a      	ldr	r2, [r3, #0]
 801141e:	b10a      	cbz	r2, 8011424 <MIOS32_MIDI_SendByteToRxCallback+0xc>
    return direct_rx_callback_func(port, midi_byte);
 8011420:	4790      	blx	r2
 8011422:	bd08      	pop	{r3, pc}
  return 0; // no error
 8011424:	4610      	mov	r0, r2
}
 8011426:	bd08      	pop	{r3, pc}
 8011428:	2000016c 	.word	0x2000016c

0801142c <MIOS32_MIDI_SendPackageToRxCallback>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 801142c:	4b11      	ldr	r3, [pc, #68]	; (8011474 <MIOS32_MIDI_SendPackageToRxCallback+0x48>)
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_package received MIDI package
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 801142e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 8011430:	681c      	ldr	r4, [r3, #0]
//! \param[in] port MIDI port (DEFAULT, USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \param[in] midi_package received MIDI package
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
 8011432:	4607      	mov	r7, r0
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
 8011434:	b1e4      	cbz	r4, 8011470 <MIOS32_MIDI_SendPackageToRxCallback+0x44>
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 8011436:	f3c1 6407 	ubfx	r4, r1, #24, #8
 801143a:	f3c1 2007 	ubfx	r0, r1, #8, #8
 801143e:	f3c1 4207 	ubfx	r2, r1, #16, #8
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 8011442:	4d0d      	ldr	r5, [pc, #52]	; (8011478 <MIOS32_MIDI_SendPackageToRxCallback+0x4c>)
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 8011444:	f88d 4006 	strb.w	r4, [sp, #6]
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 8011448:	f001 010f 	and.w	r1, r1, #15
    int i;
    s32 status = 0;
 801144c:	2400      	movs	r4, #0
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
 801144e:	5c6e      	ldrb	r6, [r5, r1]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_SendPackageToRxCallback(mios32_midi_port_t port, mios32_midi_package_t midi_package)
{
  // note: here we could filter the user hook execution on special situations
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
 8011450:	f88d 0004 	strb.w	r0, [sp, #4]
 8011454:	f88d 2005 	strb.w	r2, [sp, #5]
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
    int i;
    s32 status = 0;
    for(i=0; i<len; ++i)
 8011458:	4625      	mov	r5, r4
 801145a:	42b5      	cmp	r5, r6
 801145c:	da08      	bge.n	8011470 <MIOS32_MIDI_SendPackageToRxCallback+0x44>
      status |= direct_rx_callback_func(port, buffer[i]);
 801145e:	aa01      	add	r2, sp, #4
 8011460:	4b04      	ldr	r3, [pc, #16]	; (8011474 <MIOS32_MIDI_SendPackageToRxCallback+0x48>)
 8011462:	5d51      	ldrb	r1, [r2, r5]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	4638      	mov	r0, r7
 8011468:	4798      	blx	r3
  if( direct_rx_callback_func != NULL ) {
    u8 buffer[3] = {midi_package.evnt0, midi_package.evnt1, midi_package.evnt2};
    int len = mios32_midi_pcktype_num_bytes[midi_package.cin];
    int i;
    s32 status = 0;
    for(i=0; i<len; ++i)
 801146a:	3501      	adds	r5, #1
      status |= direct_rx_callback_func(port, buffer[i]);
 801146c:	4304      	orrs	r4, r0
 801146e:	e7f4      	b.n	801145a <MIOS32_MIDI_SendPackageToRxCallback+0x2e>
    return status;
  }
  return 0; // no error
}
 8011470:	4620      	mov	r0, r4
 8011472:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011474:	2000016c 	.word	0x2000016c
 8011478:	08017bc4 	.word	0x08017bc4

0801147c <MIOS32_MIDI_DebugPortSet>:
//! \param[in] port MIDI port (USB0..USB7, UART0..UART3, IIC0..IIC7, SPIM0..SPIM7)
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_DebugPortSet(mios32_midi_port_t port)
{
  if( port == MIDI_DEBUG ) // avoid recursion
 801147c:	2801      	cmp	r0, #1
 801147e:	d003      	beq.n	8011488 <MIOS32_MIDI_DebugPortSet+0xc>
    return -1;

  debug_port = port;
 8011480:	4b03      	ldr	r3, [pc, #12]	; (8011490 <MIOS32_MIDI_DebugPortSet+0x14>)
 8011482:	7018      	strb	r0, [r3, #0]
 
  return 0; // no error
 8011484:	2000      	movs	r0, #0
 8011486:	4770      	bx	lr
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_DebugPortSet(mios32_midi_port_t port)
{
  if( port == MIDI_DEBUG ) // avoid recursion
    return -1;
 8011488:	f04f 30ff 	mov.w	r0, #4294967295

  debug_port = port;
 
  return 0; // no error
}
 801148c:	4770      	bx	lr
 801148e:	bf00      	nop
 8011490:	2000000a 	.word	0x2000000a

08011494 <MIOS32_MIDI_SYSEX_Cmd>:

/////////////////////////////////////////////////////////////////////////////
// This function handles the sysex commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
 8011494:	b530      	push	{r4, r5, lr}
 8011496:	460b      	mov	r3, r1
 8011498:	4611      	mov	r1, r2
#if MIOS32_MIDI_BSL_ENHANCEMENTS
  // this compile switch should only be activated for the bootloader!
  if( BSL_SYSEX_Cmd(port, cmd_state, midi_in, sysex_cmd) >= 0 )
    return 0; // BSL has serviced this command - no error
#endif
  switch( sysex_cmd ) {
 801149a:	4a5a      	ldr	r2, [pc, #360]	; (8011604 <MIOS32_MIDI_SYSEX_Cmd+0x170>)
 801149c:	7815      	ldrb	r5, [r2, #0]
 801149e:	2d0d      	cmp	r5, #13

/////////////////////////////////////////////////////////////////////////////
// This function handles the sysex commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
 80114a0:	b08b      	sub	sp, #44	; 0x2c
 80114a2:	4604      	mov	r4, r0
#if MIOS32_MIDI_BSL_ENHANCEMENTS
  // this compile switch should only be activated for the bootloader!
  if( BSL_SYSEX_Cmd(port, cmd_state, midi_in, sysex_cmd) >= 0 )
    return 0; // BSL has serviced this command - no error
#endif
  switch( sysex_cmd ) {
 80114a4:	d057      	beq.n	8011556 <MIOS32_MIDI_SYSEX_Cmd+0xc2>
 80114a6:	d801      	bhi.n	80114ac <MIOS32_MIDI_SYSEX_Cmd+0x18>
 80114a8:	b13d      	cbz	r5, 80114ba <MIOS32_MIDI_SYSEX_Cmd+0x26>
 80114aa:	e09a      	b.n	80115e2 <MIOS32_MIDI_SYSEX_Cmd+0x14e>
 80114ac:	2d0e      	cmp	r5, #14
 80114ae:	f000 80a5 	beq.w	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
 80114b2:	2d0f      	cmp	r5, #15
 80114b4:	f040 8095 	bne.w	80115e2 <MIOS32_MIDI_SYSEX_Cmd+0x14e>
 80114b8:	e087      	b.n	80115ca <MIOS32_MIDI_SYSEX_Cmd+0x136>
 80114ba:	4a53      	ldr	r2, [pc, #332]	; (8011608 <MIOS32_MIDI_SYSEX_Cmd+0x174>)
static s32 MIOS32_MIDI_SYSEX_Cmd_Query(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
  static u8 query_req = 0;
  char str_buffer[40];

  switch( cmd_state ) {
 80114bc:	b11b      	cbz	r3, 80114c6 <MIOS32_MIDI_SYSEX_Cmd+0x32>
 80114be:	2b01      	cmp	r3, #1
 80114c0:	d103      	bne.n	80114ca <MIOS32_MIDI_SYSEX_Cmd+0x36>
    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      query_req = 0;
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
 80114c2:	7011      	strb	r1, [r2, #0]
 80114c4:	e09a      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
  char str_buffer[40];

  switch( cmd_state ) {

    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      query_req = 0;
 80114c6:	7013      	strb	r3, [r2, #0]
 80114c8:	e098      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 80114ca:	7811      	ldrb	r1, [r2, #0]
 80114cc:	2905      	cmp	r1, #5
 80114ce:	d028      	beq.n	8011522 <MIOS32_MIDI_SYSEX_Cmd+0x8e>
 80114d0:	d810      	bhi.n	80114f4 <MIOS32_MIDI_SYSEX_Cmd+0x60>
 80114d2:	2902      	cmp	r1, #2
 80114d4:	d01f      	beq.n	8011516 <MIOS32_MIDI_SYSEX_Cmd+0x82>
 80114d6:	d803      	bhi.n	80114e0 <MIOS32_MIDI_SYSEX_Cmd+0x4c>
 80114d8:	2901      	cmp	r1, #1
 80114da:	d138      	bne.n	801154e <MIOS32_MIDI_SYSEX_Cmd+0xba>
	      MIOS32_MIDI_SendActiveSense(port);
	      MIOS32_USB_MIDI_Periodic_mS();
	    }
	  }
#endif
	  MIOS32_MIDI_SYSEX_SendAckStr(port, "MIOS32");
 80114dc:	494b      	ldr	r1, [pc, #300]	; (801160c <MIOS32_MIDI_SYSEX_Cmd+0x178>)
 80114de:	e01b      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 80114e0:	2903      	cmp	r1, #3
 80114e2:	d01c      	beq.n	801151e <MIOS32_MIDI_SYSEX_Cmd+0x8a>
 80114e4:	2904      	cmp	r1, #4
 80114e6:	d132      	bne.n	801154e <MIOS32_MIDI_SYSEX_Cmd+0xba>
	  break;
        case 0x03: // Core Family
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_FAMILY_STR);
	  break;
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
 80114e8:	f000 fcc6 	bl	8011e78 <MIOS32_SYS_ChipIDGet>
 80114ec:	4948      	ldr	r1, [pc, #288]	; (8011610 <MIOS32_MIDI_SYSEX_Cmd+0x17c>)
 80114ee:	4602      	mov	r2, r0
 80114f0:	4668      	mov	r0, sp
 80114f2:	e023      	b.n	801153c <MIOS32_MIDI_SYSEX_Cmd+0xa8>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 80114f4:	2908      	cmp	r1, #8
 80114f6:	d026      	beq.n	8011546 <MIOS32_MIDI_SYSEX_Cmd+0xb2>
 80114f8:	d806      	bhi.n	8011508 <MIOS32_MIDI_SYSEX_Cmd+0x74>
 80114fa:	2906      	cmp	r1, #6
 80114fc:	d019      	beq.n	8011532 <MIOS32_MIDI_SYSEX_Cmd+0x9e>
 80114fe:	2907      	cmp	r1, #7
 8011500:	d125      	bne.n	801154e <MIOS32_MIDI_SYSEX_Cmd+0xba>
        case 0x06: // Flash Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_FlashSizeGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  break;
        case 0x07: // RAM Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_RAMSizeGet());
 8011502:	f000 fcc7 	bl	8011e94 <MIOS32_SYS_RAMSizeGet>
 8011506:	e016      	b.n	8011536 <MIOS32_MIDI_SYSEX_Cmd+0xa2>
    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      query_req = midi_in;
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      switch( query_req ) {
 8011508:	2909      	cmp	r1, #9
 801150a:	d01e      	beq.n	801154a <MIOS32_MIDI_SYSEX_Cmd+0xb6>
 801150c:	297f      	cmp	r1, #127	; 0x7f
 801150e:	d11e      	bne.n	801154e <MIOS32_MIDI_SYSEX_Cmd+0xba>
#if MIOS32_MIDI_BSL_ENHANCEMENTS
	  // release halt state (or sending upload request) instead of reseting the core
	  BSL_SYSEX_ReleaseHaltState();
#else
	  // reset core (this will send an upload request)
	  MIOS32_SYS_Reset();
 8011510:	f000 fc70 	bl	8011df4 <MIOS32_SYS_Reset>
 8011514:	e072      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	  }
#endif
	  MIOS32_MIDI_SYSEX_SendAckStr(port, "MIOS32");
	  break;
        case 0x02: // Board
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_BOARD_STR);
 8011516:	493f      	ldr	r1, [pc, #252]	; (8011614 <MIOS32_MIDI_SYSEX_Cmd+0x180>)
 8011518:	f7ff fe30 	bl	801117c <MIOS32_MIDI_SYSEX_SendAckStr>
 801151c:	e06e      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	  break;
        case 0x03: // Core Family
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_FAMILY_STR);
 801151e:	493e      	ldr	r1, [pc, #248]	; (8011618 <MIOS32_MIDI_SYSEX_Cmd+0x184>)
 8011520:	e7fa      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, (char *)str_buffer);
	  break;
        case 0x05: // Serial Number
	  if( MIOS32_SYS_SerialNumberGet((char *)str_buffer) >= 0 )
 8011522:	4668      	mov	r0, sp
 8011524:	f000 fcba 	bl	8011e9c <MIOS32_SYS_SerialNumberGet>
 8011528:	2800      	cmp	r0, #0
	    MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
 801152a:	4620      	mov	r0, r4
        case 0x04: // Chip ID
	  sprintf(str_buffer, "%08x", MIOS32_SYS_ChipIDGet());
	  MIOS32_MIDI_SYSEX_SendAckStr(port, (char *)str_buffer);
	  break;
        case 0x05: // Serial Number
	  if( MIOS32_SYS_SerialNumberGet((char *)str_buffer) >= 0 )
 801152c:	da09      	bge.n	8011542 <MIOS32_MIDI_SYSEX_Cmd+0xae>
	    MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  else
	    MIOS32_MIDI_SYSEX_SendAckStr(port, "?");
 801152e:	493b      	ldr	r1, [pc, #236]	; (801161c <MIOS32_MIDI_SYSEX_Cmd+0x188>)
 8011530:	e7f2      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x06: // Flash Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_FlashSizeGet());
 8011532:	f000 fca7 	bl	8011e84 <MIOS32_SYS_FlashSizeGet>
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
	  break;
        case 0x07: // RAM Memory Size
	  sprintf(str_buffer, "%d", MIOS32_SYS_RAMSizeGet());
 8011536:	493a      	ldr	r1, [pc, #232]	; (8011620 <MIOS32_MIDI_SYSEX_Cmd+0x18c>)
 8011538:	4602      	mov	r2, r0
 801153a:	4668      	mov	r0, sp
 801153c:	f002 f8c4 	bl	80136c8 <sprintf>
	  MIOS32_MIDI_SYSEX_SendAckStr(port, str_buffer);
 8011540:	4620      	mov	r0, r4
 8011542:	4669      	mov	r1, sp
 8011544:	e7e8      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x08: // Application Name Line #1
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_LCD_BOOT_MSG_LINE1);
 8011546:	4937      	ldr	r1, [pc, #220]	; (8011624 <MIOS32_MIDI_SYSEX_Cmd+0x190>)
 8011548:	e7e6      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  break;
        case 0x09: // Application Name Line #2
	  MIOS32_MIDI_SYSEX_SendAckStr(port, MIOS32_LCD_BOOT_MSG_LINE2);
 801154a:	4937      	ldr	r1, [pc, #220]	; (8011628 <MIOS32_MIDI_SYSEX_Cmd+0x194>)
 801154c:	e7e4      	b.n	8011518 <MIOS32_MIDI_SYSEX_Cmd+0x84>
	  // but other core families could contain an empty stumb!
#endif
	  break;
        default: 
	  // unknown query
	  MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNKNOWN_QUERY);
 801154e:	4620      	mov	r0, r4
 8011550:	210e      	movs	r1, #14
 8011552:	220d      	movs	r2, #13
 8011554:	e042      	b.n	80115dc <MIOS32_MIDI_SYSEX_Cmd+0x148>
 8011556:	4d35      	ldr	r5, [pc, #212]	; (801162c <MIOS32_MIDI_SYSEX_Cmd+0x198>)
  if( cmd_state == MIOS32_MIDI_SYSEX_CMD_STATE_END )
    MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNSUPPORTED_DEBUG);
#else
  static u8 debug_req = 0xff;

  switch( cmd_state ) {
 8011558:	b113      	cbz	r3, 8011560 <MIOS32_MIDI_SYSEX_Cmd+0xcc>
 801155a:	2b01      	cmp	r3, #1
 801155c:	d115      	bne.n	801158a <MIOS32_MIDI_SYSEX_Cmd+0xf6>
 801155e:	e002      	b.n	8011566 <MIOS32_MIDI_SYSEX_Cmd+0xd2>

    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      debug_req = 0xff;
 8011560:	21ff      	movs	r1, #255	; 0xff
 8011562:	7029      	strb	r1, [r5, #0]
 8011564:	e04a      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      if( debug_req == 0xff ) {
 8011566:	782b      	ldrb	r3, [r5, #0]
 8011568:	2bff      	cmp	r3, #255	; 0xff
 801156a:	d101      	bne.n	8011570 <MIOS32_MIDI_SYSEX_Cmd+0xdc>
	debug_req = midi_in;
 801156c:	7029      	strb	r1, [r5, #0]
 801156e:	e045      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
      } else {
	switch( debug_req ) {
 8011570:	b11b      	cbz	r3, 801157a <MIOS32_MIDI_SYSEX_Cmd+0xe6>
 8011572:	2b01      	cmp	r3, #1
 8011574:	d142      	bne.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	    if( debug_command_callback_func != NULL )
	      debug_command_callback_func(last_sysex_port, (char)midi_in);
	    break;

	  case 0x01: // input string to filebrowser
	    if( filebrowser_command_callback_func != NULL )
 8011576:	4a2e      	ldr	r2, [pc, #184]	; (8011630 <MIOS32_MIDI_SYSEX_Cmd+0x19c>)
 8011578:	e000      	b.n	801157c <MIOS32_MIDI_SYSEX_Cmd+0xe8>
      if( debug_req == 0xff ) {
	debug_req = midi_in;
      } else {
	switch( debug_req ) {
	  case 0x00: // input string
	    if( debug_command_callback_func != NULL )
 801157a:	4a2e      	ldr	r2, [pc, #184]	; (8011634 <MIOS32_MIDI_SYSEX_Cmd+0x1a0>)
	      debug_command_callback_func(last_sysex_port, (char)midi_in);
	    break;

	  case 0x01: // input string to filebrowser
	    if( filebrowser_command_callback_func != NULL )
 801157c:	6813      	ldr	r3, [r2, #0]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d03c      	beq.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	      filebrowser_command_callback_func(last_sysex_port, (char)midi_in);
 8011582:	482d      	ldr	r0, [pc, #180]	; (8011638 <MIOS32_MIDI_SYSEX_Cmd+0x1a4>)
 8011584:	7800      	ldrb	r0, [r0, #0]
 8011586:	4798      	blx	r3
 8011588:	e038      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	}
      }
      break;

    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      if( debug_req == 0x00 ) {
 801158a:	782a      	ldrb	r2, [r5, #0]
 801158c:	b9a2      	cbnz	r2, 80115b8 <MIOS32_MIDI_SYSEX_Cmd+0x124>
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);
 801158e:	210f      	movs	r1, #15
 8011590:	f7ff fe22 	bl	80111d8 <MIOS32_MIDI_SYSEX_SendAck>

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
 8011594:	7829      	ldrb	r1, [r5, #0]
 8011596:	2900      	cmp	r1, #0
 8011598:	d130      	bne.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
 801159a:	4a26      	ldr	r2, [pc, #152]	; (8011634 <MIOS32_MIDI_SYSEX_Cmd+0x1a0>)
 801159c:	6810      	ldr	r0, [r2, #0]
 801159e:	bb68      	cbnz	r0, 80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
//! This function returns the MIDI_DEBUG port
//! \return the debug port
/////////////////////////////////////////////////////////////////////////////
mios32_midi_port_t MIOS32_MIDI_DebugPortGet(void)
{
  return debug_port;
 80115a0:	4d26      	ldr	r5, [pc, #152]	; (801163c <MIOS32_MIDI_SYSEX_Cmd+0x1a8>)
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
	  mios32_midi_port_t prev_debug_port = MIOS32_MIDI_DebugPortGet();
	  MIOS32_MIDI_DebugPortSet(port);
 80115a2:	4620      	mov	r0, r4
//! This function returns the MIDI_DEBUG port
//! \return the debug port
/////////////////////////////////////////////////////////////////////////////
mios32_midi_port_t MIOS32_MIDI_DebugPortGet(void)
{
  return debug_port;
 80115a4:	782d      	ldrb	r5, [r5, #0]
	// send acknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);

	if( debug_req == 0 && debug_command_callback_func == NULL ) {
	  mios32_midi_port_t prev_debug_port = MIOS32_MIDI_DebugPortGet();
	  MIOS32_MIDI_DebugPortSet(port);
 80115a6:	f7ff ff69 	bl	801147c <MIOS32_MIDI_DebugPortSet>
	  MIOS32_MIDI_SendDebugString("[MIOS32_MIDI_SYSEX_Cmd_Debug] command handler not implemented by application\n");
 80115aa:	4825      	ldr	r0, [pc, #148]	; (8011640 <MIOS32_MIDI_SYSEX_Cmd+0x1ac>)
 80115ac:	f7ff feae 	bl	801130c <MIOS32_MIDI_SendDebugString>
	  MIOS32_MIDI_DebugPortSet(prev_debug_port);
 80115b0:	4628      	mov	r0, r5
 80115b2:	f7ff ff63 	bl	801147c <MIOS32_MIDI_DebugPortSet>
 80115b6:	e021      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	}

      } else if( debug_req == 0x01 && filebrowser_command_callback_func != NULL ) {
 80115b8:	2a01      	cmp	r2, #1
 80115ba:	d102      	bne.n	80115c2 <MIOS32_MIDI_SYSEX_Cmd+0x12e>
 80115bc:	481c      	ldr	r0, [pc, #112]	; (8011630 <MIOS32_MIDI_SYSEX_Cmd+0x19c>)
 80115be:	6803      	ldr	r3, [r0, #0]
 80115c0:	b9e3      	cbnz	r3, 80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	// we expect that the filebrowser handler sends back a string
      } else {
	// send disacknowledge
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_UNSUPPORTED_DEBUG);
 80115c2:	4620      	mov	r0, r4
 80115c4:	210e      	movs	r1, #14
 80115c6:	2210      	movs	r2, #16
 80115c8:	e008      	b.n	80115dc <MIOS32_MIDI_SYSEX_Cmd+0x148>
 80115ca:	4a1e      	ldr	r2, [pc, #120]	; (8011644 <MIOS32_MIDI_SYSEX_Cmd+0x1b0>)
/////////////////////////////////////////////////////////////////////////////
// Command 0F: Ping (just send back acknowledge if no additional byte has been received)
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Cmd_Ping(mios32_midi_port_t port, mios32_midi_sysex_cmd_state_t cmd_state, u8 midi_in)
{
  switch( cmd_state ) {
 80115cc:	b10b      	cbz	r3, 80115d2 <MIOS32_MIDI_SYSEX_Cmd+0x13e>
 80115ce:	2b01      	cmp	r3, #1
 80115d0:	d101      	bne.n	80115d6 <MIOS32_MIDI_SYSEX_Cmd+0x142>
    case MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN:
      sysex_state.ping.PING_BYTE_RECEIVED = 0;
      break;

    case MIOS32_MIDI_SYSEX_CMD_STATE_CONT:
      sysex_state.ping.PING_BYTE_RECEIVED = 1;
 80115d2:	6053      	str	r3, [r2, #4]
 80115d4:	e012      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
    default: // MIOS32_MIDI_SYSEX_CMD_STATE_END
      // TODO: send 0xf7 if merger enabled

      // send acknowledge if no additional byte has been received
      // to avoid feedback loop if two cores are directly connected
      if( !sysex_state.ping.PING_BYTE_RECEIVED )
 80115d6:	6852      	ldr	r2, [r2, #4]
 80115d8:	b982      	cbnz	r2, 80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
	MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_ACK, 0x00);
 80115da:	4629      	mov	r1, r5
 80115dc:	f7ff fdfc 	bl	80111d8 <MIOS32_MIDI_SYSEX_SendAck>
 80115e0:	e00c      	b.n	80115fc <MIOS32_MIDI_SYSEX_Cmd+0x168>
      MIOS32_MIDI_SYSEX_Cmd_Ping(port, cmd_state, midi_in);
      break;
    default:
      // unknown command
      // TODO: send 0xf7 if merger enabled
      MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_INVALID_COMMAND);
 80115e2:	210e      	movs	r1, #14
 80115e4:	460a      	mov	r2, r1
 80115e6:	4620      	mov	r0, r4
 80115e8:	f7ff fdf6 	bl	80111d8 <MIOS32_MIDI_SYSEX_SendAck>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80115ec:	4815      	ldr	r0, [pc, #84]	; (8011644 <MIOS32_MIDI_SYSEX_Cmd+0x1b0>)
  sysex_cmd = 0;
 80115ee:	4905      	ldr	r1, [pc, #20]	; (8011604 <MIOS32_MIDI_SYSEX_Cmd+0x170>)
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80115f0:	7803      	ldrb	r3, [r0, #0]
  sysex_cmd = 0;
 80115f2:	2200      	movs	r2, #0
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80115f4:	f36f 0307 	bfc	r3, #0, #8
 80115f8:	7003      	strb	r3, [r0, #0]
  sysex_cmd = 0;
 80115fa:	700a      	strb	r2, [r1, #0]
      MIOS32_MIDI_SYSEX_SendAck(port, MIOS32_MIDI_SYSEX_DISACK, MIOS32_MIDI_SYSEX_DISACK_INVALID_COMMAND);
      MIOS32_MIDI_SYSEX_CmdFinished();      
  }

  return 0; // no error
}
 80115fc:	2000      	movs	r0, #0
 80115fe:	b00b      	add	sp, #44	; 0x2c
 8011600:	bd30      	pop	{r4, r5, pc}
 8011602:	bf00      	nop
 8011604:	20000168 	.word	0x20000168
 8011608:	20000175 	.word	0x20000175
 801160c:	08017c6d 	.word	0x08017c6d
 8011610:	08017c90 	.word	0x08017c90
 8011614:	08017c74 	.word	0x08017c74
 8011618:	08017c86 	.word	0x08017c86
 801161c:	08017c95 	.word	0x08017c95
 8011620:	08017c97 	.word	0x08017c97
 8011624:	08017c9a 	.word	0x08017c9a
 8011628:	08017ca7 	.word	0x08017ca7
 801162c:	20000009 	.word	0x20000009
 8011630:	20000170 	.word	0x20000170
 8011634:	20000184 	.word	0x20000184
 8011638:	20000174 	.word	0x20000174
 801163c:	2000000a 	.word	0x2000000a
 8011640:	08017cb7 	.word	0x08017cb7
 8011644:	2000017c 	.word	0x2000017c

08011648 <MIOS32_MIDI_SYSEX_Parser>:
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
 8011648:	29f7      	cmp	r1, #247	; 0xf7

/////////////////////////////////////////////////////////////////////////////
// This function parses an incoming sysex stream for MIOS32 commands
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
 801164a:	b510      	push	{r4, lr}
 801164c:	460a      	mov	r2, r1
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
 801164e:	d85a      	bhi.n	8011706 <MIOS32_MIDI_SYSEX_Parser+0xbe>
    return 0;

  // TODO: here we could send an error notification, that multiple devices are trying to access the device
  if( sysex_state.general.MY_SYSEX && port != last_sysex_port )
 8011650:	4b2e      	ldr	r3, [pc, #184]	; (801170c <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011652:	7819      	ldrb	r1, [r3, #0]
 8011654:	f001 0308 	and.w	r3, r1, #8
 8011658:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 801165c:	b11b      	cbz	r3, 8011666 <MIOS32_MIDI_SYSEX_Parser+0x1e>
 801165e:	4b2c      	ldr	r3, [pc, #176]	; (8011710 <MIOS32_MIDI_SYSEX_Parser+0xc8>)
 8011660:	781b      	ldrb	r3, [r3, #0]
 8011662:	4283      	cmp	r3, r0
 8011664:	d14c      	bne.n	8011700 <MIOS32_MIDI_SYSEX_Parser+0xb8>
  // USB upload is only allowed via USB0
  // this covers the scenario where other USB1..7 ports are used for MIDI Port forwarding, and a MIOS8 core
  // is connected to one of these ports
  // MIOS Studio reports "Detected MIOS8 and MIOS32 response - selection not supported yet!" in this case
  // By ignoring >= USB1 <= USB7 we have at least a workaround which works (for example) for MIDIbox LC
  if( port >= USB1 && port <= USB7 )
 8011666:	f1a0 0311 	sub.w	r3, r0, #17
 801166a:	2b06      	cmp	r3, #6
 801166c:	d948      	bls.n	8011700 <MIOS32_MIDI_SYSEX_Parser+0xb8>
    return -1;

  last_sysex_port = port;
 801166e:	4b28      	ldr	r3, [pc, #160]	; (8011710 <MIOS32_MIDI_SYSEX_Parser+0xc8>)
 8011670:	7018      	strb	r0, [r3, #0]

  // branch depending on state
  if( !sysex_state.general.MY_SYSEX ) {
 8011672:	bb04      	cbnz	r4, 80116b6 <MIOS32_MIDI_SYSEX_Parser+0x6e>
    if( (sysex_state.general.CTR < sizeof(mios32_midi_sysex_header) && midi_in != mios32_midi_sysex_header[sysex_state.general.CTR]) ||
 8011674:	4825      	ldr	r0, [pc, #148]	; (801170c <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 8011676:	7803      	ldrb	r3, [r0, #0]
 8011678:	f003 0307 	and.w	r3, r3, #7
 801167c:	2b04      	cmp	r3, #4
 801167e:	d803      	bhi.n	8011688 <MIOS32_MIDI_SYSEX_Parser+0x40>
 8011680:	4824      	ldr	r0, [pc, #144]	; (8011714 <MIOS32_MIDI_SYSEX_Parser+0xcc>)
 8011682:	5cc0      	ldrb	r0, [r0, r3]
 8011684:	4290      	cmp	r0, r2
 8011686:	d121      	bne.n	80116cc <MIOS32_MIDI_SYSEX_Parser+0x84>
 8011688:	f001 0107 	and.w	r1, r1, #7
 801168c:	2905      	cmp	r1, #5
 801168e:	d103      	bne.n	8011698 <MIOS32_MIDI_SYSEX_Parser+0x50>
	(sysex_state.general.CTR == sizeof(mios32_midi_sysex_header) && midi_in != sysex_device_id) ) {
 8011690:	4821      	ldr	r0, [pc, #132]	; (8011718 <MIOS32_MIDI_SYSEX_Parser+0xd0>)
 8011692:	7801      	ldrb	r1, [r0, #0]
 8011694:	4291      	cmp	r1, r2
 8011696:	d119      	bne.n	80116cc <MIOS32_MIDI_SYSEX_Parser+0x84>
      // incoming byte doesn't match
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      if( ++sysex_state.general.CTR > sizeof(mios32_midi_sysex_header) ) {
 8011698:	1c5a      	adds	r2, r3, #1
 801169a:	4b1c      	ldr	r3, [pc, #112]	; (801170c <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 801169c:	7819      	ldrb	r1, [r3, #0]
 801169e:	f002 0007 	and.w	r0, r2, #7
 80116a2:	f360 0102 	bfi	r1, r0, #0, #3
 80116a6:	2805      	cmp	r0, #5
 80116a8:	7019      	strb	r1, [r3, #0]
 80116aa:	d92c      	bls.n	8011706 <MIOS32_MIDI_SYSEX_Parser+0xbe>
	// complete header received, waiting for data
	sysex_state.general.MY_SYSEX = 1;
 80116ac:	b2ca      	uxtb	r2, r1
 80116ae:	f042 0008 	orr.w	r0, r2, #8
 80116b2:	7018      	strb	r0, [r3, #0]
 80116b4:	e027      	b.n	8011706 <MIOS32_MIDI_SYSEX_Parser+0xbe>
      }
    }
  } else {
    // check for end of SysEx message or invalid status byte
    if( midi_in >= 0x80 ) {
 80116b6:	0613      	lsls	r3, r2, #24
 80116b8:	d511      	bpl.n	80116de <MIOS32_MIDI_SYSEX_Parser+0x96>
      if( midi_in == 0xf7 && sysex_state.general.CMD ) {
 80116ba:	2af7      	cmp	r2, #247	; 0xf7
 80116bc:	d106      	bne.n	80116cc <MIOS32_MIDI_SYSEX_Parser+0x84>
 80116be:	f001 0110 	and.w	r1, r1, #16
 80116c2:	b2cb      	uxtb	r3, r1
 80116c4:	b113      	cbz	r3, 80116cc <MIOS32_MIDI_SYSEX_Parser+0x84>
      	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_END, midi_in);
 80116c6:	2102      	movs	r1, #2
 80116c8:	f7ff fee4 	bl	8011494 <MIOS32_MIDI_SYSEX_Cmd>
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80116cc:	4b0f      	ldr	r3, [pc, #60]	; (801170c <MIOS32_MIDI_SYSEX_Parser+0xc4>)
  sysex_cmd = 0;
 80116ce:	4a13      	ldr	r2, [pc, #76]	; (801171c <MIOS32_MIDI_SYSEX_Parser+0xd4>)
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80116d0:	7819      	ldrb	r1, [r3, #0]
  sysex_cmd = 0;
 80116d2:	2000      	movs	r0, #0
// an invalid message
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_MIDI_SYSEX_CmdFinished(void)
{
  // clear all status variables
  sysex_state.ALL = 0;
 80116d4:	f36f 0107 	bfc	r1, #0, #8
 80116d8:	7019      	strb	r1, [r3, #0]
  sysex_cmd = 0;
 80116da:	7010      	strb	r0, [r2, #0]
 80116dc:	bd10      	pop	{r4, pc}
      	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_END, midi_in);
      }
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      // check if command byte has been received
      if( !sysex_state.general.CMD ) {
 80116de:	f001 0410 	and.w	r4, r1, #16
 80116e2:	b2e4      	uxtb	r4, r4
 80116e4:	b944      	cbnz	r4, 80116f8 <MIOS32_MIDI_SYSEX_Parser+0xb0>
	sysex_state.general.CMD = 1;
 80116e6:	4b09      	ldr	r3, [pc, #36]	; (801170c <MIOS32_MIDI_SYSEX_Parser+0xc4>)
 80116e8:	7819      	ldrb	r1, [r3, #0]
 80116ea:	f041 0110 	orr.w	r1, r1, #16
 80116ee:	7019      	strb	r1, [r3, #0]
	sysex_cmd = midi_in;
 80116f0:	4b0a      	ldr	r3, [pc, #40]	; (801171c <MIOS32_MIDI_SYSEX_Parser+0xd4>)
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN, midi_in);
 80116f2:	4621      	mov	r1, r4
      MIOS32_MIDI_SYSEX_CmdFinished();
    } else {
      // check if command byte has been received
      if( !sysex_state.general.CMD ) {
	sysex_state.general.CMD = 1;
	sysex_cmd = midi_in;
 80116f4:	701a      	strb	r2, [r3, #0]
 80116f6:	e000      	b.n	80116fa <MIOS32_MIDI_SYSEX_Parser+0xb2>
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_BEGIN, midi_in);
      }
      else
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_CONT, midi_in);
 80116f8:	2101      	movs	r1, #1
 80116fa:	f7ff fecb 	bl	8011494 <MIOS32_MIDI_SYSEX_Cmd>
 80116fe:	e002      	b.n	8011706 <MIOS32_MIDI_SYSEX_Parser+0xbe>
  if( midi_in >= 0xf8 )
    return 0;

  // TODO: here we could send an error notification, that multiple devices are trying to access the device
  if( sysex_state.general.MY_SYSEX && port != last_sysex_port )
    return -1;
 8011700:	f04f 30ff 	mov.w	r0, #4294967295
 8011704:	bd10      	pop	{r4, pc}
static s32 MIOS32_MIDI_SYSEX_Parser(mios32_midi_port_t port, u8 midi_in)
{
  // ignore realtime messages (see MIDI spec - realtime messages can
  // always be injected into events/streams, and don't change the running status)
  if( midi_in >= 0xf8 )
    return 0;
 8011706:	2000      	movs	r0, #0
	MIOS32_MIDI_SYSEX_Cmd(port, MIOS32_MIDI_SYSEX_CMD_STATE_CONT, midi_in);
    }
  }

  return 0; // no error
}
 8011708:	bd10      	pop	{r4, pc}
 801170a:	bf00      	nop
 801170c:	2000017c 	.word	0x2000017c
 8011710:	20000174 	.word	0x20000174
 8011714:	08017d0d 	.word	0x08017d0d
 8011718:	20000176 	.word	0x20000176
 801171c:	20000168 	.word	0x20000168

08011720 <MIOS32_MIDI_ReceivePackage>:
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 8011720:	f001 0c0f 	and.w	ip, r1, #15
 8011724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011728:	4688      	mov	r8, r1
 801172a:	f3c1 2507 	ubfx	r5, r1, #8, #8
 801172e:	f3c1 4b07 	ubfx	fp, r1, #16, #8
 8011732:	ea4f 6a11 	mov.w	sl, r1, lsr #24

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 8011736:	f10c 0108 	add.w	r1, ip, #8
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 801173a:	4617      	mov	r7, r2

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 801173c:	f001 020f 	and.w	r2, r1, #15
 8011740:	2a06      	cmp	r2, #6
//! \param[in] _callback_package typically APP_MIDI_NotifyPackage
//! \return -1 if port not available
//! \return 0 on success
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_ReceivePackage(mios32_midi_port_t port, mios32_midi_package_t package, void *_callback_package)
{
 8011742:	4606      	mov	r6, r0

  // remove cable number from package (MIOS32_MIDI passes it's own port number)
  package.cable = 0;

  // branch depending on package type
  if( package.type >= 0x8 && package.type < 0xf ) {
 8011744:	d803      	bhi.n	801174e <MIOS32_MIDI_ReceivePackage+0x2e>
    if( callback_package != NULL )
 8011746:	2f00      	cmp	r7, #0
 8011748:	f040 808a 	bne.w	8011860 <MIOS32_MIDI_ReceivePackage+0x140>
 801174c:	e0f3      	b.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
      callback_package(port, package);
  } else {
    // service SysEx timeout counter
    if( package.evnt0 == 0xf0 || // for package.type == 0xf
 801174e:	2df0      	cmp	r5, #240	; 0xf0
 8011750:	d005      	beq.n	801175e <MIOS32_MIDI_ReceivePackage+0x3e>
	(package.type >= 4 && package.type <= 7) ) {
 8011752:	f10c 000c 	add.w	r0, ip, #12
  if( package.type >= 0x8 && package.type < 0xf ) {
    if( callback_package != NULL )
      callback_package(port, package);
  } else {
    // service SysEx timeout counter
    if( package.evnt0 == 0xf0 || // for package.type == 0xf
 8011756:	f000 030f 	and.w	r3, r0, #15
 801175a:	2b03      	cmp	r3, #3
 801175c:	d828      	bhi.n	80117b0 <MIOS32_MIDI_ReceivePackage+0x90>
	(package.type >= 4 && package.type <= 7) ) {
      // cheap timeout mechanism - see comments above the sysex_timeout_ctr declaration
      if( !sysex_timeout_ctr_flags.ALL ) {
 801175e:	4977      	ldr	r1, [pc, #476]	; (801193c <MIOS32_MIDI_ReceivePackage+0x21c>)
 8011760:	e9d1 2300 	ldrd	r2, r3, [r1]
 8011764:	4313      	orrs	r3, r2
 8011766:	d123      	bne.n	80117b0 <MIOS32_MIDI_ReceivePackage+0x90>
	switch( port & 0xf0 ) {
 8011768:	f006 04f0 	and.w	r4, r6, #240	; 0xf0
 801176c:	2c30      	cmp	r4, #48	; 0x30
 801176e:	f04f 0000 	mov.w	r0, #0
 8011772:	d00c      	beq.n	801178e <MIOS32_MIDI_ReceivePackage+0x6e>
 8011774:	2c50      	cmp	r4, #80	; 0x50
 8011776:	d013      	beq.n	80117a0 <MIOS32_MIDI_ReceivePackage+0x80>
 8011778:	2c10      	cmp	r4, #16
 801177a:	d119      	bne.n	80117b0 <MIOS32_MIDI_ReceivePackage+0x90>
	case USB0://..15
	  sysex_timeout_ctr = 0;
 801177c:	4c70      	ldr	r4, [pc, #448]	; (8011940 <MIOS32_MIDI_ReceivePackage+0x220>)
	  sysex_timeout_ctr_flags.usb_receives = (1 << (port & 0xf));
 801177e:	f006 030f 	and.w	r3, r6, #15
	(package.type >= 4 && package.type <= 7) ) {
      // cheap timeout mechanism - see comments above the sysex_timeout_ctr declaration
      if( !sysex_timeout_ctr_flags.ALL ) {
	switch( port & 0xf0 ) {
	case USB0://..15
	  sysex_timeout_ctr = 0;
 8011782:	8020      	strh	r0, [r4, #0]
	  sysex_timeout_ctr_flags.usb_receives = (1 << (port & 0xf));
 8011784:	2401      	movs	r4, #1
 8011786:	fa04 f203 	lsl.w	r2, r4, r3
 801178a:	800a      	strh	r2, [r1, #0]
	  break;
 801178c:	e010      	b.n	80117b0 <MIOS32_MIDI_ReceivePackage+0x90>
	case UART0://..15
	  // already done in MIOS32_UART_MIDI_PackageReceive()
	  break;
	case IIC0://..15
	  sysex_timeout_ctr = 0;
 801178e:	4a6c      	ldr	r2, [pc, #432]	; (8011940 <MIOS32_MIDI_ReceivePackage+0x220>)
	  sysex_timeout_ctr_flags.iic_receives = (1 << (port & 0xf));
 8011790:	2401      	movs	r4, #1
	  break;
	case UART0://..15
	  // already done in MIOS32_UART_MIDI_PackageReceive()
	  break;
	case IIC0://..15
	  sysex_timeout_ctr = 0;
 8011792:	8010      	strh	r0, [r2, #0]
	  sysex_timeout_ctr_flags.iic_receives = (1 << (port & 0xf));
 8011794:	f006 000f 	and.w	r0, r6, #15
 8011798:	fa04 f300 	lsl.w	r3, r4, r0
 801179c:	804b      	strh	r3, [r1, #2]
	  break;
 801179e:	e007      	b.n	80117b0 <MIOS32_MIDI_ReceivePackage+0x90>
	case SPIM0://..15
	  sysex_timeout_ctr = 0;
 80117a0:	4c67      	ldr	r4, [pc, #412]	; (8011940 <MIOS32_MIDI_ReceivePackage+0x220>)
 80117a2:	8020      	strh	r0, [r4, #0]
	  sysex_timeout_ctr_flags.spi_receives = (1 << (port & 0xf));
 80117a4:	f006 000f 	and.w	r0, r6, #15
 80117a8:	2401      	movs	r4, #1
 80117aa:	fa04 f300 	lsl.w	r3, r4, r0
 80117ae:	808b      	strh	r3, [r1, #4]
	}
      }
    }

    u8 filter_sysex = 0;
    switch( package.type ) {
 80117b0:	f1ac 0102 	sub.w	r1, ip, #2
 80117b4:	290d      	cmp	r1, #13
 80117b6:	f200 80be 	bhi.w	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
 80117ba:	e8df f011 	tbh	[pc, r1, lsl #1]
 80117be:	004e      	.short	0x004e
 80117c0:	000e004e 	.word	0x000e004e
 80117c4:	0054004c 	.word	0x0054004c
 80117c8:	00bc0054 	.word	0x00bc0054
 80117cc:	00bc00bc 	.word	0x00bc00bc
 80117d0:	00bc00bc 	.word	0x00bc00bc
 80117d4:	00bc00bc 	.word	0x00bc00bc
 80117d8:	000e      	.short	0x000e
      break;

    case 0x4: // SysEx starts or continues (3 bytes)
    case 0xf: // Single byte is interpreted as SysEx as well (I noticed that portmidi sometimes sends single bytes!)

      if( package.evnt0 >= 0xf8 ) { // relevant for package type 0xf
 80117da:	2df7      	cmp	r5, #247	; 0xf7
 80117dc:	d83d      	bhi.n	801185a <MIOS32_MIDI_ReceivePackage+0x13a>
	if( callback_package != NULL )
	  callback_package(port, package); // -> realtime event is forwarded as event
	break;
      }

      MIOS32_MIDI_SYSEX_Parser(port, package.evnt0); // -> forward to MIOS32 SysEx Parser
 80117de:	4630      	mov	r0, r6
 80117e0:	4629      	mov	r1, r5
      if( package.type != 0x0f ) {
 80117e2:	f36f 1807 	bfc	r8, #4, #4
	if( callback_package != NULL )
	  callback_package(port, package); // -> realtime event is forwarded as event
	break;
      }

      MIOS32_MIDI_SYSEX_Parser(port, package.evnt0); // -> forward to MIOS32 SysEx Parser
 80117e6:	f7ff ff2f 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>
      if( package.type != 0x0f ) {
 80117ea:	f008 020f 	and.w	r2, r8, #15
 80117ee:	2a0f      	cmp	r2, #15
 80117f0:	9201      	str	r2, [sp, #4]
 80117f2:	d007      	beq.n	8011804 <MIOS32_MIDI_ReceivePackage+0xe4>
	MIOS32_MIDI_SYSEX_Parser(port, package.evnt1); // -> forward to MIOS32 SysEx Parser
 80117f4:	4659      	mov	r1, fp
 80117f6:	4630      	mov	r0, r6
 80117f8:	f7ff ff26 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>
	MIOS32_MIDI_SYSEX_Parser(port, package.evnt2); // -> forward to MIOS32 SysEx Parser
 80117fc:	4630      	mov	r0, r6
 80117fe:	4651      	mov	r1, sl
 8011800:	f7ff ff22 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>
      }

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011804:	484f      	ldr	r0, [pc, #316]	; (8011944 <MIOS32_MIDI_ReceivePackage+0x224>)
 8011806:	7803      	ldrb	r3, [r0, #0]
 8011808:	f003 0108 	and.w	r1, r3, #8
 801180c:	b2ca      	uxtb	r2, r1
 801180e:	2a00      	cmp	r2, #0
 8011810:	f040 8091 	bne.w	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
	if( sysex_callback_func != NULL ) {
 8011814:	4c4c      	ldr	r4, [pc, #304]	; (8011948 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011816:	6823      	ldr	r3, [r4, #0]
 8011818:	2b00      	cmp	r3, #0
 801181a:	f000 808a 	beq.w	8011932 <MIOS32_MIDI_ReceivePackage+0x212>
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
 801181e:	4630      	mov	r0, r6
 8011820:	4629      	mov	r1, r5
 8011822:	4798      	blx	r3
 8011824:	4681      	mov	r9, r0
 8011826:	b2c3      	uxtb	r3, r0
	  if( package.type != 0x0f ) {
 8011828:	9801      	ldr	r0, [sp, #4]
 801182a:	280f      	cmp	r0, #15
 801182c:	d00e      	beq.n	801184c <MIOS32_MIDI_ReceivePackage+0x12c>
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 801182e:	6825      	ldr	r5, [r4, #0]
 8011830:	4659      	mov	r1, fp
 8011832:	4630      	mov	r0, r6
 8011834:	47a8      	blx	r5
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 8011836:	4651      	mov	r1, sl
#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
	if( sysex_callback_func != NULL ) {
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
	  if( package.type != 0x0f ) {
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 8011838:	4605      	mov	r5, r0
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 801183a:	6822      	ldr	r2, [r4, #0]
 801183c:	4630      	mov	r0, r6
 801183e:	4790      	blx	r2
#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
	if( sysex_callback_func != NULL ) {
	  filter_sysex |= sysex_callback_func(port, package.evnt0); // -> forwarded as SysEx
	  if( package.type != 0x0f ) {
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
 8011840:	ea45 0100 	orr.w	r1, r5, r0
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
 8011844:	ea41 0909 	orr.w	r9, r1, r9
 8011848:	fa5f f389 	uxtb.w	r3, r9
	  }
	}

	if( callback_package != NULL && !filter_sysex )
 801184c:	2f00      	cmp	r7, #0
 801184e:	d072      	beq.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
 8011850:	2b00      	cmp	r3, #0
 8011852:	d170      	bne.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
 8011854:	e065      	b.n	8011922 <MIOS32_MIDI_ReceivePackage+0x202>
      }
#endif
      break;

    case 0x5:   // Single-byte System Common Message or SysEx ends with following single byte. 
      if( package.evnt0 >= 0xf8 ) {
 8011856:	2df7      	cmp	r5, #247	; 0xf7
 8011858:	d905      	bls.n	8011866 <MIOS32_MIDI_ReceivePackage+0x146>
	if( callback_package != NULL )
 801185a:	2f00      	cmp	r7, #0
 801185c:	d06b      	beq.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
	  callback_package(port, package); // -> forwarded as event
 801185e:	4630      	mov	r0, r6
 8011860:	f028 01f0 	bic.w	r1, r8, #240	; 0xf0
 8011864:	e05f      	b.n	8011926 <MIOS32_MIDI_ReceivePackage+0x206>
      }
      // no >= 0xf8 event: continue!

    case 0x6:   // SysEx ends with following two bytes.
    case 0x7: { // SysEx ends with following three bytes.
      u8 num_bytes = package.type - 0x5 + 1;
 8011866:	f1ac 0404 	sub.w	r4, ip, #4
      u8 current_byte = 0;

      if( num_bytes >= 1 ) {
 801186a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 801186e:	d05c      	beq.n	801192a <MIOS32_MIDI_ReceivePackage+0x20a>
	current_byte = package.evnt0;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 8011870:	4629      	mov	r1, r5
 8011872:	4630      	mov	r0, r6
 8011874:	f7ff fee8 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 8011878:	4832      	ldr	r0, [pc, #200]	; (8011944 <MIOS32_MIDI_ReceivePackage+0x224>)
 801187a:	7802      	ldrb	r2, [r0, #0]
 801187c:	f002 0108 	and.w	r1, r2, #8
 8011880:	b2cb      	uxtb	r3, r1
 8011882:	b943      	cbnz	r3, 8011896 <MIOS32_MIDI_ReceivePackage+0x176>
	  if( sysex_callback_func != NULL )
 8011884:	4830      	ldr	r0, [pc, #192]	; (8011948 <MIOS32_MIDI_ReceivePackage+0x228>)
 8011886:	6802      	ldr	r2, [r0, #0]
 8011888:	b142      	cbz	r2, 801189c <MIOS32_MIDI_ReceivePackage+0x17c>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 801188a:	4630      	mov	r0, r6
 801188c:	4629      	mov	r1, r5
 801188e:	4790      	blx	r2
 8011890:	fa5f f980 	uxtb.w	r9, r0
 8011894:	e003      	b.n	801189e <MIOS32_MIDI_ReceivePackage+0x17e>
	  // no timeout protection for remaining interfaces (yet)
	}
      }
    }

    u8 filter_sysex = 0;
 8011896:	f04f 0900 	mov.w	r9, #0
 801189a:	e000      	b.n	801189e <MIOS32_MIDI_ReceivePackage+0x17e>
 801189c:	4691      	mov	r9, r2
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 2 ) {
 801189e:	2c01      	cmp	r4, #1
 80118a0:	d045      	beq.n	801192e <MIOS32_MIDI_ReceivePackage+0x20e>
	current_byte = package.evnt1;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 80118a2:	4659      	mov	r1, fp
 80118a4:	4630      	mov	r0, r6
 80118a6:	f7ff fecf 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 80118aa:	4926      	ldr	r1, [pc, #152]	; (8011944 <MIOS32_MIDI_ReceivePackage+0x224>)
 80118ac:	780b      	ldrb	r3, [r1, #0]
 80118ae:	f003 0008 	and.w	r0, r3, #8
 80118b2:	b2c2      	uxtb	r2, r0
 80118b4:	b94a      	cbnz	r2, 80118ca <MIOS32_MIDI_ReceivePackage+0x1aa>
	  if( sysex_callback_func != NULL )
 80118b6:	4924      	ldr	r1, [pc, #144]	; (8011948 <MIOS32_MIDI_ReceivePackage+0x228>)
 80118b8:	680b      	ldr	r3, [r1, #0]
 80118ba:	b133      	cbz	r3, 80118ca <MIOS32_MIDI_ReceivePackage+0x1aa>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 80118bc:	4630      	mov	r0, r6
 80118be:	4659      	mov	r1, fp
 80118c0:	4798      	blx	r3
 80118c2:	ea40 0009 	orr.w	r0, r0, r9
 80118c6:	fa5f f980 	uxtb.w	r9, r0
	}
#endif
      }

      if( num_bytes >= 3 ) {
 80118ca:	2c02      	cmp	r4, #2
 80118cc:	d014      	beq.n	80118f8 <MIOS32_MIDI_ReceivePackage+0x1d8>
	current_byte = package.evnt2;
	MIOS32_MIDI_SYSEX_Parser(port, current_byte); // -> forward to MIOS32 SysEx Parser
 80118ce:	4651      	mov	r1, sl
 80118d0:	4630      	mov	r0, r6
 80118d2:	f7ff feb9 	bl	8011648 <MIOS32_MIDI_SYSEX_Parser>

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
	if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 80118d6:	4a1b      	ldr	r2, [pc, #108]	; (8011944 <MIOS32_MIDI_ReceivePackage+0x224>)
 80118d8:	7811      	ldrb	r1, [r2, #0]
 80118da:	f001 0308 	and.w	r3, r1, #8
 80118de:	b2d8      	uxtb	r0, r3
 80118e0:	b958      	cbnz	r0, 80118fa <MIOS32_MIDI_ReceivePackage+0x1da>
	  if( sysex_callback_func != NULL )
 80118e2:	4a19      	ldr	r2, [pc, #100]	; (8011948 <MIOS32_MIDI_ReceivePackage+0x228>)
 80118e4:	6813      	ldr	r3, [r2, #0]
 80118e6:	b143      	cbz	r3, 80118fa <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
 80118e8:	4651      	mov	r1, sl
 80118ea:	4630      	mov	r0, r6
 80118ec:	4798      	blx	r3
 80118ee:	ea40 0109 	orr.w	r1, r0, r9
 80118f2:	fa5f f981 	uxtb.w	r9, r1
 80118f6:	e000      	b.n	80118fa <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 3 ) {
 80118f8:	46da      	mov	sl, fp
	}
#endif
      }

      // reset timeout protection if required
      if( current_byte == 0xf7 )
 80118fa:	f1ba 0ff7 	cmp.w	sl, #247	; 0xf7
 80118fe:	d104      	bne.n	801190a <MIOS32_MIDI_ReceivePackage+0x1ea>
	sysex_timeout_ctr_flags.ALL = 0;
 8011900:	480e      	ldr	r0, [pc, #56]	; (801193c <MIOS32_MIDI_ReceivePackage+0x21c>)
 8011902:	2400      	movs	r4, #0
 8011904:	2500      	movs	r5, #0
 8011906:	e9c0 4500 	strd	r4, r5, [r0]

#if !MIOS32_MIDI_BSL_ENHANCEMENTS // to save some memory
      if( !sysex_state.general.MY_SYSEX ) { // don't forward to application if we receive a MIOS32 command
 801190a:	4a0e      	ldr	r2, [pc, #56]	; (8011944 <MIOS32_MIDI_ReceivePackage+0x224>)
 801190c:	7813      	ldrb	r3, [r2, #0]
 801190e:	f003 0108 	and.w	r1, r3, #8
 8011912:	b2c8      	uxtb	r0, r1
 8011914:	b978      	cbnz	r0, 8011936 <MIOS32_MIDI_ReceivePackage+0x216>
	// forward as package if not filtered
	if( callback_package != NULL && !filter_sysex )
 8011916:	b177      	cbz	r7, 8011936 <MIOS32_MIDI_ReceivePackage+0x216>
 8011918:	f1b9 0f00 	cmp.w	r9, #0
 801191c:	d10b      	bne.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
	  callback_package(port, package);
 801191e:	f369 1807 	bfi	r8, r9, #4, #4
 8011922:	4630      	mov	r0, r6
 8011924:	4641      	mov	r1, r8
 8011926:	47b8      	blx	r7
 8011928:	e005      	b.n	8011936 <MIOS32_MIDI_ReceivePackage+0x216>
	  // no timeout protection for remaining interfaces (yet)
	}
      }
    }

    u8 filter_sysex = 0;
 801192a:	46a1      	mov	r9, r4
 801192c:	e7ed      	b.n	801190a <MIOS32_MIDI_ReceivePackage+0x1ea>
	    filter_sysex |= sysex_callback_func(port, current_byte); // -> forwarded as SysEx
	}
#endif
      }

      if( num_bytes >= 2 ) {
 801192e:	46aa      	mov	sl, r5
 8011930:	e7e3      	b.n	80118fa <MIOS32_MIDI_ReceivePackage+0x1da>
	    filter_sysex |= sysex_callback_func(port, package.evnt1); // -> forwarded as SysEx
	    filter_sysex |= sysex_callback_func(port, package.evnt2); // -> forwarded as SysEx
	  }
	}

	if( callback_package != NULL && !filter_sysex )
 8011932:	2f00      	cmp	r7, #0
 8011934:	d1f5      	bne.n	8011922 <MIOS32_MIDI_ReceivePackage+0x202>
    } break;
    }	      
  }

  return 0; // no error
}
 8011936:	2000      	movs	r0, #0
 8011938:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801193c:	20000188 	.word	0x20000188
 8011940:	20000178 	.word	0x20000178
 8011944:	2000017c 	.word	0x2000017c
 8011948:	20000190 	.word	0x20000190

0801194c <MIOS32_MIDI_Receive_Handler>:
//! which can be installed via MIOS32_MIDI_SysExCallback_Init()
//!
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_MIDI_Receive_Handler(void *_callback_package)
{
 801194c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011950:	4680      	mov	r8, r0
 8011952:	b08c      	sub	sp, #48	; 0x30
  // handle all USB MIDI packages
#if !defined(MIOS32_DONT_USE_USB) && !defined(MIOS32_DONT_USE_USB_MIDI)
  {
    s32 status;
    mios32_midi_package_t package;
    while( (status=MIOS32_USB_MIDI_PackageReceive(&package)) >= 0 ) {
 8011954:	4668      	mov	r0, sp
 8011956:	f001 fa35 	bl	8012dc4 <MIOS32_USB_MIDI_PackageReceive>
 801195a:	2800      	cmp	r0, #0
 801195c:	db07      	blt.n	801196e <MIOS32_MIDI_Receive_Handler+0x22>
      MIOS32_MIDI_ReceivePackage(USB0 + package.cable, package, _callback_package);
 801195e:	9900      	ldr	r1, [sp, #0]
 8011960:	f3c1 1003 	ubfx	r0, r1, #4, #4
 8011964:	3010      	adds	r0, #16
 8011966:	4642      	mov	r2, r8
 8011968:	f7ff feda 	bl	8011720 <MIOS32_MIDI_ReceivePackage>
 801196c:	e7f2      	b.n	8011954 <MIOS32_MIDI_Receive_Handler+0x8>
    typedef struct {
      mios32_midi_port_t port;
      s32 (*receive_func)(u8 if_port, mios32_midi_package_t *package);
    } midi_intf_table_t;

    const midi_intf_table_t midi_intf_table[] = {
 801196e:	4d3b      	ldr	r5, [pc, #236]	; (8011a5c <MIOS32_MIDI_Receive_Handler+0x110>)
 8011970:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011972:	ac02      	add	r4, sp, #8
 8011974:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801197a:	e895 0003 	ldmia.w	r5, {r0, r1}
#endif
#endif
      { 0, NULL } // end of table
    };

    if( midi_intf_table[0].port != 0 ) {
 801197e:	f89d 3008 	ldrb.w	r3, [sp, #8]
    typedef struct {
      mios32_midi_port_t port;
      s32 (*receive_func)(u8 if_port, mios32_midi_package_t *package);
    } midi_intf_table_t;

    const midi_intf_table_t midi_intf_table[] = {
 8011982:	e884 0003 	stmia.w	r4, {r0, r1}
#endif
#endif
      { 0, NULL } // end of table
    };

    if( midi_intf_table[0].port != 0 ) {
 8011986:	b34b      	cbz	r3, 80119dc <MIOS32_MIDI_Receive_Handler+0x90>
 8011988:	2400      	movs	r4, #0
 801198a:	4625      	mov	r5, r4
 801198c:	4626      	mov	r6, r4
      int intf = 0;
      do {
	mios32_midi_package_t package;

	// last table entry?
	if( !midi_intf_table[intf].port ) {
 801198e:	a80c      	add	r0, sp, #48	; 0x30
 8011990:	eb00 01c4 	add.w	r1, r0, r4, lsl #3
 8011994:	f811 2c28 	ldrb.w	r2, [r1, #-40]
 8011998:	b912      	cbnz	r2, 80119a0 <MIOS32_MIDI_Receive_Handler+0x54>
	  if( !packages_forwarded_this_round )
 801199a:	b1fd      	cbz	r5, 80119dc <MIOS32_MIDI_Receive_Handler+0x90>
	    break; // no new package

	  intf = 0; // at least one package: restart
 801199c:	4614      	mov	r4, r2
	  packages_forwarded_this_round = 0;
 801199e:	4615      	mov	r5, r2
	}

	// execute receive function
	mios32_midi_port_t port = midi_intf_table[intf].port;
 80119a0:	af0c      	add	r7, sp, #48	; 0x30
 80119a2:	eb07 03c4 	add.w	r3, r7, r4, lsl #3
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);
 80119a6:	a901      	add	r1, sp, #4
	  intf = 0; // at least one package: restart
	  packages_forwarded_this_round = 0;
	}

	// execute receive function
	mios32_midi_port_t port = midi_intf_table[intf].port;
 80119a8:	f813 7c28 	ldrb.w	r7, [r3, #-40]
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);
 80119ac:	f853 2c24 	ldr.w	r2, [r3, #-36]
 80119b0:	f007 000f 	and.w	r0, r7, #15
 80119b4:	4790      	blx	r2

	if( status == -10 ) { // receive timeout?
 80119b6:	f110 0f0a 	cmn.w	r0, #10
 80119ba:	d103      	bne.n	80119c4 <MIOS32_MIDI_Receive_Handler+0x78>
	  MIOS32_MIDI_TimeOut(port);
 80119bc:	4638      	mov	r0, r7
 80119be:	f7ff fce9 	bl	8011394 <MIOS32_MIDI_TimeOut>
 80119c2:	e008      	b.n	80119d6 <MIOS32_MIDI_Receive_Handler+0x8a>
	} else if( status >= 0 ) { // message received?
 80119c4:	2800      	cmp	r0, #0
 80119c6:	db06      	blt.n	80119d6 <MIOS32_MIDI_Receive_Handler+0x8a>
	  ++packages_forwarded;
	  ++packages_forwarded_this_round;
	  
	  // handle received package
	  MIOS32_MIDI_ReceivePackage(port, package, _callback_package);
 80119c8:	4638      	mov	r0, r7
 80119ca:	9901      	ldr	r1, [sp, #4]
 80119cc:	4642      	mov	r2, r8
	s32 status = midi_intf_table[intf].receive_func(port & 0x0f, &package);

	if( status == -10 ) { // receive timeout?
	  MIOS32_MIDI_TimeOut(port);
	} else if( status >= 0 ) { // message received?
	  ++packages_forwarded;
 80119ce:	3601      	adds	r6, #1
	  ++packages_forwarded_this_round;
 80119d0:	3501      	adds	r5, #1
	  
	  // handle received package
	  MIOS32_MIDI_ReceivePackage(port, package, _callback_package);
 80119d2:	f7ff fea5 	bl	8011720 <MIOS32_MIDI_ReceivePackage>
	}

	++intf;
 80119d6:	3401      	adds	r4, #1
      } while( packages_forwarded < 10 );
 80119d8:	2e09      	cmp	r6, #9
 80119da:	ddd8      	ble.n	801198e <MIOS32_MIDI_Receive_Handler+0x42>
  }
#endif
  

  // SysEx timeout detected by this handler?
  if( sysex_timeout_ctr_flags.ALL && sysex_timeout_ctr > 1000 ) {
 80119dc:	4920      	ldr	r1, [pc, #128]	; (8011a60 <MIOS32_MIDI_Receive_Handler+0x114>)
 80119de:	e9d1 2300 	ldrd	r2, r3, [r1]
 80119e2:	ea52 0003 	orrs.w	r0, r2, r3
 80119e6:	d035      	beq.n	8011a54 <MIOS32_MIDI_Receive_Handler+0x108>
 80119e8:	481e      	ldr	r0, [pc, #120]	; (8011a64 <MIOS32_MIDI_Receive_Handler+0x118>)
 80119ea:	8803      	ldrh	r3, [r0, #0]
 80119ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80119f0:	d930      	bls.n	8011a54 <MIOS32_MIDI_Receive_Handler+0x108>
    u8 timeout_port = 0;

    // determine port
    if( sysex_timeout_ctr_flags.usb_receives ) {
 80119f2:	880a      	ldrh	r2, [r1, #0]
 80119f4:	b162      	cbz	r2, 8011a10 <MIOS32_MIDI_Receive_Handler+0xc4>
 80119f6:	2100      	movs	r1, #0
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.usb_receives & (1 << i) )
 80119f8:	fa42 f301 	asr.w	r3, r2, r1
 80119fc:	f013 0001 	ands.w	r0, r3, #1
 8011a00:	d103      	bne.n	8011a0a <MIOS32_MIDI_Receive_Handler+0xbe>
    u8 timeout_port = 0;

    // determine port
    if( sysex_timeout_ctr_flags.usb_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011a02:	3101      	adds	r1, #1
 8011a04:	2910      	cmp	r1, #16
 8011a06:	d1f7      	bne.n	80119f8 <MIOS32_MIDI_Receive_Handler+0xac>
	if( sysex_timeout_ctr_flags.usb_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011a08:	4601      	mov	r1, r0
      timeout_port = USB0 + i;
 8011a0a:	3110      	adds	r1, #16
 8011a0c:	b2c8      	uxtb	r0, r1
 8011a0e:	e01a      	b.n	8011a46 <MIOS32_MIDI_Receive_Handler+0xfa>
    } else if( sysex_timeout_ctr_flags.iic_receives ) {
 8011a10:	884b      	ldrh	r3, [r1, #2]
 8011a12:	b15b      	cbz	r3, 8011a2c <MIOS32_MIDI_Receive_Handler+0xe0>
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.iic_receives & (1 << i) )
 8011a14:	fa43 f002 	asr.w	r0, r3, r2
 8011a18:	f010 0101 	ands.w	r1, r0, #1
 8011a1c:	d103      	bne.n	8011a26 <MIOS32_MIDI_Receive_Handler+0xda>
      if( i >= 16 ) // failsafe
	i = 0;
      timeout_port = USB0 + i;
    } else if( sysex_timeout_ctr_flags.iic_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011a1e:	3201      	adds	r2, #1
 8011a20:	2a10      	cmp	r2, #16
 8011a22:	d1f7      	bne.n	8011a14 <MIOS32_MIDI_Receive_Handler+0xc8>
	if( sysex_timeout_ctr_flags.iic_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011a24:	460a      	mov	r2, r1
      timeout_port = IIC0 + i;
 8011a26:	3230      	adds	r2, #48	; 0x30
 8011a28:	b2d0      	uxtb	r0, r2
 8011a2a:	e00c      	b.n	8011a46 <MIOS32_MIDI_Receive_Handler+0xfa>
    } else if( sysex_timeout_ctr_flags.spi_receives ) {
 8011a2c:	8888      	ldrh	r0, [r1, #4]
 8011a2e:	b150      	cbz	r0, 8011a46 <MIOS32_MIDI_Receive_Handler+0xfa>
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
	if( sysex_timeout_ctr_flags.spi_receives & (1 << i) )
 8011a30:	fa40 f103 	asr.w	r1, r0, r3
 8011a34:	f011 0201 	ands.w	r2, r1, #1
 8011a38:	d103      	bne.n	8011a42 <MIOS32_MIDI_Receive_Handler+0xf6>
      if( i >= 16 ) // failsafe
	i = 0;
      timeout_port = IIC0 + i;
    } else if( sysex_timeout_ctr_flags.spi_receives ) {
      int i; // i'm missing a prio instruction in C!
      for(i=0; i<16; ++i)
 8011a3a:	3301      	adds	r3, #1
 8011a3c:	2b10      	cmp	r3, #16
 8011a3e:	d1f7      	bne.n	8011a30 <MIOS32_MIDI_Receive_Handler+0xe4>
	if( sysex_timeout_ctr_flags.spi_receives & (1 << i) )
	  break;
      if( i >= 16 ) // failsafe
	i = 0;
 8011a40:	4613      	mov	r3, r2
      timeout_port = SPIM0 + i;
 8011a42:	3350      	adds	r3, #80	; 0x50
 8011a44:	b2d8      	uxtb	r0, r3
    }

    MIOS32_MIDI_TimeOut(timeout_port);
 8011a46:	f7ff fca5 	bl	8011394 <MIOS32_MIDI_TimeOut>
    sysex_timeout_ctr_flags.ALL = 0;
 8011a4a:	4805      	ldr	r0, [pc, #20]	; (8011a60 <MIOS32_MIDI_Receive_Handler+0x114>)
 8011a4c:	2200      	movs	r2, #0
 8011a4e:	2300      	movs	r3, #0
 8011a50:	e9c0 2300 	strd	r2, r3, [r0]
  }

  return 0;
}
 8011a54:	2000      	movs	r0, #0
 8011a56:	b00c      	add	sp, #48	; 0x30
 8011a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a5c:	08017b8c 	.word	0x08017b8c
 8011a60:	20000188 	.word	0x20000188
 8011a64:	20000178 	.word	0x20000178

08011a68 <MIOS32_OSC_Init>:
{
  if( mode > 0 )
    return -1; // only mode 0 supported yet

  return 0; // no error
}
 8011a68:	2800      	cmp	r0, #0
 8011a6a:	bf14      	ite	ne
 8011a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8011a70:	2000      	moveq	r0, #0
 8011a72:	4770      	bx	lr

08011a74 <MIOS32_UART_MIDI_RS_Reset>:
s32 MIOS32_UART_MIDI_RS_Reset(u8 uart_port)
{
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
 8011a74:	2801      	cmp	r0, #1
//! \return -1 if port not available
//! \return < 0 on errors
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_RS_Reset(u8 uart_port)
{
 8011a76:	b538      	push	{r3, r4, r5, lr}
 8011a78:	4604      	mov	r4, r0
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
 8011a7a:	d80c      	bhi.n	8011a96 <MIOS32_UART_MIDI_RS_Reset+0x22>
    return -1; // port not available

  MIOS32_IRQ_Disable();
 8011a7c:	f000 fafe 	bl	801207c <MIOS32_IRQ_Disable>
  rs_last[uart_port] = 0xff;
 8011a80:	4b06      	ldr	r3, [pc, #24]	; (8011a9c <MIOS32_UART_MIDI_RS_Reset+0x28>)
  rs_expire_ctr[uart_port] = 0;
 8011a82:	4807      	ldr	r0, [pc, #28]	; (8011aa0 <MIOS32_UART_MIDI_RS_Reset+0x2c>)
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available

  MIOS32_IRQ_Disable();
  rs_last[uart_port] = 0xff;
 8011a84:	22ff      	movs	r2, #255	; 0xff
  rs_expire_ctr[uart_port] = 0;
 8011a86:	2500      	movs	r5, #0
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available

  MIOS32_IRQ_Disable();
  rs_last[uart_port] = 0xff;
 8011a88:	551a      	strb	r2, [r3, r4]
  rs_expire_ctr[uart_port] = 0;
 8011a8a:	f820 5014 	strh.w	r5, [r0, r4, lsl #1]
  MIOS32_IRQ_Enable();
 8011a8e:	f000 fb09 	bl	80120a4 <MIOS32_IRQ_Enable>

  return 0;
 8011a92:	4628      	mov	r0, r5
 8011a94:	bd38      	pop	{r3, r4, r5, pc}
{
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled
#else
  if( uart_port >= MIOS32_UART_NUM )
    return -1; // port not available
 8011a96:	f04f 30ff 	mov.w	r0, #4294967295
  rs_expire_ctr[uart_port] = 0;
  MIOS32_IRQ_Enable();

  return 0;
#endif
}
 8011a9a:	bd38      	pop	{r3, r4, r5, pc}
 8011a9c:	20000198 	.word	0x20000198
 8011aa0:	200001b6 	.word	0x200001b6

08011aa4 <MIOS32_UART_MIDI_Init>:
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_Init(u32 mode)
{
 8011aa4:	b510      	push	{r4, lr}
#else
  int i;


  // currently only mode 0 supported
  if( mode != 0 )
 8011aa6:	4604      	mov	r4, r0
 8011aa8:	b110      	cbz	r0, 8011ab0 <MIOS32_UART_MIDI_Init+0xc>
    return -1; // unsupported mode
 8011aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8011aae:	bd10      	pop	{r4, pc}
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 8011ab0:	4b0d      	ldr	r3, [pc, #52]	; (8011ae8 <MIOS32_UART_MIDI_Init+0x44>)
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 8011ab2:	490e      	ldr	r1, [pc, #56]	; (8011aec <MIOS32_UART_MIDI_Init+0x48>)
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 8011ab4:	6018      	str	r0, [r3, #0]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 8011ab6:	22ff      	movs	r2, #255	; 0xff
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
  midix->running_status = 0x00;
 8011ab8:	7118      	strb	r0, [r3, #4]
  midix->expected_bytes = 0x00;
 8011aba:	7158      	strb	r0, [r3, #5]
  midix->wait_bytes = 0x00;
 8011abc:	7198      	strb	r0, [r3, #6]
  midix->sysex_ctr = 0x00;
 8011abe:	71d8      	strb	r0, [r3, #7]
  midix->timeout_ctr = 0;
 8011ac0:	8118      	strh	r0, [r3, #8]
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 8011ac2:	60d8      	str	r0, [r3, #12]
  midix->running_status = 0x00;
 8011ac4:	7418      	strb	r0, [r3, #16]
  midix->expected_bytes = 0x00;
 8011ac6:	7458      	strb	r0, [r3, #17]
  midix->wait_bytes = 0x00;
 8011ac8:	7498      	strb	r0, [r3, #18]
  midix->sysex_ctr = 0x00;
 8011aca:	74d8      	strb	r0, [r3, #19]
  midix->timeout_ctr = 0;
 8011acc:	8298      	strh	r0, [r3, #20]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RecordReset(i);

  // enable running status optimisation by default for all ports
  // clear timeout counters
  rs_optimisation = ~0; // -> all-one
 8011ace:	700a      	strb	r2, [r1, #0]
  for(i=0; i<MIOS32_UART_NUM; ++i)
    MIOS32_UART_MIDI_RS_Reset(i);
 8011ad0:	f7ff ffd0 	bl	8011a74 <MIOS32_UART_MIDI_RS_Reset>
 8011ad4:	2001      	movs	r0, #1
 8011ad6:	f7ff ffcd 	bl	8011a74 <MIOS32_UART_MIDI_RS_Reset>

  // if any MIDI assignment:
#if MIOS32_UART0_ASSIGNMENT == 1 || MIOS32_UART1_ASSIGNMENT == 1 || MIOS32_UART2_ASSIGNMENT == 1 || MIOS32_UART3_ASSIGNMENT == 1
  // initialize U(S)ART interface
  if( MIOS32_UART_Init(0) < 0 )
 8011ada:	4620      	mov	r0, r4
 8011adc:	f001 f9ec 	bl	8012eb8 <MIOS32_UART_Init>
 8011ae0:	2800      	cmp	r0, #0
 8011ae2:	dbe2      	blt.n	8011aaa <MIOS32_UART_MIDI_Init+0x6>
    return -1; // initialisation of U(S)ART Interface failed
#endif

  return 0; // no error
 8011ae4:	4620      	mov	r0, r4
#endif
}
 8011ae6:	bd10      	pop	{r4, pc}
 8011ae8:	2000019c 	.word	0x2000019c
 8011aec:	200001b4 	.word	0x200001b4

08011af0 <MIOS32_UART_MIDI_Periodic_mS>:
//! model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_Periodic_mS(void)
{
 8011af0:	b508      	push	{r3, lr}
#if MIOS32_UART_NUM
  u8 uart_port;

  MIOS32_IRQ_Disable();
 8011af2:	f000 fac3 	bl	801207c <MIOS32_IRQ_Disable>
    // increment the expire counters for running status optimisation.
    //
    // The running status will expire after 1000 ticks (1 second) 
    // to ensure, that the current status will be sent at least each second
    // to cover the case that the MIDI cable is (re-)connected during runtime.
    if( rs_expire_ctr[uart_port] < 65535 )
 8011af6:	4a10      	ldr	r2, [pc, #64]	; (8011b38 <MIOS32_UART_MIDI_Periodic_mS+0x48>)
 8011af8:	8813      	ldrh	r3, [r2, #0]
 8011afa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011afe:	428b      	cmp	r3, r1
 8011b00:	4608      	mov	r0, r1
 8011b02:	d001      	beq.n	8011b08 <MIOS32_UART_MIDI_Periodic_mS+0x18>
      ++rs_expire_ctr[uart_port];
 8011b04:	3301      	adds	r3, #1
 8011b06:	8013      	strh	r3, [r2, #0]

    // increment timeout counter for incoming packages
    // an incomplete event will be timed out after 1000 ticks (1 second)
    if( midi_rec[uart_port].timeout_ctr < 65535 )
 8011b08:	4b0c      	ldr	r3, [pc, #48]	; (8011b3c <MIOS32_UART_MIDI_Periodic_mS+0x4c>)
 8011b0a:	8919      	ldrh	r1, [r3, #8]
 8011b0c:	4281      	cmp	r1, r0
 8011b0e:	d001      	beq.n	8011b14 <MIOS32_UART_MIDI_Periodic_mS+0x24>
      ++midi_rec[uart_port].timeout_ctr;
 8011b10:	1c48      	adds	r0, r1, #1
 8011b12:	8118      	strh	r0, [r3, #8]
    // increment the expire counters for running status optimisation.
    //
    // The running status will expire after 1000 ticks (1 second) 
    // to ensure, that the current status will be sent at least each second
    // to cover the case that the MIDI cable is (re-)connected during runtime.
    if( rs_expire_ctr[uart_port] < 65535 )
 8011b14:	8852      	ldrh	r2, [r2, #2]
 8011b16:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8011b1a:	428a      	cmp	r2, r1
 8011b1c:	d002      	beq.n	8011b24 <MIOS32_UART_MIDI_Periodic_mS+0x34>
      ++rs_expire_ctr[uart_port];
 8011b1e:	4806      	ldr	r0, [pc, #24]	; (8011b38 <MIOS32_UART_MIDI_Periodic_mS+0x48>)
 8011b20:	3201      	adds	r2, #1
 8011b22:	8042      	strh	r2, [r0, #2]

    // increment timeout counter for incoming packages
    // an incomplete event will be timed out after 1000 ticks (1 second)
    if( midi_rec[uart_port].timeout_ctr < 65535 )
 8011b24:	8a9b      	ldrh	r3, [r3, #20]
 8011b26:	428b      	cmp	r3, r1
 8011b28:	d002      	beq.n	8011b30 <MIOS32_UART_MIDI_Periodic_mS+0x40>
      ++midi_rec[uart_port].timeout_ctr;
 8011b2a:	4a04      	ldr	r2, [pc, #16]	; (8011b3c <MIOS32_UART_MIDI_Periodic_mS+0x4c>)
 8011b2c:	1c59      	adds	r1, r3, #1
 8011b2e:	8291      	strh	r1, [r2, #20]
  }
  MIOS32_IRQ_Enable();
 8011b30:	f000 fab8 	bl	80120a4 <MIOS32_IRQ_Enable>
  // (atomic operation not required in MIOS32_UART_MIDI_PackageSend_NonBlocking() due to single-byte accesses)
#endif

  return 0; // no error
}
 8011b34:	2000      	movs	r0, #0
 8011b36:	bd08      	pop	{r3, pc}
 8011b38:	200001b6 	.word	0x200001b6
 8011b3c:	2000019c 	.word	0x2000019c

08011b40 <MIOS32_UART_MIDI_PackageSend_NonBlocking>:
//! \return -2: UART_MIDI buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageSend_NonBlocking(u8 uart_port, mios32_midi_package_t package)
{
 8011b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b42:	2801      	cmp	r0, #1
 8011b44:	f3c1 2607 	ubfx	r6, r1, #8, #8
 8011b48:	f001 030f 	and.w	r3, r1, #15
 8011b4c:	f3c1 4207 	ubfx	r2, r1, #16, #8
 8011b50:	4605      	mov	r5, r0
 8011b52:	b2f7      	uxtb	r7, r6
 8011b54:	f3c1 6107 	ubfx	r1, r1, #24, #8
 8011b58:	d902      	bls.n	8011b60 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x20>
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
      rs_last[uart_port] = package.evnt0;


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 8011b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011b5e:	e040      	b.n	8011be2 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa2>
#else
  // exit if UART port not available
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
 8011b60:	4c20      	ldr	r4, [pc, #128]	; (8011be4 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa4>)
 8011b62:	5ce4      	ldrb	r4, [r4, r3]
  if( len ) {
 8011b64:	2c00      	cmp	r4, #0
 8011b66:	d03b      	beq.n	8011be0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa0>
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8011b68:	f8df e088 	ldr.w	lr, [pc, #136]	; 8011bf4 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xb4>
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 8011b6c:	f88d 6004 	strb.w	r6, [sp, #4]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8011b70:	f83e c015 	ldrh.w	ip, [lr, r5, lsl #1]
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 8011b74:	f88d 2005 	strb.w	r2, [sp, #5]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8011b78:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;

  u8 len = mios32_midi_pcktype_num_bytes[package.cin];
  if( len ) {
    u8 buffer[3] = {package.evnt0, package.evnt1, package.evnt2};
 8011b7c:	f88d 1006 	strb.w	r1, [sp, #6]

    if( rs_expire_ctr[uart_port] > 1000 ) {
 8011b80:	d902      	bls.n	8011b88 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x48>
      // the current RS is expired each second to ensure that a status byte will be sent
      // if the MIDI cable is (re)connected during runtime
      MIOS32_UART_MIDI_RS_Reset(uart_port);
 8011b82:	f7ff ff77 	bl	8011a74 <MIOS32_UART_MIDI_RS_Reset>
 8011b86:	e01b      	b.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
#if 0
      // for optional monitoring of the optimisation
      MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS 0x%02x expired!\n", uart_port);
#endif
    } else {
      if( (rs_optimisation & (1 << uart_port)) &&
 8011b88:	4817      	ldr	r0, [pc, #92]	; (8011be8 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa8>)
 8011b8a:	7800      	ldrb	r0, [r0, #0]
 8011b8c:	fa40 f005 	asr.w	r0, r0, r5
 8011b90:	07c0      	lsls	r0, r0, #31
 8011b92:	d515      	bpl.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
 8011b94:	2b07      	cmp	r3, #7
 8011b96:	dd13      	ble.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
	  package.cin >= NoteOff && package.cin <= PitchBend &&
 8011b98:	2b0f      	cmp	r3, #15
 8011b9a:	d011      	beq.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
 8011b9c:	2c01      	cmp	r4, #1
 8011b9e:	d90e      	bls.n	8011bbe <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x7e>
	  len > 1 ) { // (len check is a failsafe measure)
	if( package.evnt0 == rs_last[uart_port] ) {
 8011ba0:	4b12      	ldr	r3, [pc, #72]	; (8011bec <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xac>)
 8011ba2:	5d5b      	ldrb	r3, [r3, r5]
 8011ba4:	42bb      	cmp	r3, r7
 8011ba6:	d106      	bne.n	8011bb6 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x76>
	  buffer[0] = package.evnt1;
 8011ba8:	f88d 2004 	strb.w	r2, [sp, #4]
	  buffer[1] = package.evnt2;
	  --len;
 8011bac:	1e62      	subs	r2, r4, #1
      if( (rs_optimisation & (1 << uart_port)) &&
	  package.cin >= NoteOff && package.cin <= PitchBend &&
	  len > 1 ) { // (len check is a failsafe measure)
	if( package.evnt0 == rs_last[uart_port] ) {
	  buffer[0] = package.evnt1;
	  buffer[1] = package.evnt2;
 8011bae:	f88d 1005 	strb.w	r1, [sp, #5]
	  --len;
 8011bb2:	b2d4      	uxtb	r4, r2
 8011bb4:	e004      	b.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
	  // for optional monitoring of the optimisation
	  MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS optimized (%02x) %02x %02x\n", uart_port, package.evnt0, package.evnt1, package.evnt2);
#endif
	} else {
	  // new running status
	  rs_expire_ctr[uart_port] = 0;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	f82e 3015 	strh.w	r3, [lr, r5, lsl #1]
 8011bbc:	e000      	b.n	8011bc0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x80>
      // for optional monitoring of the optimisation
      MIOS32_MIDI_SendDebugMessage("[MIOS32_UART_MIDI:%d] RS 0x%02x expired!\n", uart_port);
#endif
    } else {
      if( (rs_optimisation & (1 << uart_port)) &&
	  package.cin >= NoteOff && package.cin <= PitchBend &&
 8011bbe:	2401      	movs	r4, #1
      }
    }

    // note: packages != Note Off, On, ... Pitch Bend will disable running status - thats acceptable
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
 8011bc0:	2ff7      	cmp	r7, #247	; 0xf7
      rs_last[uart_port] = package.evnt0;
 8011bc2:	bf98      	it	ls
 8011bc4:	4b09      	ldrls	r3, [pc, #36]	; (8011bec <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xac>)


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 8011bc6:	a901      	add	r1, sp, #4
 8011bc8:	4628      	mov	r0, r5
 8011bca:	4622      	mov	r2, r4
    }

    // note: packages != Note Off, On, ... Pitch Bend will disable running status - thats acceptable
    // only realtime events won't touch it (according to MIDI spec)
    if( package.evnt0 < 0xf8 )
      rs_last[uart_port] = package.evnt0;
 8011bcc:	bf98      	it	ls
 8011bce:	555e      	strbls	r6, [r3, r5]


    switch( MIOS32_UART_TxBufferPutMore(uart_port, buffer, len) ) {
 8011bd0:	f001 fae0 	bl	8013194 <MIOS32_UART_TxBufferPutMore>
 8011bd4:	1c81      	adds	r1, r0, #2
 8011bd6:	2902      	cmp	r1, #2
 8011bd8:	d8bf      	bhi.n	8011b5a <MIOS32_UART_MIDI_PackageSend_NonBlocking+0x1a>
  }

  // return 0 if new package in buffer, otherwise -1
  return package_complete ? 0 : -1;
#endif
}
 8011bda:	4805      	ldr	r0, [pc, #20]	; (8011bf0 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xb0>)
 8011bdc:	5640      	ldrsb	r0, [r0, r1]
 8011bde:	e000      	b.n	8011be2 <MIOS32_UART_MIDI_PackageSend_NonBlocking+0xa2>
      case -2: return -2; // buffer full, request retry
      default: return -1; // UART error
    }

  } else {
    return 0; // no bytes to send -> no error
 8011be0:	4620      	mov	r0, r4
  }
#endif
}
 8011be2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011be4:	08017bc4 	.word	0x08017bc4
 8011be8:	200001b4 	.word	0x200001b4
 8011bec:	20000198 	.word	0x20000198
 8011bf0:	08017d12 	.word	0x08017d12
 8011bf4:	200001b6 	.word	0x200001b6

08011bf8 <MIOS32_UART_MIDI_PackageSend>:
//! \return 0: no error
//! \return -1: UART_MIDI device not available
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageSend(u8 uart_port, mios32_midi_package_t package)
{
 8011bf8:	b538      	push	{r3, r4, r5, lr}
 8011bfa:	4605      	mov	r5, r0
 8011bfc:	460c      	mov	r4, r1
  s32 error;

  while( (error=MIOS32_UART_MIDI_PackageSend_NonBlocking(uart_port, package)) == -2);
 8011bfe:	4628      	mov	r0, r5
 8011c00:	4621      	mov	r1, r4
 8011c02:	f7ff ff9d 	bl	8011b40 <MIOS32_UART_MIDI_PackageSend_NonBlocking>
 8011c06:	1c83      	adds	r3, r0, #2
 8011c08:	d0f9      	beq.n	8011bfe <MIOS32_UART_MIDI_PackageSend+0x6>

  return error;
}
 8011c0a:	bd38      	pop	{r3, r4, r5, pc}

08011c0c <MIOS32_UART_MIDI_PackageReceive>:
//! \return -1: no package in buffer
//! \return -10: incoming MIDI package timed out (incomplete package received)
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageReceive(u8 uart_port, mios32_midi_package_t *package)
{
 8011c0c:	2801      	cmp	r0, #1
 8011c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c12:	4680      	mov	r8, r0
 8011c14:	460f      	mov	r7, r1
 8011c16:	d903      	bls.n	8011c20 <MIOS32_UART_MIDI_PackageReceive+0x14>
#if MIOS32_UART_NUM == 0
  return -1; // all UARTs explicitely disabled - accordingly no package in buffer
#else
  // exit if UART port not available
  if( !MIOS32_UART_MIDI_CheckAvailable(uart_port) )
    return -1;
 8011c18:	f04f 30ff 	mov.w	r0, #4294967295
 8011c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
 8011c20:	4d63      	ldr	r5, [pc, #396]	; (8011db0 <MIOS32_UART_MIDI_PackageReceive+0x1a4>)
 8011c22:	260c      	movs	r6, #12
 8011c24:	fb06 f600 	mul.w	r6, r6, r0
 8011c28:	19ac      	adds	r4, r5, r6
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8011c2a:	4640      	mov	r0, r8
 8011c2c:	f001 f9e4 	bl	8012ff8 <MIOS32_UART_RxBufferGet>
 8011c30:	2800      	cmp	r0, #0
 8011c32:	f2c0 80a1 	blt.w	8011d78 <MIOS32_UART_MIDI_PackageReceive+0x16c>
    u8 byte = (u8)status;

    if( byte & 0x80 ) { // new MIDI status
 8011c36:	0602      	lsls	r2, r0, #24
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
    u8 byte = (u8)status;
 8011c38:	b2c3      	uxtb	r3, r0

    if( byte & 0x80 ) { // new MIDI status
 8011c3a:	d552      	bpl.n	8011ce2 <MIOS32_UART_MIDI_PackageReceive+0xd6>
      if( byte >= 0xf8 ) { // events >= 0xf8 don't change the running status and can just be forwarded
 8011c3c:	2bf7      	cmp	r3, #247	; 0xf7
 8011c3e:	d908      	bls.n	8011c52 <MIOS32_UART_MIDI_PackageReceive+0x46>
	// Realtime messages don't change the running status and can be sent immediately
	// They also don't touch the timeout counter!
	package->cin = 0xf; // F: single byte
 8011c40:	6839      	ldr	r1, [r7, #0]
 8011c42:	f041 020f 	orr.w	r2, r1, #15
 8011c46:	603a      	str	r2, [r7, #0]
	package->evnt0 = byte;
 8011c48:	707b      	strb	r3, [r7, #1]
	package->evnt1 = 0x00;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	70bb      	strb	r3, [r7, #2]
	package->evnt2 = 0x00;
 8011c4e:	70fb      	strb	r3, [r7, #3]
 8011c50:	e0ab      	b.n	8011daa <MIOS32_UART_MIDI_PackageReceive+0x19e>
	package_complete = 1;
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];
 8011c52:	f3c3 1202 	ubfx	r2, r3, #4, #3
 8011c56:	4957      	ldr	r1, [pc, #348]	; (8011db4 <MIOS32_UART_MIDI_PackageReceive+0x1a8>)
	package->evnt0 = byte;
	package->evnt1 = 0x00;
	package->evnt2 = 0x00;
	package_complete = 1;
      } else {
	midix->running_status = byte;
 8011c58:	7123      	strb	r3, [r4, #4]
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];
 8011c5a:	5c89      	ldrb	r1, [r1, r2]
 8011c5c:	7161      	strb	r1, [r4, #5]

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
 8011c5e:	b109      	cbz	r1, 8011c64 <MIOS32_UART_MIDI_PackageReceive+0x58>
//! \return -1: no package in buffer
//! \return -10: incoming MIDI package timed out (incomplete package received)
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_MIDI_PackageReceive(u8 uart_port, mios32_midi_package_t *package)
{
 8011c60:	2100      	movs	r1, #0
 8011c62:	e037      	b.n	8011cd4 <MIOS32_UART_MIDI_PackageReceive+0xc8>
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];
 8011c64:	f000 000f 	and.w	r0, r0, #15
 8011c68:	4a53      	ldr	r2, [pc, #332]	; (8011db8 <MIOS32_UART_MIDI_PackageReceive+0x1ac>)
 8011c6a:	5c12      	ldrb	r2, [r2, r0]

	  if( byte == 0xf0 ) {
 8011c6c:	2bf0      	cmp	r3, #240	; 0xf0
      } else {
	midix->running_status = byte;
	midix->expected_bytes = mios32_midi_expected_bytes_common[(byte >> 4) & 0x7];

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];
 8011c6e:	7162      	strb	r2, [r4, #5]

	  if( byte == 0xf0 ) {
 8011c70:	d103      	bne.n	8011c7a <MIOS32_UART_MIDI_PackageReceive+0x6e>
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
	    midix->sysex_ctr = 0x01;
 8011c72:	2201      	movs	r2, #1

	if( !midix->expected_bytes ) { // System Message, take number of bytes from expected_bytes_system[] array
	  midix->expected_bytes = mios32_midi_expected_bytes_system[byte & 0xf];

	  if( byte == 0xf0 ) {
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
 8011c74:	7063      	strb	r3, [r4, #1]
	    midix->sysex_ctr = 0x01;
 8011c76:	71e2      	strb	r2, [r4, #7]
 8011c78:	e7f2      	b.n	8011c60 <MIOS32_UART_MIDI_PackageReceive+0x54>
	  } else if( byte == 0xf7 ) {
 8011c7a:	2bf7      	cmp	r3, #247	; 0xf7
 8011c7c:	d11d      	bne.n	8011cba <MIOS32_UART_MIDI_PackageReceive+0xae>
	    switch( midix->sysex_ctr ) {
 8011c7e:	79e2      	ldrb	r2, [r4, #7]
 8011c80:	7820      	ldrb	r0, [r4, #0]
 8011c82:	b142      	cbz	r2, 8011c96 <MIOS32_UART_MIDI_PackageReceive+0x8a>
 8011c84:	2a01      	cmp	r2, #1
 8011c86:	d10e      	bne.n	8011ca6 <MIOS32_UART_MIDI_PackageReceive+0x9a>
		midix->package.evnt0 = 0xf7;
		midix->package.evnt1 = 0x00;
		midix->package.evnt2 = 0x00;
		break;
	      case 1:
		midix->package.cin = 6; // 6: SysEx ends with two bytes
 8011c88:	2206      	movs	r2, #6
 8011c8a:	f362 0003 	bfi	r0, r2, #0, #4
 8011c8e:	7020      	strb	r0, [r4, #0]
		// midix->package.evnt0 = // already stored
		midix->package.evnt1 = 0xf7;
 8011c90:	70a3      	strb	r3, [r4, #2]
		midix->package.evnt2 = 0x00;
 8011c92:	70e1      	strb	r1, [r4, #3]
		break;
 8011c94:	e00c      	b.n	8011cb0 <MIOS32_UART_MIDI_PackageReceive+0xa4>
	    midix->package.evnt0 = 0xf0; // midix->package.evnt0 only used by SysEx handler for continuous data streams!
	    midix->sysex_ctr = 0x01;
	  } else if( byte == 0xf7 ) {
	    switch( midix->sysex_ctr ) {
 	      case 0:
		midix->package.cin = 5; // 5: SysEx ends with single byte
 8011c96:	2105      	movs	r1, #5
 8011c98:	f361 0003 	bfi	r0, r1, #0, #4
 8011c9c:	7020      	strb	r0, [r4, #0]
		midix->package.evnt0 = 0xf7;
 8011c9e:	7063      	strb	r3, [r4, #1]
		midix->package.evnt1 = 0x00;
 8011ca0:	70a2      	strb	r2, [r4, #2]
		midix->package.evnt2 = 0x00;
 8011ca2:	70e2      	strb	r2, [r4, #3]
		break;
 8011ca4:	e004      	b.n	8011cb0 <MIOS32_UART_MIDI_PackageReceive+0xa4>
		// midix->package.evnt0 = // already stored
		midix->package.evnt1 = 0xf7;
		midix->package.evnt2 = 0x00;
		break;
	      default:
		midix->package.cin = 7; // 7: SysEx ends with three bytes
 8011ca6:	2107      	movs	r1, #7
 8011ca8:	f361 0003 	bfi	r0, r1, #0, #4
 8011cac:	7020      	strb	r0, [r4, #0]
		// midix->package.evnt0 = // already stored
		// midix->package.evnt1 = // already stored
		midix->package.evnt2 = 0xf7;
 8011cae:	70e3      	strb	r3, [r4, #3]
		break;
	    }
	    *package = midix->package;
 8011cb0:	6823      	ldr	r3, [r4, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
 8011cb2:	2000      	movs	r0, #0
		// midix->package.evnt0 = // already stored
		// midix->package.evnt1 = // already stored
		midix->package.evnt2 = 0xf7;
		break;
	    }
	    *package = midix->package;
 8011cb4:	603b      	str	r3, [r7, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
 8011cb6:	71e0      	strb	r0, [r4, #7]
 8011cb8:	e00b      	b.n	8011cd2 <MIOS32_UART_MIDI_PackageReceive+0xc6>
	  } else if( !midix->expected_bytes ) {
 8011cba:	2a00      	cmp	r2, #0
 8011cbc:	d1d0      	bne.n	8011c60 <MIOS32_UART_MIDI_PackageReceive+0x54>
	    // e.g. tune request (with no additional byte)
	    midix->package.cin = 5; // 5: SysEx ends with single byte
 8011cbe:	7821      	ldrb	r1, [r4, #0]
	    midix->package.evnt0 = byte;
 8011cc0:	7063      	strb	r3, [r4, #1]
	    *package = midix->package;
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // ensure that next F7 will just send F7
	  } else if( !midix->expected_bytes ) {
	    // e.g. tune request (with no additional byte)
	    midix->package.cin = 5; // 5: SysEx ends with single byte
 8011cc2:	2005      	movs	r0, #5
 8011cc4:	f360 0103 	bfi	r1, r0, #0, #4
 8011cc8:	7021      	strb	r1, [r4, #0]
	    midix->package.evnt0 = byte;
	    midix->package.evnt1 = 0x00;
 8011cca:	70a2      	strb	r2, [r4, #2]
	    midix->package.evnt2 = 0x00;
 8011ccc:	70e2      	strb	r2, [r4, #3]
	    *package = midix->package;
 8011cce:	6823      	ldr	r3, [r4, #0]
 8011cd0:	603b      	str	r3, [r7, #0]
	    package_complete = 1; // -> forward to caller
 8011cd2:	2101      	movs	r1, #1
	  }
	}

	midix->wait_bytes = midix->expected_bytes;
 8011cd4:	7963      	ldrb	r3, [r4, #5]
	midix->timeout_ctr = 0; // reset timeout counter
 8011cd6:	2000      	movs	r0, #0
	    *package = midix->package;
	    package_complete = 1; // -> forward to caller
	  }
	}

	midix->wait_bytes = midix->expected_bytes;
 8011cd8:	71a3      	strb	r3, [r4, #6]
	midix->timeout_ctr = 0; // reset timeout counter
 8011cda:	8120      	strh	r0, [r4, #8]
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8011cdc:	2900      	cmp	r1, #0
 8011cde:	d0a4      	beq.n	8011c2a <MIOS32_UART_MIDI_PackageReceive+0x1e>
 8011ce0:	e063      	b.n	8011daa <MIOS32_UART_MIDI_PackageReceive+0x19e>

	midix->wait_bytes = midix->expected_bytes;
	midix->timeout_ctr = 0; // reset timeout counter
      }
    } else {
      if( midix->running_status == 0xf0 ) {
 8011ce2:	7922      	ldrb	r2, [r4, #4]
 8011ce4:	2af0      	cmp	r2, #240	; 0xf0
 8011ce6:	d117      	bne.n	8011d18 <MIOS32_UART_MIDI_PackageReceive+0x10c>
	switch( ++midix->sysex_ctr ) {
 8011ce8:	79e2      	ldrb	r2, [r4, #7]
 8011cea:	1c51      	adds	r1, r2, #1
 8011cec:	b2c8      	uxtb	r0, r1
 8011cee:	2801      	cmp	r0, #1
 8011cf0:	71e0      	strb	r0, [r4, #7]
 8011cf2:	d003      	beq.n	8011cfc <MIOS32_UART_MIDI_PackageReceive+0xf0>
 8011cf4:	2802      	cmp	r0, #2
 8011cf6:	d103      	bne.n	8011d00 <MIOS32_UART_MIDI_PackageReceive+0xf4>
  	  case 1:
	    midix->package.evnt0 = byte; 
	    break;
	  case 2: 
	    midix->package.evnt1 = byte; 
 8011cf8:	70a3      	strb	r3, [r4, #2]
	    break;
 8011cfa:	e796      	b.n	8011c2a <MIOS32_UART_MIDI_PackageReceive+0x1e>
      }
    } else {
      if( midix->running_status == 0xf0 ) {
	switch( ++midix->sysex_ctr ) {
  	  case 1:
	    midix->package.evnt0 = byte; 
 8011cfc:	7063      	strb	r3, [r4, #1]
	    break;
 8011cfe:	e794      	b.n	8011c2a <MIOS32_UART_MIDI_PackageReceive+0x1e>
	  case 2: 
	    midix->package.evnt1 = byte; 
	    break;
	  default: // 3
	    midix->package.evnt2 = byte;
 8011d00:	70e3      	strb	r3, [r4, #3]

	    // Send three-byte event
	    midix->package.cin = 4;  // 4: SysEx starts or continues
 8011d02:	5dab      	ldrb	r3, [r5, r6]
 8011d04:	2204      	movs	r2, #4
 8011d06:	f362 0303 	bfi	r3, r2, #0, #4
 8011d0a:	55ab      	strb	r3, [r5, r6]
	    *package = midix->package;
 8011d0c:	59a9      	ldr	r1, [r5, r6]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // reset and prepare for next packet
 8011d0e:	2000      	movs	r0, #0
	  default: // 3
	    midix->package.evnt2 = byte;

	    // Send three-byte event
	    midix->package.cin = 4;  // 4: SysEx starts or continues
	    *package = midix->package;
 8011d10:	6039      	str	r1, [r7, #0]
	    package_complete = 1; // -> forward to caller
	    midix->sysex_ctr = 0x00; // reset and prepare for next packet
 8011d12:	71e0      	strb	r0, [r4, #7]
	    midix->timeout_ctr = 0; // reset timeout counter
 8011d14:	8120      	strh	r0, [r4, #8]
 8011d16:	e048      	b.n	8011daa <MIOS32_UART_MIDI_PackageReceive+0x19e>
	}
      } else { // Common MIDI message or 0xf1 >= status >= 0xf7
	if( !midix->wait_bytes ) {
 8011d18:	79a0      	ldrb	r0, [r4, #6]
 8011d1a:	b920      	cbnz	r0, 8011d26 <MIOS32_UART_MIDI_PackageReceive+0x11a>
	  // received new MIDI event with running status
	  midix->wait_bytes = midix->expected_bytes - 1;
 8011d1c:	7962      	ldrb	r2, [r4, #5]
	  midix->timeout_ctr = 0; // reset timeout counter
 8011d1e:	8120      	strh	r0, [r4, #8]
	    midix->timeout_ctr = 0; // reset timeout counter
	}
      } else { // Common MIDI message or 0xf1 >= status >= 0xf7
	if( !midix->wait_bytes ) {
	  // received new MIDI event with running status
	  midix->wait_bytes = midix->expected_bytes - 1;
 8011d20:	1e51      	subs	r1, r2, #1
 8011d22:	71a1      	strb	r1, [r4, #6]
 8011d24:	e001      	b.n	8011d2a <MIOS32_UART_MIDI_PackageReceive+0x11e>
	  midix->timeout_ctr = 0; // reset timeout counter
	} else {
	  --midix->wait_bytes;
 8011d26:	1e41      	subs	r1, r0, #1
 8011d28:	71a1      	strb	r1, [r4, #6]
	}

	if( midix->expected_bytes == 1 ) {
 8011d2a:	7960      	ldrb	r0, [r4, #5]
 8011d2c:	2801      	cmp	r0, #1
 8011d2e:	d102      	bne.n	8011d36 <MIOS32_UART_MIDI_PackageReceive+0x12a>
	  midix->package.evnt1 = byte;
 8011d30:	70a3      	strb	r3, [r4, #2]
	  midix->package.evnt2 = 0x00;
 8011d32:	2300      	movs	r3, #0
 8011d34:	e003      	b.n	8011d3e <MIOS32_UART_MIDI_PackageReceive+0x132>
	} else {
	  if( midix->wait_bytes )
 8011d36:	79a2      	ldrb	r2, [r4, #6]
 8011d38:	b10a      	cbz	r2, 8011d3e <MIOS32_UART_MIDI_PackageReceive+0x132>
	    midix->package.evnt1 = byte;
 8011d3a:	70a3      	strb	r3, [r4, #2]
 8011d3c:	e000      	b.n	8011d40 <MIOS32_UART_MIDI_PackageReceive+0x134>
	  else
	    midix->package.evnt2 = byte;
 8011d3e:	70e3      	strb	r3, [r4, #3]
	}
	
	if( !midix->wait_bytes ) {
 8011d40:	79a3      	ldrb	r3, [r4, #6]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	f47f af71 	bne.w	8011c2a <MIOS32_UART_MIDI_PackageReceive+0x1e>
	  if( (midix->running_status & 0xf0) != 0xf0 ) {
 8011d48:	7920      	ldrb	r0, [r4, #4]
 8011d4a:	5daa      	ldrb	r2, [r5, r6]
 8011d4c:	f000 01f0 	and.w	r1, r0, #240	; 0xf0
 8011d50:	29f0      	cmp	r1, #240	; 0xf0
 8011d52:	d001      	beq.n	8011d58 <MIOS32_UART_MIDI_PackageReceive+0x14c>
	    midix->package.cin = midix->running_status >> 4; // common MIDI message
 8011d54:	0901      	lsrs	r1, r0, #4
 8011d56:	e008      	b.n	8011d6a <MIOS32_UART_MIDI_PackageReceive+0x15e>
	  } else {
	    switch( midix->expected_bytes ) { // MEMO: == 0 comparison was a bug in original MBHP_USB code
 8011d58:	7963      	ldrb	r3, [r4, #5]
 8011d5a:	b11b      	cbz	r3, 8011d64 <MIOS32_UART_MIDI_PackageReceive+0x158>
 8011d5c:	2b01      	cmp	r3, #1
 8011d5e:	d103      	bne.n	8011d68 <MIOS32_UART_MIDI_PackageReceive+0x15c>
  	      case 0: 
		midix->package.cin = 5; // 5: SysEx common with one byte
		break;
  	      case 1: 
		midix->package.cin = 2; // 2: SysEx common with two bytes
 8011d60:	2102      	movs	r1, #2
 8011d62:	e002      	b.n	8011d6a <MIOS32_UART_MIDI_PackageReceive+0x15e>
	  if( (midix->running_status & 0xf0) != 0xf0 ) {
	    midix->package.cin = midix->running_status >> 4; // common MIDI message
	  } else {
	    switch( midix->expected_bytes ) { // MEMO: == 0 comparison was a bug in original MBHP_USB code
  	      case 0: 
		midix->package.cin = 5; // 5: SysEx common with one byte
 8011d64:	2105      	movs	r1, #5
 8011d66:	e000      	b.n	8011d6a <MIOS32_UART_MIDI_PackageReceive+0x15e>
		break;
  	      case 1: 
		midix->package.cin = 2; // 2: SysEx common with two bytes
		break;
  	      default: 
		midix->package.cin = 3; // 3: SysEx common with three bytes
 8011d68:	2103      	movs	r1, #3
 8011d6a:	f361 0203 	bfi	r2, r1, #0, #4
 8011d6e:	55aa      	strb	r2, [r5, r6]
		break;
	    }
	  }

	  midix->package.evnt0 = midix->running_status;
 8011d70:	7060      	strb	r0, [r4, #1]
	  // midix->package.evnt1 = // already stored
	  // midix->package.evnt2 = // already stored
	  *package = midix->package;
 8011d72:	59a8      	ldr	r0, [r5, r6]
 8011d74:	6038      	str	r0, [r7, #0]
 8011d76:	e018      	b.n	8011daa <MIOS32_UART_MIDI_PackageReceive+0x19e>
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8011d78:	2000      	movs	r0, #0
      }
    }
  }

  // incoming MIDI package timed out (incomplete package received)
  if( midix->wait_bytes && midix->timeout_ctr > 1000 ) { // 1000 mS = 1 second
 8011d7a:	79a1      	ldrb	r1, [r4, #6]
 8011d7c:	b171      	cbz	r1, 8011d9c <MIOS32_UART_MIDI_PackageReceive+0x190>
 8011d7e:	8922      	ldrh	r2, [r4, #8]
 8011d80:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 8011d84:	d90a      	bls.n	8011d9c <MIOS32_UART_MIDI_PackageReceive+0x190>
static s32 MIOS32_UART_MIDI_RecordReset(u8 uart_port)
{
#if MIOS32_UART_NUM > 0
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record

  midix->package.ALL = 0;
 8011d86:	2300      	movs	r3, #0
 8011d88:	51ab      	str	r3, [r5, r6]
  midix->running_status = 0x00;
 8011d8a:	7123      	strb	r3, [r4, #4]
  midix->expected_bytes = 0x00;
 8011d8c:	7163      	strb	r3, [r4, #5]
  midix->wait_bytes = 0x00;
 8011d8e:	71a3      	strb	r3, [r4, #6]
  midix->sysex_ctr = 0x00;
 8011d90:	71e3      	strb	r3, [r4, #7]
  midix->timeout_ctr = 0;
 8011d92:	8123      	strh	r3, [r4, #8]
  // incoming MIDI package timed out (incomplete package received)
  if( midix->wait_bytes && midix->timeout_ctr > 1000 ) { // 1000 mS = 1 second
    // stop waiting
    MIOS32_UART_MIDI_RecordReset(uart_port);
    // notify that incomplete package has been received
    return -10;
 8011d94:	f06f 0009 	mvn.w	r0, #9
 8011d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  // return 0 if new package in buffer, otherwise -1
  return package_complete ? 0 : -1;
 8011d9c:	2800      	cmp	r0, #0
 8011d9e:	bf0c      	ite	eq
 8011da0:	f04f 30ff 	moveq.w	r0, #4294967295
 8011da4:	2000      	movne	r0, #0
 8011da6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  // parses the next incoming byte(s), stop until we got a complete MIDI event
  // (-> complete package) and forward it to the caller
  midi_rec_t *midix = &midi_rec[uart_port];// simplify addressing of midi record
  u8 package_complete = 0;
  s32 status;
  while( !package_complete && (status=MIOS32_UART_RxBufferGet(uart_port)) >= 0 ) {
 8011daa:	2001      	movs	r0, #1
 8011dac:	e7e5      	b.n	8011d7a <MIOS32_UART_MIDI_PackageReceive+0x16e>
 8011dae:	bf00      	nop
 8011db0:	2000019c 	.word	0x2000019c
 8011db4:	08017d05 	.word	0x08017d05
 8011db8:	08017bb4 	.word	0x08017bb4

08011dbc <MIOS32_SPI_MIDI_Periodic_mS>:
  MIOS32_SPI_MIDI_MUTEX_GIVE;
#endif

  return 0; // no error
#endif
}
 8011dbc:	2000      	movs	r0, #0
 8011dbe:	4770      	bx	lr

08011dc0 <MIOS32_IIC_MIDI_Init>:
  // TODO: send optimisation flag to IIC_MIDI device once it has been scanned!
#endif

  return 0; // no error
#endif
}
 8011dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8011dc4:	4770      	bx	lr

08011dc6 <MIOS32_IIC_MIDI_Periodic_mS>:
s32 MIOS32_IIC_MIDI_Periodic_mS(void)
{
  // currently only a dummy - RS optimisation handled by IIC_MIDI device

  return 0;
}
 8011dc6:	2000      	movs	r0, #0
 8011dc8:	4770      	bx	lr

08011dca <MIOS32_IIC_MIDI_PackageSend>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IIC_MIDI_PackageSend(u8 iic_port, mios32_midi_package_t package)
{
  return _MIOS32_IIC_MIDI_PackageSend(iic_port, package, 0); // blocking mode
}
 8011dca:	f04f 30ff 	mov.w	r0, #4294967295
 8011dce:	4770      	bx	lr

08011dd0 <MIOS32_TIMESTAMP_Init>:
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
 8011dd0:	b910      	cbnz	r0, 8011dd8 <MIOS32_TIMESTAMP_Init+0x8>
    return -1; // unsupported mode

  timestamp = 0;
 8011dd2:	4b03      	ldr	r3, [pc, #12]	; (8011de0 <MIOS32_TIMESTAMP_Init+0x10>)
 8011dd4:	6018      	str	r0, [r3, #0]

  return 0;
 8011dd6:	4770      	bx	lr
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8011dd8:	f04f 30ff 	mov.w	r0, #4294967295

  timestamp = 0;

  return 0;
}
 8011ddc:	4770      	bx	lr
 8011dde:	bf00      	nop
 8011de0:	200001bc 	.word	0x200001bc

08011de4 <MIOS32_TIMESTAMP_Inc>:
//!
//! \return number of SRs
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_TIMESTAMP_Inc(void)
{
  ++timestamp;
 8011de4:	4b02      	ldr	r3, [pc, #8]	; (8011df0 <MIOS32_TIMESTAMP_Inc+0xc>)
 8011de6:	681a      	ldr	r2, [r3, #0]
 8011de8:	1c50      	adds	r0, r2, #1
 8011dea:	6018      	str	r0, [r3, #0]

  return 0; // no error
}
 8011dec:	2000      	movs	r0, #0
 8011dee:	4770      	bx	lr
 8011df0:	200001bc 	.word	0x200001bc

08011df4 <MIOS32_SYS_Reset>:
//!   <LI>reset STM32
//! </UL>
//! \return < 0 if reset failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Reset(void)
{
 8011df4:	b510      	push	{r4, lr}
  // disable all RTOS tasks
#ifndef MIOS32_DONT_USE_FREERTOS
  portENTER_CRITICAL(); // port specific FreeRTOS function to disable tasks (nested)
 8011df6:	f7fe ff41 	bl	8010c7c <vPortEnterCritical>
  MIOS32_LCD_CursorSet(0, 0);
  MIOS32_LCD_PrintString("Bootloader Mode "); // 16 chars
#endif

  // disable all interrupts
  MIOS32_IRQ_Disable();
 8011dfa:	f000 f93f 	bl	801207c <MIOS32_IRQ_Disable>

  // turn off all board LEDs
  MIOS32_BOARD_LED_Set(0xffffffff, 0x00000000);
 8011dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8011e02:	2100      	movs	r1, #0
 8011e04:	f000 f9fc 	bl	8012200 <MIOS32_BOARD_LED_Set>
 8011e08:	2432      	movs	r4, #50	; 0x32

  // wait for 50 mS to ensure that all ongoing operations (e.g. DMA driver SPI transfers) are finished
  {
    int i;
    for(i=0; i<50; ++i)
      MIOS32_DELAY_Wait_uS(1000);
 8011e0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011e0e:	f000 fadd 	bl	80123cc <MIOS32_DELAY_Wait_uS>
  MIOS32_BOARD_LED_Set(0xffffffff, 0x00000000);

  // wait for 50 mS to ensure that all ongoing operations (e.g. DMA driver SPI transfers) are finished
  {
    int i;
    for(i=0; i<50; ++i)
 8011e12:	3c01      	subs	r4, #1
 8011e14:	d1f9      	bne.n	8011e0a <MIOS32_SYS_Reset+0x16>
      MIOS32_DELAY_Wait_uS(1000);
  }

  // reset peripherals
  RCC_AHB1PeriphResetCmd(0xfffffffe, ENABLE); // don't reset GPIOA due to USB pins
 8011e16:	f06f 0001 	mvn.w	r0, #1
 8011e1a:	2101      	movs	r1, #1
 8011e1c:	f001 fdb2 	bl	8013984 <RCC_AHB1PeriphResetCmd>
  RCC_AHB2PeriphResetCmd(0xffffff7f, ENABLE); // don't reset OTG_FS, so that the connectuion can survive
 8011e20:	f06f 0080 	mvn.w	r0, #128	; 0x80
 8011e24:	2101      	movs	r1, #1
 8011e26:	f001 fdb9 	bl	801399c <RCC_AHB2PeriphResetCmd>
  RCC_APB1PeriphResetCmd(0xffffffff, ENABLE);
 8011e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e2e:	2101      	movs	r1, #1
 8011e30:	f001 fdc0 	bl	80139b4 <RCC_APB1PeriphResetCmd>
  RCC_APB2PeriphResetCmd(0xffffffff, ENABLE);
 8011e34:	f04f 30ff 	mov.w	r0, #4294967295
 8011e38:	2101      	movs	r1, #1
 8011e3a:	f001 fdc7 	bl	80139cc <RCC_APB2PeriphResetCmd>
  RCC_AHB1PeriphResetCmd(0xffffffff, DISABLE);
 8011e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8011e42:	4621      	mov	r1, r4
 8011e44:	f001 fd9e 	bl	8013984 <RCC_AHB1PeriphResetCmd>
  RCC_AHB2PeriphResetCmd(0xffffffff, DISABLE);
 8011e48:	f04f 30ff 	mov.w	r0, #4294967295
 8011e4c:	4621      	mov	r1, r4
 8011e4e:	f001 fda5 	bl	801399c <RCC_AHB2PeriphResetCmd>
  RCC_APB1PeriphResetCmd(0xffffffff, DISABLE);
 8011e52:	f04f 30ff 	mov.w	r0, #4294967295
 8011e56:	4621      	mov	r1, r4
 8011e58:	f001 fdac 	bl	80139b4 <RCC_APB1PeriphResetCmd>
  RCC_APB2PeriphResetCmd(0xffffffff, DISABLE);
 8011e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e60:	4621      	mov	r1, r4
 8011e62:	f001 fdb3 	bl	80139cc <RCC_APB2PeriphResetCmd>
  // not available in v3.0.0 library anymore? - copy from v2.0.1
  SCB->AIRCR = NVIC_AIRCR_VECTKEY | (1 << NVIC_VECTRESET);
#endif
#if 1
  // and this is the code for v3.3.0
  SCB->AIRCR = (0x5fa << SCB_AIRCR_VECTKEY_Pos) | (1 << SCB_AIRCR_VECTRESET_Pos);
 8011e66:	4a02      	ldr	r2, [pc, #8]	; (8011e70 <MIOS32_SYS_Reset+0x7c>)
 8011e68:	4b02      	ldr	r3, [pc, #8]	; (8011e74 <MIOS32_SYS_Reset+0x80>)
 8011e6a:	60da      	str	r2, [r3, #12]
 8011e6c:	e7fe      	b.n	8011e6c <MIOS32_SYS_Reset+0x78>
 8011e6e:	bf00      	nop
 8011e70:	05fa0001 	.word	0x05fa0001
 8011e74:	e000ed00 	.word	0xe000ed00

08011e78 <MIOS32_SYS_ChipIDGet>:
//! \return the chip ID
/////////////////////////////////////////////////////////////////////////////
u32 MIOS32_SYS_ChipIDGet(void)
{
  // stored in DBGMCU_IDCODE register
  return MEM32(0xe0042000);
 8011e78:	4b01      	ldr	r3, [pc, #4]	; (8011e80 <MIOS32_SYS_ChipIDGet+0x8>)
 8011e7a:	6818      	ldr	r0, [r3, #0]
}
 8011e7c:	4770      	bx	lr
 8011e7e:	bf00      	nop
 8011e80:	e0042000 	.word	0xe0042000

08011e84 <MIOS32_SYS_FlashSizeGet>:
//! \return the Flash size in bytes
/////////////////////////////////////////////////////////////////////////////
u32 MIOS32_SYS_FlashSizeGet(void)
{
  // stored in the so called "electronic signature"
  return (u32)MEM16(0x1fff7a22) * 0x400;
 8011e84:	4b02      	ldr	r3, [pc, #8]	; (8011e90 <MIOS32_SYS_FlashSizeGet+0xc>)
 8011e86:	8818      	ldrh	r0, [r3, #0]
 8011e88:	b281      	uxth	r1, r0
}
 8011e8a:	0288      	lsls	r0, r1, #10
 8011e8c:	4770      	bx	lr
 8011e8e:	bf00      	nop
 8011e90:	1fff7a22 	.word	0x1fff7a22

08011e94 <MIOS32_SYS_RAMSizeGet>:
#if defined(MIOS32_PROCESSOR_STM32F407VG)
  return 192*1024; // unfortunately not stored in signature...
#else
# error "Please define RAM size here"
#endif
}
 8011e94:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8011e98:	4770      	bx	lr
	...

08011e9c <MIOS32_SYS_SerialNumberGet>:
s32 MIOS32_SYS_SerialNumberGet(char *str)
{
  int i;

  // stored in the so called "electronic signature"
  for(i=0; i<24; ++i) {
 8011e9c:	2300      	movs	r3, #0
    u8 b = MEM8(0x1fff7a10 + (i/2));
 8011e9e:	4a0b      	ldr	r2, [pc, #44]	; (8011ecc <MIOS32_SYS_SerialNumberGet+0x30>)
 8011ea0:	1059      	asrs	r1, r3, #1
 8011ea2:	1889      	adds	r1, r1, r2
 8011ea4:	780a      	ldrb	r2, [r1, #0]
    if( !(i & 1) )
 8011ea6:	07d9      	lsls	r1, r3, #31
      b >>= 4;
 8011ea8:	bf58      	it	pl
 8011eaa:	0912      	lsrpl	r2, r2, #4
    b &= 0x0f;
 8011eac:	f002 020f 	and.w	r2, r2, #15

    str[i] = ((b > 9) ? ('A'-10) : '0') + b;
 8011eb0:	2a09      	cmp	r2, #9
 8011eb2:	bf94      	ite	ls
 8011eb4:	2130      	movls	r1, #48	; 0x30
 8011eb6:	2137      	movhi	r1, #55	; 0x37
 8011eb8:	188a      	adds	r2, r1, r2
 8011eba:	54c2      	strb	r2, [r0, r3]
s32 MIOS32_SYS_SerialNumberGet(char *str)
{
  int i;

  // stored in the so called "electronic signature"
  for(i=0; i<24; ++i) {
 8011ebc:	3301      	adds	r3, #1
 8011ebe:	2b18      	cmp	r3, #24
 8011ec0:	d1ed      	bne.n	8011e9e <MIOS32_SYS_SerialNumberGet+0x2>
      b >>= 4;
    b &= 0x0f;

    str[i] = ((b > 9) ? ('A'-10) : '0') + b;
  }
  str[i] = 0;
 8011ec2:	2100      	movs	r1, #0
 8011ec4:	7601      	strb	r1, [r0, #24]

  return 0; // no error
}
 8011ec6:	4608      	mov	r0, r1
 8011ec8:	4770      	bx	lr
 8011eca:	bf00      	nop
 8011ecc:	1fff7a10 	.word	0x1fff7a10

08011ed0 <MIOS32_SYS_TimeSet>:
//! Note that this format isn't completely compatible to the NTP timestamp format,
//! as the fraction has only mS accuracy
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_TimeSet(mios32_sys_time_t t)
{
 8011ed0:	b510      	push	{r4, lr}
 8011ed2:	b086      	sub	sp, #24
 8011ed4:	4604      	mov	r4, r0
 8011ed6:	e88d 0003 	stmia.w	sp, {r0, r1}
  // taken from STM32 example "RTC/Calendar"
  // adapted to clock RTC via HSE  oscillator

  // Enable PWR and BKP clocks
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8011eda:	2101      	movs	r1, #1
 8011edc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8011ee0:	f001 fd38 	bl	8013954 <RCC_APB1PeriphClockCmd>

  // Allow access to BKP Domain
  PWR_BackupAccessCmd(ENABLE);
 8011ee4:	2001      	movs	r0, #1
 8011ee6:	f001 fcb3 	bl	8013850 <PWR_BackupAccessCmd>

  // Select HSE (divided by 16) as RTC Clock Source
#if EXT_CRYSTAL_FRQ != 8000000
# error "Please configure alternative clock divider here"
#endif
  RCC_RTCCLKConfig(RCC_RTCCLKSource_HSE_Div16); // -> each 1/(8 MHz / 16) = 2 uS
 8011eea:	4817      	ldr	r0, [pc, #92]	; (8011f48 <MIOS32_SYS_TimeSet+0x78>)
 8011eec:	f001 fcfc 	bl	80138e8 <RCC_RTCCLKConfig>

  // Enable RTC Clock
  RCC_RTCCLKCmd(ENABLE);
 8011ef0:	2001      	movs	r0, #1
 8011ef2:	f001 fd11 	bl	8013918 <RCC_RTCCLKCmd>

  // initialize RTC
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);
 8011ef6:	a803      	add	r0, sp, #12
 8011ef8:	f001 fd80 	bl	80139fc <RTC_StructInit>

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
 8011efc:	2063      	movs	r0, #99	; 0x63
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
 8011efe:	f241 3187 	movw	r1, #4999	; 0x1387
  // initialize RTC
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
 8011f02:	9004      	str	r0, [sp, #16]
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
  RTC_Init(&RTC_InitStruct);
 8011f04:	a803      	add	r0, sp, #12
  RTC_InitTypeDef RTC_InitStruct;
  RTC_StructInit(&RTC_InitStruct);

  // Set RTC prescaler: set RTC period from 2 uS to 1 S
  RTC_InitStruct.RTC_AsynchPrediv = 100 - 1; // 7bit maximum
  RTC_InitStruct.RTC_SynchPrediv = 5000 - 1; // 13 bit maximum
 8011f06:	9105      	str	r1, [sp, #20]
  RTC_Init(&RTC_InitStruct);
 8011f08:	f001 fda6 	bl	8013a58 <RTC_Init>

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
 8011f0c:	a802      	add	r0, sp, #8
 8011f0e:	f001 fe2f 	bl	8013b70 <RTC_TimeStructInit>
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
 8011f12:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8011f16:	fbb4 f3f2 	udiv	r3, r4, r2
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 8011f1a:	213c      	movs	r1, #60	; 0x3c
 8011f1c:	fb02 4013 	mls	r0, r2, r3, r4
  RTC_Init(&RTC_InitStruct);

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
 8011f20:	f88d 3008 	strb.w	r3, [sp, #8]
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 8011f24:	fbb4 f3f1 	udiv	r3, r4, r1

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 8011f28:	fbb0 f2f1 	udiv	r2, r0, r1
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 8011f2c:	fb01 4413 	mls	r4, r1, r3, r4
  RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8011f30:	2000      	movs	r0, #0
 8011f32:	a902      	add	r1, sp, #8

  // Change the current time
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_TimeStructInit(&RTC_TimeStruct);
  RTC_TimeStruct.RTC_Hours = t.seconds / 3600;
  RTC_TimeStruct.RTC_Minutes = (t.seconds % 3600) / 60;
 8011f34:	f88d 2009 	strb.w	r2, [sp, #9]
  RTC_TimeStruct.RTC_Seconds = t.seconds % 60; 
 8011f38:	f88d 400a 	strb.w	r4, [sp, #10]
  RTC_SetTime(RTC_Format_BIN, &RTC_TimeStruct);
 8011f3c:	f001 fdd2 	bl	8013ae4 <RTC_SetTime>
  // (fraction not taken into account here)

  return 0; // no error
}
 8011f40:	2000      	movs	r0, #0
 8011f42:	b006      	add	sp, #24
 8011f44:	bd10      	pop	{r4, pc}
 8011f46:	bf00      	nop
 8011f48:	00100300 	.word	0x00100300

08011f4c <MIOS32_SYS_Init>:
//! </UL>
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Init(u32 mode)
{
 8011f4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 8011f4e:	4604      	mov	r4, r0
 8011f50:	2800      	cmp	r0, #0
 8011f52:	f040 8083 	bne.w	801205c <MIOS32_SYS_Init+0x110>
    return -1; // unsupported mode

  // Enable GPIOA, GPIOB, GPIOC, GPIOD, GPIOE and AFIO clocks
  RCC_AHB1PeriphClockCmd(
 8011f56:	201f      	movs	r0, #31
 8011f58:	2101      	movs	r1, #1
 8011f5a:	f001 fce3 	bl	8013924 <RCC_AHB1PeriphClockCmd>
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
#endif

  // init clock system if chip doesn't already run with PLL
  __IO uint32_t HSEStatus = 0;
  if( (RCC->CFGR & (uint32_t)RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL ) {
 8011f5e:	4b41      	ldr	r3, [pc, #260]	; (8012064 <MIOS32_SYS_Init+0x118>)
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
#endif

  // init clock system if chip doesn't already run with PLL
  __IO uint32_t HSEStatus = 0;
 8011f60:	9400      	str	r4, [sp, #0]
  if( (RCC->CFGR & (uint32_t)RCC_CFGR_SWS) == RCC_CFGR_SWS_PLL ) {
 8011f62:	689a      	ldr	r2, [r3, #8]
 8011f64:	f002 000c 	and.w	r0, r2, #12
 8011f68:	2808      	cmp	r0, #8
 8011f6a:	d102      	bne.n	8011f72 <MIOS32_SYS_Init+0x26>
    HSEStatus = SUCCESS;
 8011f6c:	2001      	movs	r0, #1
 8011f6e:	9000      	str	r0, [sp, #0]
 8011f70:	e05d      	b.n	801202e <MIOS32_SYS_Init+0xe2>
  } else {
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= (uint32_t)0x00000001;
 8011f72:	6819      	ldr	r1, [r3, #0]
 8011f74:	f041 0201 	orr.w	r2, r1, #1
 8011f78:	601a      	str	r2, [r3, #0]

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000;
 8011f7a:	609c      	str	r4, [r3, #8]

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011f7c:	6818      	ldr	r0, [r3, #0]
 8011f7e:	f020 7184 	bic.w	r1, r0, #17301504	; 0x1080000

    /* Reset PLLCFGR register */
    RCC->PLLCFGR = 0x24003010;
 8011f82:	4839      	ldr	r0, [pc, #228]	; (8012068 <MIOS32_SYS_Init+0x11c>)

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000;

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011f84:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8011f88:	601a      	str	r2, [r3, #0]

    /* Reset PLLCFGR register */
    RCC->PLLCFGR = 0x24003010;
 8011f8a:	6058      	str	r0, [r3, #4]

    /* Reset HSEBYP bit */
    RCC->CR &= (uint32_t)0xFFFBFFFF;
 8011f8c:	6819      	ldr	r1, [r3, #0]
 8011f8e:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 8011f92:	601a      	str	r2, [r3, #0]

    /* Disable all interrupts */
    RCC->CIR = 0x00000000;
 8011f94:	60dc      	str	r4, [r3, #12]
       AHB/APBx prescalers and Flash settings ----------------------------------*/

    /******************************************************************************/
    /*            PLL (clocked by HSE) used as System clock source                */
    /******************************************************************************/
    __IO uint32_t StartUpCounter = 0;
 8011f96:	9401      	str	r4, [sp, #4]
  
    /* Enable HSE */
    RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8011f98:	6818      	ldr	r0, [r3, #0]
 8011f9a:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
 8011f9e:	6019      	str	r1, [r3, #0]
 
    /* Wait till HSE is ready and if Time out is reached exit */
    do {
      HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8011fa0:	4b30      	ldr	r3, [pc, #192]	; (8012064 <MIOS32_SYS_Init+0x118>)
 8011fa2:	681a      	ldr	r2, [r3, #0]
 8011fa4:	f402 3000 	and.w	r0, r2, #131072	; 0x20000
 8011fa8:	9000      	str	r0, [sp, #0]
      StartUpCounter++;
 8011faa:	9901      	ldr	r1, [sp, #4]
 8011fac:	1c4a      	adds	r2, r1, #1
 8011fae:	9201      	str	r2, [sp, #4]
    } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8011fb0:	9800      	ldr	r0, [sp, #0]
 8011fb2:	b918      	cbnz	r0, 8011fbc <MIOS32_SYS_Init+0x70>
 8011fb4:	9901      	ldr	r1, [sp, #4]
 8011fb6:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 8011fba:	d1f1      	bne.n	8011fa0 <MIOS32_SYS_Init+0x54>

    if ((RCC->CR & RCC_CR_HSERDY) != RESET) {
 8011fbc:	681b      	ldr	r3, [r3, #0]
 8011fbe:	f413 3200 	ands.w	r2, r3, #131072	; 0x20000
      HSEStatus = (uint32_t)0x01;
 8011fc2:	bf18      	it	ne
 8011fc4:	2201      	movne	r2, #1
    } else {
      HSEStatus = (uint32_t)0x00;
 8011fc6:	9200      	str	r2, [sp, #0]
    }

    if (HSEStatus == (uint32_t)0x01) {
 8011fc8:	9800      	ldr	r0, [sp, #0]
 8011fca:	2801      	cmp	r0, #1
 8011fcc:	d12f      	bne.n	801202e <MIOS32_SYS_Init+0xe2>
      /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
      RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8011fce:	4b25      	ldr	r3, [pc, #148]	; (8012064 <MIOS32_SYS_Init+0x118>)
      PWR->CR |= PWR_CR_VOS;
 8011fd0:	4826      	ldr	r0, [pc, #152]	; (801206c <MIOS32_SYS_Init+0x120>)
      HSEStatus = (uint32_t)0x00;
    }

    if (HSEStatus == (uint32_t)0x01) {
      /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
      RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8011fd2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8011fd4:	f041 5280 	orr.w	r2, r1, #268435456	; 0x10000000
 8011fd8:	641a      	str	r2, [r3, #64]	; 0x40
      PWR->CR |= PWR_CR_VOS;
 8011fda:	6801      	ldr	r1, [r0, #0]
 8011fdc:	f441 4280 	orr.w	r2, r1, #16384	; 0x4000
 8011fe0:	6002      	str	r2, [r0, #0]

      /* HCLK = SYSCLK / 1*/
      RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8011fe2:	6898      	ldr	r0, [r3, #8]
 8011fe4:	6098      	str	r0, [r3, #8]
      
      /* PCLK2 = HCLK / 2*/
      RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8011fe6:	6899      	ldr	r1, [r3, #8]
 8011fe8:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
 8011fec:	609a      	str	r2, [r3, #8]
    
      /* PCLK1 = HCLK / 4*/
      RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8011fee:	6898      	ldr	r0, [r3, #8]

      /* Configure the main PLL */
      RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8011ff0:	4a1f      	ldr	r2, [pc, #124]	; (8012070 <MIOS32_SYS_Init+0x124>)
      
      /* PCLK2 = HCLK / 2*/
      RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
    
      /* PCLK1 = HCLK / 4*/
      RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8011ff2:	f440 51a0 	orr.w	r1, r0, #5120	; 0x1400
 8011ff6:	6099      	str	r1, [r3, #8]

      /* Configure the main PLL */
      RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8011ff8:	605a      	str	r2, [r3, #4]
	             (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

      /* Enable the main PLL */
      RCC->CR |= RCC_CR_PLLON;
 8011ffa:	6818      	ldr	r0, [r3, #0]
 8011ffc:	f040 7180 	orr.w	r1, r0, #16777216	; 0x1000000
 8012000:	6019      	str	r1, [r3, #0]

      /* Wait till the main PLL is ready */
      while((RCC->CR & RCC_CR_PLLRDY) == 0);
 8012002:	6818      	ldr	r0, [r3, #0]
 8012004:	4a17      	ldr	r2, [pc, #92]	; (8012064 <MIOS32_SYS_Init+0x118>)
 8012006:	0180      	lsls	r0, r0, #6
 8012008:	d5fb      	bpl.n	8012002 <MIOS32_SYS_Init+0xb6>
   
      /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
      FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 801200a:	4b1a      	ldr	r3, [pc, #104]	; (8012074 <MIOS32_SYS_Init+0x128>)
 801200c:	f240 6105 	movw	r1, #1541	; 0x605
 8012010:	6019      	str	r1, [r3, #0]

      /* Select the main PLL as system clock source */
      RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8012012:	6890      	ldr	r0, [r2, #8]
 8012014:	f020 0103 	bic.w	r1, r0, #3
 8012018:	6091      	str	r1, [r2, #8]
      RCC->CFGR |= RCC_CFGR_SW_PLL;
 801201a:	6893      	ldr	r3, [r2, #8]
 801201c:	f043 0002 	orr.w	r0, r3, #2
 8012020:	6090      	str	r0, [r2, #8]

      /* Wait till the main PLL is used as system clock source */
      while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
 8012022:	4a10      	ldr	r2, [pc, #64]	; (8012064 <MIOS32_SYS_Init+0x118>)
 8012024:	6891      	ldr	r1, [r2, #8]
 8012026:	f001 030c 	and.w	r3, r1, #12
 801202a:	2b08      	cmp	r3, #8
 801202c:	d1f9      	bne.n	8012022 <MIOS32_SYS_Init+0xd6>
         configuration. User can add here some code to deal with this error */
    }
  }

  // Set the Vector Table base address as specified in .ld file (-> mios32_sys_isr_vector)
  NVIC_SetVectorTable((u32)&mios32_sys_isr_vector, 0x0);
 801202e:	2100      	movs	r1, #0
 8012030:	4811      	ldr	r0, [pc, #68]	; (8012078 <MIOS32_SYS_Init+0x12c>)
 8012032:	f001 fb6b 	bl	801370c <NVIC_SetVectorTable>
  NVIC_PriorityGroupConfig(MIOS32_IRQ_PRIGROUP);
 8012036:	f44f 7040 	mov.w	r0, #768	; 0x300
 801203a:	f001 fb5d 	bl	80136f8 <NVIC_PriorityGroupConfig>

#ifndef MIOS32_SYS_DONT_INIT_RTC
  // initialize system clock
  mios32_sys_time_t t = { .seconds=0, .fraction_ms=0 };
 801203e:	2200      	movs	r2, #0
 8012040:	9202      	str	r2, [sp, #8]
 8012042:	9203      	str	r2, [sp, #12]
  MIOS32_SYS_TimeSet(t);
 8012044:	a904      	add	r1, sp, #16
 8012046:	e911 0003 	ldmdb	r1, {r0, r1}
 801204a:	f7ff ff41 	bl	8011ed0 <MIOS32_SYS_TimeSet>
#endif

  // error during clock configuration?
  return HSEStatus == SUCCESS ? 0 : -1;
 801204e:	9b00      	ldr	r3, [sp, #0]
 8012050:	2b01      	cmp	r3, #1
 8012052:	bf14      	ite	ne
 8012054:	f04f 30ff 	movne.w	r0, #4294967295
 8012058:	2000      	moveq	r0, #0
 801205a:	e001      	b.n	8012060 <MIOS32_SYS_Init+0x114>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_SYS_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 801205c:	f04f 30ff 	mov.w	r0, #4294967295
  MIOS32_SYS_TimeSet(t);
#endif

  // error during clock configuration?
  return HSEStatus == SUCCESS ? 0 : -1;
}
 8012060:	b004      	add	sp, #16
 8012062:	bd10      	pop	{r4, pc}
 8012064:	40023800 	.word	0x40023800
 8012068:	24003010 	.word	0x24003010
 801206c:	40007000 	.word	0x40007000
 8012070:	07405408 	.word	0x07405408
 8012074:	40023c00 	.word	0x40023c00
 8012078:	08004000 	.word	0x08004000

0801207c <MIOS32_IRQ_Disable>:
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Disable(void)
{
  // get current priority if nested level == 0
  if( !nested_ctr ) {
 801207c:	4b07      	ldr	r3, [pc, #28]	; (801209c <MIOS32_IRQ_Disable+0x20>)
 801207e:	681a      	ldr	r2, [r3, #0]
 8012080:	b91a      	cbnz	r2, 801208a <MIOS32_IRQ_Disable+0xe>
    __asm volatile (			   \
 8012082:	f3ef 8110 	mrs	r1, PRIMASK
 8012086:	4806      	ldr	r0, [pc, #24]	; (80120a0 <MIOS32_IRQ_Disable+0x24>)
 8012088:	6001      	str	r1, [r0, #0]
		    : "=r" (prev_primask)  \
		    );
  }

  // disable interrupts
  __asm volatile ( \
 801208a:	f04f 0001 	mov.w	r0, #1
 801208e:	f380 8810 	msr	PRIMASK, r0
		  "	mov r0, #1     \n" \
		  "	msr primask, r0\n" \
		  :::"r0"	 \
		  );

  ++nested_ctr;
 8012092:	681a      	ldr	r2, [r3, #0]
 8012094:	1c51      	adds	r1, r2, #1
 8012096:	6019      	str	r1, [r3, #0]

  return 0; // no error
}
 8012098:	2000      	movs	r0, #0
 801209a:	4770      	bx	lr
 801209c:	200001c4 	.word	0x200001c4
 80120a0:	200001c0 	.word	0x200001c0

080120a4 <MIOS32_IRQ_Enable>:
//! \return -1 on nesting errors (MIOS32_IRQ_Disable() hasn't been called before)
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Enable(void)
{
  // check for nesting error
  if( nested_ctr == 0 )
 80120a4:	4a07      	ldr	r2, [pc, #28]	; (80120c4 <MIOS32_IRQ_Enable+0x20>)
 80120a6:	6813      	ldr	r3, [r2, #0]
 80120a8:	b13b      	cbz	r3, 80120ba <MIOS32_IRQ_Enable+0x16>
    return -1; // nesting error

  // decrease nesting level
  --nested_ctr;
 80120aa:	1e58      	subs	r0, r3, #1
 80120ac:	6010      	str	r0, [r2, #0]

  // set back previous priority once nested level reached 0 again
  if( nested_ctr == 0 ) {
 80120ae:	b938      	cbnz	r0, 80120c0 <MIOS32_IRQ_Enable+0x1c>
    __asm volatile ( \
 80120b0:	4905      	ldr	r1, [pc, #20]	; (80120c8 <MIOS32_IRQ_Enable+0x24>)
 80120b2:	680a      	ldr	r2, [r1, #0]
 80120b4:	f382 8810 	msr	PRIMASK, r2
 80120b8:	e002      	b.n	80120c0 <MIOS32_IRQ_Enable+0x1c>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Enable(void)
{
  // check for nesting error
  if( nested_ctr == 0 )
    return -1; // nesting error
 80120ba:	f04f 30ff 	mov.w	r0, #4294967295
 80120be:	4770      	bx	lr
		    "	msr primask, %0\n" \
		    :: "r" (prev_primask)  \
		    );
  }

  return 0; // no error
 80120c0:	2000      	movs	r0, #0
}
 80120c2:	4770      	bx	lr
 80120c4:	200001c4 	.word	0x200001c4
 80120c8:	200001c0 	.word	0x200001c0

080120cc <MIOS32_IRQ_Install>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_IRQ_Install(u8 IRQn, u8 priority)
{
  // no check for IRQn as it's device dependent

  if( priority >= 16 )
 80120cc:	290f      	cmp	r1, #15
 80120ce:	d81c      	bhi.n	801210a <MIOS32_IRQ_Install+0x3e>
    return -1; // invalid priority

  u32 tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700)) >> 8;
 80120d0:	4b0f      	ldr	r3, [pc, #60]	; (8012110 <MIOS32_IRQ_Install+0x44>)
 80120d2:	68da      	ldr	r2, [r3, #12]
 80120d4:	43d3      	mvns	r3, r2
 80120d6:	f3c3 2202 	ubfx	r2, r3, #8, #3
  u32 tmppre = (4 - tmppriority);
 80120da:	f1c2 0304 	rsb	r3, r2, #4
  tmppriority = priority << tmppre;
 80120de:	fa01 f103 	lsl.w	r1, r1, r3
  tmppriority = tmppriority << 4;
 80120e2:	0109      	lsls	r1, r1, #4
  NVIC->IP[IRQn] = tmppriority;
 80120e4:	f100 4360 	add.w	r3, r0, #3758096384	; 0xe0000000
 80120e8:	b2ca      	uxtb	r2, r1
 80120ea:	f503 4161 	add.w	r1, r3, #57600	; 0xe100
    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80120ee:	2301      	movs	r3, #1
 80120f0:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
 80120f4:	b242      	sxtb	r2, r0
 80120f6:	f000 001f 	and.w	r0, r0, #31
 80120fa:	0951      	lsrs	r1, r2, #5
 80120fc:	fa03 f200 	lsl.w	r2, r3, r0
 8012100:	4804      	ldr	r0, [pc, #16]	; (8012114 <MIOS32_IRQ_Install+0x48>)
 8012102:	f840 2021 	str.w	r2, [r0, r1, lsl #2]

  NVIC_EnableIRQ(IRQn);

  return 0; // no error
 8012106:	2000      	movs	r0, #0
 8012108:	4770      	bx	lr
s32 MIOS32_IRQ_Install(u8 IRQn, u8 priority)
{
  // no check for IRQn as it's device dependent

  if( priority >= 16 )
    return -1; // invalid priority
 801210a:	f04f 30ff 	mov.w	r0, #4294967295
  NVIC->IP[IRQn] = tmppriority;

  NVIC_EnableIRQ(IRQn);

  return 0; // no error
}
 801210e:	4770      	bx	lr
 8012110:	e000ed00 	.word	0xe000ed00
 8012114:	e000e100 	.word	0xe000e100

08012118 <MIOS32_BOARD_PinInitHlp>:

/////////////////////////////////////////////////////////////////////////////
//! Internally used help function to initialize a pin
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_BOARD_PinInitHlp(GPIO_TypeDef *port, u16 pin_mask, mios32_board_pin_mode_t mode)
{
 8012118:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801211a:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 801211c:	4668      	mov	r0, sp

/////////////////////////////////////////////////////////////////////////////
//! Internally used help function to initialize a pin
/////////////////////////////////////////////////////////////////////////////
static s32 MIOS32_BOARD_PinInitHlp(GPIO_TypeDef *port, u16 pin_mask, mios32_board_pin_mode_t mode)
{
 801211e:	460e      	mov	r6, r1
 8012120:	4614      	mov	r4, r2
  GPIO_InitTypeDef GPIO_InitStructure;
  GPIO_StructInit(&GPIO_InitStructure);
 8012122:	f001 fb50 	bl	80137c6 <GPIO_StructInit>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8012126:	2302      	movs	r3, #2
 8012128:	f88d 3005 	strb.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_Pin = pin_mask;
 801212c:	9600      	str	r6, [sp, #0]

  switch( mode ) {
 801212e:	2c06      	cmp	r4, #6
 8012130:	d829      	bhi.n	8012186 <MIOS32_BOARD_PinInitHlp+0x6e>
 8012132:	e8df f004 	tbb	[pc, r4]
 8012136:	0426      	.short	0x0426
 8012138:	18130f09 	.word	0x18130f09
 801213c:	1d          	.byte	0x1d
 801213d:	00          	.byte	0x00
  case MIOS32_BOARD_PIN_MODE_IGNORE:
    return 0; // don't touch
  case MIOS32_BOARD_PIN_MODE_ANALOG:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 801213e:	2003      	movs	r0, #3
 8012140:	f88d 0004 	strb.w	r0, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8012144:	2300      	movs	r3, #0
 8012146:	e002      	b.n	801214e <MIOS32_BOARD_PinInitHlp+0x36>
    break;
  case MIOS32_BOARD_PIN_MODE_INPUT:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8012148:	2300      	movs	r3, #0
 801214a:	f88d 3004 	strb.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 801214e:	f88d 3007 	strb.w	r3, [sp, #7]
    break;
 8012152:	e012      	b.n	801217a <MIOS32_BOARD_PinInitHlp+0x62>
  case MIOS32_BOARD_PIN_MODE_INPUT_PD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8012154:	2200      	movs	r2, #0
 8012156:	f88d 2004 	strb.w	r2, [sp, #4]
 801215a:	e7f8      	b.n	801214e <MIOS32_BOARD_PinInitHlp+0x36>
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;
    break;
  case MIOS32_BOARD_PIN_MODE_INPUT_PU:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 801215c:	2100      	movs	r1, #0
 801215e:	f88d 1004 	strb.w	r1, [sp, #4]
    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8012162:	2301      	movs	r3, #1
 8012164:	e7f3      	b.n	801214e <MIOS32_BOARD_PinInitHlp+0x36>
    break;
  case MIOS32_BOARD_PIN_MODE_OUTPUT_PP:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012166:	2001      	movs	r0, #1
 8012168:	f88d 0004 	strb.w	r0, [sp, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 801216c:	2300      	movs	r3, #0
 801216e:	e002      	b.n	8012176 <MIOS32_BOARD_PinInitHlp+0x5e>
    break;
  case MIOS32_BOARD_PIN_MODE_OUTPUT_OD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012170:	2301      	movs	r3, #1
 8012172:	f88d 3004 	strb.w	r3, [sp, #4]
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012176:	f88d 3006 	strb.w	r3, [sp, #6]
  default:
    return -2; // invalid pin mode
  }

  // init IO mode
  GPIO_Init(port, &GPIO_InitStructure);
 801217a:	4628      	mov	r0, r5
 801217c:	4669      	mov	r1, sp
 801217e:	f001 fad5 	bl	801372c <GPIO_Init>

  return 0; // no error
 8012182:	2000      	movs	r0, #0
 8012184:	e001      	b.n	801218a <MIOS32_BOARD_PinInitHlp+0x72>
  case MIOS32_BOARD_PIN_MODE_OUTPUT_OD:
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
    GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
    break;
  default:
    return -2; // invalid pin mode
 8012186:	f06f 0001 	mvn.w	r0, #1

  // init IO mode
  GPIO_Init(port, &GPIO_InitStructure);

  return 0; // no error
}
 801218a:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

0801218c <MIOS32_BOARD_Init>:
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
 801218c:	b920      	cbnz	r0, 8012198 <MIOS32_BOARD_Init+0xc>
    return -1; // unsupported mode

  j5_enable_mask = 0;
 801218e:	4b04      	ldr	r3, [pc, #16]	; (80121a0 <MIOS32_BOARD_Init+0x14>)
  j10_enable_mask = 0;
 8012190:	4904      	ldr	r1, [pc, #16]	; (80121a4 <MIOS32_BOARD_Init+0x18>)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  j5_enable_mask = 0;
 8012192:	8018      	strh	r0, [r3, #0]
  j10_enable_mask = 0;
 8012194:	8008      	strh	r0, [r1, #0]

  return 0; // no error
 8012196:	4770      	bx	lr
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8012198:	f04f 30ff 	mov.w	r0, #4294967295

  j5_enable_mask = 0;
  j10_enable_mask = 0;

  return 0; // no error
}
 801219c:	4770      	bx	lr
 801219e:	bf00      	nop
 80121a0:	200001ca 	.word	0x200001ca
 80121a4:	200001c8 	.word	0x200001c8

080121a8 <MIOS32_BOARD_LED_Init>:
//! \return 0 if initialisation passed
//! \return -1 if no LEDs specified for board
//! \return -2 if one or more LEDs not available on board
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_LED_Init(u32 leds)
{
 80121a8:	b510      	push	{r4, lr}
 80121aa:	4604      	mov	r4, r0
#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1

  // 4 LEDs are available
  if( leds & 1 ) {
 80121ac:	07e0      	lsls	r0, r4, #31
 80121ae:	d505      	bpl.n	80121bc <MIOS32_BOARD_LED_Init+0x14>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_12, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED4 (Green)
 80121b0:	4812      	ldr	r0, [pc, #72]	; (80121fc <MIOS32_BOARD_LED_Init+0x54>)
 80121b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80121b6:	2205      	movs	r2, #5
 80121b8:	f7ff ffae 	bl	8012118 <MIOS32_BOARD_PinInitHlp>
  }

#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( leds & 2 ) {
 80121bc:	07a1      	lsls	r1, r4, #30
 80121be:	d505      	bpl.n	80121cc <MIOS32_BOARD_LED_Init+0x24>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_13, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED3 (Orange)
 80121c0:	480e      	ldr	r0, [pc, #56]	; (80121fc <MIOS32_BOARD_LED_Init+0x54>)
 80121c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80121c6:	2205      	movs	r2, #5
 80121c8:	f7ff ffa6 	bl	8012118 <MIOS32_BOARD_PinInitHlp>
  }
#endif

#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( leds & 4 ) {
 80121cc:	0762      	lsls	r2, r4, #29
 80121ce:	d505      	bpl.n	80121dc <MIOS32_BOARD_LED_Init+0x34>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_14, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED5 (Red)
 80121d0:	480a      	ldr	r0, [pc, #40]	; (80121fc <MIOS32_BOARD_LED_Init+0x54>)
 80121d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80121d6:	2205      	movs	r2, #5
 80121d8:	f7ff ff9e 	bl	8012118 <MIOS32_BOARD_PinInitHlp>
  }
#endif

#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( leds & 8 ) {
 80121dc:	0723      	lsls	r3, r4, #28
 80121de:	d505      	bpl.n	80121ec <MIOS32_BOARD_LED_Init+0x44>
    MIOS32_BOARD_PinInitHlp(GPIOD, GPIO_Pin_15, MIOS32_BOARD_PIN_MODE_OUTPUT_PP); // LED6 (Blue)
 80121e0:	4806      	ldr	r0, [pc, #24]	; (80121fc <MIOS32_BOARD_LED_Init+0x54>)
 80121e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80121e6:	2205      	movs	r2, #5
 80121e8:	f7ff ff96 	bl	8012118 <MIOS32_BOARD_PinInitHlp>
  }
#endif

  if( leds & 0xfffffff0)
    return -2; // LED doesn't exist
 80121ec:	f034 030f 	bics.w	r3, r4, #15
#endif
  return 0; // no error
#else
  return -1; // no LED specified for board
#endif
}
 80121f0:	bf14      	ite	ne
 80121f2:	f06f 0001 	mvnne.w	r0, #1
 80121f6:	2000      	moveq	r0, #0
 80121f8:	bd10      	pop	{r4, pc}
 80121fa:	bf00      	nop
 80121fc:	40020c00 	.word	0x40020c00

08012200 <MIOS32_BOARD_LED_Set>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_LED_Set(u32 leds, u32 value)
{
#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( leds & 1 ) { // LED4 (Green)
 8012200:	07c2      	lsls	r2, r0, #31
 8012202:	d507      	bpl.n	8012214 <MIOS32_BOARD_LED_Set+0x14>
 8012204:	4b16      	ldr	r3, [pc, #88]	; (8012260 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_12, value & 1);
 8012206:	f011 0f01 	tst.w	r1, #1
 801220a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801220e:	bf14      	ite	ne
 8012210:	831a      	strhne	r2, [r3, #24]
 8012212:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( leds & 2 ) { // LED3 (Orange)
 8012214:	0783      	lsls	r3, r0, #30
 8012216:	d507      	bpl.n	8012228 <MIOS32_BOARD_LED_Set+0x28>
 8012218:	4b11      	ldr	r3, [pc, #68]	; (8012260 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_13, value & 2);
 801221a:	f011 0f02 	tst.w	r1, #2
 801221e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8012222:	bf14      	ite	ne
 8012224:	831a      	strhne	r2, [r3, #24]
 8012226:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( leds & 4 ) { // LED5 (Red)
 8012228:	0742      	lsls	r2, r0, #29
 801222a:	d507      	bpl.n	801223c <MIOS32_BOARD_LED_Set+0x3c>
 801222c:	4b0c      	ldr	r3, [pc, #48]	; (8012260 <MIOS32_BOARD_LED_Set+0x60>)
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_14, value & 4);
 801222e:	f011 0f04 	tst.w	r1, #4
 8012232:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8012236:	bf14      	ite	ne
 8012238:	831a      	strhne	r2, [r3, #24]
 801223a:	835a      	strheq	r2, [r3, #26]
  }
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( leds & 8 ) { // LED6 (Blue)
 801223c:	0703      	lsls	r3, r0, #28
 801223e:	d507      	bpl.n	8012250 <MIOS32_BOARD_LED_Set+0x50>
    MIOS32_SYS_STM_PINSET(GPIOD, GPIO_Pin_15, value & 8);
 8012240:	f011 0f08 	tst.w	r1, #8
 8012244:	4906      	ldr	r1, [pc, #24]	; (8012260 <MIOS32_BOARD_LED_Set+0x60>)
 8012246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801224a:	bf14      	ite	ne
 801224c:	830b      	strhne	r3, [r1, #24]
 801224e:	834b      	strheq	r3, [r1, #26]
  }
#endif

  if( leds & 0xfffffff0)
    return -2; // LED doesn't exist
 8012250:	f030 030f 	bics.w	r3, r0, #15

  return 0; // no error
#else
  return -1; // no LED specified for board
#endif
}
 8012254:	bf14      	ite	ne
 8012256:	f06f 0001 	mvnne.w	r0, #1
 801225a:	2000      	moveq	r0, #0
 801225c:	4770      	bx	lr
 801225e:	bf00      	nop
 8012260:	40020c00 	.word	0x40020c00

08012264 <MIOS32_BOARD_LED_Get>:
{
  u32 values = 0;

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( GPIOD->ODR & GPIO_Pin_12 ) // LED4 (Green)
 8012264:	4b09      	ldr	r3, [pc, #36]	; (801228c <MIOS32_BOARD_LED_Get+0x28>)
 8012266:	6958      	ldr	r0, [r3, #20]
    values |= (1 << 0);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( GPIOD->ODR & GPIO_Pin_13 ) // LED3 (Orange)
 8012268:	695a      	ldr	r2, [r3, #20]
 801226a:	0491      	lsls	r1, r2, #18
    values |= (1 << 1);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( GPIOD->ODR & GPIO_Pin_14 ) // LED4 (Red)
 801226c:	6959      	ldr	r1, [r3, #20]
    values |= (1 << 2);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( GPIOD->ODR & GPIO_Pin_15 ) // LED6 (Blue)
 801226e:	695b      	ldr	r3, [r3, #20]
{
  u32 values = 0;

#if defined(MIOS32_BOARD_STM32F4DISCOVERY) || defined(MIOS32_BOARD_MBHP_CORE_STM32F4)
#if MIOS32_BOARD_J15_LED_NUM >= 1
  if( GPIOD->ODR & GPIO_Pin_12 ) // LED4 (Green)
 8012270:	f3c0 3000 	ubfx	r0, r0, #12, #1
    values |= (1 << 0);
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 2
  if( GPIOD->ODR & GPIO_Pin_13 ) // LED3 (Orange)
    values |= (1 << 1);
 8012274:	bf48      	it	mi
 8012276:	f040 0002 	orrmi.w	r0, r0, #2
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 3
  if( GPIOD->ODR & GPIO_Pin_14 ) // LED4 (Red)
 801227a:	044a      	lsls	r2, r1, #17
    values |= (1 << 2);
 801227c:	bf48      	it	mi
 801227e:	f040 0004 	orrmi.w	r0, r0, #4
#endif
#if MIOS32_BOARD_J15_LED_NUM >= 4
  if( GPIOD->ODR & GPIO_Pin_15 ) // LED6 (Blue)
 8012282:	0419      	lsls	r1, r3, #16
    values |= (1 << 3);
 8012284:	bf48      	it	mi
 8012286:	f040 0008 	orrmi.w	r0, r0, #8
#endif
#endif

  return values;
}
 801228a:	4770      	bx	lr
 801228c:	40020c00 	.word	0x40020c00

08012290 <MIOS32_BOARD_J10_PinInit>:
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
 8012290:	280f      	cmp	r0, #15
//!     <LI>MIOS32_BOARD_PIN_MODE_OUTPUT_OD: pin is used as output in open drain mode
//!   </UL>
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_BOARD_J10_PinInit(u8 pin, mios32_board_pin_mode_t mode)
{
 8012292:	b510      	push	{r4, lr}
 8012294:	460a      	mov	r2, r1
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
 8012296:	d817      	bhi.n	80122c8 <MIOS32_BOARD_J10_PinInit+0x38>
 8012298:	4b0d      	ldr	r3, [pc, #52]	; (80122d0 <MIOS32_BOARD_J10_PinInit+0x40>)
 801229a:	2101      	movs	r1, #1
    return -1; // pin not supported

  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
    // don't touch
    j10_enable_mask &= ~(1 << pin);
 801229c:	fa01 f100 	lsl.w	r1, r1, r0
 80122a0:	881c      	ldrh	r4, [r3, #0]
#else

  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported

  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
 80122a2:	b922      	cbnz	r2, 80122ae <MIOS32_BOARD_J10_PinInit+0x1e>
    // don't touch
    j10_enable_mask &= ~(1 << pin);
 80122a4:	ea24 0001 	bic.w	r0, r4, r1
 80122a8:	8018      	strh	r0, [r3, #0]

    if( status < 0 )
      return status;
  }

  return 0; // no error
 80122aa:	4610      	mov	r0, r2
 80122ac:	bd10      	pop	{r4, pc}
  if( mode == MIOS32_BOARD_PIN_MODE_IGNORE ) {
    // don't touch
    j10_enable_mask &= ~(1 << pin);
  } else {
    // enable pin
    j10_enable_mask |= (1 << pin);
 80122ae:	4321      	orrs	r1, r4
 80122b0:	8019      	strh	r1, [r3, #0]

    s32 status = MIOS32_BOARD_PinInitHlp(j10_pin[pin].port, j10_pin[pin].pin_mask, mode);
 80122b2:	4b08      	ldr	r3, [pc, #32]	; (80122d4 <MIOS32_BOARD_J10_PinInit+0x44>)
 80122b4:	eb03 01c0 	add.w	r1, r3, r0, lsl #3
 80122b8:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80122bc:	8889      	ldrh	r1, [r1, #4]
 80122be:	f7ff ff2b 	bl	8012118 <MIOS32_BOARD_PinInitHlp>
 80122c2:	ea00 70e0 	and.w	r0, r0, r0, asr #31
 80122c6:	bd10      	pop	{r4, pc}
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else

  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported
 80122c8:	f04f 30ff 	mov.w	r0, #4294967295
      return status;
  }

  return 0; // no error
#endif
}
 80122cc:	bd10      	pop	{r4, pc}
 80122ce:	bf00      	nop
 80122d0:	200001c8 	.word	0x200001c8
 80122d4:	08017d18 	.word	0x08017d18

080122d8 <MIOS32_BOARD_J10_PinSet>:
s32 MIOS32_BOARD_J10_PinSet(u8 pin, u8 value)
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else
  if( pin >= J10_NUM_PINS )
 80122d8:	280f      	cmp	r0, #15
 80122da:	d815      	bhi.n	8012308 <MIOS32_BOARD_J10_PinSet+0x30>
    return -1; // pin not supported

  if( !(j10_enable_mask & (1 << pin)) )
 80122dc:	4b0d      	ldr	r3, [pc, #52]	; (8012314 <MIOS32_BOARD_J10_PinSet+0x3c>)
 80122de:	881a      	ldrh	r2, [r3, #0]
 80122e0:	fa42 f200 	asr.w	r2, r2, r0
 80122e4:	07d3      	lsls	r3, r2, #31
 80122e6:	d512      	bpl.n	801230e <MIOS32_BOARD_J10_PinSet+0x36>
 80122e8:	4b0b      	ldr	r3, [pc, #44]	; (8012318 <MIOS32_BOARD_J10_PinSet+0x40>)
 80122ea:	00c2      	lsls	r2, r0, #3
    return -2; // pin disabled

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);
 80122ec:	b131      	cbz	r1, 80122fc <MIOS32_BOARD_J10_PinSet+0x24>
 80122ee:	189a      	adds	r2, r3, r2
 80122f0:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 80122f4:	8891      	ldrh	r1, [r2, #4]
 80122f6:	8301      	strh	r1, [r0, #24]

  return 0; // no error
 80122f8:	2000      	movs	r0, #0
 80122fa:	4770      	bx	lr
    return -1; // pin not supported

  if( !(j10_enable_mask & (1 << pin)) )
    return -2; // pin disabled

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);
 80122fc:	1899      	adds	r1, r3, r2
 80122fe:	f853 0030 	ldr.w	r0, [r3, r0, lsl #3]
 8012302:	888b      	ldrh	r3, [r1, #4]
 8012304:	8343      	strh	r3, [r0, #26]
 8012306:	e7f7      	b.n	80122f8 <MIOS32_BOARD_J10_PinSet+0x20>
{
#if J10_NUM_PINS == 0
  return -1; // MIOS32_BOARD_J10 not supported
#else
  if( pin >= J10_NUM_PINS )
    return -1; // pin not supported
 8012308:	f04f 30ff 	mov.w	r0, #4294967295
 801230c:	4770      	bx	lr

  if( !(j10_enable_mask & (1 << pin)) )
    return -2; // pin disabled
 801230e:	f06f 0001 	mvn.w	r0, #1

  MIOS32_SYS_STM_PINSET(j10_pin[pin].port, j10_pin[pin].pin_mask, value);

  return 0; // no error
#endif
}
 8012312:	4770      	bx	lr
 8012314:	200001c8 	.word	0x200001c8
 8012318:	08017d18 	.word	0x08017d18

0801231c <TIM2_IRQHandler>:
//! Interrupt handlers
//! \note don't call them directly from application
/////////////////////////////////////////////////////////////////////////////
#ifndef MIOS32_DONT_ALLOCATE_TIM2_IRQn
TIMER0_IRQ_HANDLER
{
 801231c:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER0_BASE, TIM_IT_Update) != RESET ) {
 801231e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8012322:	2101      	movs	r1, #1
 8012324:	f001 fc74 	bl	8013c10 <TIM_GetITStatus>
 8012328:	b138      	cbz	r0, 801233a <TIM2_IRQHandler+0x1e>
    TIM_ClearITPendingBit(TIMER0_BASE, TIM_IT_Update);
 801232a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 801232e:	2101      	movs	r1, #1
 8012330:	f001 fc79 	bl	8013c26 <TIM_ClearITPendingBit>
    timer_callback[0]();
 8012334:	4b01      	ldr	r3, [pc, #4]	; (801233c <TIM2_IRQHandler+0x20>)
 8012336:	6818      	ldr	r0, [r3, #0]
 8012338:	4780      	blx	r0
 801233a:	bd08      	pop	{r3, pc}
 801233c:	200001cc 	.word	0x200001cc

08012340 <TIM3_IRQHandler>:
}
#endif

#ifndef MIOS32_DONT_ALLOCATE_TIM3_IRQn
TIMER1_IRQ_HANDLER
{
 8012340:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER1_BASE, TIM_IT_Update) != RESET ) {
 8012342:	4806      	ldr	r0, [pc, #24]	; (801235c <TIM3_IRQHandler+0x1c>)
 8012344:	2101      	movs	r1, #1
 8012346:	f001 fc63 	bl	8013c10 <TIM_GetITStatus>
 801234a:	b130      	cbz	r0, 801235a <TIM3_IRQHandler+0x1a>
    TIM_ClearITPendingBit(TIMER1_BASE, TIM_IT_Update);
 801234c:	4803      	ldr	r0, [pc, #12]	; (801235c <TIM3_IRQHandler+0x1c>)
 801234e:	2101      	movs	r1, #1
 8012350:	f001 fc69 	bl	8013c26 <TIM_ClearITPendingBit>
    timer_callback[1]();
 8012354:	4b02      	ldr	r3, [pc, #8]	; (8012360 <TIM3_IRQHandler+0x20>)
 8012356:	6858      	ldr	r0, [r3, #4]
 8012358:	4780      	blx	r0
 801235a:	bd08      	pop	{r3, pc}
 801235c:	40000400 	.word	0x40000400
 8012360:	200001cc 	.word	0x200001cc

08012364 <TIM5_IRQHandler>:
}
#endif

#ifndef MIOS32_DONT_ALLOCATE_TIM5_IRQn
TIMER2_IRQ_HANDLER
{
 8012364:	b508      	push	{r3, lr}
  if( TIM_GetITStatus(TIMER2_BASE, TIM_IT_Update) != RESET ) {
 8012366:	4806      	ldr	r0, [pc, #24]	; (8012380 <TIM5_IRQHandler+0x1c>)
 8012368:	2101      	movs	r1, #1
 801236a:	f001 fc51 	bl	8013c10 <TIM_GetITStatus>
 801236e:	b130      	cbz	r0, 801237e <TIM5_IRQHandler+0x1a>
    TIM_ClearITPendingBit(TIMER2_BASE, TIM_IT_Update);
 8012370:	4803      	ldr	r0, [pc, #12]	; (8012380 <TIM5_IRQHandler+0x1c>)
 8012372:	2101      	movs	r1, #1
 8012374:	f001 fc57 	bl	8013c26 <TIM_ClearITPendingBit>
    timer_callback[2]();
 8012378:	4b02      	ldr	r3, [pc, #8]	; (8012384 <TIM5_IRQHandler+0x20>)
 801237a:	6898      	ldr	r0, [r3, #8]
 801237c:	4780      	blx	r0
 801237e:	bd08      	pop	{r3, pc}
 8012380:	40000c00 	.word	0x40000c00
 8012384:	200001cc 	.word	0x200001cc

08012388 <MIOS32_DELAY_Init>:
//!
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Init(u32 mode)
{
 8012388:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  // currently only mode 0 supported
  if( mode != 0 )
 801238a:	4604      	mov	r4, r0
 801238c:	b9b8      	cbnz	r0, 80123be <MIOS32_DELAY_Init+0x36>
    return -1; // unsupported mode

  // enable timer clock
  if( MIOS32_DELAY_TIMER == TIM1 || MIOS32_DELAY_TIMER == TIM8 )
    RCC_APB2PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);
 801238e:	2001      	movs	r0, #1
 8012390:	4601      	mov	r1, r0
 8012392:	f001 faeb 	bl	801396c <RCC_APB2PeriphClockCmd>
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
 8012396:	20a7      	movs	r0, #167	; 0xa7
  else
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
 8012398:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
 801239c:	f8ad 0004 	strh.w	r0, [sp, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInit(MIOS32_DELAY_TIMER, &TIM_TimeBaseStructure);
 80123a0:	a901      	add	r1, sp, #4
 80123a2:	4809      	ldr	r0, [pc, #36]	; (80123c8 <MIOS32_DELAY_Init+0x40>)
  else
    RCC_APB1PeriphClockCmd(MIOS32_DELAY_TIMER_RCC, ENABLE);

  // time base configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  TIM_TimeBaseStructure.TIM_Period = 65535; // maximum value
 80123a4:	9302      	str	r3, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = (TIM_PERIPHERAL_FRQ/1000000)-1; // for 1 uS accuracy
  TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80123a6:	f8ad 400c 	strh.w	r4, [sp, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80123aa:	f8ad 4006 	strh.w	r4, [sp, #6]
  TIM_TimeBaseInit(MIOS32_DELAY_TIMER, &TIM_TimeBaseStructure);
 80123ae:	f001 fbe5 	bl	8013b7c <TIM_TimeBaseInit>

  // enable counter
  TIM_Cmd(MIOS32_DELAY_TIMER, ENABLE);
 80123b2:	4805      	ldr	r0, [pc, #20]	; (80123c8 <MIOS32_DELAY_Init+0x40>)
 80123b4:	2101      	movs	r1, #1
 80123b6:	f001 fc1f 	bl	8013bf8 <TIM_Cmd>

  return 0; // no error
 80123ba:	4620      	mov	r0, r4
 80123bc:	e001      	b.n	80123c2 <MIOS32_DELAY_Init+0x3a>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Init(u32 mode)
{
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 80123be:	f04f 30ff 	mov.w	r0, #4294967295

  // enable counter
  TIM_Cmd(MIOS32_DELAY_TIMER, ENABLE);

  return 0; // no error
}
 80123c2:	b004      	add	sp, #16
 80123c4:	bd10      	pop	{r4, pc}
 80123c6:	bf00      	nop
 80123c8:	40010000 	.word	0x40010000

080123cc <MIOS32_DELAY_Wait_uS>:
//! \param[in] uS delay (1..65535 microseconds)
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_DELAY_Wait_uS(u16 uS)
{
  u16 start = MIOS32_DELAY_TIMER->CNT;
 80123cc:	4b04      	ldr	r3, [pc, #16]	; (80123e0 <MIOS32_DELAY_Wait_uS+0x14>)
 80123ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80123d0:	b289      	uxth	r1, r1

  // note that this even works on 16bit counter wrap-arounds
  while( (u16)(MIOS32_DELAY_TIMER->CNT - start) <= uS );
 80123d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80123d4:	1a52      	subs	r2, r2, r1
 80123d6:	b292      	uxth	r2, r2
 80123d8:	4282      	cmp	r2, r0
 80123da:	d9fa      	bls.n	80123d2 <MIOS32_DELAY_Wait_uS+0x6>

  return 0; // no error
}
 80123dc:	2000      	movs	r0, #0
 80123de:	4770      	bx	lr
 80123e0:	40010000 	.word	0x40010000

080123e4 <USBD_USR_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
  *length = sizeof(MIOS32_USB_DeviceDescriptor);
 80123e4:	2312      	movs	r3, #18
 80123e6:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)MIOS32_USB_DeviceDescriptor;
}
 80123e8:	4800      	ldr	r0, [pc, #0]	; (80123ec <USBD_USR_DeviceDescriptor+0x8>)
 80123ea:	4770      	bx	lr
 80123ec:	08017e14 	.word	0x08017e14

080123f0 <USBD_USR_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 80123f0:	2304      	movs	r3, #4
 80123f2:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)USBD_LangIDDesc;
}
 80123f4:	4800      	ldr	r0, [pc, #0]	; (80123f8 <USBD_USR_LangIDStrDescriptor+0x8>)
 80123f6:	4770      	bx	lr
 80123f8:	08017e10 	.word	0x08017e10

080123fc <USBD_USR_Init>:
*         Displays the message on LCD for host lib initialization
* @param  None
* @retval None
*/
static void USBD_USR_Init(void)
{   
 80123fc:	4770      	bx	lr

080123fe <USBD_USR_DeviceReset>:
*         Displays the message on LCD on device Reset Event
* @param  speed : device speed
* @retval None
*/
static void USBD_USR_DeviceReset(uint8_t speed )
{
 80123fe:	4770      	bx	lr

08012400 <USBD_USR_DeviceConnected>:
*         Displays the message on LCD on device connection Event
* @param  None
* @retval Staus
*/
static void USBD_USR_DeviceConnected (void)
{
 8012400:	4770      	bx	lr

08012402 <USBD_USR_DeviceSuspended>:
*         Displays the message on LCD on device suspend Event
* @param  None
* @retval None
*/
static void USBD_USR_DeviceSuspended(void)
{
 8012402:	4770      	bx	lr

08012404 <USBD_USR_DeviceResumed>:
*         Displays the message on LCD on device resume Event
* @param  None
* @retval None
*/
static void USBD_USR_DeviceResumed(void)
{
 8012404:	4770      	bx	lr

08012406 <USBH_USR_Init>:
 *         Displays the message on LCD for host lib initialization
 * @param  None
 * @retval None
 */
static void USBH_USR_Init(void)
{
 8012406:	4770      	bx	lr

08012408 <USBH_USR_DeviceAttached>:
 *         Displays the message on LCD on device attached
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceAttached(void)
{  
 8012408:	4770      	bx	lr

0801240a <USBH_USR_UnrecoveredError>:
 * @brief  USBH_USR_UnrecoveredError
 * @param  None
 * @retval None
 */
static void USBH_USR_UnrecoveredError (void)
{
 801240a:	4770      	bx	lr

0801240c <USBH_USR_ResetDevice>:
 *         Reset USB Device
 * @param  None
 * @retval None
 */
static void USBH_USR_ResetDevice(void)
{
 801240c:	4770      	bx	lr

0801240e <USBH_USR_DeviceSpeedDetected>:
 *         Displays the message on LCD for device speed
 * @param  Devicespeed : Device Speed
 * @retval None
 */
static void USBH_USR_DeviceSpeedDetected(uint8_t DeviceSpeed)
{
 801240e:	4770      	bx	lr

08012410 <USBH_USR_Device_DescAvailable>:
 *         Displays the message on LCD for device descriptor
 * @param  DeviceDesc : device descriptor
 * @retval None
 */
static void USBH_USR_Device_DescAvailable(void *DeviceDesc)
{
 8012410:	4770      	bx	lr

08012412 <USBH_USR_DeviceAddressAssigned>:
 *         USB device is successfully assigned the Address
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceAddressAssigned(void)
{
 8012412:	4770      	bx	lr

08012414 <USBH_USR_Configuration_DescAvailable>:
 * @retval None
 */
static void USBH_USR_Configuration_DescAvailable(USBH_CfgDesc_TypeDef * cfgDesc,
						 USBH_InterfaceDesc_TypeDef *itfDesc,
						 USBH_EpDesc_TypeDef *epDesc)
{
 8012414:	4770      	bx	lr

08012416 <USBH_USR_Manufacturer_String>:
 *         Displays the message on LCD for Manufacturer String
 * @param  ManufacturerString : Manufacturer String of Device
 * @retval None
 */
static void USBH_USR_Manufacturer_String(void *ManufacturerString)
{
 8012416:	4770      	bx	lr

08012418 <USBH_USR_Product_String>:
 *         Displays the message on LCD for Product String
 * @param  ProductString : Product String of Device
 * @retval None
 */
static void USBH_USR_Product_String(void *ProductString)
{
 8012418:	4770      	bx	lr

0801241a <USBH_USR_SerialNum_String>:
 *         Displays the message on LCD for SerialNum_String
 * @param  SerialNumString : SerialNum_String of device
 * @retval None
 */
static void USBH_USR_SerialNum_String(void *SerialNumString)
{
 801241a:	4770      	bx	lr

0801241c <USBH_USR_EnumerationDone>:
 *         application jump to class
 * @param  None
 * @retval None
 */
static void USBH_USR_EnumerationDone(void)
{
 801241c:	4770      	bx	lr

0801241e <USBH_USR_DeviceNotSupported>:
 *         Device is not supported
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceNotSupported(void)
{
 801241e:	4770      	bx	lr

08012420 <USBH_USR_UserInput>:
 * @retval USBH_USR_Status : User response for key button
 */
static USBH_USR_Status USBH_USR_UserInput(void)
{
  return USBH_USR_RESP_OK;
}
 8012420:	2001      	movs	r0, #1
 8012422:	4770      	bx	lr

08012424 <USBH_USR_OverCurrentDetected>:
 *         Device Overcurrent detection event
 * @param  None
 * @retval None
 */
static void USBH_USR_OverCurrentDetected (void)
{
 8012424:	4770      	bx	lr

08012426 <USBH_USR_Application>:
* @retval Staus
*/
static int USBH_USR_Application(void)
{
  return (0);
}
 8012426:	2000      	movs	r0, #0
 8012428:	4770      	bx	lr

0801242a <USBH_USR_DeInit>:
 *         Deinit User state and associated variables
 * @param  None
 * @retval None
 */
static void USBH_USR_DeInit(void)
{
 801242a:	4770      	bx	lr

0801242c <MIOS32_USB_CLASS_Setup>:
					USB_SETUP_REQ *req)
{
  // not relevant for USB MIDI

  return USBD_OK;
}
 801242c:	2000      	movs	r0, #0
 801242e:	4770      	bx	lr

08012430 <MIOS32_USB_CLASS_EP0_RxReady>:
static uint8_t  MIOS32_USB_CLASS_EP0_RxReady (void  *pdev)
{ 
  // not relevant for USB MIDI
  
  return USBD_OK;
}
 8012430:	2000      	movs	r0, #0
 8012432:	4770      	bx	lr

08012434 <MIOS32_USB_CLASS_GetCfgDesc>:
  if( MIOS32_USB_ForceSingleUSB() ) {
    *length = sizeof (MIOS32_USB_ConfigDescriptor_SingleUSB);
    return (uint8_t *)MIOS32_USB_ConfigDescriptor_SingleUSB;
  }
#endif
  *length = sizeof (MIOS32_USB_ConfigDescriptor);
 8012434:	2365      	movs	r3, #101	; 0x65
 8012436:	800b      	strh	r3, [r1, #0]
  return (uint8_t *)MIOS32_USB_ConfigDescriptor;
}
 8012438:	4800      	ldr	r0, [pc, #0]	; (801243c <MIOS32_USB_CLASS_GetCfgDesc+0x8>)
 801243a:	4770      	bx	lr
 801243c:	08017e47 	.word	0x08017e47

08012440 <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8012440:	b510      	push	{r4, lr}
  const u8 serial_number_dummy_str[] = "42";
 8012442:	4b0b      	ldr	r3, [pc, #44]	; (8012470 <USBD_USR_SerialStrDescriptor+0x30>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8012444:	b08c      	sub	sp, #48	; 0x30
  const u8 serial_number_dummy_str[] = "42";
 8012446:	7898      	ldrb	r0, [r3, #2]
 8012448:	881a      	ldrh	r2, [r3, #0]
 801244a:	f88d 0006 	strb.w	r0, [sp, #6]

  u8 serial_number_str[40];
  if( MIOS32_SYS_SerialNumberGet((char *)serial_number_str) >= 0 ) {
 801244e:	a802      	add	r0, sp, #8
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8012450:	460c      	mov	r4, r1
  const u8 serial_number_dummy_str[] = "42";
 8012452:	f8ad 2004 	strh.w	r2, [sp, #4]

  u8 serial_number_str[40];
  if( MIOS32_SYS_SerialNumberGet((char *)serial_number_str) >= 0 ) {
 8012456:	f7ff fd21 	bl	8011e9c <MIOS32_SYS_SerialNumberGet>
 801245a:	2800      	cmp	r0, #0
    USBD_GetString ((uint8_t*)serial_number_str, USBD_StrDesc, length);
 801245c:	bfac      	ite	ge
 801245e:	a802      	addge	r0, sp, #8
  } else {
    USBD_GetString ((uint8_t*)serial_number_dummy_str, USBD_StrDesc, length);
 8012460:	a801      	addlt	r0, sp, #4
 8012462:	4904      	ldr	r1, [pc, #16]	; (8012474 <USBD_USR_SerialStrDescriptor+0x34>)
 8012464:	4622      	mov	r2, r4
 8012466:	f001 ffd3 	bl	8014410 <USBD_GetString>
  }

  return USBD_StrDesc;
}
 801246a:	4802      	ldr	r0, [pc, #8]	; (8012474 <USBD_USR_SerialStrDescriptor+0x34>)
 801246c:	b00c      	add	sp, #48	; 0x30
 801246e:	bd10      	pop	{r4, pc}
 8012470:	08017e44 	.word	0x08017e44
 8012474:	20003aa4 	.word	0x20003aa4

08012478 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8012478:	b507      	push	{r0, r1, r2, lr}
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
 801247a:	4b13      	ldr	r3, [pc, #76]	; (80124c8 <USBD_USR_ProductStrDescriptor+0x50>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 801247c:	460a      	mov	r2, r1
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
 801247e:	6818      	ldr	r0, [r3, #0]
 8012480:	8899      	ldrh	r1, [r3, #4]
 8012482:	799b      	ldrb	r3, [r3, #6]
 8012484:	9000      	str	r0, [sp, #0]
 8012486:	f88d 3006 	strb.w	r3, [sp, #6]
 801248a:	f8ad 1004 	strh.w	r1, [sp, #4]
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 801248e:	2300      	movs	r3, #0
*         return the product string descriptor
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
 8012490:	480e      	ldr	r0, [pc, #56]	; (80124cc <USBD_USR_ProductStrDescriptor+0x54>)
 8012492:	1819      	adds	r1, r3, r0
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 8012494:	7808      	ldrb	r0, [r1, #0]
 8012496:	b158      	cbz	r0, 80124b0 <USBD_USR_ProductStrDescriptor+0x38>
    if( product_str_user[j] < 0x20 || product_str_user[j] >= 0x80 )
 8012498:	3820      	subs	r0, #32
      valid_str = 0;
 801249a:	285f      	cmp	r0, #95	; 0x5f
 801249c:	bf8c      	ite	hi
 801249e:	2000      	movhi	r0, #0
 80124a0:	2001      	movls	r0, #1
  char *product_str_ptr = (char *)product_str;
#ifdef MIOS32_SYS_ADDR_USB_DEV_NAME
  char *product_str_user = (char *)MIOS32_SYS_ADDR_USB_DEV_NAME;
  int j;
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
 80124a2:	3301      	adds	r3, #1
 80124a4:	2b20      	cmp	r3, #32
 80124a6:	d006      	beq.n	80124b6 <USBD_USR_ProductStrDescriptor+0x3e>
 80124a8:	2800      	cmp	r0, #0
 80124aa:	d1f1      	bne.n	8012490 <USBD_USR_ProductStrDescriptor+0x18>
  const u8 product_str[] = MIOS32_USB_PRODUCT_STR;
  int len;

  // buffer[0] and [1] initialized below
  // check for user defined product string
  char *product_str_ptr = (char *)product_str;
 80124ac:	4668      	mov	r0, sp
 80124ae:	e005      	b.n	80124bc <USBD_USR_ProductStrDescriptor+0x44>
  u8 valid_str = 1;
  for(j=0, len=0; j<MIOS32_SYS_USB_DEV_NAME_LEN && valid_str && product_str_user[j]; ++j, ++len) {
    if( product_str_user[j] < 0x20 || product_str_user[j] >= 0x80 )
      valid_str = 0;
  }
  if( valid_str && len )
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	d0fb      	beq.n	80124ac <USBD_USR_ProductStrDescriptor+0x34>
 80124b4:	e001      	b.n	80124ba <USBD_USR_ProductStrDescriptor+0x42>
 80124b6:	2800      	cmp	r0, #0
 80124b8:	d0f8      	beq.n	80124ac <USBD_USR_ProductStrDescriptor+0x34>
    product_str_ptr = product_str_user;
 80124ba:	4804      	ldr	r0, [pc, #16]	; (80124cc <USBD_USR_ProductStrDescriptor+0x54>)
#endif

  USBD_GetString ((uint8_t*)product_str_ptr, USBD_StrDesc, length);
 80124bc:	4904      	ldr	r1, [pc, #16]	; (80124d0 <USBD_USR_ProductStrDescriptor+0x58>)
 80124be:	f001 ffa7 	bl	8014410 <USBD_GetString>

  return USBD_StrDesc;
}
 80124c2:	4803      	ldr	r0, [pc, #12]	; (80124d0 <USBD_USR_ProductStrDescriptor+0x58>)
 80124c4:	bd0e      	pop	{r1, r2, r3, pc}
 80124c6:	bf00      	nop
 80124c8:	08017c6d 	.word	0x08017c6d
 80124cc:	08003fe0 	.word	0x08003fe0
 80124d0:	20003aa4 	.word	0x20003aa4

080124d4 <USBD_USR_InterfaceStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 80124d4:	f7ff bfd0 	b.w	8012478 <USBD_USR_ProductStrDescriptor>

080124d8 <USBD_USR_ConfigStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 80124d8:	f7ff bfce 	b.w	8012478 <USBD_USR_ProductStrDescriptor>

080124dc <MIOS32_USB_CLASS_GetUsrStrDesc>:
}


static uint8_t *MIOS32_USB_CLASS_GetUsrStrDesc(uint8_t speed, uint8_t index, uint16_t *length)
{
  return USBD_USR_ProductStrDescriptor(speed, length);
 80124dc:	4611      	mov	r1, r2
 80124de:	f7ff bfcb 	b.w	8012478 <USBD_USR_ProductStrDescriptor>
	...

080124e4 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 80124e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 80124e6:	4c08      	ldr	r4, [pc, #32]	; (8012508 <USBD_USR_ManufacturerStrDescriptor+0x24>)
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 80124e8:	460a      	mov	r2, r1
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 80124ea:	6820      	ldr	r0, [r4, #0]
 80124ec:	6861      	ldr	r1, [r4, #4]
 80124ee:	ab01      	add	r3, sp, #4
 80124f0:	c303      	stmia	r3!, {r0, r1}
 80124f2:	68a0      	ldr	r0, [r4, #8]
  USBD_GetString ((uint8_t*)vendor_str, USBD_StrDesc, length);
 80124f4:	4c05      	ldr	r4, [pc, #20]	; (801250c <USBD_USR_ManufacturerStrDescriptor+0x28>)
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
static uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
  const uint8_t vendor_str[] = MIOS32_USB_VENDOR_STR;
 80124f6:	6018      	str	r0, [r3, #0]
  USBD_GetString ((uint8_t*)vendor_str, USBD_StrDesc, length);
 80124f8:	4621      	mov	r1, r4
 80124fa:	a801      	add	r0, sp, #4
 80124fc:	f001 ff88 	bl	8014410 <USBD_GetString>
  return USBD_StrDesc;
}
 8012500:	4620      	mov	r0, r4
 8012502:	b004      	add	sp, #16
 8012504:	bd10      	pop	{r4, pc}
 8012506:	bf00      	nop
 8012508:	08017cab 	.word	0x08017cab
 801250c:	20003aa4 	.word	0x20003aa4

08012510 <MIOS32_USB_CLASS_DataOut>:
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataOut (void *pdev, uint8_t epnum)
{      
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == MIOS32_USB_MIDI_DATA_OUT_EP )
 8012510:	2902      	cmp	r1, #2
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataOut (void *pdev, uint8_t epnum)
{      
 8012512:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == MIOS32_USB_MIDI_DATA_OUT_EP )
 8012514:	d103      	bne.n	801251e <MIOS32_USB_CLASS_DataOut+0xe>
    MIOS32_USB_MIDI_EP2_OUT_Callback(epnum, 0); // parameters not relevant for STM32F4
 8012516:	4608      	mov	r0, r1
 8012518:	2100      	movs	r1, #0
 801251a:	f000 fc99 	bl	8012e50 <MIOS32_USB_MIDI_EP2_OUT_Callback>
#endif

  return USBD_OK;
}
 801251e:	2000      	movs	r0, #0
 8012520:	bd08      	pop	{r3, pc}

08012522 <MIOS32_USB_CLASS_DataIn>:
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataIn (void *pdev, uint8_t epnum)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == (MIOS32_USB_MIDI_DATA_IN_EP & 0x7f) )
 8012522:	2901      	cmp	r1, #1
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DataIn (void *pdev, uint8_t epnum)
{
 8012524:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  if( epnum == (MIOS32_USB_MIDI_DATA_IN_EP & 0x7f) )
 8012526:	d103      	bne.n	8012530 <MIOS32_USB_CLASS_DataIn+0xe>
    MIOS32_USB_MIDI_EP1_IN_Callback(epnum, 0); // parameters not relevant for STM32F4
 8012528:	4608      	mov	r0, r1
 801252a:	2100      	movs	r1, #0
 801252c:	f000 fc88 	bl	8012e40 <MIOS32_USB_MIDI_EP1_IN_Callback>
#endif
  
  return USBD_OK;
}
 8012530:	2000      	movs	r0, #0
 8012532:	bd08      	pop	{r3, pc}

08012534 <MIOS32_USB_CLASS_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DeInit (void  *pdev, 
					 uint8_t cfgidx)
{
 8012534:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Close Endpoints
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_OUT_EP);
 8012536:	2102      	movs	r1, #2
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_DeInit (void  *pdev, 
					 uint8_t cfgidx)
{
 8012538:	4604      	mov	r4, r0
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Close Endpoints
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_OUT_EP);
 801253a:	f003 fb6a 	bl	8015c12 <DCD_EP_Close>
  DCD_EP_Close(pdev, MIOS32_USB_MIDI_DATA_IN_EP);
 801253e:	4620      	mov	r0, r4
 8012540:	2181      	movs	r1, #129	; 0x81
 8012542:	f003 fb66 	bl	8015c12 <DCD_EP_Close>
#endif
  
  return USBD_OK;
}
 8012546:	2000      	movs	r0, #0
 8012548:	bd10      	pop	{r4, pc}

0801254a <USBH_USR_DeviceDisconnected>:
 * @param  None
 * @retval None
 */
static void USBH_USR_DeviceDisconnected (void)
{
  MIOS32_USB_MIDI_ChangeConnectionState(0);
 801254a:	2000      	movs	r0, #0
 801254c:	f000 bb26 	b.w	8012b9c <MIOS32_USB_MIDI_ChangeConnectionState>

08012550 <USBD_USR_DeviceDisconnected>:
* @retval Staus
*/
static void USBD_USR_DeviceDisconnected (void)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  MIOS32_USB_MIDI_ChangeConnectionState(0);
 8012550:	2000      	movs	r0, #0
 8012552:	f000 bb23 	b.w	8012b9c <MIOS32_USB_MIDI_ChangeConnectionState>

08012556 <USBD_USR_DeviceConfigured>:
* @retval Staus
*/
static void USBD_USR_DeviceConfigured (void)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  MIOS32_USB_MIDI_ChangeConnectionState(1);
 8012556:	2001      	movs	r0, #1
 8012558:	f000 bb20 	b.w	8012b9c <MIOS32_USB_MIDI_ChangeConnectionState>

0801255c <MIOS32_USB_CLASS_Init>:
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 801255c:	2102      	movs	r1, #2
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
 801255e:	b510      	push	{r4, lr}
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 8012560:	2240      	movs	r2, #64	; 0x40
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  MIOS32_USB_CLASS_Init (void  *pdev, 
				       uint8_t cfgidx)
{
 8012562:	4604      	mov	r4, r0
#ifndef MIOS32_DONT_USE_USB_MIDI
  // Open Endpoints
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_OUT_EP, MIOS32_USB_MIDI_DATA_OUT_SIZE, USB_OTG_EP_BULK);
 8012564:	460b      	mov	r3, r1
 8012566:	f003 fb33 	bl	8015bd0 <DCD_EP_Open>
  DCD_EP_Open(pdev, MIOS32_USB_MIDI_DATA_IN_EP, MIOS32_USB_MIDI_DATA_IN_SIZE, USB_OTG_EP_BULK);
 801256a:	2181      	movs	r1, #129	; 0x81
 801256c:	2240      	movs	r2, #64	; 0x40
 801256e:	2302      	movs	r3, #2
 8012570:	4620      	mov	r0, r4
 8012572:	f003 fb2d 	bl	8015bd0 <DCD_EP_Open>

  // configuration for next transfer
  DCD_EP_PrepareRx(&USB_OTG_dev,
 8012576:	2102      	movs	r1, #2
 8012578:	4a03      	ldr	r2, [pc, #12]	; (8012588 <MIOS32_USB_CLASS_Init+0x2c>)
 801257a:	4804      	ldr	r0, [pc, #16]	; (801258c <MIOS32_USB_CLASS_Init+0x30>)
 801257c:	2340      	movs	r3, #64	; 0x40
 801257e:	f003 fb61 	bl	8015c44 <DCD_EP_PrepareRx>
		   (uint8_t*)(USB_rx_buffer),
		   MIOS32_USB_MIDI_DATA_OUT_SIZE);
#endif

  return USBD_OK;
}
 8012582:	2000      	movs	r0, #0
 8012584:	bd10      	pop	{r4, pc}
 8012586:	bf00      	nop
 8012588:	20002f48 	.word	0x20002f48
 801258c:	20002f88 	.word	0x20002f88

08012590 <USB_OTG_BSP_Init>:
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8012590:	b573      	push	{r0, r1, r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 8012592:	2001      	movs	r0, #1

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8012594:	4c24      	ldr	r4, [pc, #144]	; (8012628 <USB_OTG_BSP_Init+0x98>)

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 8012596:	4601      	mov	r1, r0
 8012598:	f001 f9c4 	bl	8013924 <RCC_AHB1PeriphClockCmd>
  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 801259c:	2000      	movs	r0, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;
 801259e:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80125a2:	2502      	movs	r5, #2
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80125a4:	2603      	movs	r6, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80125a6:	f88d 0006 	strb.w	r0, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80125aa:	f88d 0007 	strb.w	r0, [sp, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80125ae:	4669      	mov	r1, sp
 80125b0:	4620      	mov	r0, r4
  GPIO_InitTypeDef GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;
 80125b2:	9300      	str	r3, [sp, #0]

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80125b4:	f88d 5004 	strb.w	r5, [sp, #4]
  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_11 | GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80125b8:	f88d 6005 	strb.w	r6, [sp, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80125bc:	f001 f8b6 	bl	801372c <GPIO_Init>

  GPIO_PinAFConfig(GPIOA,GPIO_PinSource8,GPIO_AF_OTG1_FS) ;
 80125c0:	4620      	mov	r0, r4
 80125c2:	2108      	movs	r1, #8
 80125c4:	220a      	movs	r2, #10
 80125c6:	f001 f90b 	bl	80137e0 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_OTG1_FS) ;
 80125ca:	4620      	mov	r0, r4
 80125cc:	2109      	movs	r1, #9
 80125ce:	220a      	movs	r2, #10
 80125d0:	f001 f906 	bl	80137e0 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
 80125d4:	4620      	mov	r0, r4
 80125d6:	210b      	movs	r1, #11
 80125d8:	220a      	movs	r2, #10
 80125da:	f001 f901 	bl	80137e0 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
 80125de:	220a      	movs	r2, #10
 80125e0:	4620      	mov	r0, r4
 80125e2:	210c      	movs	r1, #12
 80125e4:	f001 f8fc 	bl	80137e0 <GPIO_PinAFConfig>

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 80125e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80125ec:	9100      	str	r1, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80125ee:	f88d 5004 	strb.w	r5, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80125f2:	4620      	mov	r0, r4
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80125f4:	2501      	movs	r5, #1
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80125f6:	4669      	mov	r1, sp
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

  /* ID pin has to be an input for Host/Device switching during runtime */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80125f8:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80125fc:	f88d 6005 	strb.w	r6, [sp, #5]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8012600:	f001 f894 	bl	801372c <GPIO_Init>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;
 8012604:	210a      	movs	r1, #10
 8012606:	460a      	mov	r2, r1
 8012608:	4620      	mov	r0, r4
 801260a:	f001 f8e9 	bl	80137e0 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 801260e:	4629      	mov	r1, r5
 8012610:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8012614:	f001 f9aa 	bl	801396c <RCC_APB2PeriphClockCmd>
  RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
 8012618:	2080      	movs	r0, #128	; 0x80
 801261a:	4629      	mov	r1, r5
 801261c:	f001 f98e 	bl	801393c <RCC_AHB2PeriphClockCmd>

  EXTI_ClearITPendingBit(EXTI_Line0);
 8012620:	4628      	mov	r0, r5
 8012622:	f001 f87d 	bl	8013720 <EXTI_ClearITPendingBit>
}
 8012626:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 8012628:	40020000 	.word	0x40020000

0801262c <USB_OTG_BSP_EnableInterrupt>:
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
  MIOS32_IRQ_Install(OTG_FS_IRQn, MIOS32_IRQ_USB_PRIORITY);
 801262c:	2043      	movs	r0, #67	; 0x43
 801262e:	2108      	movs	r1, #8
 8012630:	f7ff bd4c 	b.w	80120cc <MIOS32_IRQ_Install>

08012634 <OTG_FS_IRQHandler>:
  * @brief  This function handles OTG_FS Handler.
  * @param  None
  * @retval None
  */
void OTG_FS_IRQHandler(void)
{
 8012634:	b508      	push	{r3, lr}
#ifndef MIOS32_DONT_USE_USB_HOST
  if( USB_OTG_IsHostMode(&USB_OTG_dev) ) {
 8012636:	4808      	ldr	r0, [pc, #32]	; (8012658 <OTG_FS_IRQHandler+0x24>)
 8012638:	f002 fe20 	bl	801527c <USB_OTG_IsHostMode>
 801263c:	b118      	cbz	r0, 8012646 <OTG_FS_IRQHandler+0x12>
    USBH_OTG_ISR_Handler(&USB_OTG_dev);
 801263e:	4806      	ldr	r0, [pc, #24]	; (8012658 <OTG_FS_IRQHandler+0x24>)
 8012640:	f005 f80e 	bl	8017660 <USBH_OTG_ISR_Handler>
 8012644:	e002      	b.n	801264c <OTG_FS_IRQHandler+0x18>
  } else {
    USBD_OTG_ISR_Handler(&USB_OTG_dev);
 8012646:	4804      	ldr	r0, [pc, #16]	; (8012658 <OTG_FS_IRQHandler+0x24>)
 8012648:	f003 fb7a 	bl	8015d40 <USBD_OTG_ISR_Handler>
  }

  STM32_USBO_OTG_ISR_Handler(&USB_OTG_dev);
 801264c:	4802      	ldr	r0, [pc, #8]	; (8012658 <OTG_FS_IRQHandler+0x24>)
#else
  USBD_OTG_ISR_Handler(&USB_OTG_dev);
#endif
}
 801264e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    USBH_OTG_ISR_Handler(&USB_OTG_dev);
  } else {
    USBD_OTG_ISR_Handler(&USB_OTG_dev);
  }

  STM32_USBO_OTG_ISR_Handler(&USB_OTG_dev);
 8012652:	f005 b88f 	b.w	8017774 <STM32_USBO_OTG_ISR_Handler>
 8012656:	bf00      	nop
 8012658:	20002f88 	.word	0x20002f88

0801265c <USB_OTG_BSP_uDelay>:
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 801265c:	b280      	uxth	r0, r0
 801265e:	f7ff beb5 	b.w	80123cc <MIOS32_DELAY_Wait_uS>

08012662 <USB_OTG_BSP_mDelay>:
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
  USB_OTG_BSP_uDelay(msec * 1000);
 8012662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012666:	4358      	muls	r0, r3
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 8012668:	b280      	uxth	r0, r0
 801266a:	f7ff beaf 	b.w	80123cc <MIOS32_DELAY_Wait_uS>
	...

08012670 <USB_OTG_BSP_ConfigVBUS>:
  *         Configures the IO for the Vbus and OverCurrent
  * @param  None
  * @retval None
  */
void  USB_OTG_BSP_ConfigVBUS(USB_OTG_CORE_HANDLE *pdev)
{
 8012670:	b537      	push	{r0, r1, r2, r4, r5, lr}
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
 8012672:	2004      	movs	r0, #4
 8012674:	2101      	movs	r1, #1
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8012676:	4d0e      	ldr	r5, [pc, #56]	; (80126b0 <USB_OTG_BSP_ConfigVBUS+0x40>)
void  USB_OTG_BSP_ConfigVBUS(USB_OTG_CORE_HANDLE *pdev)
{
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
 8012678:	f001 f954 	bl	8013924 <RCC_AHB1PeriphClockCmd>
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 801267c:	2000      	movs	r0, #0
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 801267e:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8012680:	2303      	movs	r3, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8012682:	f88d 0006 	strb.w	r0, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8012686:	f88d 0007 	strb.w	r0, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 801268a:	4669      	mov	r1, sp
 801268c:	4628      	mov	r0, r5
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 801268e:	f88d 3005 	strb.w	r3, [sp, #5]
#ifndef MIOS32_DONT_USE_USB_HOST
  GPIO_InitTypeDef GPIO_InitStructure; 
  
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);  
  
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;
 8012692:	9400      	str	r4, [sp, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8012694:	f88d 4004 	strb.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8012698:	f001 f848 	bl	801372c <GPIO_Init>

  /* By Default, DISABLE is needed on output of the Power Switch */
  GPIO_SetBits(GPIOC, GPIO_Pin_0);
 801269c:	4628      	mov	r0, r5
 801269e:	4621      	mov	r1, r4
 80126a0:	f001 f89a 	bl	80137d8 <GPIO_SetBits>
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 80126a4:	f44f 6054 	mov.w	r0, #3392	; 0xd40
 80126a8:	f7ff fe90 	bl	80123cc <MIOS32_DELAY_Wait_uS>
  /* By Default, DISABLE is needed on output of the Power Switch */
  GPIO_SetBits(GPIOC, GPIO_Pin_0);
  
  USB_OTG_BSP_mDelay(200);   /* Delay is need for stabilising the Vbus Low in Reset Condition, when Vbus=1 and Reset-button is pressed by user */
#endif
}
 80126ac:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80126ae:	bf00      	nop
 80126b0:	40020800 	.word	0x40020800

080126b4 <USB_OTG_BSP_DriveVBUS>:
  clears this bit on an overcurrent condition.
  */
  if (0 == state)
  { 
    /* DISABLE is needed on output of the Power Switch */
    GPIO_SetBits(GPIOC, GPIO_Pin_0);
 80126b4:	4803      	ldr	r0, [pc, #12]	; (80126c4 <USB_OTG_BSP_DriveVBUS+0x10>)
  
  Bit 12 PPWR: Port power
  The application uses this field to control power to this port, and the core 
  clears this bit on an overcurrent condition.
  */
  if (0 == state)
 80126b6:	b911      	cbnz	r1, 80126be <USB_OTG_BSP_DriveVBUS+0xa>
  { 
    /* DISABLE is needed on output of the Power Switch */
    GPIO_SetBits(GPIOC, GPIO_Pin_0);
 80126b8:	2101      	movs	r1, #1
 80126ba:	f001 b88d 	b.w	80137d8 <GPIO_SetBits>
  }
  else
  {
    /*ENABLE the Power Switch by driving the Enable LOW */
    GPIO_ResetBits(GPIOC, GPIO_Pin_0);
 80126be:	2101      	movs	r1, #1
 80126c0:	f001 b88c 	b.w	80137dc <GPIO_ResetBits>
 80126c4:	40020800 	.word	0x40020800

080126c8 <MIOS32_USB_IsInitialized>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_IsInitialized(void)
{
  // we assume that initialisation has been done when B-Session valid flag is set
  __IO USB_OTG_GREGS *GREGS = (USB_OTG_GREGS *)(USB_OTG_FS_BASE_ADDR + USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  return (GREGS->GOTGCTL & (1 << 19)) ? 1 : 0;
 80126c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80126cc:	6818      	ldr	r0, [r3, #0]
}
 80126ce:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 80126d2:	4770      	bx	lr

080126d4 <MIOS32_USB_ForceSingleUSB>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_ForceSingleUSB(void)
{
  u8 *single_usb_confirm = (u8 *)MIOS32_SYS_ADDR_SINGLE_USB_CONFIRM;
  u8 *single_usb = (u8 *)MIOS32_SYS_ADDR_SINGLE_USB;
  if( *single_usb_confirm == 0x42 && *single_usb < 0x80 )
 80126d4:	4b06      	ldr	r3, [pc, #24]	; (80126f0 <MIOS32_USB_ForceSingleUSB+0x1c>)
 80126d6:	7818      	ldrb	r0, [r3, #0]
 80126d8:	2842      	cmp	r0, #66	; 0x42
 80126da:	d106      	bne.n	80126ea <MIOS32_USB_ForceSingleUSB+0x16>
 80126dc:	4905      	ldr	r1, [pc, #20]	; (80126f4 <MIOS32_USB_ForceSingleUSB+0x20>)
 80126de:	7808      	ldrb	r0, [r1, #0]
 80126e0:	f010 0f80 	tst.w	r0, #128	; 0x80
    return *single_usb;
 80126e4:	bf18      	it	ne
 80126e6:	2000      	movne	r0, #0
 80126e8:	4770      	bx	lr

  return 0;
 80126ea:	2000      	movs	r0, #0
}
 80126ec:	4770      	bx	lr
 80126ee:	bf00      	nop
 80126f0:	08003fd4 	.word	0x08003fd4
 80126f4:	08003fd5 	.word	0x08003fd5

080126f8 <MIOS32_USB_ForceDeviceMode>:
#ifdef MIOS32_DONT_USE_USB_HOST
  return 1;
#else
  u8 *enforce_usb_device_confirm = (u8 *)MIOS32_SYS_ADDR_ENFORCE_USB_DEVICE_CONFIRM;
  u8 *enforce_usb_device = (u8 *)MIOS32_SYS_ADDR_ENFORCE_USB_DEVICE;
  if( *enforce_usb_device_confirm == 0x42 && *enforce_usb_device < 0x80 )
 80126f8:	4b06      	ldr	r3, [pc, #24]	; (8012714 <MIOS32_USB_ForceDeviceMode+0x1c>)
 80126fa:	7818      	ldrb	r0, [r3, #0]
 80126fc:	2842      	cmp	r0, #66	; 0x42
 80126fe:	d106      	bne.n	801270e <MIOS32_USB_ForceDeviceMode+0x16>
 8012700:	4905      	ldr	r1, [pc, #20]	; (8012718 <MIOS32_USB_ForceDeviceMode+0x20>)
 8012702:	7808      	ldrb	r0, [r1, #0]
 8012704:	f010 0f80 	tst.w	r0, #128	; 0x80
    return *enforce_usb_device;
 8012708:	bf18      	it	ne
 801270a:	2000      	movne	r0, #0
 801270c:	4770      	bx	lr

  return 0;
 801270e:	2000      	movs	r0, #0
#endif
}
 8012710:	4770      	bx	lr
 8012712:	bf00      	nop
 8012714:	08003fd6 	.word	0x08003fd6
 8012718:	08003fd7 	.word	0x08003fd7

0801271c <MIOS32_USB_Init>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
 801271c:	2802      	cmp	r0, #2
//!   </UL>
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
 801271e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012720:	4605      	mov	r5, r0
  // currently only mode 0..2 supported
  if( mode >= 3 )
 8012722:	d85d      	bhi.n	80127e0 <MIOS32_USB_Init+0xc4>
    return -1; // unsupported mode

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();
 8012724:	f7ff ffd0 	bl	80126c8 <MIOS32_USB_IsInitialized>

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 8012728:	4c2f      	ldr	r4, [pc, #188]	; (80127e8 <MIOS32_USB_Init+0xcc>)
            USB_OTG_FS_CORE_ID,
            &USB_Host,
            (USBH_Class_cb_TypeDef *)&MIOS32_MIDI_USBH_Callbacks, 
            (USBH_Usr_cb_TypeDef *)&USBH_USR_Callbacks);
 801272a:	4b30      	ldr	r3, [pc, #192]	; (80127ec <MIOS32_USB_Init+0xd0>)

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 801272c:	4a30      	ldr	r2, [pc, #192]	; (80127f0 <MIOS32_USB_Init+0xd4>)
 801272e:	9300      	str	r3, [sp, #0]
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
    return -1; // unsupported mode

  u8 usb_is_initialized = MIOS32_USB_IsInitialized();
 8012730:	4606      	mov	r6, r0

#ifndef MIOS32_DONT_USE_USB_HOST  
  /* Init Host Library */
  USBH_Init(&USB_OTG_dev, 
 8012732:	2101      	movs	r1, #1
 8012734:	4620      	mov	r0, r4
 8012736:	4b2f      	ldr	r3, [pc, #188]	; (80127f4 <MIOS32_USB_Init+0xd8>)
 8012738:	f001 feab 	bl	8014492 <USBH_Init>
            (USBH_Class_cb_TypeDef *)&MIOS32_MIDI_USBH_Callbacks, 
            (USBH_Usr_cb_TypeDef *)&USBH_USR_Callbacks);
#endif

  // change connection state to disconnected
  USBD_USR_DeviceDisconnected();
 801273c:	f7ff ff08 	bl	8012550 <USBD_USR_DeviceDisconnected>

  if( mode == 0 && usb_is_initialized ) {
 8012740:	bb3d      	cbnz	r5, 8012792 <MIOS32_USB_Init+0x76>
 8012742:	f016 0fff 	tst.w	r6, #255	; 0xff
 8012746:	d024      	beq.n	8012792 <MIOS32_USB_Init+0x76>
#else

    // don't run complete driver init sequence to ensure that the connection doesn't get lost!

    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);
 8012748:	4620      	mov	r0, r4
 801274a:	f7ff ff21 	bl	8012590 <USB_OTG_BSP_Init>

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
 801274e:	492a      	ldr	r1, [pc, #168]	; (80127f8 <MIOS32_USB_Init+0xdc>)
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
 8012750:	4a2a      	ldr	r2, [pc, #168]	; (80127fc <MIOS32_USB_Init+0xe0>)
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;
 8012752:	4b2b      	ldr	r3, [pc, #172]	; (8012800 <MIOS32_USB_Init+0xe4>)

    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
 8012754:	f8c4 15e4 	str.w	r1, [r4, #1508]	; 0x5e4
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;

    // some additional handle init stuff which doesn't hurt
    USB_OTG_SelectCore(&USB_OTG_dev, USB_OTG_FS_CORE_ID);
 8012758:	4620      	mov	r0, r4
 801275a:	2101      	movs	r1, #1
    // phys interface re-initialisation (just to ensure)
    USB_OTG_BSP_Init(&USB_OTG_dev);

    // USBD_Init sets these pointer in the handle
    USB_OTG_dev.dev.class_cb = (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb;
    USB_OTG_dev.dev.usr_cb = (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks;
 801275c:	f8c4 25e8 	str.w	r2, [r4, #1512]	; 0x5e8
    USB_OTG_dev.dev.usr_device = (USBD_DEVICE *)&USR_desc;
 8012760:	f8c4 35ec 	str.w	r3, [r4, #1516]	; 0x5ec

    // some additional handle init stuff which doesn't hurt
    USB_OTG_SelectCore(&USB_OTG_dev, USB_OTG_FS_CORE_ID);
 8012764:	f002 fc7a 	bl	801505c <USB_OTG_SelectCore>

    // enable interrupts
    USB_OTG_EnableGlobalInt(&USB_OTG_dev);
 8012768:	4620      	mov	r0, r4
 801276a:	f002 fd24 	bl	80151b6 <USB_OTG_EnableGlobalInt>
    USB_OTG_EnableDevInt(&USB_OTG_dev);
 801276e:	4620      	mov	r0, r4
 8012770:	f002 ff7f 	bl	8015672 <USB_OTG_EnableDevInt>
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
 8012774:	4620      	mov	r0, r4
 8012776:	f7ff ff59 	bl	801262c <USB_OTG_BSP_EnableInterrupt>
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;
 801277a:	2003      	movs	r0, #3
    USB_OTG_EnableDevInt(&USB_OTG_dev);
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
 801277c:	2101      	movs	r1, #1
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;
 801277e:	f884 0112 	strb.w	r0, [r4, #274]	; 0x112

    // init endpoints
    MIOS32_USB_CLASS_Init(&USB_OTG_dev, 1);
 8012782:	4620      	mov	r0, r4
    USB_OTG_EnableDevInt(&USB_OTG_dev);
    USB_OTG_BSP_EnableInterrupt(&USB_OTG_dev);
#endif

    // select configuration
    USB_OTG_dev.dev.device_config = 1;
 8012784:	f884 1110 	strb.w	r1, [r4, #272]	; 0x110
    USB_OTG_dev.dev.device_status = USB_OTG_CONFIGURED;

    // init endpoints
    MIOS32_USB_CLASS_Init(&USB_OTG_dev, 1);
 8012788:	f7ff fee8 	bl	801255c <MIOS32_USB_CLASS_Init>

    // assume that device is (still) configured
    USBD_USR_DeviceConfigured();
 801278c:	f7ff fee3 	bl	8012556 <USBD_USR_DeviceConfigured>
 8012790:	e011      	b.n	80127b6 <MIOS32_USB_Init+0x9a>
    // init USB device and driver
    USBD_Init(&USB_OTG_dev,
	      USB_OTG_FS_CORE_ID,
	      (USBD_DEVICE *)&USR_desc,
	      (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb,
	      (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks);
 8012792:	481a      	ldr	r0, [pc, #104]	; (80127fc <MIOS32_USB_Init+0xe0>)

    // assume that device is (still) configured
    USBD_USR_DeviceConfigured();
  } else {
    // init USB device and driver
    USBD_Init(&USB_OTG_dev,
 8012794:	4a1a      	ldr	r2, [pc, #104]	; (8012800 <MIOS32_USB_Init+0xe4>)
 8012796:	4b18      	ldr	r3, [pc, #96]	; (80127f8 <MIOS32_USB_Init+0xdc>)
 8012798:	9000      	str	r0, [sp, #0]
 801279a:	2101      	movs	r1, #1
 801279c:	4812      	ldr	r0, [pc, #72]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 801279e:	f001 fbc7 	bl	8013f30 <USBD_Init>
	      (USBD_DEVICE *)&USR_desc,
	      (USBD_Class_cb_TypeDef *)&MIOS32_USB_CLASS_cb,
	      (USBD_Usr_cb_TypeDef *)&USBD_USR_Callbacks);

    // disconnect device
    DCD_DevDisconnect(&USB_OTG_dev);
 80127a2:	4811      	ldr	r0, [pc, #68]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 80127a4:	f003 facb 	bl	8015d3e <DCD_DevDisconnect>
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
  MIOS32_DELAY_Wait_uS(usec);
 80127a8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80127ac:	f7ff fe0e 	bl	80123cc <MIOS32_DELAY_Wait_uS>

    // wait 50 mS
    USB_OTG_BSP_mDelay(50);

    // connect device
    DCD_DevConnect(&USB_OTG_dev);
 80127b0:	480d      	ldr	r0, [pc, #52]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 80127b2:	f003 fac3 	bl	8015d3c <DCD_DevConnect>
  }

#ifndef MIOS32_DONT_USE_USB_HOST
  // switch to host or device mode depending on the ID pin (Bootloader allows to overrule this pin)
  if( MIOS32_USB_ForceDeviceMode() || MIOS32_SYS_STM_PINGET(GPIOA, GPIO_Pin_10) ) {
 80127b6:	f7ff ff9f 	bl	80126f8 <MIOS32_USB_ForceDeviceMode>
 80127ba:	b920      	cbnz	r0, 80127c6 <MIOS32_USB_Init+0xaa>
 80127bc:	4c11      	ldr	r4, [pc, #68]	; (8012804 <MIOS32_USB_Init+0xe8>)
 80127be:	6921      	ldr	r1, [r4, #16]
 80127c0:	f411 6480 	ands.w	r4, r1, #1024	; 0x400
 80127c4:	d005      	beq.n	80127d2 <MIOS32_USB_Init+0xb6>
    USB_OTG_SetCurrentMode(&USB_OTG_dev, DEVICE_MODE);
 80127c6:	4808      	ldr	r0, [pc, #32]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 80127c8:	2100      	movs	r1, #0
 80127ca:	f002 fd3b 	bl	8015244 <USB_OTG_SetCurrentMode>
    USB_OTG_DriveVbus(&USB_OTG_dev, 1);
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
  }
#endif

  return 0; // no error
 80127ce:	2000      	movs	r0, #0
  }

#ifndef MIOS32_DONT_USE_USB_HOST
  // switch to host or device mode depending on the ID pin (Bootloader allows to overrule this pin)
  if( MIOS32_USB_ForceDeviceMode() || MIOS32_SYS_STM_PINGET(GPIOA, GPIO_Pin_10) ) {
    USB_OTG_SetCurrentMode(&USB_OTG_dev, DEVICE_MODE);
 80127d0:	e008      	b.n	80127e4 <MIOS32_USB_Init+0xc8>
  } else {
    USB_OTG_DriveVbus(&USB_OTG_dev, 1);
 80127d2:	4805      	ldr	r0, [pc, #20]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 80127d4:	2101      	movs	r1, #1
 80127d6:	f002 fd8c 	bl	80152f2 <USB_OTG_DriveVbus>
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
 80127da:	4803      	ldr	r0, [pc, #12]	; (80127e8 <MIOS32_USB_Init+0xcc>)
 80127dc:	2101      	movs	r1, #1
 80127de:	e7f4      	b.n	80127ca <MIOS32_USB_Init+0xae>
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_Init(u32 mode)
{
  // currently only mode 0..2 supported
  if( mode >= 3 )
    return -1; // unsupported mode
 80127e0:	f04f 30ff 	mov.w	r0, #4294967295
    USB_OTG_SetCurrentMode(&USB_OTG_dev, HOST_MODE);
  }
#endif

  return 0; // no error
}
 80127e4:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 80127e6:	bf00      	nop
 80127e8:	20002f88 	.word	0x20002f88
 80127ec:	08017d98 	.word	0x08017d98
 80127f0:	20003a1c 	.word	0x20003a1c
 80127f4:	08017ec8 	.word	0x08017ec8
 80127f8:	08017de0 	.word	0x08017de0
 80127fc:	08017eac 	.word	0x08017eac
 8012800:	08017e28 	.word	0x08017e28
 8012804:	40020000 	.word	0x40020000

08012808 <USBH_ClassRequest>:
 */
static USBH_Status USBH_ClassRequest(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
  USBH_Status status = USBH_OK;
  return status;
}
 8012808:	2000      	movs	r0, #0
 801280a:	4770      	bx	lr

0801280c <USBH_InterfaceDeInit>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval None
 */
static void USBH_InterfaceDeInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 801280c:	b538      	push	{r3, r4, r5, lr}
  if( USBH_hc_num_out ) {
 801280e:	4d0c      	ldr	r5, [pc, #48]	; (8012840 <USBH_InterfaceDeInit+0x34>)
 8012810:	7829      	ldrb	r1, [r5, #0]
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval None
 */
static void USBH_InterfaceDeInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8012812:	4604      	mov	r4, r0
  if( USBH_hc_num_out ) {
 8012814:	b139      	cbz	r1, 8012826 <USBH_InterfaceDeInit+0x1a>
    USB_OTG_HC_Halt(pdev, USBH_hc_num_out);
 8012816:	f002 fef5 	bl	8015604 <USB_OTG_HC_Halt>
    USBH_Free_Channel  (pdev, USBH_hc_num_out);
 801281a:	4620      	mov	r0, r4
 801281c:	7829      	ldrb	r1, [r5, #0]
 801281e:	f002 f94d 	bl	8014abc <USBH_Free_Channel>
    USBH_hc_num_out = 0;     /* Reset the Channel as Free */
 8012822:	2300      	movs	r3, #0
 8012824:	702b      	strb	r3, [r5, #0]
  }

  if( USBH_hc_num_in ) {
 8012826:	4d07      	ldr	r5, [pc, #28]	; (8012844 <USBH_InterfaceDeInit+0x38>)
 8012828:	7829      	ldrb	r1, [r5, #0]
 801282a:	b141      	cbz	r1, 801283e <USBH_InterfaceDeInit+0x32>
    USB_OTG_HC_Halt(pdev, USBH_hc_num_in);
 801282c:	4620      	mov	r0, r4
 801282e:	f002 fee9 	bl	8015604 <USB_OTG_HC_Halt>
    USBH_Free_Channel  (pdev, USBH_hc_num_in);
 8012832:	4620      	mov	r0, r4
 8012834:	7829      	ldrb	r1, [r5, #0]
 8012836:	f002 f941 	bl	8014abc <USBH_Free_Channel>
    USBH_hc_num_in = 0;     /* Reset the Channel as Free */
 801283a:	2000      	movs	r0, #0
 801283c:	7028      	strb	r0, [r5, #0]
 801283e:	bd38      	pop	{r3, r4, r5, pc}
 8012840:	20000437 	.word	0x20000437
 8012844:	20000432 	.word	0x20000432

08012848 <MIOS32_USB_MIDI_RxBufferHandler>:
//! USB Device Mode
//!
//! This handler receives new packages if the Tx buffer is not full
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_RxBufferHandler(void)
{
 8012848:	b570      	push	{r4, r5, r6, lr}
  s16 count;

  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL ) {
 801284a:	4c24      	ldr	r4, [pc, #144]	; (80128dc <MIOS32_USB_MIDI_RxBufferHandler+0x94>)
 801284c:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 8012850:	2b00      	cmp	r3, #0
 8012852:	d042      	beq.n	80128da <MIOS32_USB_MIDI_RxBufferHandler+0x92>
    return;
  }

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();
 8012854:	f7ff fc12 	bl	801207c <MIOS32_IRQ_Disable>

  // check if we can receive new data and get packages to be received from OUT pipe
  u32 ep_num = MIOS32_USB_MIDI_DATA_OUT_EP & 0x7f;
  USB_OTG_EP *ep = &USB_OTG_dev.dev.out_ep[ep_num];
  if( rx_buffer_new_data && (count=ep->xfer_count>>2) ) {
 8012858:	4821      	ldr	r0, [pc, #132]	; (80128e0 <MIOS32_USB_MIDI_RxBufferHandler+0x98>)
 801285a:	7801      	ldrb	r1, [r0, #0]
 801285c:	2900      	cmp	r1, #0
 801285e:	d038      	beq.n	80128d2 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
 8012860:	f8d4 63dc 	ldr.w	r6, [r4, #988]	; 0x3dc
 8012864:	08b6      	lsrs	r6, r6, #2
 8012866:	b2b3      	uxth	r3, r6
 8012868:	2b00      	cmp	r3, #0
 801286a:	d032      	beq.n	80128d2 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
    // check if buffer is free
    if( count < (MIOS32_USB_MIDI_RX_BUFFER_SIZE-rx_buffer_size) ) {
 801286c:	4a1d      	ldr	r2, [pc, #116]	; (80128e4 <MIOS32_USB_MIDI_RxBufferHandler+0x9c>)
 801286e:	8810      	ldrh	r0, [r2, #0]
 8012870:	b281      	uxth	r1, r0
 8012872:	b21b      	sxth	r3, r3
 8012874:	f1c1 0240 	rsb	r2, r1, #64	; 0x40
 8012878:	4293      	cmp	r3, r2
 801287a:	da2a      	bge.n	80128d2 <MIOS32_USB_MIDI_RxBufferHandler+0x8a>
 801287c:	2400      	movs	r4, #0

      // copy received packages into receive buffer
      // this operation should be atomic
      do {
	mios32_midi_package_t package;
	package.ALL = *buf_addr++;
 801287e:	4d1a      	ldr	r5, [pc, #104]	; (80128e8 <MIOS32_USB_MIDI_RxBufferHandler+0xa0>)
 8012880:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]

	if( MIOS32_MIDI_SendPackageToRxCallback(USB0 + package.cable, package) == 0 ) {
 8012884:	f3c5 1003 	ubfx	r0, r5, #4, #4
 8012888:	3010      	adds	r0, #16
 801288a:	4629      	mov	r1, r5
 801288c:	f7fe fdce 	bl	801142c <MIOS32_MIDI_SendPackageToRxCallback>
 8012890:	b988      	cbnz	r0, 80128b6 <MIOS32_USB_MIDI_RxBufferHandler+0x6e>
	  rx_buffer[rx_buffer_head] = package.ALL;
 8012892:	4b16      	ldr	r3, [pc, #88]	; (80128ec <MIOS32_USB_MIDI_RxBufferHandler+0xa4>)
 8012894:	4a16      	ldr	r2, [pc, #88]	; (80128f0 <MIOS32_USB_MIDI_RxBufferHandler+0xa8>)
 8012896:	8819      	ldrh	r1, [r3, #0]
 8012898:	b289      	uxth	r1, r1
 801289a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]

	  if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 801289e:	8819      	ldrh	r1, [r3, #0]
 80128a0:	1c4a      	adds	r2, r1, #1
 80128a2:	b291      	uxth	r1, r2
 80128a4:	293f      	cmp	r1, #63	; 0x3f
 80128a6:	8019      	strh	r1, [r3, #0]
	    rx_buffer_head = 0;
 80128a8:	bf88      	it	hi
 80128aa:	8018      	strhhi	r0, [r3, #0]
	  ++rx_buffer_size;
 80128ac:	480d      	ldr	r0, [pc, #52]	; (80128e4 <MIOS32_USB_MIDI_RxBufferHandler+0x9c>)
 80128ae:	8803      	ldrh	r3, [r0, #0]
 80128b0:	1c5a      	adds	r2, r3, #1
 80128b2:	b291      	uxth	r1, r2
 80128b4:	8001      	strh	r1, [r0, #0]
 80128b6:	3401      	adds	r4, #1
/////////////////////////////////////////////////////////////////////////////
//! USB Device Mode
//!
//! This handler receives new packages if the Tx buffer is not full
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_RxBufferHandler(void)
 80128b8:	1b30      	subs	r0, r6, r4

	  if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
	    rx_buffer_head = 0;
	  ++rx_buffer_size;
	}
      } while( --count > 0 );
 80128ba:	b203      	sxth	r3, r0
 80128bc:	2b00      	cmp	r3, #0
 80128be:	dcde      	bgt.n	801287e <MIOS32_USB_MIDI_RxBufferHandler+0x36>

      // notify, that data has been put into buffer
      rx_buffer_new_data = 0;
 80128c0:	4907      	ldr	r1, [pc, #28]	; (80128e0 <MIOS32_USB_MIDI_RxBufferHandler+0x98>)

      // configuration for next transfer
      DCD_EP_PrepareRx(&USB_OTG_dev,
 80128c2:	4806      	ldr	r0, [pc, #24]	; (80128dc <MIOS32_USB_MIDI_RxBufferHandler+0x94>)
	  ++rx_buffer_size;
	}
      } while( --count > 0 );

      // notify, that data has been put into buffer
      rx_buffer_new_data = 0;
 80128c4:	2200      	movs	r2, #0
 80128c6:	700a      	strb	r2, [r1, #0]

      // configuration for next transfer
      DCD_EP_PrepareRx(&USB_OTG_dev,
 80128c8:	2340      	movs	r3, #64	; 0x40
 80128ca:	2102      	movs	r1, #2
 80128cc:	4a06      	ldr	r2, [pc, #24]	; (80128e8 <MIOS32_USB_MIDI_RxBufferHandler+0xa0>)
 80128ce:	f003 f9b9 	bl	8015c44 <DCD_EP_PrepareRx>
		       MIOS32_USB_MIDI_DATA_OUT_SIZE);
    }
  }

  MIOS32_IRQ_Enable();
}
 80128d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		       (uint8_t*)(USB_rx_buffer),
		       MIOS32_USB_MIDI_DATA_OUT_SIZE);
    }
  }

  MIOS32_IRQ_Enable();
 80128d6:	f7ff bbe5 	b.w	80120a4 <MIOS32_IRQ_Enable>
 80128da:	bd70      	pop	{r4, r5, r6, pc}
 80128dc:	20002f88 	.word	0x20002f88
 80128e0:	20000426 	.word	0x20000426
 80128e4:	200002da 	.word	0x200002da
 80128e8:	20002f48 	.word	0x20002f48
 80128ec:	20000428 	.word	0x20000428
 80128f0:	20000324 	.word	0x20000324

080128f4 <MIOS32_USB_MIDI_TxBufferHandler>:
//! is not empty
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_TxBufferHandler(void)
{
  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL )
 80128f4:	4b23      	ldr	r3, [pc, #140]	; (8012984 <MIOS32_USB_MIDI_TxBufferHandler+0x90>)
 80128f6:	f8d3 05e4 	ldr.w	r0, [r3, #1508]	; 0x5e4
//!
//! This handler sends the new packages through the IN pipe if the buffer 
//! is not empty
/////////////////////////////////////////////////////////////////////////////
static void MIOS32_USB_MIDI_TxBufferHandler(void)
{
 80128fa:	b510      	push	{r4, lr}
  // before using the handle: ensure that device (and class) already configured
  if( USB_OTG_dev.dev.class_cb == NULL )
 80128fc:	2800      	cmp	r0, #0
 80128fe:	d03f      	beq.n	8012980 <MIOS32_USB_MIDI_TxBufferHandler+0x8c>
  //   - last transfer finished
  //   - new packages are in the buffer
  //   - the device is configured

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();
 8012900:	f7ff fbbc 	bl	801207c <MIOS32_IRQ_Disable>

  if( !tx_buffer_busy && tx_buffer_size && transfer_possible ) {
 8012904:	4920      	ldr	r1, [pc, #128]	; (8012988 <MIOS32_USB_MIDI_TxBufferHandler+0x94>)
 8012906:	780a      	ldrb	r2, [r1, #0]
 8012908:	2a00      	cmp	r2, #0
 801290a:	d135      	bne.n	8012978 <MIOS32_USB_MIDI_TxBufferHandler+0x84>
 801290c:	4b1f      	ldr	r3, [pc, #124]	; (801298c <MIOS32_USB_MIDI_TxBufferHandler+0x98>)
 801290e:	8818      	ldrh	r0, [r3, #0]
 8012910:	b281      	uxth	r1, r0
 8012912:	2900      	cmp	r1, #0
 8012914:	d030      	beq.n	8012978 <MIOS32_USB_MIDI_TxBufferHandler+0x84>
 8012916:	4a1e      	ldr	r2, [pc, #120]	; (8012990 <MIOS32_USB_MIDI_TxBufferHandler+0x9c>)
 8012918:	7810      	ldrb	r0, [r2, #0]
 801291a:	2800      	cmp	r0, #0
 801291c:	d02c      	beq.n	8012978 <MIOS32_USB_MIDI_TxBufferHandler+0x84>
    s16 count = (tx_buffer_size > (MIOS32_USB_MIDI_DATA_IN_SIZE/4)) ? (MIOS32_USB_MIDI_DATA_IN_SIZE/4) : tx_buffer_size;
 801291e:	8819      	ldrh	r1, [r3, #0]
 8012920:	b28a      	uxth	r2, r1
 8012922:	2a10      	cmp	r2, #16
 8012924:	bf98      	it	ls
 8012926:	8819      	ldrhls	r1, [r3, #0]

    // notify that new package is sent
    tx_buffer_busy = 1;
 8012928:	4b17      	ldr	r3, [pc, #92]	; (8012988 <MIOS32_USB_MIDI_TxBufferHandler+0x94>)

  // atomic operation to avoid conflict with other interrupts
  MIOS32_IRQ_Disable();

  if( !tx_buffer_busy && tx_buffer_size && transfer_possible ) {
    s16 count = (tx_buffer_size > (MIOS32_USB_MIDI_DATA_IN_SIZE/4)) ? (MIOS32_USB_MIDI_DATA_IN_SIZE/4) : tx_buffer_size;
 801292a:	bf94      	ite	ls
 801292c:	b289      	uxthls	r1, r1
 801292e:	2110      	movhi	r1, #16

    // notify that new package is sent
    tx_buffer_busy = 1;
 8012930:	2001      	movs	r0, #1
 8012932:	7018      	strb	r0, [r3, #0]

    // send to IN pipe
    tx_buffer_size -= count;
 8012934:	4815      	ldr	r0, [pc, #84]	; (801298c <MIOS32_USB_MIDI_TxBufferHandler+0x98>)
 8012936:	8802      	ldrh	r2, [r0, #0]
 8012938:	1a53      	subs	r3, r2, r1
 801293a:	b29a      	uxth	r2, r3
 801293c:	8002      	strh	r2, [r0, #0]

    u32 *buf_addr = (u32 *)USB_tx_buffer;
    int i;
    for(i=0; i<count; ++i) {
 801293e:	2200      	movs	r2, #0
 8012940:	b20b      	sxth	r3, r1
 8012942:	429a      	cmp	r2, r3
 8012944:	da12      	bge.n	801296c <MIOS32_USB_MIDI_TxBufferHandler+0x78>
      *(buf_addr++) = tx_buffer[tx_buffer_tail];
 8012946:	4b13      	ldr	r3, [pc, #76]	; (8012994 <MIOS32_USB_MIDI_TxBufferHandler+0xa0>)
 8012948:	4813      	ldr	r0, [pc, #76]	; (8012998 <MIOS32_USB_MIDI_TxBufferHandler+0xa4>)
 801294a:	881c      	ldrh	r4, [r3, #0]
 801294c:	b2a4      	uxth	r4, r4
 801294e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8012952:	4812      	ldr	r0, [pc, #72]	; (801299c <MIOS32_USB_MIDI_TxBufferHandler+0xa8>)
 8012954:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
      if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 8012958:	8818      	ldrh	r0, [r3, #0]
 801295a:	3001      	adds	r0, #1
 801295c:	b280      	uxth	r0, r0
 801295e:	283f      	cmp	r0, #63	; 0x3f
 8012960:	8018      	strh	r0, [r3, #0]
 8012962:	d901      	bls.n	8012968 <MIOS32_USB_MIDI_TxBufferHandler+0x74>
	tx_buffer_tail = 0;
 8012964:	2000      	movs	r0, #0
 8012966:	8018      	strh	r0, [r3, #0]
    // send to IN pipe
    tx_buffer_size -= count;

    u32 *buf_addr = (u32 *)USB_tx_buffer;
    int i;
    for(i=0; i<count; ++i) {
 8012968:	3201      	adds	r2, #1
 801296a:	e7e9      	b.n	8012940 <MIOS32_USB_MIDI_TxBufferHandler+0x4c>
      *(buf_addr++) = tx_buffer[tx_buffer_tail];
      if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	tx_buffer_tail = 0;
    }

    DCD_EP_Tx(&USB_OTG_dev, MIOS32_USB_MIDI_DATA_IN_EP, (uint8_t*)&USB_tx_buffer, count*4);
 801296c:	4805      	ldr	r0, [pc, #20]	; (8012984 <MIOS32_USB_MIDI_TxBufferHandler+0x90>)
 801296e:	4a0b      	ldr	r2, [pc, #44]	; (801299c <MIOS32_USB_MIDI_TxBufferHandler+0xa8>)
 8012970:	2181      	movs	r1, #129	; 0x81
 8012972:	009b      	lsls	r3, r3, #2
 8012974:	f003 f983 	bl	8015c7e <DCD_EP_Tx>
  }

  MIOS32_IRQ_Enable();
}
 8012978:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    }

    DCD_EP_Tx(&USB_OTG_dev, MIOS32_USB_MIDI_DATA_IN_EP, (uint8_t*)&USB_tx_buffer, count*4);
  }

  MIOS32_IRQ_Enable();
 801297c:	f7ff bb92 	b.w	80120a4 <MIOS32_IRQ_Enable>
 8012980:	bd10      	pop	{r4, pc}
 8012982:	bf00      	nop
 8012984:	20002f88 	.word	0x20002f88
 8012988:	20000320 	.word	0x20000320
 801298c:	2000042e 	.word	0x2000042e
 8012990:	20000433 	.word	0x20000433
 8012994:	20000430 	.word	0x20000430
 8012998:	200001d8 	.word	0x200001d8
 801299c:	200002e0 	.word	0x200002e0

080129a0 <USBH_Handle>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 80129a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if( transfer_possible ) {
 80129a2:	4b68      	ldr	r3, [pc, #416]	; (8012b44 <USBH_Handle+0x1a4>)
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 80129a4:	460f      	mov	r7, r1
  if( transfer_possible ) {
 80129a6:	7819      	ldrb	r1, [r3, #0]
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval USBH_Status
 */
static USBH_Status USBH_Handle(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 80129a8:	4605      	mov	r5, r0
  if( transfer_possible ) {
 80129aa:	2900      	cmp	r1, #0
 80129ac:	f000 80c8 	beq.w	8012b40 <USBH_Handle+0x1a0>
    USBH_HOST *pphost = phost;

    if( HCD_IsDeviceConnected(pdev) ) {
 80129b0:	f003 fc4b 	bl	801624a <HCD_IsDeviceConnected>
 80129b4:	2800      	cmp	r0, #0
 80129b6:	f000 80c3 	beq.w	8012b40 <USBH_Handle+0x1a0>

      u8 force_rx_req = 0;

      if( USBH_MIDI_transfer_state == USBH_MIDI_TX ) {
 80129ba:	4c63      	ldr	r4, [pc, #396]	; (8012b48 <USBH_Handle+0x1a8>)
 80129bc:	7820      	ldrb	r0, [r4, #0]
 80129be:	2802      	cmp	r0, #2
 80129c0:	d11b      	bne.n	80129fa <USBH_Handle+0x5a>
	URB_STATE URB_State = HCD_GetURB_State(pdev, USBH_hc_num_out);
 80129c2:	4e62      	ldr	r6, [pc, #392]	; (8012b4c <USBH_Handle+0x1ac>)
 80129c4:	4628      	mov	r0, r5
 80129c6:	7831      	ldrb	r1, [r6, #0]
 80129c8:	f003 fc46 	bl	8016258 <HCD_GetURB_State>

        if( URB_State == URB_IDLE ) {
 80129cc:	b180      	cbz	r0, 80129f0 <USBH_Handle+0x50>
	  // wait...
	} else if( URB_State == URB_DONE ) {
 80129ce:	2801      	cmp	r0, #1
 80129d0:	d063      	beq.n	8012a9a <USBH_Handle+0xfa>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	} else if( URB_State == URB_STALL ) {
 80129d2:	2804      	cmp	r0, #4
 80129d4:	d103      	bne.n	80129de <USBH_Handle+0x3e>
	  // Issue Clear Feature on OUT endpoint
	  if( USBH_ClrFeature(pdev, pphost, USBH_BulkOutEp, USBH_hc_num_out) == USBH_OK ) {
 80129d6:	4628      	mov	r0, r5
 80129d8:	4639      	mov	r1, r7
 80129da:	4a5d      	ldr	r2, [pc, #372]	; (8012b50 <USBH_Handle+0x1b0>)
 80129dc:	e052      	b.n	8012a84 <USBH_Handle+0xe4>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_NOTREADY ) {
 80129de:	2802      	cmp	r0, #2
 80129e0:	d108      	bne.n	80129f4 <USBH_Handle+0x54>
	  // send again
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 80129e2:	4b5c      	ldr	r3, [pc, #368]	; (8012b54 <USBH_Handle+0x1b4>)
 80129e4:	485c      	ldr	r0, [pc, #368]	; (8012b58 <USBH_Handle+0x1b8>)
 80129e6:	781a      	ldrb	r2, [r3, #0]
 80129e8:	495c      	ldr	r1, [pc, #368]	; (8012b5c <USBH_Handle+0x1bc>)
 80129ea:	7833      	ldrb	r3, [r6, #0]
 80129ec:	f002 f8f2 	bl	8014bd4 <USBH_BulkSendData>
  if( transfer_possible ) {
    USBH_HOST *pphost = phost;

    if( HCD_IsDeviceConnected(pdev) ) {

      u8 force_rx_req = 0;
 80129f0:	2000      	movs	r0, #0
 80129f2:	e054      	b.n	8012a9e <USBH_Handle+0xfe>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_NOTREADY ) {
	  // send again
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
	} else if( URB_State == URB_ERROR ) {
 80129f4:	2803      	cmp	r0, #3
 80129f6:	d1fb      	bne.n	80129f0 <USBH_Handle+0x50>
 80129f8:	e04f      	b.n	8012a9a <USBH_Handle+0xfa>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	}
      } else if( USBH_MIDI_transfer_state == USBH_MIDI_RX ) {
 80129fa:	2801      	cmp	r0, #1
 80129fc:	d1f8      	bne.n	80129f0 <USBH_Handle+0x50>
	URB_STATE URB_State = HCD_GetURB_State(pdev, USBH_hc_num_in);
 80129fe:	4e58      	ldr	r6, [pc, #352]	; (8012b60 <USBH_Handle+0x1c0>)
 8012a00:	4628      	mov	r0, r5
 8012a02:	7831      	ldrb	r1, [r6, #0]
 8012a04:	f003 fc28 	bl	8016258 <HCD_GetURB_State>
        if( URB_State == URB_IDLE || URB_State == URB_DONE ) {
 8012a08:	2801      	cmp	r0, #1
 8012a0a:	d836      	bhi.n	8012a7a <USBH_Handle+0xda>
	  // data received from receive
	  //u32 count = HCD_GetXferCnt(pdev, USBH_hc_num_in) / 4;
	  // Note: HCD_GetXferCnt returns a counter which isn't zeroed immediately on a USBH_BulkReceiveData() call
	  u32 count = USB_OTG_dev.host.hc[USBH_hc_num_in].xfer_count / 4;
 8012a0c:	7835      	ldrb	r5, [r6, #0]
 8012a0e:	4952      	ldr	r1, [pc, #328]	; (8012b58 <USBH_Handle+0x1b8>)
 8012a10:	eb01 1045 	add.w	r0, r1, r5, lsl #5
 8012a14:	f8d0 38a4 	ldr.w	r3, [r0, #2212]	; 0x8a4

	  // push data into FIFO
	  if( !count ) {
 8012a18:	089d      	lsrs	r5, r3, #2
 8012a1a:	d101      	bne.n	8012a20 <USBH_Handle+0x80>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8012a1c:	7025      	strb	r5, [r4, #0]
 8012a1e:	e7e7      	b.n	80129f0 <USBH_Handle+0x50>
	  } else if( count < (MIOS32_USB_MIDI_RX_BUFFER_SIZE-rx_buffer_size) ) {
 8012a20:	4a50      	ldr	r2, [pc, #320]	; (8012b64 <USBH_Handle+0x1c4>)
 8012a22:	8811      	ldrh	r1, [r2, #0]
 8012a24:	b288      	uxth	r0, r1
 8012a26:	f1c0 0340 	rsb	r3, r0, #64	; 0x40
 8012a2a:	429d      	cmp	r5, r3
 8012a2c:	d2e0      	bcs.n	80129f0 <USBH_Handle+0x50>
	    u32 *buf_addr = (u32 *)USB_rx_buffer;

	    // copy received packages into receive buffer
	    // this operation should be atomic
	    MIOS32_IRQ_Disable();
 8012a2e:	f7ff fb25 	bl	801207c <MIOS32_IRQ_Disable>
 8012a32:	4e4d      	ldr	r6, [pc, #308]	; (8012b68 <USBH_Handle+0x1c8>)
	    do {
	      mios32_midi_package_t package;
	      package.ALL = *buf_addr++;
 8012a34:	f856 4f04 	ldr.w	r4, [r6, #4]!

	      if( MIOS32_MIDI_SendPackageToRxCallback(USB0 + package.cable, package) == 0 ) {
 8012a38:	f3c4 1003 	ubfx	r0, r4, #4, #4
 8012a3c:	3010      	adds	r0, #16
 8012a3e:	4621      	mov	r1, r4
 8012a40:	f7fe fcf4 	bl	801142c <MIOS32_MIDI_SendPackageToRxCallback>
 8012a44:	b988      	cbnz	r0, 8012a6a <USBH_Handle+0xca>
		rx_buffer[rx_buffer_head] = package.ALL;
 8012a46:	4b49      	ldr	r3, [pc, #292]	; (8012b6c <USBH_Handle+0x1cc>)
 8012a48:	881a      	ldrh	r2, [r3, #0]
 8012a4a:	b291      	uxth	r1, r2
 8012a4c:	4a48      	ldr	r2, [pc, #288]	; (8012b70 <USBH_Handle+0x1d0>)
 8012a4e:	f842 4021 	str.w	r4, [r2, r1, lsl #2]

		if( ++rx_buffer_head >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 8012a52:	8819      	ldrh	r1, [r3, #0]
 8012a54:	1c4a      	adds	r2, r1, #1
 8012a56:	b291      	uxth	r1, r2
 8012a58:	293f      	cmp	r1, #63	; 0x3f
 8012a5a:	8019      	strh	r1, [r3, #0]
		  rx_buffer_head = 0;
 8012a5c:	bf88      	it	hi
 8012a5e:	8018      	strhhi	r0, [r3, #0]
		++rx_buffer_size;
 8012a60:	4840      	ldr	r0, [pc, #256]	; (8012b64 <USBH_Handle+0x1c4>)
 8012a62:	8803      	ldrh	r3, [r0, #0]
 8012a64:	1c5a      	adds	r2, r3, #1
 8012a66:	b291      	uxth	r1, r2
 8012a68:	8001      	strh	r1, [r0, #0]
	      }
	    } while( --count > 0 );
 8012a6a:	3d01      	subs	r5, #1
 8012a6c:	d1e2      	bne.n	8012a34 <USBH_Handle+0x94>
	    MIOS32_IRQ_Enable();
 8012a6e:	f7ff fb19 	bl	80120a4 <MIOS32_IRQ_Enable>

	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8012a72:	4835      	ldr	r0, [pc, #212]	; (8012b48 <USBH_Handle+0x1a8>)
 8012a74:	7005      	strb	r5, [r0, #0]
	    force_rx_req = 1;
 8012a76:	2001      	movs	r0, #1
 8012a78:	e011      	b.n	8012a9e <USBH_Handle+0xfe>
	  }
	} else if( URB_State == URB_STALL ) {
 8012a7a:	2804      	cmp	r0, #4
 8012a7c:	d109      	bne.n	8012a92 <USBH_Handle+0xf2>
	  // Issue Clear Feature on IN endpoint
	  if( USBH_ClrFeature(pdev, pphost, USBH_BulkInEp, USBH_hc_num_in) == USBH_OK ) {
 8012a7e:	4a3d      	ldr	r2, [pc, #244]	; (8012b74 <USBH_Handle+0x1d4>)
 8012a80:	4628      	mov	r0, r5
 8012a82:	4639      	mov	r1, r7
 8012a84:	7812      	ldrb	r2, [r2, #0]
 8012a86:	7833      	ldrb	r3, [r6, #0]
 8012a88:	f002 fa7a 	bl	8014f80 <USBH_ClrFeature>
 8012a8c:	2800      	cmp	r0, #0
 8012a8e:	d1af      	bne.n	80129f0 <USBH_Handle+0x50>
 8012a90:	e004      	b.n	8012a9c <USBH_Handle+0xfc>
	    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
	  }
	} else if( URB_State == URB_ERROR || URB_State == URB_NOTREADY ) {
 8012a92:	1e82      	subs	r2, r0, #2
 8012a94:	b2d3      	uxtb	r3, r2
 8012a96:	2b01      	cmp	r3, #1
 8012a98:	d8aa      	bhi.n	80129f0 <USBH_Handle+0x50>
	  USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8012a9a:	2000      	movs	r0, #0
 8012a9c:	7020      	strb	r0, [r4, #0]
	}
      }


      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
 8012a9e:	4a2a      	ldr	r2, [pc, #168]	; (8012b48 <USBH_Handle+0x1a8>)
 8012aa0:	7811      	ldrb	r1, [r2, #0]
 8012aa2:	2900      	cmp	r1, #0
 8012aa4:	d14c      	bne.n	8012b40 <USBH_Handle+0x1a0>
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
 8012aa6:	2800      	cmp	r0, #0
 8012aa8:	d13f      	bne.n	8012b2a <USBH_Handle+0x18a>
 8012aaa:	4c33      	ldr	r4, [pc, #204]	; (8012b78 <USBH_Handle+0x1d8>)
 8012aac:	8820      	ldrh	r0, [r4, #0]
 8012aae:	b283      	uxth	r3, r0
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d03a      	beq.n	8012b2a <USBH_Handle+0x18a>
 8012ab4:	4a23      	ldr	r2, [pc, #140]	; (8012b44 <USBH_Handle+0x1a4>)
 8012ab6:	7811      	ldrb	r1, [r2, #0]
 8012ab8:	2900      	cmp	r1, #0
 8012aba:	d036      	beq.n	8012b2a <USBH_Handle+0x18a>
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();
 8012abc:	f7ff fade 	bl	801207c <MIOS32_IRQ_Disable>

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8012ac0:	482e      	ldr	r0, [pc, #184]	; (8012b7c <USBH_Handle+0x1dc>)
 8012ac2:	8821      	ldrh	r1, [r4, #0]
 8012ac4:	8802      	ldrh	r2, [r0, #0]
 8012ac6:	b28b      	uxth	r3, r1
 8012ac8:	0891      	lsrs	r1, r2, #2
 8012aca:	428b      	cmp	r3, r1

	  // send to IN pipe
	  tx_buffer_size -= count;
 8012acc:	4b2a      	ldr	r3, [pc, #168]	; (8012b78 <USBH_Handle+0x1d8>)
      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8012ace:	bf98      	it	ls
 8012ad0:	8821      	ldrhls	r1, [r4, #0]

	  // send to IN pipe
	  tx_buffer_size -= count;
 8012ad2:	8818      	ldrh	r0, [r3, #0]
      if( USBH_MIDI_transfer_state == USBH_MIDI_IDLE ) {
	if( !force_rx_req && tx_buffer_size && transfer_possible ) {
	  // atomic operation to avoid conflict with other interrupts
	  MIOS32_IRQ_Disable();

	  s16 count = (tx_buffer_size > (USBH_BulkOutEpSize/4)) ? (USBH_BulkOutEpSize/4) : tx_buffer_size;
 8012ad4:	b28a      	uxth	r2, r1

	  // send to IN pipe
	  tx_buffer_size -= count;
 8012ad6:	1a81      	subs	r1, r0, r2
 8012ad8:	b288      	uxth	r0, r1
 8012ada:	8018      	strh	r0, [r3, #0]

	  u32 *buf_addr = (u32 *)USB_tx_buffer;
	  int i;
	  for(i=0; i<count; ++i) {
 8012adc:	2300      	movs	r3, #0
 8012ade:	b211      	sxth	r1, r2
 8012ae0:	428b      	cmp	r3, r1
 8012ae2:	da12      	bge.n	8012b0a <USBH_Handle+0x16a>
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
 8012ae4:	4926      	ldr	r1, [pc, #152]	; (8012b80 <USBH_Handle+0x1e0>)
 8012ae6:	4827      	ldr	r0, [pc, #156]	; (8012b84 <USBH_Handle+0x1e4>)
 8012ae8:	880c      	ldrh	r4, [r1, #0]
 8012aea:	b2a4      	uxth	r4, r4
 8012aec:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8012af0:	481a      	ldr	r0, [pc, #104]	; (8012b5c <USBH_Handle+0x1bc>)
 8012af2:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 8012af6:	8808      	ldrh	r0, [r1, #0]
 8012af8:	3001      	adds	r0, #1
 8012afa:	b280      	uxth	r0, r0
 8012afc:	283f      	cmp	r0, #63	; 0x3f
 8012afe:	8008      	strh	r0, [r1, #0]
 8012b00:	d901      	bls.n	8012b06 <USBH_Handle+0x166>
	      tx_buffer_tail = 0;
 8012b02:	2000      	movs	r0, #0
 8012b04:	8008      	strh	r0, [r1, #0]
	  // send to IN pipe
	  tx_buffer_size -= count;

	  u32 *buf_addr = (u32 *)USB_tx_buffer;
	  int i;
	  for(i=0; i<count; ++i) {
 8012b06:	3301      	adds	r3, #1
 8012b08:	e7e9      	b.n	8012ade <USBH_Handle+0x13e>
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	      tx_buffer_tail = 0;
	  }
	  
	  USBH_tx_count = count * 4;
 8012b0a:	0092      	lsls	r2, r2, #2
 8012b0c:	4b11      	ldr	r3, [pc, #68]	; (8012b54 <USBH_Handle+0x1b4>)
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 8012b0e:	4913      	ldr	r1, [pc, #76]	; (8012b5c <USBH_Handle+0x1bc>)
 8012b10:	4811      	ldr	r0, [pc, #68]	; (8012b58 <USBH_Handle+0x1b8>)
	    *(buf_addr++) = tx_buffer[tx_buffer_tail];
	    if( ++tx_buffer_tail >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
	      tx_buffer_tail = 0;
	  }
	  
	  USBH_tx_count = count * 4;
 8012b12:	b2d2      	uxtb	r2, r2
 8012b14:	701a      	strb	r2, [r3, #0]
	  USBH_BulkSendData(&USB_OTG_dev, (u8 *)USB_tx_buffer, USBH_tx_count, USBH_hc_num_out);
 8012b16:	4b0d      	ldr	r3, [pc, #52]	; (8012b4c <USBH_Handle+0x1ac>)
 8012b18:	781b      	ldrb	r3, [r3, #0]
 8012b1a:	f002 f85b 	bl	8014bd4 <USBH_BulkSendData>

	  USBH_MIDI_transfer_state = USBH_MIDI_TX;
 8012b1e:	490a      	ldr	r1, [pc, #40]	; (8012b48 <USBH_Handle+0x1a8>)
 8012b20:	2002      	movs	r0, #2
 8012b22:	7008      	strb	r0, [r1, #0]

	  MIOS32_IRQ_Enable();
 8012b24:	f7ff fabe 	bl	80120a4 <MIOS32_IRQ_Enable>
 8012b28:	e00a      	b.n	8012b40 <USBH_Handle+0x1a0>
	} else {
	  // request data from device
	  USBH_BulkReceiveData(&USB_OTG_dev, (u8 *)USB_rx_buffer, USBH_BulkInEpSize, USBH_hc_num_in);
 8012b2a:	4b17      	ldr	r3, [pc, #92]	; (8012b88 <USBH_Handle+0x1e8>)
 8012b2c:	480a      	ldr	r0, [pc, #40]	; (8012b58 <USBH_Handle+0x1b8>)
 8012b2e:	781a      	ldrb	r2, [r3, #0]
 8012b30:	4b0b      	ldr	r3, [pc, #44]	; (8012b60 <USBH_Handle+0x1c0>)
 8012b32:	4916      	ldr	r1, [pc, #88]	; (8012b8c <USBH_Handle+0x1ec>)
 8012b34:	781b      	ldrb	r3, [r3, #0]
 8012b36:	f002 f867 	bl	8014c08 <USBH_BulkReceiveData>
	  USBH_MIDI_transfer_state = USBH_MIDI_RX;
 8012b3a:	4a03      	ldr	r2, [pc, #12]	; (8012b48 <USBH_Handle+0x1a8>)
 8012b3c:	2001      	movs	r0, #1
 8012b3e:	7010      	strb	r0, [r2, #0]
      }
    }
  }

  return USBH_OK;
}
 8012b40:	2000      	movs	r0, #0
 8012b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012b44:	20000433 	.word	0x20000433
 8012b48:	20000436 	.word	0x20000436
 8012b4c:	20000437 	.word	0x20000437
 8012b50:	200002dc 	.word	0x200002dc
 8012b54:	2000042c 	.word	0x2000042c
 8012b58:	20002f88 	.word	0x20002f88
 8012b5c:	200002e0 	.word	0x200002e0
 8012b60:	20000432 	.word	0x20000432
 8012b64:	200002da 	.word	0x200002da
 8012b68:	20002f44 	.word	0x20002f44
 8012b6c:	20000428 	.word	0x20000428
 8012b70:	20000324 	.word	0x20000324
 8012b74:	200002dd 	.word	0x200002dd
 8012b78:	2000042e 	.word	0x2000042e
 8012b7c:	20000434 	.word	0x20000434
 8012b80:	20000430 	.word	0x20000430
 8012b84:	200001d8 	.word	0x200001d8
 8012b88:	2000042d 	.word	0x2000042d
 8012b8c:	20002f48 	.word	0x20002f48

08012b90 <MIOS32_USB_MIDI_Init>:
  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode

  return 0; // no error
}
 8012b90:	2800      	cmp	r0, #0
 8012b92:	bf14      	ite	ne
 8012b94:	f04f 30ff 	movne.w	r0, #4294967295
 8012b98:	2000      	moveq	r0, #0
 8012b9a:	4770      	bx	lr

08012b9c <MIOS32_USB_MIDI_ChangeConnectionState>:
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8012b9c:	490e      	ldr	r1, [pc, #56]	; (8012bd8 <MIOS32_USB_MIDI_ChangeConnectionState+0x3c>)
 8012b9e:	2300      	movs	r3, #0
//! \param[in] connected status (1 if connected)
//! \return < 0 on errors
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
 8012ba0:	b510      	push	{r4, lr}
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8012ba2:	800b      	strh	r3, [r1, #0]
 8012ba4:	4c0d      	ldr	r4, [pc, #52]	; (8012bdc <MIOS32_USB_MIDI_ChangeConnectionState+0x40>)
 8012ba6:	490e      	ldr	r1, [pc, #56]	; (8012be0 <MIOS32_USB_MIDI_ChangeConnectionState+0x44>)
 8012ba8:	8023      	strh	r3, [r4, #0]
 8012baa:	800b      	strh	r3, [r1, #0]
  rx_buffer_new_data = 0; // no data received yet
 8012bac:	4c0d      	ldr	r4, [pc, #52]	; (8012be4 <MIOS32_USB_MIDI_ChangeConnectionState+0x48>)
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8012bae:	490e      	ldr	r1, [pc, #56]	; (8012be8 <MIOS32_USB_MIDI_ChangeConnectionState+0x4c>)
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
  rx_buffer_new_data = 0; // no data received yet
 8012bb0:	7023      	strb	r3, [r4, #0]
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8012bb2:	800b      	strh	r3, [r1, #0]
 8012bb4:	4c0d      	ldr	r4, [pc, #52]	; (8012bec <MIOS32_USB_MIDI_ChangeConnectionState+0x50>)
 8012bb6:	490e      	ldr	r1, [pc, #56]	; (8012bf0 <MIOS32_USB_MIDI_ChangeConnectionState+0x54>)
 8012bb8:	8023      	strh	r3, [r4, #0]
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_ChangeConnectionState(u8 connected)
{
  // in all cases: re-initialize USB MIDI driver
  // clear buffer counters and busy/wait signals again (e.g., so that no invalid data will be sent out)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
 8012bba:	461a      	mov	r2, r3
  rx_buffer_new_data = 0; // no data received yet
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;
 8012bbc:	800b      	strh	r3, [r1, #0]
 8012bbe:	4c0d      	ldr	r4, [pc, #52]	; (8012bf4 <MIOS32_USB_MIDI_ChangeConnectionState+0x58>)
 8012bc0:	4b0d      	ldr	r3, [pc, #52]	; (8012bf8 <MIOS32_USB_MIDI_ChangeConnectionState+0x5c>)
 8012bc2:	2101      	movs	r1, #1

  if( connected ) {
 8012bc4:	b120      	cbz	r0, 8012bd0 <MIOS32_USB_MIDI_ChangeConnectionState+0x34>
    transfer_possible = 1;
    tx_buffer_busy = 0; // buffer not busy anymore

#ifndef MIOS32_DONT_USE_USB_HOST
    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8012bc6:	480d      	ldr	r0, [pc, #52]	; (8012bfc <MIOS32_USB_MIDI_ChangeConnectionState+0x60>)
  rx_buffer_tail = rx_buffer_head = rx_buffer_size = 0;
  rx_buffer_new_data = 0; // no data received yet
  tx_buffer_tail = tx_buffer_head = tx_buffer_size = 0;

  if( connected ) {
    transfer_possible = 1;
 8012bc8:	7021      	strb	r1, [r4, #0]
    tx_buffer_busy = 0; // buffer not busy anymore
 8012bca:	701a      	strb	r2, [r3, #0]

#ifndef MIOS32_DONT_USE_USB_HOST
    USBH_MIDI_transfer_state = USBH_MIDI_IDLE;
 8012bcc:	7002      	strb	r2, [r0, #0]
 8012bce:	e001      	b.n	8012bd4 <MIOS32_USB_MIDI_ChangeConnectionState+0x38>
#endif
  } else {
    // cable disconnected: disable transfers
    transfer_possible = 0;
 8012bd0:	7022      	strb	r2, [r4, #0]
    tx_buffer_busy = 1; // buffer busy
 8012bd2:	7019      	strb	r1, [r3, #0]
  }

  return 0; // no error
}
 8012bd4:	2000      	movs	r0, #0
 8012bd6:	bd10      	pop	{r4, pc}
 8012bd8:	200002da 	.word	0x200002da
 8012bdc:	20000428 	.word	0x20000428
 8012be0:	200002d8 	.word	0x200002d8
 8012be4:	20000426 	.word	0x20000426
 8012be8:	2000042e 	.word	0x2000042e
 8012bec:	20000424 	.word	0x20000424
 8012bf0:	20000430 	.word	0x20000430
 8012bf4:	20000433 	.word	0x20000433
 8012bf8:	20000320 	.word	0x20000320
 8012bfc:	20000436 	.word	0x20000436

08012c00 <MIOS32_USB_MIDI_CheckAvailable>:
//! \return 1: interface available
//! \return 0: interface not available
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_CheckAvailable(u8 cable)
{
 8012c00:	b510      	push	{r4, lr}
 8012c02:	4604      	mov	r4, r0
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  if( MIOS32_USB_ForceSingleUSB() && cable >= 1 )
 8012c04:	f7ff fd66 	bl	80126d4 <MIOS32_USB_ForceSingleUSB>
 8012c08:	b92c      	cbnz	r4, 8012c16 <MIOS32_USB_MIDI_CheckAvailable+0x16>
#endif

  if( cable >= MIOS32_USB_MIDI_NUM_PORTS )
    return 0;

  return transfer_possible ? 1 : 0;
 8012c0a:	4b04      	ldr	r3, [pc, #16]	; (8012c1c <MIOS32_USB_MIDI_CheckAvailable+0x1c>)
 8012c0c:	7818      	ldrb	r0, [r3, #0]
 8012c0e:	3000      	adds	r0, #0
 8012c10:	bf18      	it	ne
 8012c12:	2001      	movne	r0, #1
 8012c14:	bd10      	pop	{r4, pc}
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_CheckAvailable(u8 cable)
{
#ifdef MIOS32_SYS_ADDR_BSL_INFO_BEGIN
  if( MIOS32_USB_ForceSingleUSB() && cable >= 1 )
    return 0;
 8012c16:	2000      	movs	r0, #0

  if( cable >= MIOS32_USB_MIDI_NUM_PORTS )
    return 0;

  return transfer_possible ? 1 : 0;
}
 8012c18:	bd10      	pop	{r4, pc}
 8012c1a:	bf00      	nop
 8012c1c:	20000433 	.word	0x20000433

08012c20 <USBH_InterfaceInit>:
 * @param  pdev: Selected device
 * @param  hdev: Selected device property
 * @retval  USBH_Status :Response for USB MIDI driver intialization
 */
static USBH_Status USBH_InterfaceInit(USB_OTG_CORE_HANDLE *pdev, void *phost)
{
 8012c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c22:	460c      	mov	r4, r1
 8012c24:	4605      	mov	r5, r0
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);
 8012c26:	2000      	movs	r0, #0
 8012c28:	f7ff ffb8 	bl	8012b9c <MIOS32_USB_MIDI_ChangeConnectionState>

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8012c2c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d060      	beq.n	8012cf6 <USBH_InterfaceInit+0xd6>
    //MIOS32_MIDI_DebugPortSet(UART0);
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
 8012c34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012c38:	2a01      	cmp	r2, #1
 8012c3a:	d103      	bne.n	8012c44 <USBH_InterfaceInit+0x24>
 8012c3c:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8012c40:	2803      	cmp	r0, #3
 8012c42:	d00a      	beq.n	8012c5a <USBH_InterfaceInit+0x3a>
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8012c44:	2b01      	cmp	r3, #1
 8012c46:	dd56      	ble.n	8012cf6 <USBH_InterfaceInit+0xd6>
    //MIOS32_MIDI_DebugPortSet(UART0);
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
 8012c48:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 8012c4c:	2b01      	cmp	r3, #1
 8012c4e:	d152      	bne.n	8012cf6 <USBH_InterfaceInit+0xd6>
 8012c50:	f894 104d 	ldrb.w	r1, [r4, #77]	; 0x4d
 8012c54:	2903      	cmp	r1, #3
 8012c56:	d14e      	bne.n	8012cf6 <USBH_InterfaceInit+0xd6>
 8012c58:	e000      	b.n	8012c5c <USBH_InterfaceInit+0x3c>
  USBH_HOST *pphost = phost;

  MIOS32_USB_MIDI_ChangeConnectionState(0);

  int i;
  for(i=0; i<pphost->device_prop.Cfg_Desc.bNumInterfaces && i < USBH_MAX_NUM_INTERFACES; ++i) {
 8012c5a:	2300      	movs	r3, #0
    //MIOS32_MIDI_SendDebugMessage("InterfaceInit %d %d %d", i, pphost->device_prop.Itf_Desc[i].bInterfaceClass, pphost->device_prop.Itf_Desc[i].bInterfaceSubClass);

    if( (pphost->device_prop.Itf_Desc[i].bInterfaceClass == 1) &&
	(pphost->device_prop.Itf_Desc[i].bInterfaceSubClass == 3) ) {

      if( pphost->device_prop.Ep_Desc[i][0].bEndpointAddress & 0x80 ) {
 8012c5c:	1d5e      	adds	r6, r3, #5
 8012c5e:	eb04 1706 	add.w	r7, r4, r6, lsl #4
 8012c62:	78ba      	ldrb	r2, [r7, #2]
 8012c64:	88b9      	ldrh	r1, [r7, #4]
 8012c66:	f012 0f80 	tst.w	r2, #128	; 0x80
 8012c6a:	d004      	beq.n	8012c76 <USBH_InterfaceInit+0x56>
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8012c6c:	4f27      	ldr	r7, [pc, #156]	; (8012d0c <USBH_InterfaceInit+0xec>)
 8012c6e:	703a      	strb	r2, [r7, #0]
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][0].wMaxPacketSize;
 8012c70:	4a27      	ldr	r2, [pc, #156]	; (8012d10 <USBH_InterfaceInit+0xf0>)
 8012c72:	7011      	strb	r1, [r2, #0]
 8012c74:	e003      	b.n	8012c7e <USBH_InterfaceInit+0x5e>
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8012c76:	4827      	ldr	r0, [pc, #156]	; (8012d14 <USBH_InterfaceInit+0xf4>)
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
 8012c78:	4e27      	ldr	r6, [pc, #156]	; (8012d18 <USBH_InterfaceInit+0xf8>)

      if( pphost->device_prop.Ep_Desc[i][0].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][0].wMaxPacketSize;
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
 8012c7a:	7002      	strb	r2, [r0, #0]
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
 8012c7c:	8031      	strh	r1, [r6, #0]
      }

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
 8012c7e:	eb04 1303 	add.w	r3, r4, r3, lsl #4
 8012c82:	f103 0158 	add.w	r1, r3, #88	; 0x58
 8012c86:	f893 605a 	ldrb.w	r6, [r3, #90]	; 0x5a
 8012c8a:	4f22      	ldr	r7, [pc, #136]	; (8012d14 <USBH_InterfaceInit+0xf4>)
 8012c8c:	888a      	ldrh	r2, [r1, #4]
 8012c8e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8012c92:	d004      	beq.n	8012c9e <USBH_InterfaceInit+0x7e>
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8012c94:	4b1d      	ldr	r3, [pc, #116]	; (8012d0c <USBH_InterfaceInit+0xec>)
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8012c96:	491e      	ldr	r1, [pc, #120]	; (8012d10 <USBH_InterfaceInit+0xf0>)
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][0].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i] [0].wMaxPacketSize;
      }

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8012c98:	701e      	strb	r6, [r3, #0]
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8012c9a:	700a      	strb	r2, [r1, #0]
 8012c9c:	e002      	b.n	8012ca4 <USBH_InterfaceInit+0x84>
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8012c9e:	481e      	ldr	r0, [pc, #120]	; (8012d18 <USBH_InterfaceInit+0xf8>)

      if( pphost->device_prop.Ep_Desc[i][1].bEndpointAddress & 0x80 ) {
	USBH_BulkInEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkInEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
 8012ca0:	703e      	strb	r6, [r7, #0]
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
 8012ca2:	8002      	strh	r2, [r0, #0]
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8012ca4:	7839      	ldrb	r1, [r7, #0]
 8012ca6:	4e1d      	ldr	r6, [pc, #116]	; (8012d1c <USBH_InterfaceInit+0xfc>)
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8012ca8:	4f18      	ldr	r7, [pc, #96]	; (8012d0c <USBH_InterfaceInit+0xec>)
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8012caa:	4628      	mov	r0, r5
 8012cac:	f001 feed 	bl	8014a8a <USBH_Alloc_Channel>
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8012cb0:	7839      	ldrb	r1, [r7, #0]
      } else {
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
 8012cb2:	7030      	strb	r0, [r6, #0]
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8012cb4:	4628      	mov	r0, r5
 8012cb6:	f001 fee8 	bl	8014a8a <USBH_Alloc_Channel>
 8012cba:	4f19      	ldr	r7, [pc, #100]	; (8012d20 <USBH_InterfaceInit+0x100>)

      /* Open the new channels */
      USBH_Open_Channel(pdev,
 8012cbc:	7831      	ldrb	r1, [r6, #0]
	USBH_BulkOutEp = (pphost->device_prop.Ep_Desc[i][1].bEndpointAddress);
	USBH_BulkOutEpSize  = pphost->device_prop.Ep_Desc[i][1].wMaxPacketSize;
      }

      USBH_hc_num_out = USBH_Alloc_Channel(pdev, USBH_BulkOutEp);
      USBH_hc_num_in = USBH_Alloc_Channel(pdev, USBH_BulkInEp);
 8012cbe:	7038      	strb	r0, [r7, #0]

      /* Open the new channels */
      USBH_Open_Channel(pdev,
 8012cc0:	2602      	movs	r6, #2
 8012cc2:	4815      	ldr	r0, [pc, #84]	; (8012d18 <USBH_InterfaceInit+0xf8>)
 8012cc4:	9600      	str	r6, [sp, #0]
 8012cc6:	8800      	ldrh	r0, [r0, #0]
 8012cc8:	f894 2020 	ldrb.w	r2, [r4, #32]
 8012ccc:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8012cd0:	9001      	str	r0, [sp, #4]
 8012cd2:	4628      	mov	r0, r5
 8012cd4:	f001 fe92 	bl	80149fc <USBH_Open_Channel>
			pphost->device_prop.address,
			pphost->device_prop.speed,
			EP_TYPE_BULK,
			USBH_BulkOutEpSize);

      USBH_Open_Channel(pdev,
 8012cd8:	480d      	ldr	r0, [pc, #52]	; (8012d10 <USBH_InterfaceInit+0xf0>)
 8012cda:	7839      	ldrb	r1, [r7, #0]
 8012cdc:	9600      	str	r6, [sp, #0]
 8012cde:	7800      	ldrb	r0, [r0, #0]
 8012ce0:	f894 2020 	ldrb.w	r2, [r4, #32]
 8012ce4:	9001      	str	r0, [sp, #4]
 8012ce6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8012cea:	4628      	mov	r0, r5
 8012cec:	f001 fe86 	bl	80149fc <USBH_Open_Channel>
			pphost->device_prop.address,
			pphost->device_prop.speed,
			EP_TYPE_BULK,
			USBH_BulkInEpSize);

      MIOS32_USB_MIDI_ChangeConnectionState(1);
 8012cf0:	2001      	movs	r0, #1
 8012cf2:	f7ff ff53 	bl	8012b9c <MIOS32_USB_MIDI_ChangeConnectionState>
      break;
    }
  }

  if( MIOS32_USB_MIDI_CheckAvailable(0) ) {
 8012cf6:	2000      	movs	r0, #0
 8012cf8:	f7ff ff82 	bl	8012c00 <MIOS32_USB_MIDI_CheckAvailable>
 8012cfc:	b118      	cbz	r0, 8012d06 <USBH_InterfaceInit+0xe6>
    pphost->usr_cb->DeviceNotSupported();
 8012cfe:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8012d02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8012d04:	4798      	blx	r3
  }
	
  return USBH_OK;

}
 8012d06:	2000      	movs	r0, #0
 8012d08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012d0a:	bf00      	nop
 8012d0c:	200002dd 	.word	0x200002dd
 8012d10:	2000042d 	.word	0x2000042d
 8012d14:	200002dc 	.word	0x200002dc
 8012d18:	20000434 	.word	0x20000434
 8012d1c:	20000437 	.word	0x20000437
 8012d20:	20000432 	.word	0x20000432

08012d24 <MIOS32_USB_MIDI_PackageSend_NonBlocking>:
//! \return -2: buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend_NonBlocking(mios32_midi_package_t package)
{
 8012d24:	b538      	push	{r3, r4, r5, lr}
  // device available?
  if( !transfer_possible )
 8012d26:	4c17      	ldr	r4, [pc, #92]	; (8012d84 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x60>)
 8012d28:	7823      	ldrb	r3, [r4, #0]
//! \return -2: buffer is full
//!             caller should retry until buffer is free again
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend_NonBlocking(mios32_midi_package_t package)
{
 8012d2a:	4605      	mov	r5, r0
  // device available?
  if( !transfer_possible )
 8012d2c:	b913      	cbnz	r3, 8012d34 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x10>
    return -1;
 8012d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8012d32:	bd38      	pop	{r3, r4, r5, pc}

  // buffer full?
  if( tx_buffer_size >= (MIOS32_USB_MIDI_TX_BUFFER_SIZE-1) ) {
 8012d34:	4814      	ldr	r0, [pc, #80]	; (8012d88 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x64>)
 8012d36:	8801      	ldrh	r1, [r0, #0]
 8012d38:	b28a      	uxth	r2, r1
 8012d3a:	2a3e      	cmp	r2, #62	; 0x3e
 8012d3c:	d907      	bls.n	8012d4e <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x2a>
    // call USB handler, so that we are able to get the buffer free again on next execution
    // (this call simplifies polling loops!)
    MIOS32_USB_MIDI_TxBufferHandler();
 8012d3e:	f7ff fdd9 	bl	80128f4 <MIOS32_USB_MIDI_TxBufferHandler>

    // device still available?
    // (ensures that polling loop terminates if cable has been disconnected)
    if( !transfer_possible )
 8012d42:	7823      	ldrb	r3, [r4, #0]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d0f2      	beq.n	8012d2e <MIOS32_USB_MIDI_PackageSend_NonBlocking+0xa>
      return -1;

    // notify that buffer was full (request retry)
    return -2;
 8012d48:	f06f 0001 	mvn.w	r0, #1
 8012d4c:	bd38      	pop	{r3, r4, r5, pc}
  }

  // put package into buffer - this operation should be atomic!
  MIOS32_IRQ_Disable();
 8012d4e:	f7ff f995 	bl	801207c <MIOS32_IRQ_Disable>
  tx_buffer[tx_buffer_head++] = package.ALL;
 8012d52:	4b0e      	ldr	r3, [pc, #56]	; (8012d8c <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x68>)
 8012d54:	490e      	ldr	r1, [pc, #56]	; (8012d90 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x6c>)
 8012d56:	8818      	ldrh	r0, [r3, #0]
 8012d58:	b282      	uxth	r2, r0
 8012d5a:	1c50      	adds	r0, r2, #1
 8012d5c:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8012d60:	b282      	uxth	r2, r0
 8012d62:	801a      	strh	r2, [r3, #0]
  if( tx_buffer_head >= MIOS32_USB_MIDI_TX_BUFFER_SIZE )
 8012d64:	8819      	ldrh	r1, [r3, #0]
 8012d66:	b288      	uxth	r0, r1
 8012d68:	283f      	cmp	r0, #63	; 0x3f
 8012d6a:	d901      	bls.n	8012d70 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x4c>
    tx_buffer_head = 0;
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	801a      	strh	r2, [r3, #0]
  ++tx_buffer_size;
 8012d70:	4b05      	ldr	r3, [pc, #20]	; (8012d88 <MIOS32_USB_MIDI_PackageSend_NonBlocking+0x64>)
 8012d72:	8819      	ldrh	r1, [r3, #0]
 8012d74:	1c48      	adds	r0, r1, #1
 8012d76:	b282      	uxth	r2, r0
 8012d78:	801a      	strh	r2, [r3, #0]
  MIOS32_IRQ_Enable();
 8012d7a:	f7ff f993 	bl	80120a4 <MIOS32_IRQ_Enable>

  return 0;
 8012d7e:	2000      	movs	r0, #0
}
 8012d80:	bd38      	pop	{r3, r4, r5, pc}
 8012d82:	bf00      	nop
 8012d84:	20000433 	.word	0x20000433
 8012d88:	2000042e 	.word	0x2000042e
 8012d8c:	20000424 	.word	0x20000424
 8012d90:	200001d8 	.word	0x200001d8

08012d94 <MIOS32_USB_MIDI_PackageSend>:
//! \return 0: no error
//! \return -1: USB not connected
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageSend(mios32_midi_package_t package)
{
 8012d94:	b510      	push	{r4, lr}
 8012d96:	4604      	mov	r4, r0
  // was successfull (MIDI port will be used by host), timeout value is
  // reset again

  s32 error;

  while( (error=MIOS32_USB_MIDI_PackageSend_NonBlocking(package)) == -2 ) {
 8012d98:	4620      	mov	r0, r4
 8012d9a:	f7ff ffc3 	bl	8012d24 <MIOS32_USB_MIDI_PackageSend_NonBlocking>
 8012d9e:	1c83      	adds	r3, r0, #2
 8012da0:	d108      	bne.n	8012db4 <MIOS32_USB_MIDI_PackageSend+0x20>
    if( timeout_ctr >= 10000 )
 8012da2:	4b07      	ldr	r3, [pc, #28]	; (8012dc0 <MIOS32_USB_MIDI_PackageSend+0x2c>)
 8012da4:	881a      	ldrh	r2, [r3, #0]
 8012da6:	f242 710f 	movw	r1, #9999	; 0x270f
 8012daa:	428a      	cmp	r2, r1
 8012dac:	d807      	bhi.n	8012dbe <MIOS32_USB_MIDI_PackageSend+0x2a>
      break;
    ++timeout_ctr;
 8012dae:	1c50      	adds	r0, r2, #1
 8012db0:	8018      	strh	r0, [r3, #0]
 8012db2:	e7f1      	b.n	8012d98 <MIOS32_USB_MIDI_PackageSend+0x4>
  }

  if( error >= 0 ) // no error: reset timeout counter
 8012db4:	2800      	cmp	r0, #0
 8012db6:	db02      	blt.n	8012dbe <MIOS32_USB_MIDI_PackageSend+0x2a>
    timeout_ctr = 0;
 8012db8:	4b01      	ldr	r3, [pc, #4]	; (8012dc0 <MIOS32_USB_MIDI_PackageSend+0x2c>)
 8012dba:	2200      	movs	r2, #0
 8012dbc:	801a      	strh	r2, [r3, #0]

  return error;
}
 8012dbe:	bd10      	pop	{r4, pc}
 8012dc0:	2000042a 	.word	0x2000042a

08012dc4 <MIOS32_USB_MIDI_PackageReceive>:
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
  // package received?
  if( !rx_buffer_size )
 8012dc4:	4b11      	ldr	r3, [pc, #68]	; (8012e0c <MIOS32_USB_MIDI_PackageReceive+0x48>)
//! \return -1 if no package in buffer
//! \return >= 0: number of packages which are still in the buffer
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
 8012dc6:	b510      	push	{r4, lr}
 8012dc8:	4604      	mov	r4, r0
  // package received?
  if( !rx_buffer_size )
 8012dca:	8818      	ldrh	r0, [r3, #0]
 8012dcc:	b281      	uxth	r1, r0
 8012dce:	b1d1      	cbz	r1, 8012e06 <MIOS32_USB_MIDI_PackageReceive+0x42>
    return -1;

  // get package - this operation should be atomic!
  MIOS32_IRQ_Disable();
 8012dd0:	f7ff f954 	bl	801207c <MIOS32_IRQ_Disable>
  package->ALL = rx_buffer[rx_buffer_tail];
 8012dd4:	4b0e      	ldr	r3, [pc, #56]	; (8012e10 <MIOS32_USB_MIDI_PackageReceive+0x4c>)
 8012dd6:	490f      	ldr	r1, [pc, #60]	; (8012e14 <MIOS32_USB_MIDI_PackageReceive+0x50>)
 8012dd8:	881a      	ldrh	r2, [r3, #0]
 8012dda:	b290      	uxth	r0, r2
 8012ddc:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
 8012de0:	6022      	str	r2, [r4, #0]
  if( ++rx_buffer_tail >= MIOS32_USB_MIDI_RX_BUFFER_SIZE )
 8012de2:	881c      	ldrh	r4, [r3, #0]
 8012de4:	1c60      	adds	r0, r4, #1
 8012de6:	b281      	uxth	r1, r0
 8012de8:	293f      	cmp	r1, #63	; 0x3f
 8012dea:	8019      	strh	r1, [r3, #0]
 8012dec:	d901      	bls.n	8012df2 <MIOS32_USB_MIDI_PackageReceive+0x2e>
    rx_buffer_tail = 0;
 8012dee:	2200      	movs	r2, #0
 8012df0:	801a      	strh	r2, [r3, #0]
  --rx_buffer_size;
 8012df2:	4c06      	ldr	r4, [pc, #24]	; (8012e0c <MIOS32_USB_MIDI_PackageReceive+0x48>)
 8012df4:	8823      	ldrh	r3, [r4, #0]
 8012df6:	1e58      	subs	r0, r3, #1
 8012df8:	b281      	uxth	r1, r0
 8012dfa:	8021      	strh	r1, [r4, #0]
  MIOS32_IRQ_Enable();
 8012dfc:	f7ff f952 	bl	80120a4 <MIOS32_IRQ_Enable>

  return rx_buffer_size;
 8012e00:	8822      	ldrh	r2, [r4, #0]
 8012e02:	b290      	uxth	r0, r2
 8012e04:	bd10      	pop	{r4, pc}
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_PackageReceive(mios32_midi_package_t *package)
{
  // package received?
  if( !rx_buffer_size )
    return -1;
 8012e06:	f04f 30ff 	mov.w	r0, #4294967295
    rx_buffer_tail = 0;
  --rx_buffer_size;
  MIOS32_IRQ_Enable();

  return rx_buffer_size;
}
 8012e0a:	bd10      	pop	{r4, pc}
 8012e0c:	200002da 	.word	0x200002da
 8012e10:	200002d8 	.word	0x200002d8
 8012e14:	20000324 	.word	0x20000324

08012e18 <MIOS32_USB_MIDI_Periodic_mS>:
//! model!
//! 
//! \return < 0 on errors
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_USB_MIDI_Periodic_mS(void)
{
 8012e18:	b508      	push	{r3, lr}
  if( USB_OTG_IsHostMode(&USB_OTG_dev) ) {
 8012e1a:	4807      	ldr	r0, [pc, #28]	; (8012e38 <MIOS32_USB_MIDI_Periodic_mS+0x20>)
 8012e1c:	f002 fa2e 	bl	801527c <USB_OTG_IsHostMode>
 8012e20:	b120      	cbz	r0, 8012e2c <MIOS32_USB_MIDI_Periodic_mS+0x14>
#ifndef MIOS32_DONT_USE_USB_HOST
    // process the USB host events
    USBH_Process(&USB_OTG_dev, &USB_Host);
 8012e22:	4805      	ldr	r0, [pc, #20]	; (8012e38 <MIOS32_USB_MIDI_Periodic_mS+0x20>)
 8012e24:	4905      	ldr	r1, [pc, #20]	; (8012e3c <MIOS32_USB_MIDI_Periodic_mS+0x24>)
 8012e26:	f001 fc47 	bl	80146b8 <USBH_Process>
 8012e2a:	e003      	b.n	8012e34 <MIOS32_USB_MIDI_Periodic_mS+0x1c>
#endif
  } else {
    // check for received packages
    MIOS32_USB_MIDI_RxBufferHandler();
 8012e2c:	f7ff fd0c 	bl	8012848 <MIOS32_USB_MIDI_RxBufferHandler>

    // check for packages which should be transmitted
    MIOS32_USB_MIDI_TxBufferHandler();
 8012e30:	f7ff fd60 	bl	80128f4 <MIOS32_USB_MIDI_TxBufferHandler>
  }

  return 0;
}
 8012e34:	2000      	movs	r0, #0
 8012e36:	bd08      	pop	{r3, pc}
 8012e38:	20002f88 	.word	0x20002f88
 8012e3c:	20003a1c 	.word	0x20003a1c

08012e40 <MIOS32_USB_MIDI_EP1_IN_Callback>:
//! \note also: bEP, bEPStatus only relevant for LPC17xx port
/////////////////////////////////////////////////////////////////////////////
void MIOS32_USB_MIDI_EP1_IN_Callback(u8 bEP, u8 bEPStatus)
{
  // package has been sent
  tx_buffer_busy = 0;
 8012e40:	4b02      	ldr	r3, [pc, #8]	; (8012e4c <MIOS32_USB_MIDI_EP1_IN_Callback+0xc>)
 8012e42:	2200      	movs	r2, #0
 8012e44:	701a      	strb	r2, [r3, #0]

  // check for next package
  MIOS32_USB_MIDI_TxBufferHandler();
 8012e46:	f7ff bd55 	b.w	80128f4 <MIOS32_USB_MIDI_TxBufferHandler>
 8012e4a:	bf00      	nop
 8012e4c:	20000320 	.word	0x20000320

08012e50 <MIOS32_USB_MIDI_EP2_OUT_Callback>:
//! \note also: bEP, bEPStatus only relevant for LPC17xx port
/////////////////////////////////////////////////////////////////////////////
void MIOS32_USB_MIDI_EP2_OUT_Callback(u8 bEP, u8 bEPStatus)
{
  // put package into buffer
  rx_buffer_new_data = 1;
 8012e50:	4b02      	ldr	r3, [pc, #8]	; (8012e5c <MIOS32_USB_MIDI_EP2_OUT_Callback+0xc>)
 8012e52:	2201      	movs	r2, #1
 8012e54:	701a      	strb	r2, [r3, #0]
  MIOS32_USB_MIDI_RxBufferHandler();
 8012e56:	f7ff bcf7 	b.w	8012848 <MIOS32_USB_MIDI_RxBufferHandler>
 8012e5a:	bf00      	nop
 8012e5c:	20000426 	.word	0x20000426

08012e60 <MIOS32_UART_BaudrateSet>:
//! \return 0: baudrate has been changed
//! \return -1: uart not available
//! \return -2: function not prepared for this UART
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_BaudrateSet(u8 uart, u32 baudrate)
{
 8012e60:	b530      	push	{r4, r5, lr}
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8012e62:	2801      	cmp	r0, #1
//! \return 0: baudrate has been changed
//! \return -1: uart not available
//! \return -2: function not prepared for this UART
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_BaudrateSet(u8 uart, u32 baudrate)
{
 8012e64:	b085      	sub	sp, #20
 8012e66:	4604      	mov	r4, r0
 8012e68:	460d      	mov	r5, r1
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8012e6a:	d81b      	bhi.n	8012ea4 <MIOS32_UART_BaudrateSet+0x44>
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
  USART_InitStructure.USART_Parity = USART_Parity_No;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8012e6c:	f04f 010c 	mov.w	r1, #12

  USART_InitStructure.USART_BaudRate = baudrate;
 8012e70:	aa04      	add	r2, sp, #16
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;

  // USART configuration
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8012e72:	f04f 0300 	mov.w	r3, #0
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

  USART_InitStructure.USART_BaudRate = baudrate;

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
 8012e76:	bf14      	ite	ne
 8012e78:	480c      	ldrne	r0, [pc, #48]	; (8012eac <MIOS32_UART_BaudrateSet+0x4c>)
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8012e7a:	480d      	ldreq	r0, [pc, #52]	; (8012eb0 <MIOS32_UART_BaudrateSet+0x50>)
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
  USART_InitStructure.USART_Parity = USART_Parity_No;
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8012e7c:	f8ad 100a 	strh.w	r1, [sp, #10]
  USART_InitStructure.USART_BaudRate = baudrate;

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8012e80:	4669      	mov	r1, sp
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;

  // USART configuration
  USART_InitTypeDef USART_InitStructure;
  USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8012e82:	f8ad 3004 	strh.w	r3, [sp, #4]
  USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8012e86:	f8ad 3006 	strh.w	r3, [sp, #6]
  USART_InitStructure.USART_Parity = USART_Parity_No;
 8012e8a:	f8ad 3008 	strh.w	r3, [sp, #8]
  USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8012e8e:	f8ad 300c 	strh.w	r3, [sp, #12]
  USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

  USART_InitStructure.USART_BaudRate = baudrate;
 8012e92:	f842 5d10 	str.w	r5, [r2, #-16]!

  switch( uart ) {
  case 0: USART_Init(MIOS32_UART0, &USART_InitStructure); break;
#if NUM_SUPPORTED_UARTS >= 2
  case 1: USART_Init(MIOS32_UART1, &USART_InitStructure); break;
 8012e96:	f000 fecb 	bl	8013c30 <USART_Init>
  default:
    return -2; // not prepared
  }

  // store baudrate in array
  uart_baudrate[uart] = baudrate;
 8012e9a:	4806      	ldr	r0, [pc, #24]	; (8012eb4 <MIOS32_UART_BaudrateSet+0x54>)
 8012e9c:	f840 5024 	str.w	r5, [r0, r4, lsl #2]

  return 0;
 8012ea0:	2000      	movs	r0, #0
 8012ea2:	e001      	b.n	8012ea8 <MIOS32_UART_BaudrateSet+0x48>
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1;
 8012ea4:	f04f 30ff 	mov.w	r0, #4294967295
  // store baudrate in array
  uart_baudrate[uart] = baudrate;

  return 0;
#endif
}
 8012ea8:	b005      	add	sp, #20
 8012eaa:	bd30      	pop	{r4, r5, pc}
 8012eac:	40004400 	.word	0x40004400
 8012eb0:	40004800 	.word	0x40004800
 8012eb4:	20000544 	.word	0x20000544

08012eb8 <MIOS32_UART_Init>:
//! \param[in] mode currently only mode 0 supported
//! \return < 0 if initialisation failed
//! \note Applications shouldn't call this function directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_Init(u32 mode)
{
 8012eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  // currently only mode 0 supported
  if( mode != 0 )
 8012eba:	4604      	mov	r4, r0
 8012ebc:	2800      	cmp	r0, #0
 8012ebe:	f040 8084 	bne.w	8012fca <MIOS32_UART_Init+0x112>
  return -1; // no UARTs
#else

  // map UART pins
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_UART0_REMAP_FUNC;
 8012ec2:	2102      	movs	r1, #2
 8012ec4:	2207      	movs	r2, #7
 8012ec6:	4842      	ldr	r0, [pc, #264]	; (8012fd0 <MIOS32_UART_Init+0x118>)
 8012ec8:	f000 fc8a 	bl	80137e0 <GPIO_PinAFConfig>
 8012ecc:	2103      	movs	r1, #3
 8012ece:	2207      	movs	r2, #7
 8012ed0:	483f      	ldr	r0, [pc, #252]	; (8012fd0 <MIOS32_UART_Init+0x118>)
 8012ed2:	f000 fc85 	bl	80137e0 <GPIO_PinAFConfig>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_UART1_REMAP_FUNC;
 8012ed6:	2108      	movs	r1, #8
 8012ed8:	2207      	movs	r2, #7
 8012eda:	483e      	ldr	r0, [pc, #248]	; (8012fd4 <MIOS32_UART_Init+0x11c>)
 8012edc:	f000 fc80 	bl	80137e0 <GPIO_PinAFConfig>
 8012ee0:	2207      	movs	r2, #7
 8012ee2:	2109      	movs	r1, #9
 8012ee4:	483b      	ldr	r0, [pc, #236]	; (8012fd4 <MIOS32_UART_Init+0x11c>)
 8012ee6:	f000 fc7b 	bl	80137e0 <GPIO_PinAFConfig>
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART2_ASSIGNMENT != 0
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
 8012eea:	4668      	mov	r0, sp
  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012eec:	2501      	movs	r5, #1
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART2_ASSIGNMENT != 0
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
 8012eee:	f000 fc6a 	bl	80137c6 <GPIO_StructInit>
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
 8012ef2:	2604      	movs	r6, #4
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8012ef4:	2702      	movs	r7, #2
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8012ef6:	4836      	ldr	r0, [pc, #216]	; (8012fd0 <MIOS32_UART_Init+0x118>)
  GPIO_StructInit(&GPIO_InitStructure);
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
 8012ef8:	9600      	str	r6, [sp, #0]
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8012efa:	4669      	mov	r1, sp
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;

  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8012efc:	f88d 7004 	strb.w	r7, [sp, #4]
  MIOS32_UART3_REMAP_FUNC;
#endif

  // configure UART pins
  GPIO_StructInit(&GPIO_InitStructure);
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8012f00:	f88d 4005 	strb.w	r4, [sp, #5]
  // outputs as open-drain
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
#if MIOS32_UART0_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012f04:	f88d 5006 	strb.w	r5, [sp, #6]
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
 8012f08:	f000 fc10 	bl	801372c <GPIO_Init>
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
 8012f0c:	f44f 7380 	mov.w	r3, #256	; 0x100
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8012f10:	4830      	ldr	r0, [pc, #192]	; (8012fd4 <MIOS32_UART_Init+0x11c>)
#endif
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
 8012f12:	9300      	str	r3, [sp, #0]
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8012f14:	4669      	mov	r1, sp
  GPIO_Init(MIOS32_UART0_TX_PORT, &GPIO_InitStructure);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_TX_PIN;
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8012f16:	f88d 7004 	strb.w	r7, [sp, #4]
#if MIOS32_UART1_TX_OD
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8012f1a:	f88d 5006 	strb.w	r5, [sp, #6]
#else
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
#endif
  GPIO_Init(MIOS32_UART1_TX_PORT, &GPIO_InitStructure);
 8012f1e:	f000 fc05 	bl	801372c <GPIO_Init>

  // inputs with internal pull-up
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
 8012f22:	2008      	movs	r0, #8
 8012f24:	9000      	str	r0, [sp, #0]
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
 8012f26:	4669      	mov	r1, sp
 8012f28:	4829      	ldr	r0, [pc, #164]	; (8012fd0 <MIOS32_UART_Init+0x118>)
#endif
  GPIO_Init(MIOS32_UART3_TX_PORT, &GPIO_InitStructure);
#endif

  // inputs with internal pull-up
  GPIO_InitStructure.GPIO_Mode  = GPIO_Mode_AF;
 8012f2a:	f88d 7004 	strb.w	r7, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 8012f2e:	f88d 5007 	strb.w	r5, [sp, #7]
#if MIOS32_UART0_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
 8012f32:	f000 fbfb 	bl	801372c <GPIO_Init>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_RX_PIN;
 8012f36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8012f3a:	9100      	str	r1, [sp, #0]
  GPIO_Init(MIOS32_UART1_RX_PORT, &GPIO_InitStructure);
 8012f3c:	4825      	ldr	r0, [pc, #148]	; (8012fd4 <MIOS32_UART_Init+0x11c>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8012f3e:	4f26      	ldr	r7, [pc, #152]	; (8012fd8 <MIOS32_UART_Init+0x120>)
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART0_RX_PIN;
  GPIO_Init(MIOS32_UART0_RX_PORT, &GPIO_InitStructure);
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  GPIO_InitStructure.GPIO_Pin = MIOS32_UART1_RX_PIN;
  GPIO_Init(MIOS32_UART1_RX_PORT, &GPIO_InitStructure);
 8012f40:	4669      	mov	r1, sp
 8012f42:	f000 fbf3 	bl	801372c <GPIO_Init>
  GPIO_Init(MIOS32_UART3_RX_PORT, &GPIO_InitStructure);
#endif

  // enable all USART clocks
  // TODO: more generic approach for different UART selections
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_USART6, ENABLE);
 8012f46:	2030      	movs	r0, #48	; 0x30
 8012f48:	4629      	mov	r1, r5
 8012f4a:	f000 fd0f 	bl	801396c <RCC_APB2PeriphClockCmd>
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2 | RCC_APB1Periph_USART3 | RCC_APB1Periph_UART4 | RCC_APB1Periph_UART5, ENABLE);
 8012f4e:	f44f 10f0 	mov.w	r0, #1966080	; 0x1e0000
 8012f52:	4629      	mov	r1, r5
 8012f54:	f000 fcfe 	bl	8013954 <RCC_APB1PeriphClockCmd>

  // USART configuration
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_UART_BaudrateSet(0, MIOS32_UART0_BAUDRATE);
 8012f58:	f647 2112 	movw	r1, #31250	; 0x7a12
 8012f5c:	4620      	mov	r0, r4
 8012f5e:	f7ff ff7f 	bl	8012e60 <MIOS32_UART_BaudrateSet>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_UART_BaudrateSet(1, MIOS32_UART1_BAUDRATE);
 8012f62:	f647 2112 	movw	r1, #31250	; 0x7a12
 8012f66:	4628      	mov	r0, r5
 8012f68:	f7ff ff7a 	bl	8012e60 <MIOS32_UART_BaudrateSet>
  MIOS32_UART_BaudrateSet(3, MIOS32_UART3_BAUDRATE);
#endif

  // configure and enable UART interrupts
#if MIOS32_UART0_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART0_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
 8012f6c:	4631      	mov	r1, r6
 8012f6e:	2026      	movs	r0, #38	; 0x26
 8012f70:	f7ff f8ac 	bl	80120cc <MIOS32_IRQ_Install>
  USART_ITConfig(MIOS32_UART0, USART_IT_RXNE, ENABLE);
 8012f74:	462a      	mov	r2, r5
 8012f76:	4819      	ldr	r0, [pc, #100]	; (8012fdc <MIOS32_UART_Init+0x124>)
 8012f78:	f240 5125 	movw	r1, #1317	; 0x525
 8012f7c:	f000 fec0 	bl	8013d00 <USART_ITConfig>
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART1_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
 8012f80:	4631      	mov	r1, r6
 8012f82:	2027      	movs	r0, #39	; 0x27
 8012f84:	f7ff f8a2 	bl	80120cc <MIOS32_IRQ_Install>
  USART_ITConfig(MIOS32_UART1, USART_IT_RXNE, ENABLE);
 8012f88:	4815      	ldr	r0, [pc, #84]	; (8012fe0 <MIOS32_UART_Init+0x128>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8012f8a:	4e16      	ldr	r6, [pc, #88]	; (8012fe4 <MIOS32_UART_Init+0x12c>)
  USART_ITConfig(MIOS32_UART0, USART_IT_RXNE, ENABLE);
#endif

#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  MIOS32_IRQ_Install(MIOS32_UART1_IRQ_CHANNEL, MIOS32_IRQ_UART_PRIORITY);
  USART_ITConfig(MIOS32_UART1, USART_IT_RXNE, ENABLE);
 8012f8c:	f240 5125 	movw	r1, #1317	; 0x525
 8012f90:	462a      	mov	r2, r5
 8012f92:	f000 feb5 	bl	8013d00 <USART_ITConfig>

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012f96:	4a14      	ldr	r2, [pc, #80]	; (8012fe8 <MIOS32_UART_Init+0x130>)
 8012f98:	4b14      	ldr	r3, [pc, #80]	; (8012fec <MIOS32_UART_Init+0x134>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8012f9a:	4815      	ldr	r0, [pc, #84]	; (8012ff0 <MIOS32_UART_Init+0x138>)
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012f9c:	4915      	ldr	r1, [pc, #84]	; (8012ff4 <MIOS32_UART_Init+0x13c>)
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8012f9e:	703c      	strb	r4, [r7, #0]
 8012fa0:	7034      	strb	r4, [r6, #0]
 8012fa2:	7004      	strb	r4, [r0, #0]
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012fa4:	700c      	strb	r4, [r1, #0]
 8012fa6:	7014      	strb	r4, [r2, #0]
 8012fa8:	701c      	strb	r4, [r3, #0]
#endif

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
 8012faa:	707c      	strb	r4, [r7, #1]
 8012fac:	7074      	strb	r4, [r6, #1]
 8012fae:	7044      	strb	r4, [r0, #1]
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012fb0:	704c      	strb	r4, [r1, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 8012fb2:	480a      	ldr	r0, [pc, #40]	; (8012fdc <MIOS32_UART_Init+0x124>)

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012fb4:	7054      	strb	r4, [r2, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 8012fb6:	4629      	mov	r1, r5

  // clear buffer counters
  int i;
  for(i=0; i<NUM_SUPPORTED_UARTS; ++i) {
    rx_buffer_tail[i] = rx_buffer_head[i] = rx_buffer_size[i] = 0;
    tx_buffer_tail[i] = tx_buffer_head[i] = tx_buffer_size[i] = 0;
 8012fb8:	705c      	strb	r4, [r3, #1]
  }

  // enable UARTs
#if MIOS32_UART0_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART0, ENABLE);
 8012fba:	f000 fe95 	bl	8013ce8 <USART_Cmd>
#endif
#if NUM_SUPPORTED_UARTS >= 2 && MIOS32_UART1_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART1, ENABLE);
 8012fbe:	4808      	ldr	r0, [pc, #32]	; (8012fe0 <MIOS32_UART_Init+0x128>)
 8012fc0:	4629      	mov	r1, r5
 8012fc2:	f000 fe91 	bl	8013ce8 <USART_Cmd>
#endif
#if NUM_SUPPORTED_UARTS >= 4 && MIOS32_UART3_ASSIGNMENT != 0
  USART_Cmd(MIOS32_UART3, ENABLE);
#endif

  return 0; // no error
 8012fc6:	4620      	mov	r0, r4
 8012fc8:	e001      	b.n	8012fce <MIOS32_UART_Init+0x116>
{
  GPIO_InitTypeDef GPIO_InitStructure;

  // currently only mode 0 supported
  if( mode != 0 )
    return -1; // unsupported mode
 8012fca:	f04f 30ff 	mov.w	r0, #4294967295
  USART_Cmd(MIOS32_UART3, ENABLE);
#endif

  return 0; // no error
#endif
}
 8012fce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8012fd0:	40020000 	.word	0x40020000
 8012fd4:	40020c00 	.word	0x40020c00
 8012fd8:	2000043a 	.word	0x2000043a
 8012fdc:	40004400 	.word	0x40004400
 8012fe0:	40004800 	.word	0x40004800
 8012fe4:	2000053e 	.word	0x2000053e
 8012fe8:	2000054c 	.word	0x2000054c
 8012fec:	20000438 	.word	0x20000438
 8012ff0:	2000043c 	.word	0x2000043c
 8012ff4:	20000540 	.word	0x20000540

08012ff8 <MIOS32_UART_RxBufferGet>:
s32 MIOS32_UART_RxBufferGet(u8 uart)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8012ff8:	2801      	cmp	r0, #1
//! \return -2 if no new byte available
//! \return >= 0: number of received bytes
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_RxBufferGet(u8 uart)
{
 8012ffa:	b538      	push	{r3, r4, r5, lr}
 8012ffc:	4604      	mov	r4, r0
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8012ffe:	d81b      	bhi.n	8013038 <MIOS32_UART_RxBufferGet+0x40>
    return -1; // UART not available

  if( !rx_buffer_size[uart] )
 8013000:	4b10      	ldr	r3, [pc, #64]	; (8013044 <MIOS32_UART_RxBufferGet+0x4c>)
 8013002:	5c18      	ldrb	r0, [r3, r0]
 8013004:	b1d8      	cbz	r0, 801303e <MIOS32_UART_RxBufferGet+0x46>
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
 8013006:	f7ff f839 	bl	801207c <MIOS32_IRQ_Disable>
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 801300a:	4b0f      	ldr	r3, [pc, #60]	; (8013048 <MIOS32_UART_RxBufferGet+0x50>)
 801300c:	490f      	ldr	r1, [pc, #60]	; (801304c <MIOS32_UART_RxBufferGet+0x54>)
 801300e:	5d1a      	ldrb	r2, [r3, r4]
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8013010:	5d18      	ldrb	r0, [r3, r4]
  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 8013012:	eb02 1584 	add.w	r5, r2, r4, lsl #6
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8013016:	1c42      	adds	r2, r0, #1
  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = rx_buffer[uart][rx_buffer_tail[uart]];
 8013018:	5d4d      	ldrb	r5, [r1, r5]
  if( ++rx_buffer_tail[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 801301a:	b2d1      	uxtb	r1, r2
 801301c:	293f      	cmp	r1, #63	; 0x3f
 801301e:	5519      	strb	r1, [r3, r4]
 8013020:	d901      	bls.n	8013026 <MIOS32_UART_RxBufferGet+0x2e>
    rx_buffer_tail[uart] = 0;
 8013022:	2000      	movs	r0, #0
 8013024:	5518      	strb	r0, [r3, r4]
  --rx_buffer_size[uart];
 8013026:	4b07      	ldr	r3, [pc, #28]	; (8013044 <MIOS32_UART_RxBufferGet+0x4c>)
 8013028:	5d1a      	ldrb	r2, [r3, r4]
 801302a:	1e51      	subs	r1, r2, #1
 801302c:	b2c8      	uxtb	r0, r1
 801302e:	5518      	strb	r0, [r3, r4]
  MIOS32_IRQ_Enable();
 8013030:	f7ff f838 	bl	80120a4 <MIOS32_IRQ_Enable>

  return b; // return received byte
 8013034:	4628      	mov	r0, r5
 8013036:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8013038:	f04f 30ff 	mov.w	r0, #4294967295
 801303c:	bd38      	pop	{r3, r4, r5, pc}

  if( !rx_buffer_size[uart] )
    return -2; // nothing new in buffer
 801303e:	f06f 0001 	mvn.w	r0, #1
  --rx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return b; // return received byte
#endif
}
 8013042:	bd38      	pop	{r3, r4, r5, pc}
 8013044:	2000043a 	.word	0x2000043a
 8013048:	2000043c 	.word	0x2000043c
 801304c:	200004be 	.word	0x200004be

08013050 <MIOS32_UART_RxBufferPut>:
s32 MIOS32_UART_RxBufferPut(u8 uart, u8 b)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8013050:	2801      	cmp	r0, #1
//! \return -1 if UART not available
//! \return -2 if buffer full (retry)
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_RxBufferPut(u8 uart, u8 b)
{
 8013052:	b538      	push	{r3, r4, r5, lr}
 8013054:	4604      	mov	r4, r0
 8013056:	460d      	mov	r5, r1
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8013058:	d81c      	bhi.n	8013094 <MIOS32_UART_RxBufferPut+0x44>
    return -1; // UART not available

  if( rx_buffer_size[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 801305a:	4b11      	ldr	r3, [pc, #68]	; (80130a0 <MIOS32_UART_RxBufferPut+0x50>)
 801305c:	5c18      	ldrb	r0, [r3, r0]
 801305e:	283f      	cmp	r0, #63	; 0x3f
 8013060:	d81b      	bhi.n	801309a <MIOS32_UART_RxBufferPut+0x4a>
    return -2; // buffer full (retry)

  // copy received byte into receive buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
 8013062:	f7ff f80b 	bl	801207c <MIOS32_IRQ_Disable>
  rx_buffer[uart][rx_buffer_head[uart]] = b;
 8013066:	4b0f      	ldr	r3, [pc, #60]	; (80130a4 <MIOS32_UART_RxBufferPut+0x54>)
 8013068:	490f      	ldr	r1, [pc, #60]	; (80130a8 <MIOS32_UART_RxBufferPut+0x58>)
 801306a:	5d1a      	ldrb	r2, [r3, r4]
 801306c:	eb02 1084 	add.w	r0, r2, r4, lsl #6
  if( ++rx_buffer_head[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8013070:	5d1a      	ldrb	r2, [r3, r4]
    return -2; // buffer full (retry)

  // copy received byte into receive buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
  rx_buffer[uart][rx_buffer_head[uart]] = b;
 8013072:	540d      	strb	r5, [r1, r0]
  if( ++rx_buffer_head[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
 8013074:	1c50      	adds	r0, r2, #1
 8013076:	b2c1      	uxtb	r1, r0
 8013078:	293f      	cmp	r1, #63	; 0x3f
 801307a:	5519      	strb	r1, [r3, r4]
 801307c:	d901      	bls.n	8013082 <MIOS32_UART_RxBufferPut+0x32>
    rx_buffer_head[uart] = 0;
 801307e:	2200      	movs	r2, #0
 8013080:	551a      	strb	r2, [r3, r4]
  ++rx_buffer_size[uart];
 8013082:	4b07      	ldr	r3, [pc, #28]	; (80130a0 <MIOS32_UART_RxBufferPut+0x50>)
 8013084:	5d18      	ldrb	r0, [r3, r4]
 8013086:	1c41      	adds	r1, r0, #1
 8013088:	b2ca      	uxtb	r2, r1
 801308a:	551a      	strb	r2, [r3, r4]
  MIOS32_IRQ_Enable();
 801308c:	f7ff f80a 	bl	80120a4 <MIOS32_IRQ_Enable>

  return 0; // no error
 8013090:	2000      	movs	r0, #0
 8013092:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8013094:	f04f 30ff 	mov.w	r0, #4294967295
 8013098:	bd38      	pop	{r3, r4, r5, pc}

  if( rx_buffer_size[uart] >= MIOS32_UART_RX_BUFFER_SIZE )
    return -2; // buffer full (retry)
 801309a:	f06f 0001 	mvn.w	r0, #1
  ++rx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return 0; // no error
#endif
}
 801309e:	bd38      	pop	{r3, r4, r5, pc}
 80130a0:	2000043a 	.word	0x2000043a
 80130a4:	2000053e 	.word	0x2000053e
 80130a8:	200004be 	.word	0x200004be

080130ac <MIOS32_UART_TxBufferGet>:
s32 MIOS32_UART_TxBufferGet(u8 uart)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 80130ac:	2801      	cmp	r0, #1
//! \return -2 if no new byte available
//! \return >= 0: transmitted byte
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferGet(u8 uart)
{
 80130ae:	b538      	push	{r3, r4, r5, lr}
 80130b0:	4604      	mov	r4, r0
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 80130b2:	d81b      	bhi.n	80130ec <MIOS32_UART_TxBufferGet+0x40>
    return -1; // UART not available

  if( !tx_buffer_size[uart] )
 80130b4:	4b10      	ldr	r3, [pc, #64]	; (80130f8 <MIOS32_UART_TxBufferGet+0x4c>)
 80130b6:	5c18      	ldrb	r0, [r3, r0]
 80130b8:	b1d8      	cbz	r0, 80130f2 <MIOS32_UART_TxBufferGet+0x46>
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
 80130ba:	f7fe ffdf 	bl	801207c <MIOS32_IRQ_Disable>
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 80130be:	4b0f      	ldr	r3, [pc, #60]	; (80130fc <MIOS32_UART_TxBufferGet+0x50>)
 80130c0:	490f      	ldr	r1, [pc, #60]	; (8013100 <MIOS32_UART_TxBufferGet+0x54>)
 80130c2:	5d1a      	ldrb	r2, [r3, r4]
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 80130c4:	5d18      	ldrb	r0, [r3, r4]
  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 80130c6:	eb02 1584 	add.w	r5, r2, r4, lsl #6
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 80130ca:	1c42      	adds	r2, r0, #1
  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer

  // get byte - this operation should be atomic!
  MIOS32_IRQ_Disable();
  u8 b = tx_buffer[uart][tx_buffer_tail[uart]];
 80130cc:	5d4d      	ldrb	r5, [r1, r5]
  if( ++tx_buffer_tail[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 80130ce:	b2d1      	uxtb	r1, r2
 80130d0:	293f      	cmp	r1, #63	; 0x3f
 80130d2:	5519      	strb	r1, [r3, r4]
 80130d4:	d901      	bls.n	80130da <MIOS32_UART_TxBufferGet+0x2e>
    tx_buffer_tail[uart] = 0;
 80130d6:	2000      	movs	r0, #0
 80130d8:	5518      	strb	r0, [r3, r4]
  --tx_buffer_size[uart];
 80130da:	4b07      	ldr	r3, [pc, #28]	; (80130f8 <MIOS32_UART_TxBufferGet+0x4c>)
 80130dc:	5d1a      	ldrb	r2, [r3, r4]
 80130de:	1e51      	subs	r1, r2, #1
 80130e0:	b2c8      	uxtb	r0, r1
 80130e2:	5518      	strb	r0, [r3, r4]
  MIOS32_IRQ_Enable();
 80130e4:	f7fe ffde 	bl	80120a4 <MIOS32_IRQ_Enable>

  return b; // return transmitted byte
 80130e8:	4628      	mov	r0, r5
 80130ea:	bd38      	pop	{r3, r4, r5, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 80130ec:	f04f 30ff 	mov.w	r0, #4294967295
 80130f0:	bd38      	pop	{r3, r4, r5, pc}

  if( !tx_buffer_size[uart] )
    return -2; // nothing new in buffer
 80130f2:	f06f 0001 	mvn.w	r0, #1
  --tx_buffer_size[uart];
  MIOS32_IRQ_Enable();

  return b; // return transmitted byte
#endif
}
 80130f6:	bd38      	pop	{r3, r4, r5, pc}
 80130f8:	20000540 	.word	0x20000540
 80130fc:	20000438 	.word	0x20000438
 8013100:	2000043e 	.word	0x2000043e

08013104 <MIOS32_UART_TxBufferPutMore_NonBlocking>:
s32 MIOS32_UART_TxBufferPutMore_NonBlocking(u8 uart, u8 *buffer, u16 len)
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 8013104:	2801      	cmp	r0, #1
//! \return -2 if buffer full or cannot get all requested bytes (retry)
//! \return -3 if UART not supported by MIOS32_UART_TxBufferPut Routine
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferPutMore_NonBlocking(u8 uart, u8 *buffer, u16 len)
{
 8013106:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013108:	4604      	mov	r4, r0
 801310a:	460d      	mov	r5, r1
 801310c:	4616      	mov	r6, r2
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
 801310e:	d830      	bhi.n	8013172 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x6e>
    return -1; // UART not available

  if( (tx_buffer_size[uart]+len) >= MIOS32_UART_TX_BUFFER_SIZE )
 8013110:	4b1b      	ldr	r3, [pc, #108]	; (8013180 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x7c>)
 8013112:	5c18      	ldrb	r0, [r3, r0]
 8013114:	1881      	adds	r1, r0, r2
 8013116:	293f      	cmp	r1, #63	; 0x3f
 8013118:	dc2e      	bgt.n	8013178 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x74>
    return -2; // buffer full or cannot get all requested bytes (retry)

  // copy bytes to be transmitted into transmit buffer
  // this operation should be atomic!
  MIOS32_IRQ_Disable();
 801311a:	f7fe ffaf 	bl	801207c <MIOS32_IRQ_Disable>

  u16 i;
  for(i=0; i<len; ++i) {
 801311e:	4628      	mov	r0, r5
 8013120:	1b42      	subs	r2, r0, r5
 8013122:	b293      	uxth	r3, r2
 8013124:	42b3      	cmp	r3, r6
 8013126:	d220      	bcs.n	801316a <MIOS32_UART_TxBufferPutMore_NonBlocking+0x66>
    tx_buffer[uart][tx_buffer_head[uart]] = *buffer++;
 8013128:	4b16      	ldr	r3, [pc, #88]	; (8013184 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x80>)
 801312a:	4917      	ldr	r1, [pc, #92]	; (8013188 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x84>)
 801312c:	5d1f      	ldrb	r7, [r3, r4]
 801312e:	eb07 1284 	add.w	r2, r7, r4, lsl #6
 8013132:	f810 7b01 	ldrb.w	r7, [r0], #1
 8013136:	548f      	strb	r7, [r1, r2]

    if( ++tx_buffer_head[uart] >= MIOS32_UART_TX_BUFFER_SIZE )
 8013138:	5d1a      	ldrb	r2, [r3, r4]
 801313a:	1c51      	adds	r1, r2, #1
 801313c:	b2ca      	uxtb	r2, r1
 801313e:	2a3f      	cmp	r2, #63	; 0x3f
 8013140:	551a      	strb	r2, [r3, r4]
 8013142:	d901      	bls.n	8013148 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x44>
      tx_buffer_head[uart] = 0;
 8013144:	2100      	movs	r1, #0
 8013146:	5519      	strb	r1, [r3, r4]

    // enable Tx interrupt if buffer was empty
    if( ++tx_buffer_size[uart] == 1 ) {
 8013148:	4a0d      	ldr	r2, [pc, #52]	; (8013180 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x7c>)
 801314a:	5d13      	ldrb	r3, [r2, r4]
 801314c:	1c59      	adds	r1, r3, #1
 801314e:	b2cb      	uxtb	r3, r1
 8013150:	2b01      	cmp	r3, #1
 8013152:	5513      	strb	r3, [r2, r4]
 8013154:	d1e4      	bne.n	8013120 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x1c>
      switch( uart ) {
 8013156:	2c01      	cmp	r4, #1
        case 0: MIOS32_UART0->CR1 |= (1 << 7); break; // enable TXE interrupt (TXEIE=1)
 8013158:	bf14      	ite	ne
 801315a:	4b0c      	ldrne	r3, [pc, #48]	; (801318c <MIOS32_UART_TxBufferPutMore_NonBlocking+0x88>)
        case 1: MIOS32_UART1->CR1 |= (1 << 7); break; // enable TXE interrupt (TXEIE=1)
 801315c:	4b0c      	ldreq	r3, [pc, #48]	; (8013190 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x8c>)
 801315e:	899a      	ldrh	r2, [r3, #12]
 8013160:	b291      	uxth	r1, r2
 8013162:	f041 0280 	orr.w	r2, r1, #128	; 0x80
 8013166:	819a      	strh	r2, [r3, #12]
 8013168:	e7da      	b.n	8013120 <MIOS32_UART_TxBufferPutMore_NonBlocking+0x1c>
        default: MIOS32_IRQ_Enable(); return -3; // uart not supported by routine (yet)
      }
    }
  }

  MIOS32_IRQ_Enable();
 801316a:	f7fe ff9b 	bl	80120a4 <MIOS32_IRQ_Enable>

  return 0; // no error
 801316e:	2000      	movs	r0, #0
 8013170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
#if NUM_SUPPORTED_UARTS == 0
  return -1; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return -1; // UART not available
 8013172:	f04f 30ff 	mov.w	r0, #4294967295
 8013176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  if( (tx_buffer_size[uart]+len) >= MIOS32_UART_TX_BUFFER_SIZE )
    return -2; // buffer full or cannot get all requested bytes (retry)
 8013178:	f06f 0001 	mvn.w	r0, #1

  MIOS32_IRQ_Enable();

  return 0; // no error
#endif
}
 801317c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801317e:	bf00      	nop
 8013180:	20000540 	.word	0x20000540
 8013184:	2000054c 	.word	0x2000054c
 8013188:	2000043e 	.word	0x2000043e
 801318c:	40004400 	.word	0x40004400
 8013190:	40004800 	.word	0x40004800

08013194 <MIOS32_UART_TxBufferPutMore>:
//! \return -1 if UART not available
//! \return -3 if UART not supported by MIOS32_UART_TxBufferPut Routine
//! \note Applications shouldn't call these functions directly, instead please use \ref MIOS32_COM or \ref MIOS32_MIDI layer functions
/////////////////////////////////////////////////////////////////////////////
s32 MIOS32_UART_TxBufferPutMore(u8 uart, u8 *buffer, u16 len)
{
 8013194:	b570      	push	{r4, r5, r6, lr}
 8013196:	4606      	mov	r6, r0
 8013198:	460d      	mov	r5, r1
 801319a:	4614      	mov	r4, r2
  s32 error;

  while( (error=MIOS32_UART_TxBufferPutMore_NonBlocking(uart, buffer, len)) == -2 );
 801319c:	4630      	mov	r0, r6
 801319e:	4629      	mov	r1, r5
 80131a0:	4622      	mov	r2, r4
 80131a2:	f7ff ffaf 	bl	8013104 <MIOS32_UART_TxBufferPutMore_NonBlocking>
 80131a6:	1c83      	adds	r3, r0, #2
 80131a8:	d0f8      	beq.n	801319c <MIOS32_UART_TxBufferPutMore+0x8>

  return error;
}
 80131aa:	bd70      	pop	{r4, r5, r6, pc}

080131ac <USART2_IRQHandler>:
// Interrupt handler for first UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 1
MIOS32_UART0_IRQHANDLER_FUNC
{
  if( MIOS32_UART0->SR & (1 << 5) ) { // check if RXNE flag is set
 80131ac:	4b15      	ldr	r3, [pc, #84]	; (8013204 <USART2_IRQHandler+0x58>)
 80131ae:	881a      	ldrh	r2, [r3, #0]
 80131b0:	f002 0020 	and.w	r0, r2, #32
 80131b4:	b281      	uxth	r1, r0
/////////////////////////////////////////////////////////////////////////////
// Interrupt handler for first UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 1
MIOS32_UART0_IRQHANDLER_FUNC
{
 80131b6:	b510      	push	{r4, lr}
  if( MIOS32_UART0->SR & (1 << 5) ) { // check if RXNE flag is set
 80131b8:	b149      	cbz	r1, 80131ce <USART2_IRQHandler+0x22>
    u8 b = MIOS32_UART0->DR;
 80131ba:	889c      	ldrh	r4, [r3, #4]
 80131bc:	b2e4      	uxtb	r4, r4

#if MIOS32_UART0_ASSIGNMENT == 1
    s32 status = MIOS32_MIDI_SendByteToRxCallback(UART0, b);
 80131be:	2020      	movs	r0, #32
 80131c0:	4621      	mov	r1, r4
 80131c2:	f7fe f929 	bl	8011418 <MIOS32_MIDI_SendByteToRxCallback>
#else
    s32 status = 0;
#endif

    if( status == 0 && MIOS32_UART_RxBufferPut(0, b) < 0 ) {
 80131c6:	b910      	cbnz	r0, 80131ce <USART2_IRQHandler+0x22>
 80131c8:	4621      	mov	r1, r4
 80131ca:	f7ff ff41 	bl	8013050 <MIOS32_UART_RxBufferPut>
      // here we could add some error handling
    }
  }

  if( MIOS32_UART0->SR & (1 << 7) ) { // check if TXE flag is set
 80131ce:	4c0d      	ldr	r4, [pc, #52]	; (8013204 <USART2_IRQHandler+0x58>)
 80131d0:	8823      	ldrh	r3, [r4, #0]
 80131d2:	f003 0280 	and.w	r2, r3, #128	; 0x80
 80131d6:	b290      	uxth	r0, r2
 80131d8:	b198      	cbz	r0, 8013202 <USART2_IRQHandler+0x56>
  return 0; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return 0;
  else
    return tx_buffer_size[uart];
 80131da:	490b      	ldr	r1, [pc, #44]	; (8013208 <USART2_IRQHandler+0x5c>)
 80131dc:	780b      	ldrb	r3, [r1, #0]
      // here we could add some error handling
    }
  }

  if( MIOS32_UART0->SR & (1 << 7) ) { // check if TXE flag is set
    if( MIOS32_UART_TxBufferUsed(0) > 0 ) {
 80131de:	b153      	cbz	r3, 80131f6 <USART2_IRQHandler+0x4a>
      s32 b = MIOS32_UART_TxBufferGet(0);
 80131e0:	2000      	movs	r0, #0
 80131e2:	f7ff ff63 	bl	80130ac <MIOS32_UART_TxBufferGet>
      if( b < 0 ) {
 80131e6:	2800      	cmp	r0, #0
 80131e8:	da02      	bge.n	80131f0 <USART2_IRQHandler+0x44>
	// here we could add some error handling
	MIOS32_UART0->DR = 0xff;
 80131ea:	20ff      	movs	r0, #255	; 0xff
 80131ec:	80a0      	strh	r0, [r4, #4]
 80131ee:	bd10      	pop	{r4, pc}
      } else {
	MIOS32_UART0->DR = b;
 80131f0:	b282      	uxth	r2, r0
 80131f2:	80a2      	strh	r2, [r4, #4]
 80131f4:	bd10      	pop	{r4, pc}
      }
    } else {
      MIOS32_UART0->CR1 &= ~(1 << 7); // disable TXE interrupt (TXEIE=0)
 80131f6:	89a2      	ldrh	r2, [r4, #12]
 80131f8:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 80131fc:	0401      	lsls	r1, r0, #16
 80131fe:	0c0b      	lsrs	r3, r1, #16
 8013200:	81a3      	strh	r3, [r4, #12]
 8013202:	bd10      	pop	{r4, pc}
 8013204:	40004400 	.word	0x40004400
 8013208:	20000540 	.word	0x20000540

0801320c <USART3_IRQHandler>:
// Interrupt handler for second UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 2
MIOS32_UART1_IRQHANDLER_FUNC
{
  if( MIOS32_UART1->SR & (1 << 5) ) { // check if RXNE flag is set
 801320c:	4b16      	ldr	r3, [pc, #88]	; (8013268 <USART3_IRQHandler+0x5c>)
 801320e:	881a      	ldrh	r2, [r3, #0]
 8013210:	f002 0020 	and.w	r0, r2, #32
 8013214:	b281      	uxth	r1, r0
/////////////////////////////////////////////////////////////////////////////
// Interrupt handler for second UART
/////////////////////////////////////////////////////////////////////////////
#if NUM_SUPPORTED_UARTS >= 2
MIOS32_UART1_IRQHANDLER_FUNC
{
 8013216:	b510      	push	{r4, lr}
  if( MIOS32_UART1->SR & (1 << 5) ) { // check if RXNE flag is set
 8013218:	b151      	cbz	r1, 8013230 <USART3_IRQHandler+0x24>
    u8 b = MIOS32_UART1->DR;
 801321a:	889c      	ldrh	r4, [r3, #4]
 801321c:	b2e4      	uxtb	r4, r4

#if MIOS32_UART1_ASSIGNMENT == 1
    s32 status = MIOS32_MIDI_SendByteToRxCallback(UART1, b);
 801321e:	2021      	movs	r0, #33	; 0x21
 8013220:	4621      	mov	r1, r4
 8013222:	f7fe f8f9 	bl	8011418 <MIOS32_MIDI_SendByteToRxCallback>
#else
    s32 status = 0;
#endif

    if( status == 0 && MIOS32_UART_RxBufferPut(1, b) < 0 ) {
 8013226:	b918      	cbnz	r0, 8013230 <USART3_IRQHandler+0x24>
 8013228:	2001      	movs	r0, #1
 801322a:	4621      	mov	r1, r4
 801322c:	f7ff ff10 	bl	8013050 <MIOS32_UART_RxBufferPut>
      // here we could add some error handling
    }
  }
  
  if( MIOS32_UART1->SR & (1 << 7) ) { // check if TXE flag is set
 8013230:	4c0d      	ldr	r4, [pc, #52]	; (8013268 <USART3_IRQHandler+0x5c>)
 8013232:	8823      	ldrh	r3, [r4, #0]
 8013234:	f003 0280 	and.w	r2, r3, #128	; 0x80
 8013238:	b290      	uxth	r0, r2
 801323a:	b198      	cbz	r0, 8013264 <USART3_IRQHandler+0x58>
  return 0; // no UART available
#else
  if( uart >= NUM_SUPPORTED_UARTS )
    return 0;
  else
    return tx_buffer_size[uart];
 801323c:	490b      	ldr	r1, [pc, #44]	; (801326c <USART3_IRQHandler+0x60>)
 801323e:	784b      	ldrb	r3, [r1, #1]
      // here we could add some error handling
    }
  }
  
  if( MIOS32_UART1->SR & (1 << 7) ) { // check if TXE flag is set
    if( MIOS32_UART_TxBufferUsed(1) > 0 ) {
 8013240:	b153      	cbz	r3, 8013258 <USART3_IRQHandler+0x4c>
      s32 b = MIOS32_UART_TxBufferGet(1);
 8013242:	2001      	movs	r0, #1
 8013244:	f7ff ff32 	bl	80130ac <MIOS32_UART_TxBufferGet>
      if( b < 0 ) {
 8013248:	2800      	cmp	r0, #0
 801324a:	da02      	bge.n	8013252 <USART3_IRQHandler+0x46>
	// here we could add some error handling
	MIOS32_UART1->DR = 0xff;
 801324c:	20ff      	movs	r0, #255	; 0xff
 801324e:	80a0      	strh	r0, [r4, #4]
 8013250:	bd10      	pop	{r4, pc}
      } else {
	MIOS32_UART1->DR = b;
 8013252:	b282      	uxth	r2, r0
 8013254:	80a2      	strh	r2, [r4, #4]
 8013256:	bd10      	pop	{r4, pc}
      }
    } else {
      MIOS32_UART1->CR1 &= ~(1 << 7); // disable TXE interrupt (TXEIE=0)
 8013258:	89a2      	ldrh	r2, [r4, #12]
 801325a:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 801325e:	0401      	lsls	r1, r0, #16
 8013260:	0c0b      	lsrs	r3, r1, #16
 8013262:	81a3      	strh	r3, [r4, #12]
 8013264:	bd10      	pop	{r4, pc}
 8013266:	bf00      	nop
 8013268:	40004800 	.word	0x40004800
 801326c:	20000540 	.word	0x20000540

08013270 <EV_IRQHandler>:
/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
  u32 SR1Register = iicx->base->SR1;
 8013270:	6803      	ldr	r3, [r0, #0]
 8013272:	8a9a      	ldrh	r2, [r3, #20]

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags
 8013274:	8b19      	ldrh	r1, [r3, #24]
/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
  u32 SR1Register = iicx->base->SR1;
 8013276:	b292      	uxth	r2, r2

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags

  /* If SB = 1, I2C master sent a START on the bus: EV5) */
  if( (SR1Register & 0x0001) == 0x0001 ) {
 8013278:	07d1      	lsls	r1, r2, #31

/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC event interrupts
/////////////////////////////////////////////////////////////////////////////
static void EV_IRQHandler(iic_rec_t *iicx)
{
 801327a:	b510      	push	{r4, lr}
  u32 SR1Register = iicx->base->SR1;

  if( iicx->base->SR2 ); // SR2Register not used, but we've to read this SFR to clear the flags

  /* If SB = 1, I2C master sent a START on the bus: EV5) */
  if( (SR1Register & 0x0001) == 0x0001 ) {
 801327c:	d50d      	bpl.n	801329a <EV_IRQHandler+0x2a>
    // don't send address if stop was requested (WRITE_WITHOUT_STOP - mode, start condition was sent)
    // we have to wait for the application to start the next transfer
    if( iicx->transfer_state.STOP_REQUESTED ) {
 801327e:	6941      	ldr	r1, [r0, #20]
 8013280:	078a      	lsls	r2, r1, #30
 8013282:	d507      	bpl.n	8013294 <EV_IRQHandler+0x24>
      // transfer finished
      iicx->transfer_state.BUSY = 0;
 8013284:	7d02      	ldrb	r2, [r0, #20]
 8013286:	f022 0101 	bic.w	r1, r2, #1
 801328a:	7501      	strb	r1, [r0, #20]
      // disable all interrupts
      iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 801328c:	8898      	ldrh	r0, [r3, #4]
 801328e:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8013292:	e027      	b.n	80132e4 <EV_IRQHandler+0x74>
      return;
    }

    /* Send the slave address for transmssion or for reception (according to the configured value
       in the write master write routine */
    iicx->base->DR = iicx->iic_address;
 8013294:	7900      	ldrb	r0, [r0, #4]
 8013296:	8218      	strh	r0, [r3, #16]
    return;
 8013298:	bd10      	pop	{r4, pc}
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
 801329a:	f002 0102 	and.w	r1, r2, #2
 801329e:	b289      	uxth	r1, r1
 80132a0:	2900      	cmp	r1, #0
 80132a2:	d031      	beq.n	8013308 <EV_IRQHandler+0x98>
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 80132a4:	7901      	ldrb	r1, [r0, #4]
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 80132a6:	8a02      	ldrh	r2, [r0, #16]
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 80132a8:	f011 0f01 	tst.w	r1, #1
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 80132ac:	b291      	uxth	r1, r2
  }

  /* If ADDR = 1, EV6 */
  if( (SR1Register & 0x0002) == 0x0002 ) {
    /* Write the first data in case the Master is Transmitter */
    if( !(iicx->iic_address & 1) ) {
 80132ae:	d11d      	bne.n	80132ec <EV_IRQHandler+0x7c>
      if( iicx->buffer_len == 0 ) { // no data transmitted (only address was sent)
 80132b0:	2900      	cmp	r1, #0
 80132b2:	d036      	beq.n	8013322 <EV_IRQHandler+0xb2>
	iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);

	// transfer finished
	iicx->transfer_state.BUSY = 0;	
      } else {
	if( iicx->buffer_ix < iicx->buffer_len ) {
 80132b4:	8a42      	ldrh	r2, [r0, #18]
 80132b6:	b291      	uxth	r1, r2
 80132b8:	8a02      	ldrh	r2, [r0, #16]
 80132ba:	b292      	uxth	r2, r2
 80132bc:	4291      	cmp	r1, r2
 80132be:	d208      	bcs.n	80132d2 <EV_IRQHandler+0x62>
	  /* Write the first data in the data register */
	  iicx->base->DR = (iicx->tx_buffer_ptr == NULL) ? 0 : iicx->tx_buffer_ptr[iicx->buffer_ix++];
 80132c0:	6882      	ldr	r2, [r0, #8]
 80132c2:	b12a      	cbz	r2, 80132d0 <EV_IRQHandler+0x60>
 80132c4:	8a41      	ldrh	r1, [r0, #18]
 80132c6:	b289      	uxth	r1, r1
 80132c8:	5c52      	ldrb	r2, [r2, r1]
 80132ca:	3101      	adds	r1, #1
 80132cc:	b289      	uxth	r1, r1
 80132ce:	8241      	strh	r1, [r0, #18]
 80132d0:	821a      	strh	r2, [r3, #16]
	}

	/* If no further data to be sent, disable the I2C BUF IT
	   in order to not have a TxE interrupt */
	if( iicx->buffer_ix >= iicx->buffer_len ) {
 80132d2:	8a42      	ldrh	r2, [r0, #18]
 80132d4:	8a00      	ldrh	r0, [r0, #16]
 80132d6:	b291      	uxth	r1, r2
 80132d8:	b282      	uxth	r2, r0
 80132da:	4291      	cmp	r1, r2
 80132dc:	d378      	bcc.n	80133d0 <EV_IRQHandler+0x160>
	  iicx->base->CR2 &= (u16)~I2C_IT_BUF;
 80132de:	8899      	ldrh	r1, [r3, #4]
 80132e0:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 80132e4:	0402      	lsls	r2, r0, #16
 80132e6:	0c11      	lsrs	r1, r2, #16
 80132e8:	8099      	strh	r1, [r3, #4]
 80132ea:	bd10      	pop	{r4, pc}
      /* Master Receiver */

      /* At this stage, ADDR is cleared because both SR1 and SR2 were read.*/
      /* EV6_1: used for single byte reception. The ACK disable and the STOP
	 Programming should be done just after ADDR is cleared. */
      if( iicx->buffer_len == 1 ) {
 80132ec:	2901      	cmp	r1, #1
 80132ee:	d16f      	bne.n	80133d0 <EV_IRQHandler+0x160>
	/* Clear ACK */
	iicx->base->CR1 &= 0xFBFF; // CR1_ACK_Reset
 80132f0:	881a      	ldrh	r2, [r3, #0]
 80132f2:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 80132f6:	040a      	lsls	r2, r1, #16
 80132f8:	0c11      	lsrs	r1, r2, #16
 80132fa:	8019      	strh	r1, [r3, #0]
	/* Program the STOP */
	iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 80132fc:	881a      	ldrh	r2, [r3, #0]
 80132fe:	b291      	uxth	r1, r2
 8013300:	f441 7200 	orr.w	r2, r1, #512	; 0x200
 8013304:	801a      	strh	r2, [r3, #0]
 8013306:	e05f      	b.n	80133c8 <EV_IRQHandler+0x158>
    return;
  }

  /* Master transmits the remaing data: from data2 until the last one.  */
  /* If TXE is set */
  if( (SR1Register &0x0084) == 0x0080 ) {
 8013308:	f002 0184 	and.w	r1, r2, #132	; 0x84
 801330c:	2980      	cmp	r1, #128	; 0x80
 801330e:	d106      	bne.n	801331e <EV_IRQHandler+0xae>
    /* If there is still data to write */
    if( iicx->buffer_ix < iicx->buffer_len ) {
 8013310:	8a42      	ldrh	r2, [r0, #18]
 8013312:	b291      	uxth	r1, r2
 8013314:	8a02      	ldrh	r2, [r0, #16]
 8013316:	b292      	uxth	r2, r2
 8013318:	4291      	cmp	r1, r2
 801331a:	d3d1      	bcc.n	80132c0 <EV_IRQHandler+0x50>
 801331c:	e058      	b.n	80133d0 <EV_IRQHandler+0x160>

    return;
  }

  /* If BTF and TXE are set (EV8_2), program the STOP */
  if( (SR1Register & 0x0084) == 0x0084 ) {
 801331e:	2984      	cmp	r1, #132	; 0x84
 8013320:	d112      	bne.n	8013348 <EV_IRQHandler+0xd8>
    /* Program the STOP */
    iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 8013322:	881a      	ldrh	r2, [r3, #0]
 8013324:	b291      	uxth	r1, r2
 8013326:	f441 7200 	orr.w	r2, r1, #512	; 0x200
 801332a:	801a      	strh	r2, [r3, #0]
    iicx->transfer_state.STOP_REQUESTED = 1;
 801332c:	7d01      	ldrb	r1, [r0, #20]
 801332e:	f041 0202 	orr.w	r2, r1, #2
 8013332:	7502      	strb	r2, [r0, #20]

    // disable all interrupts
    iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8013334:	8899      	ldrh	r1, [r3, #4]
 8013336:	f421 62e0 	bic.w	r2, r1, #1792	; 0x700
 801333a:	0411      	lsls	r1, r2, #16
 801333c:	0c0a      	lsrs	r2, r1, #16
 801333e:	809a      	strh	r2, [r3, #4]

    // transfer finished
    iicx->transfer_state.BUSY = 0;
 8013340:	7d03      	ldrb	r3, [r0, #20]
 8013342:	f023 0101 	bic.w	r1, r3, #1
 8013346:	e042      	b.n	80133ce <EV_IRQHandler+0x15e>

    return;
  }

  /* If RXNE is set */
  if( (SR1Register & 0x0040) == 0x0040 && iicx->rx_buffer_ptr != NULL ) {
 8013348:	f002 0240 	and.w	r2, r2, #64	; 0x40
 801334c:	b291      	uxth	r1, r2
 801334e:	2900      	cmp	r1, #0
 8013350:	d03e      	beq.n	80133d0 <EV_IRQHandler+0x160>
 8013352:	68c1      	ldr	r1, [r0, #12]
 8013354:	2900      	cmp	r1, #0
 8013356:	d03b      	beq.n	80133d0 <EV_IRQHandler+0x160>
    /* Read the data register */

    u8 b = iicx->base->DR;
 8013358:	8a1c      	ldrh	r4, [r3, #16]

    // failsave: still place in buffer?
    if( iicx->buffer_ix < iicx->buffer_len )
 801335a:	8a42      	ldrh	r2, [r0, #18]

  /* If RXNE is set */
  if( (SR1Register & 0x0040) == 0x0040 && iicx->rx_buffer_ptr != NULL ) {
    /* Read the data register */

    u8 b = iicx->base->DR;
 801335c:	b2e3      	uxtb	r3, r4

    // failsave: still place in buffer?
    if( iicx->buffer_ix < iicx->buffer_len )
 801335e:	b294      	uxth	r4, r2
 8013360:	8a02      	ldrh	r2, [r0, #16]
 8013362:	b292      	uxth	r2, r2
 8013364:	4294      	cmp	r4, r2
 8013366:	d205      	bcs.n	8013374 <EV_IRQHandler+0x104>
      iicx->rx_buffer_ptr[iicx->buffer_ix++] = b;
 8013368:	8a42      	ldrh	r2, [r0, #18]
 801336a:	b292      	uxth	r2, r2
 801336c:	548b      	strb	r3, [r1, r2]
 801336e:	1c51      	adds	r1, r2, #1
 8013370:	b28a      	uxth	r2, r1
 8013372:	8242      	strh	r2, [r0, #18]

    // last byte received, disable interrupts and return.
    if( iicx->transfer_state.STOP_REQUESTED ) {
 8013374:	6941      	ldr	r1, [r0, #20]
 8013376:	0789      	lsls	r1, r1, #30
 8013378:	d50b      	bpl.n	8013392 <EV_IRQHandler+0x122>
      // transfer finished
      iicx->transfer_state.BUSY = 0;
 801337a:	7d02      	ldrb	r2, [r0, #20]
 801337c:	f022 0101 	bic.w	r1, r2, #1
 8013380:	7501      	strb	r1, [r0, #20]
      // disable all interrupts
      iicx->base->CR2 &= (u16)~(I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8013382:	6800      	ldr	r0, [r0, #0]
 8013384:	8883      	ldrh	r3, [r0, #4]
 8013386:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 801338a:	0411      	lsls	r1, r2, #16
 801338c:	0c0b      	lsrs	r3, r1, #16
 801338e:	8083      	strh	r3, [r0, #4]
      return;
 8013390:	bd10      	pop	{r4, pc}
    }
 
    // request NAK and stop condition before receiving last data
    if( (iicx->buffer_ix >= iicx->buffer_len-1) || (iicx->transfer_state.ABORT_IF_FIRST_BYTE_0 && iicx->buffer_ix == 1 && b == 0x00) ) {
 8013392:	8a42      	ldrh	r2, [r0, #18]
 8013394:	b291      	uxth	r1, r2
 8013396:	8a02      	ldrh	r2, [r0, #16]
 8013398:	b292      	uxth	r2, r2
 801339a:	3a01      	subs	r2, #1
 801339c:	4291      	cmp	r1, r2
 801339e:	da07      	bge.n	80133b0 <EV_IRQHandler+0x140>
 80133a0:	6941      	ldr	r1, [r0, #20]
 80133a2:	074a      	lsls	r2, r1, #29
 80133a4:	d514      	bpl.n	80133d0 <EV_IRQHandler+0x160>
 80133a6:	8a42      	ldrh	r2, [r0, #18]
 80133a8:	b291      	uxth	r1, r2
 80133aa:	2901      	cmp	r1, #1
 80133ac:	d110      	bne.n	80133d0 <EV_IRQHandler+0x160>
 80133ae:	b97b      	cbnz	r3, 80133d0 <EV_IRQHandler+0x160>
      /* Clear ACK */
      iicx->base->CR1 &= 0xFBFF; // CR1_ACK_Reset
 80133b0:	6802      	ldr	r2, [r0, #0]
 80133b2:	8813      	ldrh	r3, [r2, #0]
 80133b4:	f423 6180 	bic.w	r1, r3, #1024	; 0x400
 80133b8:	040b      	lsls	r3, r1, #16
 80133ba:	0c19      	lsrs	r1, r3, #16
 80133bc:	8011      	strh	r1, [r2, #0]
      /* Program the STOP */
      iicx->base->CR1 |= 0x0200; // CR1_STOP_Set
 80133be:	8813      	ldrh	r3, [r2, #0]
 80133c0:	b299      	uxth	r1, r3
 80133c2:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 80133c6:	8013      	strh	r3, [r2, #0]
      iicx->transfer_state.STOP_REQUESTED = 1;
 80133c8:	7d03      	ldrb	r3, [r0, #20]
 80133ca:	f043 0102 	orr.w	r1, r3, #2
 80133ce:	7501      	strb	r1, [r0, #20]
 80133d0:	bd10      	pop	{r4, pc}
	...

080133d4 <ER_IRQHandler>:

/////////////////////////////////////////////////////////////////////////////
// Internal function for handling IIC error interrupts
/////////////////////////////////////////////////////////////////////////////
static void ER_IRQHandler(iic_rec_t *iicx)
{
 80133d4:	b538      	push	{r3, r4, r5, lr}
 80133d6:	4604      	mov	r4, r0
  // Read SR1 and SR2 at the beginning (if not done so, flags may get lost)
  u32 event = I2C_GetLastEvent(iicx->base);
 80133d8:	6800      	ldr	r0, [r0, #0]
 80133da:	f000 fa2d 	bl	8013838 <I2C_GetLastEvent>
  // note that only one error number is available
  // the order of these checks defines the priority

  // bus error (start/stop condition during read
  // unlikely, should only be relevant for slave mode?)
  if( event & I2C_FLAG_BERR  ) {
 80133de:	4b17      	ldr	r3, [pc, #92]	; (801343c <ER_IRQHandler+0x68>)
 80133e0:	4003      	ands	r3, r0
// Internal function for handling IIC error interrupts
/////////////////////////////////////////////////////////////////////////////
static void ER_IRQHandler(iic_rec_t *iicx)
{
  // Read SR1 and SR2 at the beginning (if not done so, flags may get lost)
  u32 event = I2C_GetLastEvent(iicx->base);
 80133e2:	4605      	mov	r5, r0
  // note that only one error number is available
  // the order of these checks defines the priority

  // bus error (start/stop condition during read
  // unlikely, should only be relevant for slave mode?)
  if( event & I2C_FLAG_BERR  ) {
 80133e4:	b13b      	cbz	r3, 80133f6 <ER_IRQHandler+0x22>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_BERR);
 80133e6:	6820      	ldr	r0, [r4, #0]
 80133e8:	f04f 2101 	mov.w	r1, #16777472	; 0x1000100
 80133ec:	f000 fa2c 	bl	8013848 <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_BUS;
 80133f0:	f06f 0005 	mvn.w	r0, #5
 80133f4:	61a0      	str	r0, [r4, #24]
  }

  // arbitration lost
  if( event & I2C_FLAG_ARLO ) {
 80133f6:	4912      	ldr	r1, [pc, #72]	; (8013440 <ER_IRQHandler+0x6c>)
 80133f8:	4029      	ands	r1, r5
 80133fa:	b131      	cbz	r1, 801340a <ER_IRQHandler+0x36>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_ARLO);
 80133fc:	6820      	ldr	r0, [r4, #0]
 80133fe:	4911      	ldr	r1, [pc, #68]	; (8013444 <ER_IRQHandler+0x70>)
 8013400:	f000 fa22 	bl	8013848 <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_ARBITRATION_LOST;
 8013404:	f06f 0204 	mvn.w	r2, #4
 8013408:	61a2      	str	r2, [r4, #24]
  }

  // no acknowledge received from slave (e.g. slave not connected)
  if( event & I2C_FLAG_AF ) {
 801340a:	4b0f      	ldr	r3, [pc, #60]	; (8013448 <ER_IRQHandler+0x74>)
 801340c:	402b      	ands	r3, r5
 801340e:	b153      	cbz	r3, 8013426 <ER_IRQHandler+0x52>
    I2C_ClearITPendingBit(iicx->base, I2C_IT_AF);
 8013410:	6820      	ldr	r0, [r4, #0]
 8013412:	490e      	ldr	r1, [pc, #56]	; (801344c <ER_IRQHandler+0x78>)
 8013414:	f000 fa18 	bl	8013848 <I2C_ClearITPendingBit>
    iicx->transfer_error = MIOS32_IIC_ERROR_SLAVE_NOT_CONNECTED;
 8013418:	f06f 0006 	mvn.w	r0, #6
 801341c:	61a0      	str	r0, [r4, #24]
    // send stop condition to release bus
    I2C_GenerateSTOP(iicx->base, ENABLE);
 801341e:	2101      	movs	r1, #1
 8013420:	6820      	ldr	r0, [r4, #0]
 8013422:	f000 f9f4 	bl	801380e <I2C_GenerateSTOP>
  }

  // disable interrupts
  I2C_ITConfig(iicx->base, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR, DISABLE);
 8013426:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 801342a:	2200      	movs	r2, #0
 801342c:	6820      	ldr	r0, [r4, #0]
 801342e:	f000 f9fa 	bl	8013826 <I2C_ITConfig>

  // notify that transfer has finished (due to the error)
  iicx->transfer_state.BUSY = 0;
 8013432:	7d21      	ldrb	r1, [r4, #20]
 8013434:	f021 0201 	bic.w	r2, r1, #1
 8013438:	7522      	strb	r2, [r4, #20]
 801343a:	bd38      	pop	{r3, r4, r5, pc}
 801343c:	10000100 	.word	0x10000100
 8013440:	10000200 	.word	0x10000200
 8013444:	01000200 	.word	0x01000200
 8013448:	10000400 	.word	0x10000400
 801344c:	01000400 	.word	0x01000400

08013450 <I2C2_EV_IRQHandler>:
// interrupt vectors
/////////////////////////////////////////////////////////////////////////////

void I2C2_EV_IRQHandler(void)
{
  EV_IRQHandler((iic_rec_t *)&iic_rec[0]);
 8013450:	4801      	ldr	r0, [pc, #4]	; (8013458 <I2C2_EV_IRQHandler+0x8>)
 8013452:	f7ff bf0d 	b.w	8013270 <EV_IRQHandler>
 8013456:	bf00      	nop
 8013458:	20000550 	.word	0x20000550

0801345c <I2C2_ER_IRQHandler>:
}

void I2C2_ER_IRQHandler(void)
{
  ER_IRQHandler((iic_rec_t *)&iic_rec[0]);
 801345c:	4801      	ldr	r0, [pc, #4]	; (8013464 <I2C2_ER_IRQHandler+0x8>)
 801345e:	f7ff bfb9 	b.w	80133d4 <ER_IRQHandler>
 8013462:	bf00      	nop
 8013464:	20000550 	.word	0x20000550

08013468 <I2C1_EV_IRQHandler>:


#if MIOS32_IIC_NUM >= 2
void I2C1_EV_IRQHandler(void)
{
  EV_IRQHandler((iic_rec_t *)&iic_rec[1]);
 8013468:	4801      	ldr	r0, [pc, #4]	; (8013470 <I2C1_EV_IRQHandler+0x8>)
 801346a:	f7ff bf01 	b.w	8013270 <EV_IRQHandler>
 801346e:	bf00      	nop
 8013470:	20000574 	.word	0x20000574

08013474 <I2C1_ER_IRQHandler>:
}

void I2C1_ER_IRQHandler(void)
{
  ER_IRQHandler((iic_rec_t *)&iic_rec[1]);
 8013474:	4801      	ldr	r0, [pc, #4]	; (801347c <I2C1_ER_IRQHandler+0x8>)
 8013476:	f7ff bfad 	b.w	80133d4 <ER_IRQHandler>
 801347a:	bf00      	nop
 801347c:	20000574 	.word	0x20000574

08013480 <printchar>:

static void printchar(char **str, int c)
{
  //	extern int putchar(int c);
	
	if (str) {
 8013480:	b120      	cbz	r0, 801348c <printchar+0xc>
		**str = c;
 8013482:	6803      	ldr	r3, [r0, #0]
 8013484:	7019      	strb	r1, [r3, #0]
		++(*str);
 8013486:	6801      	ldr	r1, [r0, #0]
 8013488:	1c4a      	adds	r2, r1, #1
 801348a:	6002      	str	r2, [r0, #0]
 801348c:	4770      	bx	lr

0801348e <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 801348e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 8013492:	1e14      	subs	r4, r2, #0

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8013494:	4680      	mov	r8, r0
 8013496:	4689      	mov	r9, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 8013498:	dc01      	bgt.n	801349e <prints+0x10>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 801349a:	2720      	movs	r7, #32
 801349c:	e00f      	b.n	80134be <prints+0x30>

	if (width > 0) {
 801349e:	2200      	movs	r2, #0
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80134a0:	f819 1002 	ldrb.w	r1, [r9, r2]
 80134a4:	b109      	cbz	r1, 80134aa <prints+0x1c>
 80134a6:	3201      	adds	r2, #1
 80134a8:	e7fa      	b.n	80134a0 <prints+0x12>
		if (len >= width) width = 0;
 80134aa:	42a2      	cmp	r2, r4
		else width -= len;
 80134ac:	bfb4      	ite	lt
 80134ae:	ebc2 0404 	rsblt	r4, r2, r4

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
 80134b2:	460c      	movge	r4, r1
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
 80134b4:	f013 0f02 	tst.w	r3, #2
 80134b8:	bf0c      	ite	eq
 80134ba:	2720      	moveq	r7, #32
 80134bc:	2730      	movne	r7, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 80134be:	07db      	lsls	r3, r3, #31
 80134c0:	d40c      	bmi.n	80134dc <prints+0x4e>
 80134c2:	4625      	mov	r5, r4
		for ( ; width > 0; --width) {
 80134c4:	2d00      	cmp	r5, #0
 80134c6:	dd05      	ble.n	80134d4 <prints+0x46>
			printchar (out, padchar);
 80134c8:	4640      	mov	r0, r8
 80134ca:	4639      	mov	r1, r7
 80134cc:	f7ff ffd8 	bl	8013480 <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 80134d0:	3d01      	subs	r5, #1
 80134d2:	e7f7      	b.n	80134c4 <prints+0x36>
}

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
 80134d4:	ea24 76e4 	bic.w	r6, r4, r4, asr #31
 80134d8:	1ba4      	subs	r4, r4, r6
 80134da:	e000      	b.n	80134de <prints+0x50>
{
	register int pc = 0, padchar = ' ';
 80134dc:	2600      	movs	r6, #0
 80134de:	4635      	mov	r5, r6
}

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
 80134e0:	ebc6 0309 	rsb	r3, r6, r9
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 80134e4:	5d59      	ldrb	r1, [r3, r5]
 80134e6:	b121      	cbz	r1, 80134f2 <prints+0x64>
		printchar (out, *string);
 80134e8:	4640      	mov	r0, r8
 80134ea:	f7ff ffc9 	bl	8013480 <printchar>
		++pc;
 80134ee:	3501      	adds	r5, #1
 80134f0:	e7f6      	b.n	80134e0 <prints+0x52>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 80134f2:	4626      	mov	r6, r4
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 80134f4:	2e00      	cmp	r6, #0
 80134f6:	dd05      	ble.n	8013504 <prints+0x76>
		printchar (out, padchar);
 80134f8:	4640      	mov	r0, r8
 80134fa:	4639      	mov	r1, r7
 80134fc:	f7ff ffc0 	bl	8013480 <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 8013500:	3e01      	subs	r6, #1
 8013502:	e7f7      	b.n	80134f4 <prints+0x66>
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
 8013504:	2c00      	cmp	r4, #0
 8013506:	bfac      	ite	ge
 8013508:	1928      	addge	r0, r5, r4
 801350a:	1c28      	addlt	r0, r5, #0
 801350c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013510 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 8013510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013514:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8013516:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 801351a:	4681      	mov	r9, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
 801351c:	460c      	mov	r4, r1

	if (i == 0) {
 801351e:	b951      	cbnz	r1, 8013536 <printi+0x26>
		print_buf[0] = '0';
 8013520:	2230      	movs	r2, #48	; 0x30
 8013522:	f88d 2004 	strb.w	r2, [sp, #4]
		print_buf[1] = '\0';
 8013526:	f88d 1005 	strb.w	r1, [sp, #5]
		return prints (out, print_buf, width, pad);
 801352a:	4632      	mov	r2, r6
 801352c:	a901      	add	r1, sp, #4
 801352e:	4643      	mov	r3, r8
 8013530:	f7ff ffad 	bl	801348e <prints>
 8013534:	e035      	b.n	80135a2 <printi+0x92>
	}

	if (sg && b == 10 && i < 0) {
 8013536:	b133      	cbz	r3, 8013546 <printi+0x36>
 8013538:	2a0a      	cmp	r2, #10
 801353a:	d104      	bne.n	8013546 <printi+0x36>
 801353c:	2900      	cmp	r1, #0
 801353e:	da02      	bge.n	8013546 <printi+0x36>
		neg = 1;
		u = -i;
 8013540:	424c      	negs	r4, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
 8013542:	2701      	movs	r7, #1
 8013544:	e000      	b.n	8013548 <printi+0x38>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8013546:	2700      	movs	r7, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
 8013548:	ad04      	add	r5, sp, #16
 801354a:	2300      	movs	r3, #0
 801354c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013550:	46aa      	mov	sl, r5

	while (u) {
 8013552:	b16c      	cbz	r4, 8013570 <printi+0x60>
		t = u % b;
 8013554:	fbb4 f3f2 	udiv	r3, r4, r2
 8013558:	fb02 4413 	mls	r4, r2, r3, r4
		if( t >= 10 )
 801355c:	2c09      	cmp	r4, #9
 801355e:	dd02      	ble.n	8013566 <printi+0x56>
			t += letbase - '0' - 10;
 8013560:	990e      	ldr	r1, [sp, #56]	; 0x38
 8013562:	393a      	subs	r1, #58	; 0x3a
 8013564:	1864      	adds	r4, r4, r1
		*--s = t + '0';
 8013566:	3430      	adds	r4, #48	; 0x30
 8013568:	f805 4d01 	strb.w	r4, [r5, #-1]!
		u /= b;
 801356c:	461c      	mov	r4, r3
 801356e:	e7ef      	b.n	8013550 <printi+0x40>
	}

	if (neg) {
 8013570:	b187      	cbz	r7, 8013594 <printi+0x84>
		if( width && (pad & PAD_ZERO) ) {
 8013572:	b14e      	cbz	r6, 8013588 <printi+0x78>
 8013574:	f018 0f02 	tst.w	r8, #2
 8013578:	d006      	beq.n	8013588 <printi+0x78>
			printchar (out, '-');
 801357a:	4648      	mov	r0, r9
 801357c:	212d      	movs	r1, #45	; 0x2d
 801357e:	f7ff ff7f 	bl	8013480 <printchar>
			++pc;
			--width;
 8013582:	3e01      	subs	r6, #1
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
 8013584:	2701      	movs	r7, #1
			--width;
 8013586:	e005      	b.n	8013594 <printi+0x84>
		}
		else {
			*--s = '-';
 8013588:	202d      	movs	r0, #45	; 0x2d
 801358a:	f105 3aff 	add.w	sl, r5, #4294967295
 801358e:	f805 0c01 	strb.w	r0, [r5, #-1]

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8013592:	2700      	movs	r7, #0
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
 8013594:	4648      	mov	r0, r9
 8013596:	4651      	mov	r1, sl
 8013598:	4632      	mov	r2, r6
 801359a:	4643      	mov	r3, r8
 801359c:	f7ff ff77 	bl	801348e <prints>
 80135a0:	1838      	adds	r0, r7, r0
}
 80135a2:	b004      	add	sp, #16
 80135a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080135a8 <print>:

static int print( char **out, const char *format, va_list args )
{
 80135a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80135aa:	b089      	sub	sp, #36	; 0x24
 80135ac:	4606      	mov	r6, r0
 80135ae:	460d      	mov	r5, r1
 80135b0:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
 80135b2:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80135b4:	782b      	ldrb	r3, [r5, #0]
 80135b6:	b123      	cbz	r3, 80135c2 <print+0x1a>
		if (*format == '%') {
 80135b8:	2b25      	cmp	r3, #37	; 0x25
 80135ba:	d179      	bne.n	80136b0 <print+0x108>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
 80135bc:	7868      	ldrb	r0, [r5, #1]
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 80135be:	1c6a      	adds	r2, r5, #1
			width = pad = 0;
			if (*format == '\0') break;
 80135c0:	b928      	cbnz	r0, 80135ce <print+0x26>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 80135c2:	2e00      	cmp	r6, #0
 80135c4:	d07b      	beq.n	80136be <print+0x116>
 80135c6:	6830      	ldr	r0, [r6, #0]
 80135c8:	2200      	movs	r2, #0
 80135ca:	7002      	strb	r2, [r0, #0]
 80135cc:	e077      	b.n	80136be <print+0x116>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
 80135ce:	2825      	cmp	r0, #37	; 0x25
 80135d0:	d06d      	beq.n	80136ae <print+0x106>
			if (*format == '-') {
 80135d2:	282d      	cmp	r0, #45	; 0x2d
 80135d4:	d102      	bne.n	80135dc <print+0x34>
				++format;
 80135d6:	1caa      	adds	r2, r5, #2
				pad = PAD_RIGHT;
 80135d8:	2301      	movs	r3, #1
 80135da:	e000      	b.n	80135de <print+0x36>
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
 80135dc:	2300      	movs	r3, #0
 80135de:	4617      	mov	r7, r2
 80135e0:	3201      	adds	r2, #1
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 80135e2:	7839      	ldrb	r1, [r7, #0]
 80135e4:	2930      	cmp	r1, #48	; 0x30
 80135e6:	d102      	bne.n	80135ee <print+0x46>
				++format;
				pad |= PAD_ZERO;
 80135e8:	f043 0302 	orr.w	r3, r3, #2
 80135ec:	e7f7      	b.n	80135de <print+0x36>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 80135ee:	2200      	movs	r2, #0
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 80135f0:	7839      	ldrb	r1, [r7, #0]
 80135f2:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 80135f6:	fa5f fc80 	uxtb.w	ip, r0
 80135fa:	463d      	mov	r5, r7
 80135fc:	3701      	adds	r7, #1
 80135fe:	f1bc 0f09 	cmp.w	ip, #9
 8013602:	d803      	bhi.n	801360c <print+0x64>
				width *= 10;
				width += *format - '0';
 8013604:	250a      	movs	r5, #10
 8013606:	fb05 0202 	mla	r2, r5, r2, r0
 801360a:	e7f1      	b.n	80135f0 <print+0x48>
			}
			if( *format == 's' ) {
 801360c:	2973      	cmp	r1, #115	; 0x73
 801360e:	d109      	bne.n	8013624 <print+0x7c>
				register char *s = (char *)va_arg( args, int );
 8013610:	9f05      	ldr	r7, [sp, #20]
 8013612:	1d39      	adds	r1, r7, #4
 8013614:	9105      	str	r1, [sp, #20]
 8013616:	6839      	ldr	r1, [r7, #0]
				pc += prints (out, s?s:"(null)", width, pad);
 8013618:	4f2a      	ldr	r7, [pc, #168]	; (80136c4 <print+0x11c>)
 801361a:	4630      	mov	r0, r6
 801361c:	2900      	cmp	r1, #0
 801361e:	bf08      	it	eq
 8013620:	4639      	moveq	r1, r7
 8013622:	e041      	b.n	80136a8 <print+0x100>
				continue;
			}
			if( *format == 'd' ) {
 8013624:	2964      	cmp	r1, #100	; 0x64
 8013626:	d10e      	bne.n	8013646 <print+0x9e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8013628:	e88d 000c 	stmia.w	sp, {r2, r3}
 801362c:	9905      	ldr	r1, [sp, #20]
 801362e:	2361      	movs	r3, #97	; 0x61
 8013630:	9302      	str	r3, [sp, #8]
 8013632:	1d08      	adds	r0, r1, #4
 8013634:	6809      	ldr	r1, [r1, #0]
 8013636:	9005      	str	r0, [sp, #20]
 8013638:	220a      	movs	r2, #10
 801363a:	4630      	mov	r0, r6
 801363c:	2301      	movs	r3, #1
 801363e:	f7ff ff67 	bl	8013510 <printi>
 8013642:	1824      	adds	r4, r4, r0
				continue;
 8013644:	e039      	b.n	80136ba <print+0x112>
			}
			if( *format == 'x' ) {
 8013646:	2978      	cmp	r1, #120	; 0x78
 8013648:	d106      	bne.n	8013658 <print+0xb0>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 801364a:	9905      	ldr	r1, [sp, #20]
 801364c:	1d08      	adds	r0, r1, #4
 801364e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8013652:	9005      	str	r0, [sp, #20]
 8013654:	2261      	movs	r2, #97	; 0x61
 8013656:	e007      	b.n	8013668 <print+0xc0>
				continue;
			}
			if( *format == 'X' ) {
 8013658:	2958      	cmp	r1, #88	; 0x58
 801365a:	d10a      	bne.n	8013672 <print+0xca>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 801365c:	9905      	ldr	r1, [sp, #20]
 801365e:	1d08      	adds	r0, r1, #4
 8013660:	e88d 000c 	stmia.w	sp, {r2, r3}
 8013664:	9005      	str	r0, [sp, #20]
 8013666:	2241      	movs	r2, #65	; 0x41
 8013668:	9202      	str	r2, [sp, #8]
 801366a:	4630      	mov	r0, r6
 801366c:	6809      	ldr	r1, [r1, #0]
 801366e:	2210      	movs	r2, #16
 8013670:	e00b      	b.n	801368a <print+0xe2>
				continue;
			}
			if( *format == 'u' ) {
 8013672:	2975      	cmp	r1, #117	; 0x75
 8013674:	d10b      	bne.n	801368e <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 8013676:	e88d 000c 	stmia.w	sp, {r2, r3}
 801367a:	9905      	ldr	r1, [sp, #20]
 801367c:	2361      	movs	r3, #97	; 0x61
 801367e:	9302      	str	r3, [sp, #8]
 8013680:	1d08      	adds	r0, r1, #4
 8013682:	6809      	ldr	r1, [r1, #0]
 8013684:	9005      	str	r0, [sp, #20]
 8013686:	220a      	movs	r2, #10
 8013688:	4630      	mov	r0, r6
 801368a:	2300      	movs	r3, #0
 801368c:	e7d7      	b.n	801363e <print+0x96>
				continue;
			}
			if( *format == 'c' ) {
 801368e:	2963      	cmp	r1, #99	; 0x63
 8013690:	d113      	bne.n	80136ba <print+0x112>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8013692:	9905      	ldr	r1, [sp, #20]
 8013694:	1d08      	adds	r0, r1, #4
 8013696:	6809      	ldr	r1, [r1, #0]
 8013698:	9005      	str	r0, [sp, #20]
				scr[1] = '\0';
 801369a:	2000      	movs	r0, #0
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 801369c:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
 80136a0:	f88d 001d 	strb.w	r0, [sp, #29]
				pc += prints (out, scr, width, pad);
 80136a4:	a907      	add	r1, sp, #28
 80136a6:	4630      	mov	r0, r6
 80136a8:	f7ff fef1 	bl	801348e <prints>
 80136ac:	e7c9      	b.n	8013642 <print+0x9a>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 80136ae:	4615      	mov	r5, r2
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
 80136b0:	4630      	mov	r0, r6
 80136b2:	7829      	ldrb	r1, [r5, #0]
 80136b4:	f7ff fee4 	bl	8013480 <printchar>
			++pc;
 80136b8:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 80136ba:	3501      	adds	r5, #1
 80136bc:	e77a      	b.n	80135b4 <print+0xc>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
 80136be:	4620      	mov	r0, r4
 80136c0:	b009      	add	sp, #36	; 0x24
 80136c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80136c4:	08017ed8 	.word	0x08017ed8

080136c8 <sprintf>:
{
  return print( 0, format, args );
}

int sprintf(char *out, const char *format, ...)
{
 80136c8:	b40e      	push	{r1, r2, r3}
 80136ca:	b50f      	push	{r0, r1, r2, r3, lr}
 80136cc:	aa05      	add	r2, sp, #20
 80136ce:	9001      	str	r0, [sp, #4]
 80136d0:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
        return print( &out, format, args );
 80136d4:	a801      	add	r0, sp, #4

int sprintf(char *out, const char *format, ...)
{
        va_list args;
        
        va_start( args, format );
 80136d6:	9203      	str	r2, [sp, #12]
        return print( &out, format, args );
 80136d8:	f7ff ff66 	bl	80135a8 <print>
}
 80136dc:	b004      	add	sp, #16
 80136de:	f85d eb04 	ldr.w	lr, [sp], #4
 80136e2:	b003      	add	sp, #12
 80136e4:	4770      	bx	lr

080136e6 <vsprintf>:

// TK: added for alternative parameter passing
int vsprintf(char *out, const char *format, va_list args)
{
 80136e6:	b507      	push	{r0, r1, r2, lr}
  char *_out;
  _out = out;
 80136e8:	ab02      	add	r3, sp, #8
 80136ea:	f843 0d04 	str.w	r0, [r3, #-4]!
  return print( &_out, format, args );
 80136ee:	4618      	mov	r0, r3
 80136f0:	f7ff ff5a 	bl	80135a8 <print>
}
 80136f4:	bd0e      	pop	{r1, r2, r3, pc}
	...

080136f8 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80136f8:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80136fc:	4b02      	ldr	r3, [pc, #8]	; (8013708 <NVIC_PriorityGroupConfig+0x10>)
 80136fe:	f440 3100 	orr.w	r1, r0, #131072	; 0x20000
 8013702:	60d9      	str	r1, [r3, #12]
 8013704:	4770      	bx	lr
 8013706:	bf00      	nop
 8013708:	e000ed00 	.word	0xe000ed00

0801370c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 801370c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8013710:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
 8013714:	4b01      	ldr	r3, [pc, #4]	; (801371c <NVIC_SetVectorTable+0x10>)
 8013716:	4310      	orrs	r0, r2
 8013718:	6098      	str	r0, [r3, #8]
 801371a:	4770      	bx	lr
 801371c:	e000ed00 	.word	0xe000ed00

08013720 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8013720:	4b01      	ldr	r3, [pc, #4]	; (8013728 <EXTI_ClearITPendingBit+0x8>)
 8013722:	6158      	str	r0, [r3, #20]
 8013724:	4770      	bx	lr
 8013726:	bf00      	nop
 8013728:	40013c00 	.word	0x40013c00

0801372c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 801372c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 801372e:	680e      	ldr	r6, [r1, #0]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8013730:	2200      	movs	r2, #0
  {
    pos = ((uint32_t)0x01) << pinpos;
 8013732:	2301      	movs	r3, #1
 8013734:	fa03 f302 	lsl.w	r3, r3, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8013738:	ea03 0506 	and.w	r5, r3, r6

    if (currentpin == pos)
 801373c:	429d      	cmp	r5, r3
 801373e:	d13e      	bne.n	80137be <GPIO_Init+0x92>
    {
      // TK: added check if MODER already initialized to target value to avoid glitches during reconfiguration of output pins!
      if( ((GPIOx->MODER >> (2*pinpos)) & 3) != GPIO_InitStruct->GPIO_Mode ) {
 8013740:	6807      	ldr	r7, [r0, #0]
 8013742:	790c      	ldrb	r4, [r1, #4]
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 8013744:	0053      	lsls	r3, r2, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      // TK: added check if MODER already initialized to target value to avoid glitches during reconfiguration of output pins!
      if( ((GPIOx->MODER >> (2*pinpos)) & 3) != GPIO_InitStruct->GPIO_Mode ) {
 8013746:	fa27 f703 	lsr.w	r7, r7, r3
 801374a:	f007 0703 	and.w	r7, r7, #3
 801374e:	42a7      	cmp	r7, r4
 8013750:	d00d      	beq.n	801376e <GPIO_Init+0x42>
	GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8013752:	6807      	ldr	r7, [r0, #0]
 8013754:	f04f 0c03 	mov.w	ip, #3
 8013758:	fa0c fc03 	lsl.w	ip, ip, r3
 801375c:	ea27 070c 	bic.w	r7, r7, ip
 8013760:	6007      	str	r7, [r0, #0]
	GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8013762:	6807      	ldr	r7, [r0, #0]
 8013764:	fa04 fc03 	lsl.w	ip, r4, r3
 8013768:	ea4c 0707 	orr.w	r7, ip, r7
 801376c:	6007      	str	r7, [r0, #0]
      }

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 801376e:	3c01      	subs	r4, #1
 8013770:	2c01      	cmp	r4, #1
 8013772:	d817      	bhi.n	80137a4 <GPIO_Init+0x78>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8013774:	6887      	ldr	r7, [r0, #8]
 8013776:	2403      	movs	r4, #3
 8013778:	fa04 f403 	lsl.w	r4, r4, r3
 801377c:	ea27 0704 	bic.w	r7, r7, r4
 8013780:	6087      	str	r7, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8013782:	794c      	ldrb	r4, [r1, #5]
 8013784:	6887      	ldr	r7, [r0, #8]
 8013786:	fa04 f403 	lsl.w	r4, r4, r3
 801378a:	433c      	orrs	r4, r7
 801378c:	6084      	str	r4, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 801378e:	6844      	ldr	r4, [r0, #4]
 8013790:	ea24 0505 	bic.w	r5, r4, r5
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8013794:	798c      	ldrb	r4, [r1, #6]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8013796:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8013798:	6845      	ldr	r5, [r0, #4]
 801379a:	fa04 f402 	lsl.w	r4, r4, r2
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 801379e:	b2a4      	uxth	r4, r4
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80137a0:	432c      	orrs	r4, r5
 80137a2:	6044      	str	r4, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80137a4:	68c5      	ldr	r5, [r0, #12]
 80137a6:	2403      	movs	r4, #3
 80137a8:	fa04 f403 	lsl.w	r4, r4, r3
 80137ac:	ea25 0504 	bic.w	r5, r5, r4
 80137b0:	60c5      	str	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80137b2:	79cd      	ldrb	r5, [r1, #7]
 80137b4:	68c4      	ldr	r4, [r0, #12]
 80137b6:	fa05 f303 	lsl.w	r3, r5, r3
 80137ba:	4323      	orrs	r3, r4
 80137bc:	60c3      	str	r3, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80137be:	3201      	adds	r2, #1
 80137c0:	2a10      	cmp	r2, #16
 80137c2:	d1b6      	bne.n	8013732 <GPIO_Init+0x6>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80137c4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080137c6 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80137c6:	2100      	movs	r1, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80137c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80137cc:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80137ce:	7101      	strb	r1, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80137d0:	7141      	strb	r1, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80137d2:	7181      	strb	r1, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80137d4:	71c1      	strb	r1, [r0, #7]
 80137d6:	4770      	bx	lr

080137d8 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80137d8:	8301      	strh	r1, [r0, #24]
 80137da:	4770      	bx	lr

080137dc <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80137dc:	8341      	strh	r1, [r0, #26]
 80137de:	4770      	bx	lr

080137e0 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80137e0:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80137e4:	08c9      	lsrs	r1, r1, #3
 80137e6:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80137e8:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80137ea:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80137ec:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80137f0:	240f      	movs	r4, #15
 80137f2:	fa04 f403 	lsl.w	r4, r4, r3
 80137f6:	ea25 0404 	bic.w	r4, r5, r4
 80137fa:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80137fe:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8013802:	fa02 f203 	lsl.w	r2, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8013806:	4314      	orrs	r4, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8013808:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 801380c:	bd30      	pop	{r4, r5, pc}

0801380e <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 801380e:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8013810:	b119      	cbz	r1, 801381a <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8013812:	b299      	uxth	r1, r3
 8013814:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 8013818:	e003      	b.n	8013822 <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 801381a:	f423 7100 	bic.w	r1, r3, #512	; 0x200
 801381e:	040a      	lsls	r2, r1, #16
 8013820:	0c13      	lsrs	r3, r2, #16
 8013822:	8003      	strh	r3, [r0, #0]
 8013824:	4770      	bx	lr

08013826 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8013826:	8883      	ldrh	r3, [r0, #4]
 8013828:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 801382a:	b10a      	cbz	r2, 8013830 <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 801382c:	4319      	orrs	r1, r3
 801382e:	e001      	b.n	8013834 <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 8013830:	ea23 0101 	bic.w	r1, r3, r1
 8013834:	8081      	strh	r1, [r0, #4]
 8013836:	4770      	bx	lr

08013838 <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8013838:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 801383a:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 801383c:	b299      	uxth	r1, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 801383e:	ea41 4200 	orr.w	r2, r1, r0, lsl #16

  /* Return status */
  return lastevent;
}
 8013842:	f022 407f 	bic.w	r0, r2, #4278190080	; 0xff000000
 8013846:	4770      	bx	lr

08013848 <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8013848:	43c9      	mvns	r1, r1
 801384a:	b28a      	uxth	r2, r1
 801384c:	8282      	strh	r2, [r0, #20]
 801384e:	4770      	bx	lr

08013850 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8013850:	4b01      	ldr	r3, [pc, #4]	; (8013858 <PWR_BackupAccessCmd+0x8>)
 8013852:	6018      	str	r0, [r3, #0]
 8013854:	4770      	bx	lr
 8013856:	bf00      	nop
 8013858:	420e0020 	.word	0x420e0020

0801385c <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 801385c:	4b1e      	ldr	r3, [pc, #120]	; (80138d8 <RCC_GetClocksFreq+0x7c>)
 801385e:	689a      	ldr	r2, [r3, #8]
 8013860:	f002 010c 	and.w	r1, r2, #12

  switch (tmp)
 8013864:	2904      	cmp	r1, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8013866:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8013868:	d003      	beq.n	8013872 <RCC_GetClocksFreq+0x16>
 801386a:	2908      	cmp	r1, #8
 801386c:	d003      	beq.n	8013876 <RCC_GetClocksFreq+0x1a>
 801386e:	4b1b      	ldr	r3, [pc, #108]	; (80138dc <RCC_GetClocksFreq+0x80>)
 8013870:	e018      	b.n	80138a4 <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8013872:	4b1b      	ldr	r3, [pc, #108]	; (80138e0 <RCC_GetClocksFreq+0x84>)
 8013874:	e016      	b.n	80138a4 <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8013876:	685c      	ldr	r4, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8013878:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 801387a:	6859      	ldr	r1, [r3, #4]
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
 801387c:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8013880:	bf14      	ite	ne
 8013882:	4b17      	ldrne	r3, [pc, #92]	; (80138e0 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8013884:	4b15      	ldreq	r3, [pc, #84]	; (80138dc <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8013886:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 801388a:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 801388e:	4a12      	ldr	r2, [pc, #72]	; (80138d8 <RCC_GetClocksFreq+0x7c>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8013890:	f3c1 1488 	ubfx	r4, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8013894:	6851      	ldr	r1, [r2, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8013896:	4363      	muls	r3, r4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8013898:	f3c1 4401 	ubfx	r4, r1, #16, #2
 801389c:	1c62      	adds	r2, r4, #1
 801389e:	0051      	lsls	r1, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80138a0:	fbb3 f3f1 	udiv	r3, r3, r1
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80138a4:	490c      	ldr	r1, [pc, #48]	; (80138d8 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80138a6:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80138a8:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80138aa:	4a0e      	ldr	r2, [pc, #56]	; (80138e4 <RCC_GetClocksFreq+0x88>)
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 80138ac:	f3c4 1303 	ubfx	r3, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 80138b0:	5cd4      	ldrb	r4, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80138b2:	6803      	ldr	r3, [r0, #0]
 80138b4:	fa23 f304 	lsr.w	r3, r3, r4
 80138b8:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80138ba:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 80138bc:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80138c0:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80138c2:	fa23 f404 	lsr.w	r4, r3, r4
 80138c6:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80138c8:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 80138ca:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 80138ce:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80138d0:	fa23 f302 	lsr.w	r3, r3, r2
 80138d4:	60c3      	str	r3, [r0, #12]
 80138d6:	bd10      	pop	{r4, pc}
 80138d8:	40023800 	.word	0x40023800
 80138dc:	00f42400 	.word	0x00f42400
 80138e0:	007a1200 	.word	0x007a1200
 80138e4:	2000000b 	.word	0x2000000b

080138e8 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80138e8:	f400 7340 	and.w	r3, r0, #768	; 0x300
 80138ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80138f0:	4b08      	ldr	r3, [pc, #32]	; (8013914 <RCC_RTCCLKConfig+0x2c>)
 80138f2:	d108      	bne.n	8013906 <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80138f4:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80138f6:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80138fa:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80138fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8013902:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8013904:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8013906:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8013908:	0500      	lsls	r0, r0, #20
 801390a:	ea41 5210 	orr.w	r2, r1, r0, lsr #20
 801390e:	671a      	str	r2, [r3, #112]	; 0x70
 8013910:	4770      	bx	lr
 8013912:	bf00      	nop
 8013914:	40023800 	.word	0x40023800

08013918 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8013918:	4b01      	ldr	r3, [pc, #4]	; (8013920 <RCC_RTCCLKCmd+0x8>)
 801391a:	6018      	str	r0, [r3, #0]
 801391c:	4770      	bx	lr
 801391e:	bf00      	nop
 8013920:	42470e3c 	.word	0x42470e3c

08013924 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8013924:	4b04      	ldr	r3, [pc, #16]	; (8013938 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8013926:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8013928:	b109      	cbz	r1, 801392e <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 801392a:	4310      	orrs	r0, r2
 801392c:	e001      	b.n	8013932 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 801392e:	ea22 0000 	bic.w	r0, r2, r0
 8013932:	6318      	str	r0, [r3, #48]	; 0x30
 8013934:	4770      	bx	lr
 8013936:	bf00      	nop
 8013938:	40023800 	.word	0x40023800

0801393c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 801393c:	4b04      	ldr	r3, [pc, #16]	; (8013950 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 801393e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8013940:	b109      	cbz	r1, 8013946 <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8013942:	4310      	orrs	r0, r2
 8013944:	e001      	b.n	801394a <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8013946:	ea22 0000 	bic.w	r0, r2, r0
 801394a:	6358      	str	r0, [r3, #52]	; 0x34
 801394c:	4770      	bx	lr
 801394e:	bf00      	nop
 8013950:	40023800 	.word	0x40023800

08013954 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8013954:	4b04      	ldr	r3, [pc, #16]	; (8013968 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8013956:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8013958:	b109      	cbz	r1, 801395e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 801395a:	4310      	orrs	r0, r2
 801395c:	e001      	b.n	8013962 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 801395e:	ea22 0000 	bic.w	r0, r2, r0
 8013962:	6418      	str	r0, [r3, #64]	; 0x40
 8013964:	4770      	bx	lr
 8013966:	bf00      	nop
 8013968:	40023800 	.word	0x40023800

0801396c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 801396c:	4b04      	ldr	r3, [pc, #16]	; (8013980 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 801396e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8013970:	b109      	cbz	r1, 8013976 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8013972:	4310      	orrs	r0, r2
 8013974:	e001      	b.n	801397a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8013976:	ea22 0000 	bic.w	r0, r2, r0
 801397a:	6458      	str	r0, [r3, #68]	; 0x44
 801397c:	4770      	bx	lr
 801397e:	bf00      	nop
 8013980:	40023800 	.word	0x40023800

08013984 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8013984:	4b04      	ldr	r3, [pc, #16]	; (8013998 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8013986:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8013988:	b109      	cbz	r1, 801398e <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 801398a:	4310      	orrs	r0, r2
 801398c:	e001      	b.n	8013992 <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 801398e:	ea22 0000 	bic.w	r0, r2, r0
 8013992:	6118      	str	r0, [r3, #16]
 8013994:	4770      	bx	lr
 8013996:	bf00      	nop
 8013998:	40023800 	.word	0x40023800

0801399c <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 801399c:	4b04      	ldr	r3, [pc, #16]	; (80139b0 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 801399e:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80139a0:	b109      	cbz	r1, 80139a6 <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80139a2:	4310      	orrs	r0, r2
 80139a4:	e001      	b.n	80139aa <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80139a6:	ea22 0000 	bic.w	r0, r2, r0
 80139aa:	6158      	str	r0, [r3, #20]
 80139ac:	4770      	bx	lr
 80139ae:	bf00      	nop
 80139b0:	40023800 	.word	0x40023800

080139b4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80139b4:	4b04      	ldr	r3, [pc, #16]	; (80139c8 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80139b6:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80139b8:	b109      	cbz	r1, 80139be <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80139ba:	4310      	orrs	r0, r2
 80139bc:	e001      	b.n	80139c2 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80139be:	ea22 0000 	bic.w	r0, r2, r0
 80139c2:	6218      	str	r0, [r3, #32]
 80139c4:	4770      	bx	lr
 80139c6:	bf00      	nop
 80139c8:	40023800 	.word	0x40023800

080139cc <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80139cc:	4b04      	ldr	r3, [pc, #16]	; (80139e0 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80139ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80139d0:	b109      	cbz	r1, 80139d6 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80139d2:	4310      	orrs	r0, r2
 80139d4:	e001      	b.n	80139da <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80139d6:	ea22 0000 	bic.w	r0, r2, r0
 80139da:	6258      	str	r0, [r3, #36]	; 0x24
 80139dc:	4770      	bx	lr
 80139de:	bf00      	nop
 80139e0:	40023800 	.word	0x40023800

080139e4 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
 80139e4:	2100      	movs	r1, #0
  
  while (Value >= 10)
 80139e6:	2809      	cmp	r0, #9
 80139e8:	d904      	bls.n	80139f4 <RTC_ByteToBcd2+0x10>
  {
    bcdhigh++;
 80139ea:	1c4b      	adds	r3, r1, #1
    Value -= 10;
 80139ec:	380a      	subs	r0, #10
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
  {
    bcdhigh++;
 80139ee:	b2d9      	uxtb	r1, r3
    Value -= 10;
 80139f0:	b2c0      	uxtb	r0, r0
 80139f2:	e7f8      	b.n	80139e6 <RTC_ByteToBcd2+0x2>
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 80139f4:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
}
 80139f8:	b2c0      	uxtb	r0, r0
 80139fa:	4770      	bx	lr

080139fc <RTC_StructInit>:
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 80139fc:	2100      	movs	r1, #0
 80139fe:	227f      	movs	r2, #127	; 0x7f
 8013a00:	23ff      	movs	r3, #255	; 0xff
 8013a02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8013a06:	4770      	bx	lr

08013a08 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8013a08:	b082      	sub	sp, #8
  __IO uint32_t initcounter = 0x00;
 8013a0a:	2300      	movs	r3, #0
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8013a0c:	490d      	ldr	r1, [pc, #52]	; (8013a44 <RTC_EnterInitMode+0x3c>)
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
  __IO uint32_t initcounter = 0x00;
 8013a0e:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8013a10:	68ca      	ldr	r2, [r1, #12]
 8013a12:	0650      	lsls	r0, r2, #25
 8013a14:	d413      	bmi.n	8013a3e <RTC_EnterInitMode+0x36>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8013a16:	f04f 30ff 	mov.w	r0, #4294967295
 8013a1a:	60c8      	str	r0, [r1, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8013a1c:	4b09      	ldr	r3, [pc, #36]	; (8013a44 <RTC_EnterInitMode+0x3c>)
 8013a1e:	68d9      	ldr	r1, [r3, #12]
      initcounter++;  
 8013a20:	9801      	ldr	r0, [sp, #4]
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8013a22:	f001 0240 	and.w	r2, r1, #64	; 0x40
      initcounter++;  
 8013a26:	1c41      	adds	r1, r0, #1
 8013a28:	9101      	str	r1, [sp, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8013a2a:	9801      	ldr	r0, [sp, #4]
 8013a2c:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8013a30:	d001      	beq.n	8013a36 <RTC_EnterInitMode+0x2e>
 8013a32:	2a00      	cmp	r2, #0
 8013a34:	d0f2      	beq.n	8013a1c <RTC_EnterInitMode+0x14>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8013a36:	68db      	ldr	r3, [r3, #12]
    {
      status = SUCCESS;
 8013a38:	f3c3 1080 	ubfx	r0, r3, #6, #1
 8013a3c:	e000      	b.n	8013a40 <RTC_EnterInitMode+0x38>
      status = ERROR;
    }        
  }
  else
  {
    status = SUCCESS;  
 8013a3e:	2001      	movs	r0, #1
  } 
    
  return (status);  
}
 8013a40:	b002      	add	sp, #8
 8013a42:	4770      	bx	lr
 8013a44:	40002800 	.word	0x40002800

08013a48 <RTC_ExitInitMode>:
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8013a48:	4b02      	ldr	r3, [pc, #8]	; (8013a54 <RTC_ExitInitMode+0xc>)
 8013a4a:	68da      	ldr	r2, [r3, #12]
 8013a4c:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8013a50:	60d8      	str	r0, [r3, #12]
 8013a52:	4770      	bx	lr
 8013a54:	40002800 	.word	0x40002800

08013a58 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8013a58:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013a5a:	4c10      	ldr	r4, [pc, #64]	; (8013a9c <RTC_Init+0x44>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8013a5c:	4605      	mov	r5, r0
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013a5e:	23ca      	movs	r3, #202	; 0xca
  RTC->WPR = 0x53;
 8013a60:	2053      	movs	r0, #83	; 0x53
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013a62:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8013a64:	6260      	str	r0, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8013a66:	f7ff ffcf 	bl	8013a08 <RTC_EnterInitMode>
 8013a6a:	b190      	cbz	r0, 8013a92 <RTC_Init+0x3a>
    status = ERROR;
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8013a6c:	68a1      	ldr	r1, [r4, #8]
 8013a6e:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8013a72:	60a2      	str	r2, [r4, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8013a74:	68a0      	ldr	r0, [r4, #8]
 8013a76:	682b      	ldr	r3, [r5, #0]
 8013a78:	ea40 0103 	orr.w	r1, r0, r3
 8013a7c:	60a1      	str	r1, [r4, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8013a7e:	68aa      	ldr	r2, [r5, #8]
 8013a80:	6122      	str	r2, [r4, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8013a82:	6920      	ldr	r0, [r4, #16]
 8013a84:	686b      	ldr	r3, [r5, #4]
 8013a86:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8013a8a:	6121      	str	r1, [r4, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8013a8c:	f7ff ffdc 	bl	8013a48 <RTC_ExitInitMode>

    status = SUCCESS;    
 8013a90:	2001      	movs	r0, #1
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8013a92:	4b02      	ldr	r3, [pc, #8]	; (8013a9c <RTC_Init+0x44>)
 8013a94:	22ff      	movs	r2, #255	; 0xff
 8013a96:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8013a98:	bd38      	pop	{r3, r4, r5, pc}
 8013a9a:	bf00      	nop
 8013a9c:	40002800 	.word	0x40002800

08013aa0 <RTC_WaitForSynchro>:
  __IO uint32_t synchrocounter = 0;
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013aa0:	480f      	ldr	r0, [pc, #60]	; (8013ae0 <RTC_WaitForSynchro+0x40>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8013aa2:	b082      	sub	sp, #8
  __IO uint32_t synchrocounter = 0;
 8013aa4:	2300      	movs	r3, #0
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013aa6:	22ca      	movs	r2, #202	; 0xca
  RTC->WPR = 0x53;
 8013aa8:	2153      	movs	r1, #83	; 0x53
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
  __IO uint32_t synchrocounter = 0;
 8013aaa:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013aac:	6242      	str	r2, [r0, #36]	; 0x24
  RTC->WPR = 0x53;
 8013aae:	6241      	str	r1, [r0, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8013ab0:	68c3      	ldr	r3, [r0, #12]
 8013ab2:	f023 02a0 	bic.w	r2, r3, #160	; 0xa0
 8013ab6:	60c2      	str	r2, [r0, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8013ab8:	4b09      	ldr	r3, [pc, #36]	; (8013ae0 <RTC_WaitForSynchro+0x40>)
 8013aba:	68d8      	ldr	r0, [r3, #12]
    synchrocounter++;  
 8013abc:	9901      	ldr	r1, [sp, #4]
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8013abe:	f000 0220 	and.w	r2, r0, #32
    synchrocounter++;  
 8013ac2:	1c48      	adds	r0, r1, #1
 8013ac4:	9001      	str	r0, [sp, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8013ac6:	9901      	ldr	r1, [sp, #4]
 8013ac8:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8013acc:	d001      	beq.n	8013ad2 <RTC_WaitForSynchro+0x32>
 8013ace:	2a00      	cmp	r2, #0
 8013ad0:	d0f2      	beq.n	8013ab8 <RTC_WaitForSynchro+0x18>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8013ad2:	68d8      	ldr	r0, [r3, #12]
  {
    status = ERROR;
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8013ad4:	22ff      	movs	r2, #255	; 0xff
 8013ad6:	625a      	str	r2, [r3, #36]	; 0x24
    
  return (status); 
}
 8013ad8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8013adc:	b002      	add	sp, #8
 8013ade:	4770      	bx	lr
 8013ae0:	40002800 	.word	0x40002800

08013ae4 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8013ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ae6:	4b21      	ldr	r3, [pc, #132]	; (8013b6c <RTC_SetTime+0x88>)
 8013ae8:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8013aea:	6899      	ldr	r1, [r3, #8]
  ErrorStatus status = ERROR;
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8013aec:	b920      	cbnz	r0, 8013af8 <RTC_SetTime+0x14>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8013aee:	f011 0640 	ands.w	r6, r1, #64	; 0x40
 8013af2:	d127      	bne.n	8013b44 <RTC_SetTime+0x60>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8013af4:	70e6      	strb	r6, [r4, #3]
 8013af6:	e025      	b.n	8013b44 <RTC_SetTime+0x60>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8013af8:	f011 0040 	ands.w	r0, r1, #64	; 0x40
 8013afc:	d100      	bne.n	8013b00 <RTC_SetTime+0x1c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8013afe:	70e0      	strb	r0, [r4, #3]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8013b00:	7865      	ldrb	r5, [r4, #1]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b02:	7822      	ldrb	r2, [r4, #0]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8013b04:	78a0      	ldrb	r0, [r4, #2]
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8013b06:	78e4      	ldrb	r4, [r4, #3]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8013b08:	022b      	lsls	r3, r5, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b0a:	ea43 4102 	orr.w	r1, r3, r2, lsl #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8013b0e:	4301      	orrs	r1, r0
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b10:	ea41 4504 	orr.w	r5, r1, r4, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013b14:	4c15      	ldr	r4, [pc, #84]	; (8013b6c <RTC_SetTime+0x88>)
 8013b16:	21ca      	movs	r1, #202	; 0xca
  RTC->WPR = 0x53;
 8013b18:	2053      	movs	r0, #83	; 0x53
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8013b1a:	6261      	str	r1, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8013b1c:	6260      	str	r0, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8013b1e:	f7ff ff73 	bl	8013a08 <RTC_EnterInitMode>
 8013b22:	b158      	cbz	r0, 8013b3c <RTC_SetTime+0x58>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8013b24:	f005 327f 	and.w	r2, r5, #2139062143	; 0x7f7f7f7f
 8013b28:	f022 45fe 	bic.w	r5, r2, #2130706432	; 0x7f000000
 8013b2c:	6025      	str	r5, [r4, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8013b2e:	f7ff ff8b 	bl	8013a48 <RTC_ExitInitMode>

    if(RTC_WaitForSynchro() == ERROR)
 8013b32:	f7ff ffb5 	bl	8013aa0 <RTC_WaitForSynchro>
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
  {
    status = ERROR;
 8013b36:	3000      	adds	r0, #0
 8013b38:	bf18      	it	ne
 8013b3a:	2001      	movne	r0, #1
      status = SUCCESS;
    }
  
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8013b3c:	4b0b      	ldr	r3, [pc, #44]	; (8013b6c <RTC_SetTime+0x88>)
 8013b3e:	21ff      	movs	r1, #255	; 0xff
 8013b40:	6259      	str	r1, [r3, #36]	; 0x24
 8013b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b44:	7820      	ldrb	r0, [r4, #0]
 8013b46:	f7ff ff4d 	bl	80139e4 <RTC_ByteToBcd2>
 8013b4a:	4607      	mov	r7, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8013b4c:	7860      	ldrb	r0, [r4, #1]
 8013b4e:	f7ff ff49 	bl	80139e4 <RTC_ByteToBcd2>
 8013b52:	4606      	mov	r6, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8013b54:	78a0      	ldrb	r0, [r4, #2]
 8013b56:	f7ff ff45 	bl	80139e4 <RTC_ByteToBcd2>
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8013b5a:	78e2      	ldrb	r2, [r4, #3]
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b5c:	ea40 4502 	orr.w	r5, r0, r2, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8013b60:	ea45 4307 	orr.w	r3, r5, r7, lsl #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8013b64:	ea43 2506 	orr.w	r5, r3, r6, lsl #8
 8013b68:	e7d4      	b.n	8013b14 <RTC_SetTime+0x30>
 8013b6a:	bf00      	nop
 8013b6c:	40002800 	.word	0x40002800

08013b70 <RTC_TimeStructInit>:
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8013b70:	2300      	movs	r3, #0
 8013b72:	70c3      	strb	r3, [r0, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8013b74:	7003      	strb	r3, [r0, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8013b76:	7043      	strb	r3, [r0, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8013b78:	7083      	strb	r3, [r0, #2]
 8013b7a:	4770      	bx	lr

08013b7c <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8013b7c:	4a1c      	ldr	r2, [pc, #112]	; (8013bf0 <TIM_TimeBaseInit+0x74>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8013b7e:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8013b80:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8013b82:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8013b84:	d012      	beq.n	8013bac <TIM_TimeBaseInit+0x30>
 8013b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8013b8a:	4290      	cmp	r0, r2
 8013b8c:	d00e      	beq.n	8013bac <TIM_TimeBaseInit+0x30>
 8013b8e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8013b92:	d00b      	beq.n	8013bac <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8013b94:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8013b98:	4290      	cmp	r0, r2
 8013b9a:	d007      	beq.n	8013bac <TIM_TimeBaseInit+0x30>
 8013b9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8013ba0:	4290      	cmp	r0, r2
 8013ba2:	d003      	beq.n	8013bac <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8013ba4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8013ba8:	4290      	cmp	r0, r2
 8013baa:	d103      	bne.n	8013bb4 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8013bac:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8013bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8013bb2:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8013bb4:	4a0f      	ldr	r2, [pc, #60]	; (8013bf4 <TIM_TimeBaseInit+0x78>)
 8013bb6:	4290      	cmp	r0, r2
 8013bb8:	d008      	beq.n	8013bcc <TIM_TimeBaseInit+0x50>
 8013bba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8013bbe:	4290      	cmp	r0, r2
 8013bc0:	d004      	beq.n	8013bcc <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8013bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8013bc6:	890a      	ldrh	r2, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8013bc8:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8013bca:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8013bcc:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8013bce:	684b      	ldr	r3, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8013bd0:	880a      	ldrh	r2, [r1, #0]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8013bd2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8013bd4:	4b06      	ldr	r3, [pc, #24]	; (8013bf0 <TIM_TimeBaseInit+0x74>)

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8013bd6:	8502      	strh	r2, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8013bd8:	4298      	cmp	r0, r3
 8013bda:	d003      	beq.n	8013be4 <TIM_TimeBaseInit+0x68>
 8013bdc:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8013be0:	4290      	cmp	r0, r2
 8013be2:	d101      	bne.n	8013be8 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8013be4:	7a89      	ldrb	r1, [r1, #10]
 8013be6:	8601      	strh	r1, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8013be8:	2301      	movs	r3, #1
 8013bea:	8283      	strh	r3, [r0, #20]
 8013bec:	4770      	bx	lr
 8013bee:	bf00      	nop
 8013bf0:	40010000 	.word	0x40010000
 8013bf4:	40001000 	.word	0x40001000

08013bf8 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8013bf8:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8013bfa:	b119      	cbz	r1, 8013c04 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8013bfc:	b299      	uxth	r1, r3
 8013bfe:	f041 0301 	orr.w	r3, r1, #1
 8013c02:	e003      	b.n	8013c0c <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8013c04:	f023 0101 	bic.w	r1, r3, #1
 8013c08:	040a      	lsls	r2, r1, #16
 8013c0a:	0c13      	lsrs	r3, r2, #16
 8013c0c:	8003      	strh	r3, [r0, #0]
 8013c0e:	4770      	bx	lr

08013c10 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8013c10:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8013c12:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8013c14:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8013c18:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8013c1a:	d003      	beq.n	8013c24 <TIM_GetITStatus+0x14>
 8013c1c:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8013c1e:	bf0c      	ite	eq
 8013c20:	2000      	moveq	r0, #0
 8013c22:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8013c24:	4770      	bx	lr

08013c26 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8013c26:	43c9      	mvns	r1, r1
 8013c28:	b28a      	uxth	r2, r1
 8013c2a:	8202      	strh	r2, [r0, #16]
 8013c2c:	4770      	bx	lr
	...

08013c30 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8013c30:	8a03      	ldrh	r3, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8013c32:	b530      	push	{r4, r5, lr}
 8013c34:	460d      	mov	r5, r1
 8013c36:	4604      	mov	r4, r0
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8013c38:	88ea      	ldrh	r2, [r5, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8013c3a:	b298      	uxth	r0, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8013c3c:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8013c40:	4311      	orrs	r1, r2
 8013c42:	8221      	strh	r1, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8013c44:	89a3      	ldrh	r3, [r4, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8013c46:	f423 50b0 	bic.w	r0, r3, #5632	; 0x1600
 8013c4a:	f020 010c 	bic.w	r1, r0, #12
 8013c4e:	040a      	lsls	r2, r1, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8013c50:	8928      	ldrh	r0, [r5, #8]
 8013c52:	88a9      	ldrh	r1, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8013c54:	0c13      	lsrs	r3, r2, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8013c56:	ea40 0201 	orr.w	r2, r0, r1
 8013c5a:	8968      	ldrh	r0, [r5, #10]
 8013c5c:	4302      	orrs	r2, r0
 8013c5e:	b291      	uxth	r1, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8013c60:	430b      	orrs	r3, r1
 8013c62:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8013c64:	8aa2      	ldrh	r2, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8013c66:	89ab      	ldrh	r3, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8013c68:	b290      	uxth	r0, r2

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8013c6a:	f420 7140 	bic.w	r1, r0, #768	; 0x300
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8013c6e:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8013c70:	4319      	orrs	r1, r3
 8013c72:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8013c74:	4668      	mov	r0, sp
 8013c76:	f7ff fdf1 	bl	801385c <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8013c7a:	4a1a      	ldr	r2, [pc, #104]	; (8013ce4 <USART_Init+0xb4>)
 8013c7c:	4294      	cmp	r4, r2
 8013c7e:	d003      	beq.n	8013c88 <USART_Init+0x58>
 8013c80:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8013c84:	4284      	cmp	r4, r0
 8013c86:	d101      	bne.n	8013c8c <USART_Init+0x5c>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8013c88:	9b03      	ldr	r3, [sp, #12]
 8013c8a:	e000      	b.n	8013c8e <USART_Init+0x5e>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8013c8c:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8013c8e:	89a1      	ldrh	r1, [r4, #12]
 8013c90:	b20a      	sxth	r2, r1
 8013c92:	2a00      	cmp	r2, #0
 8013c94:	f04f 0019 	mov.w	r0, #25
 8013c98:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8013c9a:	fb00 f303 	mul.w	r3, r0, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8013c9e:	da01      	bge.n	8013ca4 <USART_Init+0x74>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8013ca0:	0051      	lsls	r1, r2, #1
 8013ca2:	e000      	b.n	8013ca6 <USART_Init+0x76>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8013ca4:	0091      	lsls	r1, r2, #2
 8013ca6:	fbb3 f1f1 	udiv	r1, r3, r1
  }
  tmpreg = (integerdivider / 100) << 4;
 8013caa:	2364      	movs	r3, #100	; 0x64
 8013cac:	fbb1 f0f3 	udiv	r0, r1, r3
 8013cb0:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8013cb2:	0910      	lsrs	r0, r2, #4
 8013cb4:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8013cb8:	89a0      	ldrh	r0, [r4, #12]
 8013cba:	b200      	sxth	r0, r0
 8013cbc:	2800      	cmp	r0, #0
 8013cbe:	da06      	bge.n	8013cce <USART_Init+0x9e>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8013cc0:	00c9      	lsls	r1, r1, #3
 8013cc2:	3132      	adds	r1, #50	; 0x32
 8013cc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8013cc8:	f003 0007 	and.w	r0, r3, #7
 8013ccc:	e005      	b.n	8013cda <USART_Init+0xaa>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8013cce:	0109      	lsls	r1, r1, #4
 8013cd0:	3132      	adds	r1, #50	; 0x32
 8013cd2:	fbb1 f3f3 	udiv	r3, r1, r3
 8013cd6:	f003 000f 	and.w	r0, r3, #15
 8013cda:	4302      	orrs	r2, r0
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8013cdc:	b290      	uxth	r0, r2
 8013cde:	8120      	strh	r0, [r4, #8]
}
 8013ce0:	b005      	add	sp, #20
 8013ce2:	bd30      	pop	{r4, r5, pc}
 8013ce4:	40011000 	.word	0x40011000

08013ce8 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8013ce8:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8013cea:	b119      	cbz	r1, 8013cf4 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8013cec:	b299      	uxth	r1, r3
 8013cee:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 8013cf2:	e003      	b.n	8013cfc <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8013cf4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8013cf8:	040a      	lsls	r2, r1, #16
 8013cfa:	0c13      	lsrs	r3, r2, #16
 8013cfc:	8183      	strh	r3, [r0, #12]
 8013cfe:	4770      	bx	lr

08013d00 <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8013d00:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8013d04:	b510      	push	{r4, lr}
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8013d06:	2401      	movs	r4, #1
 8013d08:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8013d0c:	42a3      	cmp	r3, r4
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8013d0e:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8013d12:	d101      	bne.n	8013d18 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8013d14:	300c      	adds	r0, #12
 8013d16:	e004      	b.n	8013d22 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8013d18:	2b02      	cmp	r3, #2
 8013d1a:	d101      	bne.n	8013d20 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8013d1c:	3010      	adds	r0, #16
 8013d1e:	e000      	b.n	8013d22 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8013d20:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8013d22:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8013d24:	b112      	cbz	r2, 8013d2c <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8013d26:	ea43 0201 	orr.w	r2, r3, r1
 8013d2a:	e001      	b.n	8013d30 <USART_ITConfig+0x30>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8013d2c:	ea23 0201 	bic.w	r2, r3, r1
 8013d30:	6002      	str	r2, [r0, #0]
 8013d32:	bd10      	pop	{r4, pc}

08013d34 <USBD_Resume>:
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8013d34:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d38:	b510      	push	{r4, lr}
 8013d3a:	4604      	mov	r4, r0
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 8013d3c:	6918      	ldr	r0, [r3, #16]
 8013d3e:	4780      	blx	r0
  pdev->dev.device_status = pdev->dev.device_old_status;  
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 8013d40:	2103      	movs	r1, #3
 8013d42:	f884 1112 	strb.w	r1, [r4, #274]	; 0x112
  return USBD_OK;
}
 8013d46:	2000      	movs	r0, #0
 8013d48:	bd10      	pop	{r4, pc}

08013d4a <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d4a:	b508      	push	{r3, lr}
  pdev->dev.device_old_status = pdev->dev.device_status;
 8013d4c:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8013d50:	2104      	movs	r1, #4
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
  pdev->dev.device_old_status = pdev->dev.device_status;
 8013d52:	f880 3113 	strb.w	r3, [r0, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 8013d56:	f880 1112 	strb.w	r1, [r0, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 8013d5a:	f8d0 05e8 	ldr.w	r0, [r0, #1512]	; 0x5e8
 8013d5e:	68c2      	ldr	r2, [r0, #12]
 8013d60:	4790      	blx	r2
  return USBD_OK;
}
 8013d62:	2000      	movs	r0, #0
 8013d64:	bd08      	pop	{r3, pc}

08013d66 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d66:	b508      	push	{r3, lr}
  if(pdev->dev.class_cb->SOF)
 8013d68:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013d6c:	69d9      	ldr	r1, [r3, #28]
 8013d6e:	b101      	cbz	r1, 8013d72 <USBD_SOF+0xc>
  {
    pdev->dev.class_cb->SOF(pdev); 
 8013d70:	4788      	blx	r1
  }
  return USBD_OK;
}
 8013d72:	2000      	movs	r0, #0
 8013d74:	bd08      	pop	{r3, pc}

08013d76 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d76:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 8013d78:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013d7c:	6a19      	ldr	r1, [r3, #32]
 8013d7e:	4788      	blx	r1
  return USBD_OK;
}
 8013d80:	2000      	movs	r0, #0
 8013d82:	bd08      	pop	{r3, pc}

08013d84 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d84:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 8013d86:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013d8a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8013d8c:	4788      	blx	r1
  return USBD_OK;
}
 8013d8e:	2000      	movs	r0, #0
 8013d90:	bd08      	pop	{r3, pc}

08013d92 <USBD_Reset>:
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8013d92:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d94:	b510      	push	{r4, lr}
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8013d96:	2240      	movs	r2, #64	; 0x40
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 8013d98:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8013d9a:	460b      	mov	r3, r1
 8013d9c:	f001 ff18 	bl	8015bd0 <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 8013da0:	2180      	movs	r1, #128	; 0x80
 8013da2:	2240      	movs	r2, #64	; 0x40
 8013da4:	2300      	movs	r3, #0
 8013da6:	4620      	mov	r0, r4
 8013da8:	f001 ff12 	bl	8015bd0 <DCD_EP_Open>
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8013dac:	f8d4 05e8 	ldr.w	r0, [r4, #1512]	; 0x5e8
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8013db0:	2301      	movs	r3, #1
 8013db2:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8013db6:	6841      	ldr	r1, [r0, #4]
 8013db8:	78a0      	ldrb	r0, [r4, #2]
 8013dba:	4788      	blx	r1
  
  return USBD_OK;
}
 8013dbc:	2000      	movs	r0, #0
 8013dbe:	bd10      	pop	{r4, pc}

08013dc0 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8013dc0:	b513      	push	{r0, r1, r4, lr}
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8013dc2:	4669      	mov	r1, sp
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8013dc4:	4604      	mov	r4, r0
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8013dc6:	f000 f923 	bl	8014010 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 8013dca:	f89d 1000 	ldrb.w	r1, [sp]
 8013dce:	f001 031f 	and.w	r3, r1, #31
 8013dd2:	2b01      	cmp	r3, #1
 8013dd4:	d00c      	beq.n	8013df0 <USBD_SetupStage+0x30>
 8013dd6:	d306      	bcc.n	8013de6 <USBD_SetupStage+0x26>
 8013dd8:	2b02      	cmp	r3, #2
 8013dda:	d10e      	bne.n	8013dfa <USBD_SetupStage+0x3a>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 8013ddc:	4620      	mov	r0, r4
 8013dde:	4669      	mov	r1, sp
 8013de0:	f000 f946 	bl	8014070 <USBD_StdEPReq>
    break;
 8013de4:	e00e      	b.n	8013e04 <USBD_SetupStage+0x44>
  USBD_ParseSetupRequest(pdev , &req);
  
  switch (req.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 8013de6:	4620      	mov	r0, r4
 8013de8:	4669      	mov	r1, sp
 8013dea:	f000 f9bb 	bl	8014164 <USBD_StdDevReq>
    break;
 8013dee:	e009      	b.n	8013e04 <USBD_SetupStage+0x44>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 8013df0:	4620      	mov	r0, r4
 8013df2:	4669      	mov	r1, sp
 8013df4:	f000 f99e 	bl	8014134 <USBD_StdItfReq>
    break;
 8013df8:	e004      	b.n	8013e04 <USBD_SetupStage+0x44>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
    break;
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8013dfa:	4620      	mov	r0, r4
 8013dfc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8013e00:	f001 ff58 	bl	8015cb4 <DCD_EP_Stall>
    break;
  }  
  return USBD_OK;
}
 8013e04:	2000      	movs	r0, #0
 8013e06:	bd1c      	pop	{r2, r3, r4, pc}

08013e08 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8013e08:	b570      	push	{r4, r5, r6, lr}
 8013e0a:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8013e0c:	2900      	cmp	r1, #0
 8013e0e:	d147      	bne.n	8013ea0 <USBD_DataInStage+0x98>
  {
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 8013e10:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 8013e14:	2b02      	cmp	r3, #2
 8013e16:	d137      	bne.n	8013e88 <USBD_DataInStage+0x80>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8013e18:	f8d0 2138 	ldr.w	r2, [r0, #312]	; 0x138
 8013e1c:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
 8013e20:	429a      	cmp	r2, r3
 8013e22:	d911      	bls.n	8013e48 <USBD_DataInStage+0x40>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8013e24:	1ad2      	subs	r2, r2, r3
 8013e26:	f8c0 2138 	str.w	r2, [r0, #312]	; 0x138
        if(pdev->cfg.dma_enable == 1)
 8013e2a:	78c0      	ldrb	r0, [r0, #3]
 8013e2c:	2801      	cmp	r0, #1
 8013e2e:	d104      	bne.n	8013e3a <USBD_DataInStage+0x32>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 8013e30:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8013e34:	18cb      	adds	r3, r1, r3
 8013e36:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
        }
        USBD_CtlContinueSendData (pdev, 
 8013e3a:	4620      	mov	r0, r4
 8013e3c:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8013e40:	b292      	uxth	r2, r2
 8013e42:	f000 f8b5 	bl	8013fb0 <USBD_CtlContinueSendData>
 8013e46:	e01f      	b.n	8013e88 <USBD_DataInStage+0x80>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 8013e48:	f8d0 513c 	ldr.w	r5, [r0, #316]	; 0x13c
 8013e4c:	fbb5 f6f3 	udiv	r6, r5, r3
 8013e50:	fb03 5616 	mls	r6, r3, r6, r5
 8013e54:	b95e      	cbnz	r6, 8013e6e <USBD_DataInStage+0x66>
 8013e56:	429d      	cmp	r5, r3
 8013e58:	d309      	bcc.n	8013e6e <USBD_DataInStage+0x66>
           (ep->total_data_len >= ep->maxpacket) &&
 8013e5a:	f8d0 2140 	ldr.w	r2, [r0, #320]	; 0x140
 8013e5e:	4295      	cmp	r5, r2
 8013e60:	d205      	bcs.n	8013e6e <USBD_DataInStage+0x66>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8013e62:	4632      	mov	r2, r6
 8013e64:	f000 f8a4 	bl	8013fb0 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 8013e68:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
 8013e6c:	e00c      	b.n	8013e88 <USBD_DataInStage+0x80>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8013e6e:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 8013e72:	68c1      	ldr	r1, [r0, #12]
 8013e74:	b129      	cbz	r1, 8013e82 <USBD_DataInStage+0x7a>
 8013e76:	f894 3112 	ldrb.w	r3, [r4, #274]	; 0x112
 8013e7a:	2b03      	cmp	r3, #3
 8013e7c:	d101      	bne.n	8013e82 <USBD_DataInStage+0x7a>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 8013e7e:	4620      	mov	r0, r4
 8013e80:	4788      	blx	r1
          }          
          USBD_CtlReceiveStatus(pdev);
 8013e82:	4620      	mov	r0, r4
 8013e84:	f000 f8b5 	bl	8013ff2 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 8013e88:	f894 2116 	ldrb.w	r2, [r4, #278]	; 0x116
 8013e8c:	2a01      	cmp	r2, #1
 8013e8e:	d110      	bne.n	8013eb2 <USBD_DataInStage+0xaa>
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 8013e90:	4909      	ldr	r1, [pc, #36]	; (8013eb8 <USBD_DataInStage+0xb0>)
 8013e92:	6920      	ldr	r0, [r4, #16]
 8013e94:	680b      	ldr	r3, [r1, #0]
      }
    }
    if (pdev->dev.test_mode == 1)
    {
      USBD_RunTestMode(pdev); 
      pdev->dev.test_mode = 0;
 8013e96:	2200      	movs	r2, #0
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 8013e98:	6043      	str	r3, [r0, #4]
      }
    }
    if (pdev->dev.test_mode == 1)
    {
      USBD_RunTestMode(pdev); 
      pdev->dev.test_mode = 0;
 8013e9a:	f884 2116 	strb.w	r2, [r4, #278]	; 0x116
 8013e9e:	e008      	b.n	8013eb2 <USBD_DataInStage+0xaa>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 8013ea0:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013ea4:	695b      	ldr	r3, [r3, #20]
 8013ea6:	b123      	cbz	r3, 8013eb2 <USBD_DataInStage+0xaa>
 8013ea8:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8013eac:	2a03      	cmp	r2, #3
 8013eae:	d100      	bne.n	8013eb2 <USBD_DataInStage+0xaa>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 8013eb0:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8013eb2:	2000      	movs	r0, #0
 8013eb4:	bd70      	pop	{r4, r5, r6, pc}
 8013eb6:	bf00      	nop
 8013eb8:	20003aa0 	.word	0x20003aa0

08013ebc <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8013ebc:	b510      	push	{r4, lr}
 8013ebe:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8013ec0:	bb59      	cbnz	r1, 8013f1a <USBD_DataOutStage+0x5e>
  {
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 8013ec2:	f890 1111 	ldrb.w	r1, [r0, #273]	; 0x111
 8013ec6:	2903      	cmp	r1, #3
 8013ec8:	d130      	bne.n	8013f2c <USBD_DataOutStage+0x70>
    {
      if(ep->rem_data_len > ep->maxpacket)
 8013eca:	f8d0 2390 	ldr.w	r2, [r0, #912]	; 0x390
 8013ece:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 8013ed2:	429a      	cmp	r2, r3
 8013ed4:	d914      	bls.n	8013f00 <USBD_DataOutStage+0x44>
      {
        ep->rem_data_len -=  ep->maxpacket;
 8013ed6:	1ad2      	subs	r2, r2, r3
 8013ed8:	f8c0 2390 	str.w	r2, [r0, #912]	; 0x390
        
        if(pdev->cfg.dma_enable == 1)
 8013edc:	78c0      	ldrb	r0, [r0, #3]
 8013ede:	2801      	cmp	r0, #1
 8013ee0:	d104      	bne.n	8013eec <USBD_DataOutStage+0x30>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 8013ee2:	f8d4 1380 	ldr.w	r1, [r4, #896]	; 0x380
 8013ee6:	18c8      	adds	r0, r1, r3
 8013ee8:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
        }        
        USBD_CtlContinueRx (pdev, 
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 8013eec:	429a      	cmp	r2, r3
 8013eee:	bf28      	it	cs
 8013ef0:	461a      	movcs	r2, r3
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 8013ef2:	4620      	mov	r0, r4
 8013ef4:	f8d4 1380 	ldr.w	r1, [r4, #896]	; 0x380
 8013ef8:	b292      	uxth	r2, r2
 8013efa:	f000 f862 	bl	8013fc2 <USBD_CtlContinueRx>
 8013efe:	e015      	b.n	8013f2c <USBD_DataOutStage+0x70>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8013f00:	f8d0 15e4 	ldr.w	r1, [r0, #1508]	; 0x5e4
 8013f04:	690b      	ldr	r3, [r1, #16]
 8013f06:	b123      	cbz	r3, 8013f12 <USBD_DataOutStage+0x56>
 8013f08:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8013f0c:	2a03      	cmp	r2, #3
 8013f0e:	d100      	bne.n	8013f12 <USBD_DataOutStage+0x56>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 8013f10:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8013f12:	4620      	mov	r0, r4
 8013f14:	f000 f85e 	bl	8013fd4 <USBD_CtlSendStatus>
 8013f18:	e008      	b.n	8013f2c <USBD_DataOutStage+0x70>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8013f1a:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013f1e:	699b      	ldr	r3, [r3, #24]
 8013f20:	b123      	cbz	r3, 8013f2c <USBD_DataOutStage+0x70>
 8013f22:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8013f26:	2a03      	cmp	r2, #3
 8013f28:	d100      	bne.n	8013f2c <USBD_DataOutStage+0x70>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 8013f2a:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8013f2c:	2000      	movs	r0, #0
 8013f2e:	bd10      	pop	{r4, pc}

08013f30 <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 8013f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f34:	9f06      	ldr	r7, [sp, #24]
 8013f36:	4604      	mov	r4, r0
 8013f38:	4616      	mov	r6, r2
 8013f3a:	4698      	mov	r8, r3
 8013f3c:	460d      	mov	r5, r1
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 8013f3e:	f7fe fb27 	bl	8012590 <USB_OTG_BSP_Init>
  pdev->dev.class_cb = class_cb;
  pdev->dev.usr_cb = usr_cb;  
  pdev->dev.usr_device = pDevice;    
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 8013f42:	4620      	mov	r0, r4
 8013f44:	4629      	mov	r1, r5
  USB_OTG_BSP_Init(pdev);  
  
  USBD_DeInit(pdev);
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 8013f46:	f8c4 85e4 	str.w	r8, [r4, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 8013f4a:	f8c4 75e8 	str.w	r7, [r4, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 8013f4e:	f8c4 65ec 	str.w	r6, [r4, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 8013f52:	f001 fdf2 	bl	8015b3a <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 8013f56:	f8d4 35e8 	ldr.w	r3, [r4, #1512]	; 0x5e8
 8013f5a:	6818      	ldr	r0, [r3, #0]
 8013f5c:	4780      	blx	r0
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8013f5e:	4620      	mov	r0, r4
}
 8013f60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8013f64:	f7fe bb62 	b.w	801262c <USB_OTG_BSP_EnableInterrupt>

08013f68 <USBD_SetCfg>:
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8013f68:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8013f6c:	b510      	push	{r4, lr}
 8013f6e:	4604      	mov	r4, r0
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8013f70:	681a      	ldr	r2, [r3, #0]
 8013f72:	4790      	blx	r2
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8013f74:	f8d4 05e8 	ldr.w	r0, [r4, #1512]	; 0x5e8
 8013f78:	6881      	ldr	r1, [r0, #8]
 8013f7a:	4788      	blx	r1
  return USBD_OK; 
}
 8013f7c:	2000      	movs	r0, #0
 8013f7e:	bd10      	pop	{r4, pc}

08013f80 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8013f80:	b508      	push	{r3, lr}
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 8013f82:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 8013f86:	685a      	ldr	r2, [r3, #4]
 8013f88:	4790      	blx	r2
  return USBD_OK;
}
 8013f8a:	2000      	movs	r0, #0
 8013f8c:	bd08      	pop	{r3, pc}

08013f8e <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8013f8e:	b538      	push	{r3, r4, r5, lr}
 8013f90:	4604      	mov	r4, r0
 8013f92:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
 8013f94:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 8013f98:	f8c4 2138 	str.w	r2, [r4, #312]	; 0x138
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8013f9c:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
  pdev->dev.in_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8013f9e:	2202      	movs	r2, #2
 8013fa0:	f880 2111 	strb.w	r2, [r0, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8013fa4:	2100      	movs	r1, #0
 8013fa6:	462a      	mov	r2, r5
 8013fa8:	f001 fe69 	bl	8015c7e <DCD_EP_Tx>
 
  return ret;
}
 8013fac:	2000      	movs	r0, #0
 8013fae:	bd38      	pop	{r3, r4, r5, pc}

08013fb0 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8013fb0:	b510      	push	{r4, lr}
 8013fb2:	460c      	mov	r4, r1
 8013fb4:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 8013fb6:	2100      	movs	r1, #0
 8013fb8:	4622      	mov	r2, r4
 8013fba:	f001 fe60 	bl	8015c7e <DCD_EP_Tx>
  
  
  return ret;
}
 8013fbe:	2000      	movs	r0, #0
 8013fc0:	bd10      	pop	{r4, pc}

08013fc2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8013fc2:	b510      	push	{r4, lr}
 8013fc4:	460c      	mov	r4, r1
 8013fc6:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_PrepareRx (pdev,
 8013fc8:	2100      	movs	r1, #0
 8013fca:	4622      	mov	r2, r4
 8013fcc:	f001 fe3a 	bl	8015c44 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
}
 8013fd0:	2000      	movs	r0, #0
 8013fd2:	bd10      	pop	{r4, pc}

08013fd4 <USBD_CtlSendStatus>:
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8013fd4:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8013fd6:	2304      	movs	r3, #4
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8013fd8:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8013fda:	460a      	mov	r2, r1
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8013fdc:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8013fde:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_Tx (pdev,
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	f001 fe4b 	bl	8015c7e <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 8013fe8:	4620      	mov	r0, r4
 8013fea:	f001 fd88 	bl	8015afe <USB_OTG_EP0_OutStart>
  
  return ret;
}
 8013fee:	2000      	movs	r0, #0
 8013ff0:	bd10      	pop	{r4, pc}

08013ff2 <USBD_CtlReceiveStatus>:
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 8013ff2:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8013ff4:	2305      	movs	r3, #5
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8013ff6:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 8013ff8:	460a      	mov	r2, r1
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8013ffa:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8013ffc:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 8014000:	460b      	mov	r3, r1
 8014002:	f001 fe1f 	bl	8015c44 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8014006:	4620      	mov	r0, r4
 8014008:	f001 fd79 	bl	8015afe <USB_OTG_EP0_OutStart>
  
  return ret;
}
 801400c:	2000      	movs	r0, #0
 801400e:	bd10      	pop	{r4, pc}

08014010 <USBD_ParseSetupRequest>:
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 8014010:	f890 35cc 	ldrb.w	r3, [r0, #1484]	; 0x5cc
 8014014:	700b      	strb	r3, [r1, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 8014016:	f890 25cd 	ldrb.w	r2, [r0, #1485]	; 0x5cd
 801401a:	704a      	strb	r2, [r1, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 801401c:	f890 35ce 	ldrb.w	r3, [r0, #1486]	; 0x5ce
 8014020:	f890 25cf 	ldrb.w	r2, [r0, #1487]	; 0x5cf
 8014024:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8014028:	804a      	strh	r2, [r1, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 801402a:	f890 35d0 	ldrb.w	r3, [r0, #1488]	; 0x5d0
 801402e:	f890 25d1 	ldrb.w	r2, [r0, #1489]	; 0x5d1
 8014032:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8014036:	808a      	strh	r2, [r1, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8014038:	f890 35d2 	ldrb.w	r3, [r0, #1490]	; 0x5d2
 801403c:	f890 25d3 	ldrb.w	r2, [r0, #1491]	; 0x5d3
 8014040:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8014044:	b293      	uxth	r3, r2
 8014046:	80cb      	strh	r3, [r1, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8014048:	2101      	movs	r1, #1
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 801404a:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 801404e:	f880 1111 	strb.w	r1, [r0, #273]	; 0x111
 8014052:	4770      	bx	lr

08014054 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8014054:	b510      	push	{r4, lr}
  
  DCD_EP_Stall(pdev , 0x80);
 8014056:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8014058:	4604      	mov	r4, r0
  
  DCD_EP_Stall(pdev , 0x80);
 801405a:	f001 fe2b 	bl	8015cb4 <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 801405e:	4620      	mov	r0, r4
 8014060:	2100      	movs	r1, #0
 8014062:	f001 fe27 	bl	8015cb4 <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 8014066:	4620      	mov	r0, r4
}
 8014068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
                            USB_SETUP_REQ *req)
{
  
  DCD_EP_Stall(pdev , 0x80);
  DCD_EP_Stall(pdev , 0);
  USB_OTG_EP0_OutStart(pdev);  
 801406c:	f001 bd47 	b.w	8015afe <USB_OTG_EP0_OutStart>

08014070 <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8014070:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8014072:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 8014074:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8014076:	2e01      	cmp	r6, #1
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8014078:	4604      	mov	r4, r0
 801407a:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 801407c:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 801407e:	d011      	beq.n	80140a4 <USBD_StdEPReq+0x34>
 8014080:	d329      	bcc.n	80140d6 <USBD_StdEPReq+0x66>
 8014082:	2e03      	cmp	r6, #3
 8014084:	d151      	bne.n	801412a <USBD_StdEPReq+0xba>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 8014086:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 801408a:	2a02      	cmp	r2, #2
 801408c:	d02a      	beq.n	80140e4 <USBD_StdEPReq+0x74>
 801408e:	2a03      	cmp	r2, #3
 8014090:	d149      	bne.n	8014126 <USBD_StdEPReq+0xb6>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8014092:	8849      	ldrh	r1, [r1, #2]
 8014094:	b9a9      	cbnz	r1, 80140c2 <USBD_StdEPReq+0x52>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8014096:	b1a3      	cbz	r3, 80140c2 <USBD_StdEPReq+0x52>
 8014098:	2b80      	cmp	r3, #128	; 0x80
 801409a:	d012      	beq.n	80140c2 <USBD_StdEPReq+0x52>
        { 
          DCD_EP_Stall(pdev , ep_addr);
 801409c:	4619      	mov	r1, r3
 801409e:	f001 fe09 	bl	8015cb4 <DCD_EP_Stall>
 80140a2:	e00e      	b.n	80140c2 <USBD_StdEPReq+0x52>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 80140a4:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80140a8:	2a02      	cmp	r2, #2
 80140aa:	d01b      	beq.n	80140e4 <USBD_StdEPReq+0x74>
 80140ac:	2a03      	cmp	r2, #3
 80140ae:	d13a      	bne.n	8014126 <USBD_StdEPReq+0xb6>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 80140b0:	8849      	ldrh	r1, [r1, #2]
 80140b2:	2900      	cmp	r1, #0
 80140b4:	d139      	bne.n	801412a <USBD_StdEPReq+0xba>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80140b6:	b153      	cbz	r3, 80140ce <USBD_StdEPReq+0x5e>
 80140b8:	2b80      	cmp	r3, #128	; 0x80
 80140ba:	d008      	beq.n	80140ce <USBD_StdEPReq+0x5e>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 80140bc:	4619      	mov	r1, r3
 80140be:	f001 fe17 	bl	8015cf0 <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 80140c2:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 80140c6:	4629      	mov	r1, r5
 80140c8:	6883      	ldr	r3, [r0, #8]
 80140ca:	4620      	mov	r0, r4
 80140cc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80140ce:	4620      	mov	r0, r4
 80140d0:	f7ff ff80 	bl	8013fd4 <USBD_CtlSendStatus>
 80140d4:	e029      	b.n	801412a <USBD_StdEPReq+0xba>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 80140d6:	f890 5112 	ldrb.w	r5, [r0, #274]	; 0x112
 80140da:	2d02      	cmp	r5, #2
 80140dc:	d002      	beq.n	80140e4 <USBD_StdEPReq+0x74>
 80140de:	2d03      	cmp	r5, #3
 80140e0:	d121      	bne.n	8014126 <USBD_StdEPReq+0xb6>
 80140e2:	e006      	b.n	80140f2 <USBD_StdEPReq+0x82>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80140e4:	b30b      	cbz	r3, 801412a <USBD_StdEPReq+0xba>
 80140e6:	2b80      	cmp	r3, #128	; 0x80
 80140e8:	d01f      	beq.n	801412a <USBD_StdEPReq+0xba>
      {
        DCD_EP_Stall(pdev , ep_addr);
 80140ea:	4619      	mov	r1, r3
 80140ec:	f001 fde2 	bl	8015cb4 <DCD_EP_Stall>
 80140f0:	e01b      	b.n	801412a <USBD_StdEPReq+0xba>
      break;	
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 80140f2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80140f6:	f04f 0028 	mov.w	r0, #40	; 0x28
 80140fa:	d006      	beq.n	801410a <USBD_StdEPReq+0x9a>
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 80140fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8014100:	fb00 4102 	mla	r1, r0, r2, r4
 8014104:	f891 311e 	ldrb.w	r3, [r1, #286]	; 0x11e
 8014108:	e003      	b.n	8014112 <USBD_StdEPReq+0xa2>
          USBD_ep_status = 0x0000;  
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 801410a:	fb00 4303 	mla	r3, r0, r3, r4
 801410e:	f893 3376 	ldrb.w	r3, [r3, #886]	; 0x376
 8014112:	4807      	ldr	r0, [pc, #28]	; (8014130 <USBD_StdEPReq+0xc0>)
 8014114:	b103      	cbz	r3, 8014118 <USBD_StdEPReq+0xa8>
        {
          USBD_ep_status = 0x0001;     
 8014116:	2301      	movs	r3, #1
        }
        
        else 
        {
          USBD_ep_status = 0x0000;     
 8014118:	6003      	str	r3, [r0, #0]
        }      
      }
      USBD_CtlSendData (pdev,
 801411a:	4905      	ldr	r1, [pc, #20]	; (8014130 <USBD_StdEPReq+0xc0>)
 801411c:	4620      	mov	r0, r4
 801411e:	2202      	movs	r2, #2
 8014120:	f7ff ff35 	bl	8013f8e <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 8014124:	e001      	b.n	801412a <USBD_StdEPReq+0xba>
      
    default:                         
       USBD_CtlError(pdev , req);
 8014126:	f7ff ff95 	bl	8014054 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 801412a:	2000      	movs	r0, #0
 801412c:	bd70      	pop	{r4, r5, r6, pc}
 801412e:	bf00      	nop
 8014130:	200005a0 	.word	0x200005a0

08014134 <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8014134:	b538      	push	{r3, r4, r5, lr}
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 8014136:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 801413a:	2b03      	cmp	r3, #3
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 801413c:	4604      	mov	r4, r0
 801413e:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 8014140:	d10c      	bne.n	801415c <USBD_StdItfReq+0x28>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 8014142:	790a      	ldrb	r2, [r1, #4]
 8014144:	2a01      	cmp	r2, #1
 8014146:	d809      	bhi.n	801415c <USBD_StdItfReq+0x28>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8014148:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
 801414c:	689a      	ldr	r2, [r3, #8]
 801414e:	4790      	blx	r2
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8014150:	88e8      	ldrh	r0, [r5, #6]
 8014152:	b928      	cbnz	r0, 8014160 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8014154:	4620      	mov	r0, r4
 8014156:	f7ff ff3d 	bl	8013fd4 <USBD_CtlSendStatus>
 801415a:	e001      	b.n	8014160 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 801415c:	f7ff ff7a 	bl	8014054 <USBD_CtlError>
    break;
  }
  return ret;
}
 8014160:	2000      	movs	r0, #0
 8014162:	bd38      	pop	{r3, r4, r5, pc}

08014164 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8014164:	b570      	push	{r4, r5, r6, lr}
  USBD_Status ret = USBD_OK;  

  switch (req->bRequest) 
 8014166:	784b      	ldrb	r3, [r1, #1]
 8014168:	2b05      	cmp	r3, #5
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 801416a:	b0a2      	sub	sp, #136	; 0x88
 801416c:	4604      	mov	r4, r0
 801416e:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK;  

  switch (req->bRequest) 
 8014170:	f000 8083 	beq.w	801427a <USBD_StdDevReq+0x116>
 8014174:	d808      	bhi.n	8014188 <USBD_StdDevReq+0x24>
 8014176:	2b01      	cmp	r3, #1
 8014178:	f000 8115 	beq.w	80143a6 <USBD_StdDevReq+0x242>
 801417c:	f0c0 80da 	bcc.w	8014334 <USBD_StdDevReq+0x1d0>
 8014180:	2b03      	cmp	r3, #3
 8014182:	f040 8133 	bne.w	80143ec <USBD_StdDevReq+0x288>
 8014186:	e0e6      	b.n	8014356 <USBD_StdDevReq+0x1f2>
 8014188:	2b08      	cmp	r3, #8
 801418a:	f000 80c5 	beq.w	8014318 <USBD_StdDevReq+0x1b4>
 801418e:	d803      	bhi.n	8014198 <USBD_StdDevReq+0x34>
 8014190:	2b06      	cmp	r3, #6
 8014192:	f040 812b 	bne.w	80143ec <USBD_StdDevReq+0x288>
 8014196:	e006      	b.n	80141a6 <USBD_StdDevReq+0x42>
 8014198:	2b09      	cmp	r3, #9
 801419a:	f000 808e 	beq.w	80142ba <USBD_StdDevReq+0x156>
 801419e:	2b55      	cmp	r3, #85	; 0x55
 80141a0:	f040 8124 	bne.w	80143ec <USBD_StdDevReq+0x288>
 80141a4:	e10f      	b.n	80143c6 <USBD_StdDevReq+0x262>
                               USB_SETUP_REQ *req)
{
  uint16_t len;
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
 80141a6:	8848      	ldrh	r0, [r1, #2]
 80141a8:	0a01      	lsrs	r1, r0, #8
 80141aa:	1e4b      	subs	r3, r1, #1
 80141ac:	2b06      	cmp	r3, #6
 80141ae:	f200 811d 	bhi.w	80143ec <USBD_StdDevReq+0x288>
 80141b2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80141b6:	0007      	.short	0x0007
 80141b8:	0027001a 	.word	0x0027001a
 80141bc:	011b011b 	.word	0x011b011b
 80141c0:	011b011b 	.word	0x011b011b
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 80141c4:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 80141c8:	78a0      	ldrb	r0, [r4, #2]
 80141ca:	680a      	ldr	r2, [r1, #0]
 80141cc:	f10d 0106 	add.w	r1, sp, #6
 80141d0:	4790      	blx	r2
 80141d2:	4601      	mov	r1, r0
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 80141d4:	88e8      	ldrh	r0, [r5, #6]
 80141d6:	2840      	cmp	r0, #64	; 0x40
 80141d8:	d003      	beq.n	80141e2 <USBD_StdDevReq+0x7e>
 80141da:	f894 3112 	ldrb.w	r3, [r4, #274]	; 0x112
 80141de:	2b01      	cmp	r3, #1
 80141e0:	d13b      	bne.n	801425a <USBD_StdDevReq+0xf6>
    {                  
      len = 8;
 80141e2:	2208      	movs	r2, #8
 80141e4:	f8ad 2006 	strh.w	r2, [sp, #6]
 80141e8:	e037      	b.n	801425a <USBD_StdDevReq+0xf6>
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 80141ea:	f8d4 05e4 	ldr.w	r0, [r4, #1508]	; 0x5e4
 80141ee:	f10d 0106 	add.w	r1, sp, #6
 80141f2:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80141f4:	78a0      	ldrb	r0, [r4, #2]
 80141f6:	4790      	blx	r2
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80141f8:	2302      	movs	r3, #2
 80141fa:	7043      	strb	r3, [r0, #1]
      len = 8;
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 80141fc:	4601      	mov	r1, r0
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    pdev->dev.pConfig_descriptor = pbuf;    
 80141fe:	f8c4 05f0 	str.w	r0, [r4, #1520]	; 0x5f0
 8014202:	e02a      	b.n	801425a <USBD_StdDevReq+0xf6>
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8014204:	b2c1      	uxtb	r1, r0
 8014206:	78a0      	ldrb	r0, [r4, #2]
 8014208:	2905      	cmp	r1, #5
 801420a:	d81f      	bhi.n	801424c <USBD_StdDevReq+0xe8>
 801420c:	e8df f001 	tbb	[pc, r1]
 8014210:	0f0b0703 	.word	0x0f0b0703
 8014214:	1713      	.short	0x1713
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 8014216:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 801421a:	6853      	ldr	r3, [r2, #4]
 801421c:	e012      	b.n	8014244 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 801421e:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 8014222:	688b      	ldr	r3, [r1, #8]
 8014224:	e00e      	b.n	8014244 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 8014226:	f8d4 35ec 	ldr.w	r3, [r4, #1516]	; 0x5ec
 801422a:	68db      	ldr	r3, [r3, #12]
 801422c:	e00a      	b.n	8014244 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 801422e:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 8014232:	6913      	ldr	r3, [r2, #16]
 8014234:	e006      	b.n	8014244 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8014236:	f8d4 15ec 	ldr.w	r1, [r4, #1516]	; 0x5ec
 801423a:	694b      	ldr	r3, [r1, #20]
 801423c:	e002      	b.n	8014244 <USBD_StdDevReq+0xe0>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 801423e:	f8d4 25ec 	ldr.w	r2, [r4, #1516]	; 0x5ec
 8014242:	6993      	ldr	r3, [r2, #24]
 8014244:	f10d 0106 	add.w	r1, sp, #6
 8014248:	4798      	blx	r3
 801424a:	e005      	b.n	8014258 <USBD_StdDevReq+0xf4>
      break;
      
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
 801424c:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 8014250:	f10d 0206 	add.w	r2, sp, #6
 8014254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014256:	4798      	blx	r3
 8014258:	4601      	mov	r1, r0
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 801425a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 801425e:	2800      	cmp	r0, #0
 8014260:	f000 80c8 	beq.w	80143f4 <USBD_StdDevReq+0x290>
 8014264:	88ea      	ldrh	r2, [r5, #6]
 8014266:	2a00      	cmp	r2, #0
 8014268:	f000 80c4 	beq.w	80143f4 <USBD_StdDevReq+0x290>
  {
    
    len = MIN(len , req->wLength);
 801426c:	4282      	cmp	r2, r0
 801426e:	bf28      	it	cs
 8014270:	4602      	movcs	r2, r0
 8014272:	f8ad 2006 	strh.w	r2, [sp, #6]
    
    USBD_CtlSendData (pdev, 
 8014276:	4620      	mov	r0, r4
 8014278:	e0b5      	b.n	80143e6 <USBD_StdDevReq+0x282>
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 801427a:	888a      	ldrh	r2, [r1, #4]
 801427c:	2a00      	cmp	r2, #0
 801427e:	f040 80b5 	bne.w	80143ec <USBD_StdDevReq+0x288>
 8014282:	88c9      	ldrh	r1, [r1, #6]
 8014284:	2900      	cmp	r1, #0
 8014286:	f040 80b1 	bne.w	80143ec <USBD_StdDevReq+0x288>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 801428a:	886e      	ldrh	r6, [r5, #2]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 801428c:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8014290:	f006 037f 	and.w	r3, r6, #127	; 0x7f
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8014294:	2a03      	cmp	r2, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8014296:	461e      	mov	r6, r3
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8014298:	f000 80a8 	beq.w	80143ec <USBD_StdDevReq+0x288>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 801429c:	f880 3114 	strb.w	r3, [r0, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 80142a0:	4619      	mov	r1, r3
 80142a2:	f001 fd43 	bl	8015d2c <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 80142a6:	4620      	mov	r0, r4
 80142a8:	f7ff fe94 	bl	8013fd4 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 80142ac:	b10e      	cbz	r6, 80142b2 <USBD_StdDevReq+0x14e>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 80142ae:	2002      	movs	r0, #2
 80142b0:	e000      	b.n	80142b4 <USBD_StdDevReq+0x150>
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 80142b2:	2001      	movs	r0, #1
 80142b4:	f884 0112 	strb.w	r0, [r4, #274]	; 0x112
 80142b8:	e09c      	b.n	80143f4 <USBD_StdDevReq+0x290>
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80142ba:	788b      	ldrb	r3, [r1, #2]
 80142bc:	4a4f      	ldr	r2, [pc, #316]	; (80143fc <USBD_StdDevReq+0x298>)
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 80142be:	2b01      	cmp	r3, #1
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80142c0:	7013      	strb	r3, [r2, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 80142c2:	f200 8093 	bhi.w	80143ec <USBD_StdDevReq+0x288>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 80142c6:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80142ca:	2a02      	cmp	r2, #2
 80142cc:	d003      	beq.n	80142d6 <USBD_StdDevReq+0x172>
 80142ce:	2a03      	cmp	r2, #3
 80142d0:	f040 808e 	bne.w	80143f0 <USBD_StdDevReq+0x28c>
 80142d4:	e008      	b.n	80142e8 <USBD_StdDevReq+0x184>
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d061      	beq.n	801439e <USBD_StdDevReq+0x23a>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 80142da:	2101      	movs	r1, #1
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 80142dc:	2303      	movs	r3, #3
    switch (pdev->dev.device_status) 
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 80142de:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 80142e2:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
 80142e6:	e014      	b.n	8014312 <USBD_StdDevReq+0x1ae>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 80142e8:	b943      	cbnz	r3, 80142fc <USBD_StdDevReq+0x198>
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 80142ea:	2102      	movs	r1, #2
 80142ec:	f880 1112 	strb.w	r1, [r0, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 80142f0:	f880 3110 	strb.w	r3, [r0, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 80142f4:	4619      	mov	r1, r3
 80142f6:	f7ff fe43 	bl	8013f80 <USBD_ClrCfg>
 80142fa:	e050      	b.n	801439e <USBD_StdDevReq+0x23a>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 80142fc:	f890 1110 	ldrb.w	r1, [r0, #272]	; 0x110
 8014300:	2901      	cmp	r1, #1
 8014302:	d04c      	beq.n	801439e <USBD_StdDevReq+0x23a>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8014304:	f7ff fe3c 	bl	8013f80 <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8014308:	483c      	ldr	r0, [pc, #240]	; (80143fc <USBD_StdDevReq+0x298>)
 801430a:	7801      	ldrb	r1, [r0, #0]
        USBD_SetCfg(pdev , cfgidx);
 801430c:	4620      	mov	r0, r4
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 801430e:	f884 1110 	strb.w	r1, [r4, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 8014312:	f7ff fe29 	bl	8013f68 <USBD_SetCfg>
 8014316:	e042      	b.n	801439e <USBD_StdDevReq+0x23a>
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 
  if (req->wLength != 1) 
 8014318:	88ca      	ldrh	r2, [r1, #6]
 801431a:	2a01      	cmp	r2, #1
 801431c:	d166      	bne.n	80143ec <USBD_StdDevReq+0x288>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 801431e:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8014322:	2b02      	cmp	r3, #2
 8014324:	d004      	beq.n	8014330 <USBD_StdDevReq+0x1cc>
 8014326:	2b03      	cmp	r3, #3
 8014328:	d162      	bne.n	80143f0 <USBD_StdDevReq+0x28c>
                        1);
      break;
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 801432a:	f500 7188 	add.w	r1, r0, #272	; 0x110
 801432e:	e05a      	b.n	80143e6 <USBD_StdDevReq+0x282>
  {
    switch (pdev->dev.device_status )  
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 8014330:	4933      	ldr	r1, [pc, #204]	; (8014400 <USBD_StdDevReq+0x29c>)
 8014332:	e058      	b.n	80143e6 <USBD_StdDevReq+0x282>
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
  
    
  switch (pdev->dev.device_status) 
 8014334:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8014338:	1e93      	subs	r3, r2, #2
 801433a:	2b01      	cmp	r3, #1
 801433c:	d858      	bhi.n	80143f0 <USBD_StdDevReq+0x28c>
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
#else
    USBD_cfg_status = 0x00;                                    
 801433e:	4831      	ldr	r0, [pc, #196]	; (8014404 <USBD_StdDevReq+0x2a0>)
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 8014340:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
#else
    USBD_cfg_status = 0x00;                                    
 8014344:	2100      	movs	r1, #0
 8014346:	6001      	str	r1, [r0, #0]
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 8014348:	b10a      	cbz	r2, 801434e <USBD_StdDevReq+0x1ea>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 801434a:	2302      	movs	r3, #2
 801434c:	6003      	str	r3, [r0, #0]
    }
    
    USBD_CtlSendData (pdev, 
 801434e:	4620      	mov	r0, r4
 8014350:	492c      	ldr	r1, [pc, #176]	; (8014404 <USBD_StdDevReq+0x2a0>)
 8014352:	2202      	movs	r2, #2
 8014354:	e047      	b.n	80143e6 <USBD_StdDevReq+0x282>
{

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8014356:	884b      	ldrh	r3, [r1, #2]
 8014358:	2b01      	cmp	r3, #1
 801435a:	d02d      	beq.n	80143b8 <USBD_StdDevReq+0x254>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 801435c:	2b02      	cmp	r3, #2
 801435e:	d149      	bne.n	80143f4 <USBD_StdDevReq+0x290>
           ((req->wIndex & 0xFF) == 0))
 8014360:	888a      	ldrh	r2, [r1, #4]
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8014362:	f012 0fff 	tst.w	r2, #255	; 0xff
 8014366:	d145      	bne.n	80143f4 <USBD_StdDevReq+0x290>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8014368:	6900      	ldr	r0, [r0, #16]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 801436a:	0a11      	lsrs	r1, r2, #8
 801436c:	1e4a      	subs	r2, r1, #1
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 801436e:	6843      	ldr	r3, [r0, #4]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8014370:	2a04      	cmp	r2, #4
 8014372:	d80f      	bhi.n	8014394 <USBD_StdDevReq+0x230>
 8014374:	e8df f002 	tbb	[pc, r2]
 8014378:	09070503 	.word	0x09070503
 801437c:	0b          	.byte	0x0b
 801437d:	00          	.byte	0x00
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 801437e:	2001      	movs	r0, #1
 8014380:	e006      	b.n	8014390 <USBD_StdDevReq+0x22c>
      break;
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 8014382:	2002      	movs	r0, #2
 8014384:	e004      	b.n	8014390 <USBD_StdDevReq+0x22c>
      break;
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 8014386:	2003      	movs	r0, #3
 8014388:	e002      	b.n	8014390 <USBD_StdDevReq+0x22c>
      break;
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 801438a:	2004      	movs	r0, #4
 801438c:	e000      	b.n	8014390 <USBD_StdDevReq+0x22c>
      break;
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 801438e:	2005      	movs	r0, #5
 8014390:	f360 1306 	bfi	r3, r0, #4, #3
      break;
    }
    SET_TEST_MODE = dctl;
 8014394:	491c      	ldr	r1, [pc, #112]	; (8014408 <USBD_StdDevReq+0x2a4>)
 8014396:	600b      	str	r3, [r1, #0]
    pdev->dev.test_mode = 1;
 8014398:	2301      	movs	r3, #1
 801439a:	f884 3116 	strb.w	r3, [r4, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 801439e:	4620      	mov	r0, r4
 80143a0:	f7ff fe18 	bl	8013fd4 <USBD_CtlSendStatus>
 80143a4:	e026      	b.n	80143f4 <USBD_StdDevReq+0x290>
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  switch (pdev->dev.device_status)
 80143a6:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80143aa:	1e93      	subs	r3, r2, #2
 80143ac:	2b01      	cmp	r3, #1
 80143ae:	d81f      	bhi.n	80143f0 <USBD_StdDevReq+0x28c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80143b0:	884a      	ldrh	r2, [r1, #2]
 80143b2:	2a01      	cmp	r2, #1
 80143b4:	d11e      	bne.n	80143f4 <USBD_StdDevReq+0x290>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 80143b6:	2300      	movs	r3, #0
      pdev->dev.class_cb->Setup (pdev, req);   
 80143b8:	f8d4 25e4 	ldr.w	r2, [r4, #1508]	; 0x5e4
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
    {
      pdev->dev.DevRemoteWakeup = 0; 
 80143bc:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 80143c0:	6893      	ldr	r3, [r2, #8]
 80143c2:	4798      	blx	r3
 80143c4:	e7eb      	b.n	801439e <USBD_StdDevReq+0x23a>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  case 0x55:
    if( (req->bmRequest == 0xc0) && (req->wValue == 0) && (req->wLength == 0x0080) ) {
 80143c6:	7809      	ldrb	r1, [r1, #0]
 80143c8:	29c0      	cmp	r1, #192	; 0xc0
 80143ca:	d10f      	bne.n	80143ec <USBD_StdDevReq+0x288>
 80143cc:	886b      	ldrh	r3, [r5, #2]
 80143ce:	b96b      	cbnz	r3, 80143ec <USBD_StdDevReq+0x288>
 80143d0:	88ee      	ldrh	r6, [r5, #6]
 80143d2:	2e80      	cmp	r6, #128	; 0x80
 80143d4:	d10a      	bne.n	80143ec <USBD_StdDevReq+0x288>
      const uint8_t midi_indicator[128] = {
 80143d6:	490d      	ldr	r1, [pc, #52]	; (801440c <USBD_StdDevReq+0x2a8>)
 80143d8:	4632      	mov	r2, r6
 80143da:	a802      	add	r0, sp, #8
 80143dc:	f003 fa80 	bl	80178e0 <memcpy>
	0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x2F,0x55,0x46,0x1F,
	0x00,0xD8,0x48,0x40,0x37,0x6A,0xF7,0x6A,0x00,0x30,0x00,0x00,0xC7,0x06,0x2E,0x73,
	0x4A,0x2C,0x13,0x7B,0xE9,0x7F,0x32,0x00,0x2A,0x28,0x0D,0x9B,0xFE,0x0B,0x21,0xEF,
	0x42,0x2A,0x2F,0x73,0xB5,0xB8,0xDA,0x76,0xE6,0x79,0xBF,0x0F,0xEB,0x79,0x3E,0x0B};

      USBD_CtlSendData(pdev, (uint8_t *)midi_indicator, 0x80);
 80143e0:	4620      	mov	r0, r4
 80143e2:	a902      	add	r1, sp, #8
 80143e4:	4632      	mov	r2, r6
 80143e6:	f7ff fdd2 	bl	8013f8e <USBD_CtlSendData>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  case 0x55:
    if( (req->bmRequest == 0xc0) && (req->wValue == 0) && (req->wLength == 0x0080) ) {
 80143ea:	e003      	b.n	80143f4 <USBD_StdDevReq+0x290>
      USBD_CtlError(pdev , req);
    }
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 80143ec:	4620      	mov	r0, r4
 80143ee:	4629      	mov	r1, r5
 80143f0:	f7ff fe30 	bl	8014054 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 80143f4:	2000      	movs	r0, #0
 80143f6:	b022      	add	sp, #136	; 0x88
 80143f8:	bd70      	pop	{r4, r5, r6, pc}
 80143fa:	bf00      	nop
 80143fc:	2000059c 	.word	0x2000059c
 8014400:	200005a4 	.word	0x200005a4
 8014404:	20000598 	.word	0x20000598
 8014408:	20003aa0 	.word	0x20003aa0
 801440c:	08017edf 	.word	0x08017edf

08014410 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8014410:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8014412:	b1c0      	cbz	r0, 8014446 <USBD_GetString+0x36>
 8014414:	2300      	movs	r3, #0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 8014416:	5cc5      	ldrb	r5, [r0, r3]
 8014418:	b2dc      	uxtb	r4, r3
 801441a:	3301      	adds	r3, #1
 801441c:	2d00      	cmp	r5, #0
 801441e:	d1fa      	bne.n	8014416 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8014420:	1c63      	adds	r3, r4, #1
 8014422:	005b      	lsls	r3, r3, #1
 8014424:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8014426:	2203      	movs	r2, #3
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
 8014428:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 801442a:	704a      	strb	r2, [r1, #1]
  * @param  desc : descriptor buffer
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
 801442c:	3801      	subs	r0, #1
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 801442e:	2302      	movs	r3, #2
    
    while (*desc != NULL) 
 8014430:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8014434:	b13a      	cbz	r2, 8014446 <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 8014436:	1c5c      	adds	r4, r3, #1
 8014438:	54ca      	strb	r2, [r1, r3]
      unicode[idx++] =  0x00;
 801443a:	b2e2      	uxtb	r2, r4
 801443c:	3302      	adds	r3, #2
 801443e:	2400      	movs	r4, #0
 8014440:	548c      	strb	r4, [r1, r2]
 8014442:	b2db      	uxtb	r3, r3
 8014444:	e7f4      	b.n	8014430 <USBD_GetString+0x20>
 8014446:	bd30      	pop	{r4, r5, pc}

08014448 <USBH_Connected>:
  * @param  selected device
  * @retval Status
*/
uint8_t USBH_Connected (USB_OTG_CORE_HANDLE *pdev)
{
  pdev->host.ConnSts = 1;
 8014448:	2301      	movs	r3, #1
 801444a:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  return 0;
}
 801444e:	2000      	movs	r0, #0
 8014450:	4770      	bx	lr

08014452 <USBH_Disconnected>:
* @retval Status
*/

uint8_t USBH_Disconnected (USB_OTG_CORE_HANDLE *pdev)
{
  pdev->host.ConnSts = 0;
 8014452:	2300      	movs	r3, #0
 8014454:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  return 0;  
}
 8014458:	4618      	mov	r0, r3
 801445a:	4770      	bx	lr

0801445c <USBH_SOF>:

uint8_t USBH_SOF (USB_OTG_CORE_HANDLE *pdev)
{
  /* This callback could be used to implement a scheduler process */
  return 0;  
}
 801445c:	2000      	movs	r0, #0
 801445e:	4770      	bx	lr

08014460 <USBH_DeInit>:
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8014460:	b570      	push	{r4, r5, r6, lr}
  /* Software Init */
  
  phost->gState = HOST_IDLE;
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
 8014462:	2301      	movs	r3, #1
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  /* Software Init */
  
  phost->gState = HOST_IDLE;
 8014464:	2500      	movs	r5, #0
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
  
  phost->Control.state = CTRL_SETUP;
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
 8014466:	2240      	movs	r2, #64	; 0x40
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8014468:	460c      	mov	r4, r1
  /* Software Init */
  
  phost->gState = HOST_IDLE;
  phost->gStateBkp = HOST_IDLE; 
  phost->EnumState = ENUM_IDLE;
  phost->RequestState = CMD_SEND;  
 801446a:	70cb      	strb	r3, [r1, #3]
  
  phost->Control.state = CTRL_SETUP;
 801446c:	770b      	strb	r3, [r1, #28]
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
 801446e:	718a      	strb	r2, [r1, #6]
  
  phost->device_prop.address = USBH_DEVICE_ADDRESS_DEFAULT;
  phost->device_prop.speed = HPRT0_PRTSPD_FULL_SPEED;
 8014470:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  *         Re-Initialize Host
  * @param  None 
  * @retval status: USBH_Status
  */
USBH_Status USBH_DeInit(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8014474:	4606      	mov	r6, r0
  /* Software Init */
  
  phost->gState = HOST_IDLE;
 8014476:	700d      	strb	r5, [r1, #0]
  phost->gStateBkp = HOST_IDLE; 
 8014478:	704d      	strb	r5, [r1, #1]
  phost->EnumState = ENUM_IDLE;
 801447a:	708d      	strb	r5, [r1, #2]
  phost->RequestState = CMD_SEND;  
  
  phost->Control.state = CTRL_SETUP;
  phost->Control.ep0size = USB_OTG_MAX_EP0_SIZE;  
  
  phost->device_prop.address = USBH_DEVICE_ADDRESS_DEFAULT;
 801447c:	f881 5020 	strb.w	r5, [r1, #32]
  phost->device_prop.speed = HPRT0_PRTSPD_FULL_SPEED;
  
  USBH_Free_Channel  (pdev, phost->Control.hc_num_in);
 8014480:	7909      	ldrb	r1, [r1, #4]
 8014482:	f000 fb1b 	bl	8014abc <USBH_Free_Channel>
  USBH_Free_Channel  (pdev, phost->Control.hc_num_out);  
 8014486:	4630      	mov	r0, r6
 8014488:	7961      	ldrb	r1, [r4, #5]
 801448a:	f000 fb17 	bl	8014abc <USBH_Free_Channel>
  return USBH_OK;
}
 801448e:	4628      	mov	r0, r5
 8014490:	bd70      	pop	{r4, r5, r6, pc}

08014492 <USBH_Init>:
void USBH_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBH_HOST *phost,               
               USBH_Class_cb_TypeDef *class_cb, 
               USBH_Usr_cb_TypeDef *usr_cb)
{
 8014492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014496:	9f06      	ldr	r7, [sp, #24]
 8014498:	4614      	mov	r4, r2
 801449a:	4698      	mov	r8, r3
 801449c:	4605      	mov	r5, r0
 801449e:	460e      	mov	r6, r1
     
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 80144a0:	f7fe f876 	bl	8012590 <USB_OTG_BSP_Init>
  
  /* configure GPIO pin used for switching VBUS power */
  USB_OTG_BSP_ConfigVBUS(0);  
 80144a4:	2000      	movs	r0, #0
 80144a6:	f7fe f8e3 	bl	8012670 <USB_OTG_BSP_ConfigVBUS>
  
  
  /* Host de-initializations */
  USBH_DeInit(pdev, phost);
 80144aa:	4621      	mov	r1, r4
 80144ac:	4628      	mov	r0, r5
 80144ae:	f7ff ffd7 	bl	8014460 <USBH_DeInit>
  /*Register class and user callbacks */
  phost->class_cb = class_cb;
  phost->usr_cb = usr_cb;  
    
  /* Start the USB OTG core */     
   HCD_Init(pdev , coreID);
 80144b2:	4631      	mov	r1, r6
  
  /* Host de-initializations */
  USBH_DeInit(pdev, phost);
  
  /*Register class and user callbacks */
  phost->class_cb = class_cb;
 80144b4:	f8c4 807c 	str.w	r8, [r4, #124]	; 0x7c
  phost->usr_cb = usr_cb;  
 80144b8:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
    
  /* Start the USB OTG core */     
   HCD_Init(pdev , coreID);
 80144bc:	4628      	mov	r0, r5
 80144be:	f001 fe8b 	bl	80161d8 <HCD_Init>
   
  /* Upon Init call usr call back */
  phost->usr_cb->Init();
 80144c2:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80144c6:	6818      	ldr	r0, [r3, #0]
 80144c8:	4780      	blx	r0
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 80144ca:	4628      	mov	r0, r5
}
 80144cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   
  /* Upon Init call usr call back */
  phost->usr_cb->Init();
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 80144d0:	f7fe b8ac 	b.w	801262c <USB_OTG_BSP_EnableInterrupt>

080144d4 <USBH_ErrorHandle>:
  * @retval None
  */
void USBH_ErrorHandle(USBH_HOST *phost, USBH_Status errType)
{
  /* Error unrecovered or not supported device speed */
  if ( (errType == USBH_ERROR_SPEED_UNKNOWN) ||
 80144d4:	1f0b      	subs	r3, r1, #4
 80144d6:	2b01      	cmp	r3, #1
  *         This function handles the Error on Host side.
  * @param  errType : Type of Error or Busy/OK state
  * @retval None
  */
void USBH_ErrorHandle(USBH_HOST *phost, USBH_Status errType)
{
 80144d8:	b510      	push	{r4, lr}
 80144da:	4604      	mov	r4, r0
  /* Error unrecovered or not supported device speed */
  if ( (errType == USBH_ERROR_SPEED_UNKNOWN) ||
 80144dc:	d806      	bhi.n	80144ec <USBH_ErrorHandle+0x18>
       (errType == USBH_UNRECOVERED_ERROR) )
  {
    phost->usr_cb->UnrecoveredError(); 
 80144de:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 80144e2:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80144e4:	4780      	blx	r0
    phost->gState = HOST_ERROR_STATE;   
 80144e6:	210a      	movs	r1, #10
 80144e8:	7021      	strb	r1, [r4, #0]
 80144ea:	bd10      	pop	{r4, pc}
  }  
  /* USB host restart requested from application layer */
  else if(errType == USBH_APPLY_DEINIT)
 80144ec:	2906      	cmp	r1, #6
 80144ee:	d105      	bne.n	80144fc <USBH_ErrorHandle+0x28>
  {
    phost->gState = HOST_ERROR_STATE;  
    /* user callback for initalization */
    phost->usr_cb->Init();
 80144f0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
    phost->gState = HOST_ERROR_STATE;   
  }  
  /* USB host restart requested from application layer */
  else if(errType == USBH_APPLY_DEINIT)
  {
    phost->gState = HOST_ERROR_STATE;  
 80144f4:	200a      	movs	r0, #10
 80144f6:	7020      	strb	r0, [r4, #0]
    /* user callback for initalization */
    phost->usr_cb->Init();
 80144f8:	680a      	ldr	r2, [r1, #0]
 80144fa:	4790      	blx	r2
 80144fc:	bd10      	pop	{r4, pc}
	...

08014500 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  pdev: Selected device
  * @retval Status
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8014500:	b570      	push	{r4, r5, r6, lr}
 8014502:	4605      	mov	r5, r0
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;

  
  switch (phost->Control.state)
 8014504:	7f08      	ldrb	r0, [r1, #28]
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;
 8014506:	2300      	movs	r3, #0
  *         Handles the USB control transfer state machine
  * @param  pdev: Selected device
  * @retval Status
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
 8014508:	460c      	mov	r4, r1
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
  URB_STATE URB_Status = URB_IDLE;
  
  phost->Control.status = CTRL_START;
 801450a:	748b      	strb	r3, [r1, #18]

  
  switch (phost->Control.state)
 801450c:	1e41      	subs	r1, r0, #1
 801450e:	290a      	cmp	r1, #10
 8014510:	f200 80cd 	bhi.w	80146ae <USBH_HandleControl+0x1ae>
 8014514:	e8df f001 	tbb	[pc, r1]
 8014518:	3f370e06 	.word	0x3f370e06
 801451c:	81796759 	.word	0x81796759
 8014520:	aa9a      	.short	0xaa9a
 8014522:	bc          	.byte	0xbc
 8014523:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup     (pdev, 
 8014524:	4628      	mov	r0, r5
 8014526:	f104 0114 	add.w	r1, r4, #20
 801452a:	7962      	ldrb	r2, [r4, #5]
 801452c:	f000 fb05 	bl	8014b3a <USBH_CtlSendSetup>
	                   phost->Control.setup.d8 , 
	                   phost->Control.hc_num_out);  
    phost->Control.state = CTRL_SETUP_WAIT;  
 8014530:	2302      	movs	r3, #2
 8014532:	e0b4      	b.n	801469e <USBH_HandleControl+0x19e>
    break; 
    
  case CTRL_SETUP_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out); 
 8014534:	4628      	mov	r0, r5
 8014536:	7961      	ldrb	r1, [r4, #5]
 8014538:	f001 fe8e 	bl	8016258 <HCD_GetURB_State>
    /* case SETUP packet sent successfully */
    if(URB_Status == URB_DONE)
 801453c:	2801      	cmp	r0, #1
 801453e:	d11a      	bne.n	8014576 <USBH_HandleControl+0x76>
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014540:	7d22      	ldrb	r2, [r4, #20]
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 8014542:	8b61      	ldrh	r1, [r4, #26]
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out); 
    /* case SETUP packet sent successfully */
    if(URB_Status == URB_DONE)
    { 
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014544:	f022 037f 	bic.w	r3, r2, #127	; 0x7f
 8014548:	b2d8      	uxtb	r0, r3
 801454a:	4a5a      	ldr	r2, [pc, #360]	; (80146b4 <USBH_HandleControl+0x1b4>)
      
      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0 )
 801454c:	b139      	cbz	r1, 801455e <USBH_HandleControl+0x5e>
      {        
        timeout = DATA_STAGE_TIMEOUT;
 801454e:	f241 3188 	movw	r1, #5000	; 0x1388
 8014552:	8011      	strh	r1, [r2, #0]
        if (direction == USB_D2H)
 8014554:	b108      	cbz	r0, 801455a <USBH_HandleControl+0x5a>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8014556:	2003      	movs	r0, #3
 8014558:	e007      	b.n	801456a <USBH_HandleControl+0x6a>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_DATA_OUT;
 801455a:	2005      	movs	r0, #5
 801455c:	e005      	b.n	801456a <USBH_HandleControl+0x6a>
        } 
      }
      /* No DATA stage */
      else
      {
        timeout = NODATA_STAGE_TIMEOUT;
 801455e:	2332      	movs	r3, #50	; 0x32
 8014560:	8013      	strh	r3, [r2, #0]
        
        /* If there is No Data Transfer Stage */
        if (direction == USB_D2H)
 8014562:	b108      	cbz	r0, 8014568 <USBH_HandleControl+0x68>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_STATUS_OUT;
 8014564:	2009      	movs	r0, #9
 8014566:	e000      	b.n	801456a <USBH_HandleControl+0x6a>
        }
        else
        {
          /* Data Direction is OUT */
          phost->Control.state = CTRL_STATUS_IN;
 8014568:	2007      	movs	r0, #7
 801456a:	7720      	strb	r0, [r4, #28]
        } 
      }          
      /* Set the delay timer to enable timeout for data stage completion */
      phost->Control.timer = HCD_GetCurrentFrame(pdev);
 801456c:	4628      	mov	r0, r5
 801456e:	f001 fe6f 	bl	8016250 <HCD_GetCurrentFrame>
 8014572:	8220      	strh	r0, [r4, #16]
 8014574:	e09b      	b.n	80146ae <USBH_HandleControl+0x1ae>
    }
    else if(URB_Status == URB_ERROR)
 8014576:	2803      	cmp	r0, #3
 8014578:	f040 8099 	bne.w	80146ae <USBH_HandleControl+0x1ae>
    {
      phost->Control.state = CTRL_ERROR;     
 801457c:	210b      	movs	r1, #11
      phost->Control.status = CTRL_XACTERR;
 801457e:	2005      	movs	r0, #5
      /* Set the delay timer to enable timeout for data stage completion */
      phost->Control.timer = HCD_GetCurrentFrame(pdev);
    }
    else if(URB_Status == URB_ERROR)
    {
      phost->Control.state = CTRL_ERROR;     
 8014580:	7721      	strb	r1, [r4, #28]
      phost->Control.status = CTRL_XACTERR;
 8014582:	74a0      	strb	r0, [r4, #18]
 8014584:	e093      	b.n	80146ae <USBH_HandleControl+0x1ae>
    }    
    break;
    
  case CTRL_DATA_IN:  
    /* Issue an IN token */ 
    USBH_CtlReceiveData(pdev,
 8014586:	7923      	ldrb	r3, [r4, #4]
 8014588:	68a1      	ldr	r1, [r4, #8]
 801458a:	89a2      	ldrh	r2, [r4, #12]
 801458c:	4628      	mov	r0, r5
 801458e:	f000 fb0b 	bl	8014ba8 <USBH_CtlReceiveData>
                        phost->Control.buff, 
                        phost->Control.length,
                        phost->Control.hc_num_in);
 
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8014592:	2304      	movs	r3, #4
 8014594:	e083      	b.n	801469e <USBH_HandleControl+0x19e>
    break;    
    
  case CTRL_DATA_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 8014596:	4628      	mov	r0, r5
 8014598:	7921      	ldrb	r1, [r4, #4]
 801459a:	f001 fe5d 	bl	8016258 <HCD_GetURB_State>
    
    /* check is DATA packet transfered successfully */
    if  (URB_Status == URB_DONE)
 801459e:	2801      	cmp	r0, #1
 80145a0:	d102      	bne.n	80145a8 <USBH_HandleControl+0xa8>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 80145a2:	2309      	movs	r3, #9
 80145a4:	7723      	strb	r3, [r4, #28]
 80145a6:	e006      	b.n	80145b6 <USBH_HandleControl+0xb6>
    }
   
    /* manage error cases*/
    if  (URB_Status == URB_STALL) 
 80145a8:	2804      	cmp	r0, #4
 80145aa:	d102      	bne.n	80145b2 <USBH_HandleControl+0xb2>
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 80145ac:	7862      	ldrb	r2, [r4, #1]
 80145ae:	7022      	strb	r2, [r4, #0]
 80145b0:	e07d      	b.n	80146ae <USBH_HandleControl+0x1ae>
    }   
    else if (URB_Status == URB_ERROR)
 80145b2:	2803      	cmp	r0, #3
 80145b4:	d06a      	beq.n	801468c <USBH_HandleControl+0x18c>
    {
      /* Device error */
      phost->Control.state = CTRL_ERROR;    
    }
    else if ((HCD_GetCurrentFrame(pdev)- phost->Control.timer) > timeout)
 80145b6:	4628      	mov	r0, r5
 80145b8:	f001 fe4a 	bl	8016250 <HCD_GetCurrentFrame>
 80145bc:	4a3d      	ldr	r2, [pc, #244]	; (80146b4 <USBH_HandleControl+0x1b4>)
 80145be:	8a21      	ldrh	r1, [r4, #16]
 80145c0:	8813      	ldrh	r3, [r2, #0]
 80145c2:	1a40      	subs	r0, r0, r1
 80145c4:	4298      	cmp	r0, r3
 80145c6:	d972      	bls.n	80146ae <USBH_HandleControl+0x1ae>
 80145c8:	e060      	b.n	801468c <USBH_HandleControl+0x18c>
    }   
    break;
    
  case CTRL_DATA_OUT:
    /* Start DATA out transfer (only one DATA packet)*/
    pdev->host.hc[phost->Control.hc_num_out].toggle_out = 1; 
 80145ca:	7963      	ldrb	r3, [r4, #5]
 80145cc:	eb05 1143 	add.w	r1, r5, r3, lsl #5
 80145d0:	2001      	movs	r0, #1
 80145d2:	f881 08a9 	strb.w	r0, [r1, #2217]	; 0x8a9
        
    USBH_CtlSendData (pdev,
 80145d6:	7963      	ldrb	r3, [r4, #5]
 80145d8:	68a1      	ldr	r1, [r4, #8]
 80145da:	89a2      	ldrh	r2, [r4, #12]
 80145dc:	4628      	mov	r0, r5
 80145de:	f000 fac3 	bl	8014b68 <USBH_CtlSendData>
    



    
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 80145e2:	2306      	movs	r3, #6
 80145e4:	e05b      	b.n	801469e <USBH_HandleControl+0x19e>
    break;
    
  case CTRL_DATA_OUT_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);     
 80145e6:	4628      	mov	r0, r5
 80145e8:	7961      	ldrb	r1, [r4, #5]
 80145ea:	f001 fe35 	bl	8016258 <HCD_GetURB_State>
    if  (URB_Status == URB_DONE)
 80145ee:	2801      	cmp	r0, #1
 80145f0:	d101      	bne.n	80145f6 <USBH_HandleControl+0xf6>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 80145f2:	2307      	movs	r3, #7
 80145f4:	e053      	b.n	801469e <USBH_HandleControl+0x19e>
    }
    
    /* handle error cases */
    else if  (URB_Status == URB_STALL) 
 80145f6:	2804      	cmp	r0, #4
 80145f8:	d103      	bne.n	8014602 <USBH_HandleControl+0x102>
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 80145fa:	7862      	ldrb	r2, [r4, #1]
      phost->Control.state = CTRL_STALLED;  
 80145fc:	230c      	movs	r3, #12
    
    /* handle error cases */
    else if  (URB_Status == URB_STALL) 
    { 
      /* In stall case, return to previous machine state*/
      phost->gState =   phost->gStateBkp;
 80145fe:	7022      	strb	r2, [r4, #0]
 8014600:	e04d      	b.n	801469e <USBH_HandleControl+0x19e>
      phost->Control.state = CTRL_STALLED;  
    } 
    else if  (URB_Status == URB_NOTREADY)
 8014602:	2802      	cmp	r0, #2
 8014604:	d140      	bne.n	8014688 <USBH_HandleControl+0x188>
    { 
      /* Nack received from device */
      phost->Control.state = CTRL_DATA_OUT;
 8014606:	2305      	movs	r3, #5
 8014608:	e049      	b.n	801469e <USBH_HandleControl+0x19e>
    break;
    
    
  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (pdev,
 801460a:	2100      	movs	r1, #0
 801460c:	7923      	ldrb	r3, [r4, #4]
 801460e:	4628      	mov	r0, r5
 8014610:	460a      	mov	r2, r1
 8014612:	f000 fac9 	bl	8014ba8 <USBH_CtlReceiveData>
                         0,
                         0,
                         phost->Control.hc_num_in);
    
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014616:	2308      	movs	r3, #8
 8014618:	e041      	b.n	801469e <USBH_HandleControl+0x19e>
    
    break;
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 801461a:	4628      	mov	r0, r5
 801461c:	7921      	ldrb	r1, [r4, #4]
 801461e:	f001 fe1b 	bl	8016258 <HCD_GetURB_State>
    
    if  ( URB_Status == URB_DONE)
 8014622:	2801      	cmp	r0, #1
    
    break;
    
  case CTRL_STATUS_IN_WAIT:
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_in); 
 8014624:	4606      	mov	r6, r0
    
    if  ( URB_Status == URB_DONE)
 8014626:	d027      	beq.n	8014678 <USBH_HandleControl+0x178>
    { /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
      phost->Control.state = CTRL_COMPLETE;
    }
    
    else if (URB_Status == URB_ERROR)
 8014628:	2803      	cmp	r0, #3
 801462a:	d02f      	beq.n	801468c <USBH_HandleControl+0x18c>
    {
      phost->Control.state = CTRL_ERROR;  
    }
    
    else if((HCD_GetCurrentFrame(pdev)\
 801462c:	4628      	mov	r0, r5
 801462e:	f001 fe0f 	bl	8016250 <HCD_GetCurrentFrame>
      - phost->Control.timer) > timeout)
 8014632:	4a20      	ldr	r2, [pc, #128]	; (80146b4 <USBH_HandleControl+0x1b4>)
 8014634:	8a21      	ldrh	r1, [r4, #16]
 8014636:	8813      	ldrh	r3, [r2, #0]
 8014638:	1a40      	subs	r0, r0, r1
    else if (URB_Status == URB_ERROR)
    {
      phost->Control.state = CTRL_ERROR;  
    }
    
    else if((HCD_GetCurrentFrame(pdev)\
 801463a:	4298      	cmp	r0, r3
 801463c:	d826      	bhi.n	801468c <USBH_HandleControl+0x18c>
      - phost->Control.timer) > timeout)
    {
      phost->Control.state = CTRL_ERROR; 
    }
     else if(URB_Status == URB_STALL)
 801463e:	2e04      	cmp	r6, #4
 8014640:	d135      	bne.n	80146ae <USBH_HandleControl+0x1ae>
    {
      /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
 8014642:	7861      	ldrb	r1, [r4, #1]
      phost->Control.status = CTRL_STALL;
 8014644:	74a6      	strb	r6, [r4, #18]
      phost->Control.state = CTRL_ERROR; 
    }
     else if(URB_Status == URB_STALL)
    {
      /* Control transfers completed, Exit the State Machine */
      phost->gState =   phost->gStateBkp;
 8014646:	7021      	strb	r1, [r4, #0]
      phost->Control.status = CTRL_STALL;
      status = USBH_NOT_SUPPORTED;
 8014648:	2003      	movs	r0, #3
 801464a:	bd70      	pop	{r4, r5, r6, pc}
    }
    break;
    
  case CTRL_STATUS_OUT:
    pdev->host.hc[phost->Control.hc_num_out].toggle_out ^= 1; 
 801464c:	7960      	ldrb	r0, [r4, #5]
 801464e:	3045      	adds	r0, #69	; 0x45
 8014650:	eb05 1140 	add.w	r1, r5, r0, lsl #5
    USBH_CtlSendData (pdev,
 8014654:	4628      	mov	r0, r5
      status = USBH_NOT_SUPPORTED;
    }
    break;
    
  case CTRL_STATUS_OUT:
    pdev->host.hc[phost->Control.hc_num_out].toggle_out ^= 1; 
 8014656:	7a4a      	ldrb	r2, [r1, #9]
 8014658:	f082 0301 	eor.w	r3, r2, #1
 801465c:	724b      	strb	r3, [r1, #9]
    USBH_CtlSendData (pdev,
 801465e:	2100      	movs	r1, #0
 8014660:	7963      	ldrb	r3, [r4, #5]
 8014662:	460a      	mov	r2, r1
 8014664:	f000 fa80 	bl	8014b68 <USBH_CtlSendData>
                      0,
                      0,
                      phost->Control.hc_num_out);
    
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014668:	230a      	movs	r3, #10
 801466a:	e018      	b.n	801469e <USBH_HandleControl+0x19e>
    break;
    
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);  
 801466c:	4628      	mov	r0, r5
 801466e:	7961      	ldrb	r1, [r4, #5]
 8014670:	f001 fdf2 	bl	8016258 <HCD_GetURB_State>
    if  (URB_Status == URB_DONE)
 8014674:	2801      	cmp	r0, #1
 8014676:	d103      	bne.n	8014680 <USBH_HandleControl+0x180>
    { 
      phost->gState =   phost->gStateBkp; 
 8014678:	7860      	ldrb	r0, [r4, #1]
      phost->Control.state = CTRL_COMPLETE; 
 801467a:	230d      	movs	r3, #13
  case CTRL_STATUS_OUT_WAIT: 
    
    URB_Status = HCD_GetURB_State(pdev , phost->Control.hc_num_out);  
    if  (URB_Status == URB_DONE)
    { 
      phost->gState =   phost->gStateBkp; 
 801467c:	7020      	strb	r0, [r4, #0]
 801467e:	e00e      	b.n	801469e <USBH_HandleControl+0x19e>
      phost->Control.state = CTRL_COMPLETE; 
    }
    else if  (URB_Status == URB_NOTREADY)
 8014680:	2802      	cmp	r0, #2
 8014682:	d101      	bne.n	8014688 <USBH_HandleControl+0x188>
    { 
      phost->Control.state = CTRL_STATUS_OUT;
 8014684:	2309      	movs	r3, #9
 8014686:	e00a      	b.n	801469e <USBH_HandleControl+0x19e>
    }      
    else if (URB_Status == URB_ERROR)
 8014688:	2803      	cmp	r0, #3
 801468a:	d110      	bne.n	80146ae <USBH_HandleControl+0x1ae>
    {
      phost->Control.state = CTRL_ERROR;      
 801468c:	230b      	movs	r3, #11
 801468e:	e006      	b.n	801469e <USBH_HandleControl+0x19e>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be 
    required to clear the halt or error condition if the next Setup PID is not 
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014690:	7ba2      	ldrb	r2, [r4, #14]
 8014692:	1c53      	adds	r3, r2, #1
 8014694:	b2d8      	uxtb	r0, r3
 8014696:	2802      	cmp	r0, #2
 8014698:	73a0      	strb	r0, [r4, #14]
 801469a:	d802      	bhi.n	80146a2 <USBH_HandleControl+0x1a2>
    {
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
 801469c:	2301      	movs	r3, #1
 801469e:	7723      	strb	r3, [r4, #28]
 80146a0:	e005      	b.n	80146ae <USBH_HandleControl+0x1ae>
    }
    else
    {
      phost->Control.status = CTRL_FAIL;
      phost->gState =   phost->gStateBkp;
 80146a2:	7862      	ldrb	r2, [r4, #1]
      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP; 
    }
    else
    {
      phost->Control.status = CTRL_FAIL;
 80146a4:	2108      	movs	r1, #8
 80146a6:	74a1      	strb	r1, [r4, #18]
      phost->gState =   phost->gStateBkp;
 80146a8:	7022      	strb	r2, [r4, #0]
      
      status = USBH_FAIL;
 80146aa:	2002      	movs	r0, #2
 80146ac:	bd70      	pop	{r4, r5, r6, pc}
  */
USBH_Status USBH_HandleControl (USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  uint8_t direction;  
  static uint16_t timeout = 0;
  USBH_Status status = USBH_OK;
 80146ae:	2000      	movs	r0, #0
    
  default:
    break;
  }
  return status;
}
 80146b0:	bd70      	pop	{r4, r5, r6, pc}
 80146b2:	bf00      	nop
 80146b4:	200005a8 	.word	0x200005a8

080146b8 <USBH_Process>:
*         USB Host core main state machine process
* @param  None 
* @retval None
*/
void USBH_Process(USB_OTG_CORE_HANDLE *pdev , USBH_HOST *phost)
{
 80146b8:	b570      	push	{r4, r5, r6, lr}
 80146ba:	b094      	sub	sp, #80	; 0x50
  volatile USBH_Status status = USBH_FAIL;
 80146bc:	2602      	movs	r6, #2
*         USB Host core main state machine process
* @param  None 
* @retval None
*/
void USBH_Process(USB_OTG_CORE_HANDLE *pdev , USBH_HOST *phost)
{
 80146be:	4605      	mov	r5, r0
 80146c0:	460c      	mov	r4, r1
  volatile USBH_Status status = USBH_FAIL;
 80146c2:	f88d 600f 	strb.w	r6, [sp, #15]
  
  
  /* check for Host port events */
  if ((HCD_IsDeviceConnected(pdev) == 0)&& (phost->gState != HOST_IDLE)) 
 80146c6:	f001 fdc0 	bl	801624a <HCD_IsDeviceConnected>
 80146ca:	b920      	cbnz	r0, 80146d6 <USBH_Process+0x1e>
 80146cc:	7823      	ldrb	r3, [r4, #0]
 80146ce:	b113      	cbz	r3, 80146d6 <USBH_Process+0x1e>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED) 
 80146d0:	42b3      	cmp	r3, r6
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 80146d2:	bf18      	it	ne
 80146d4:	7026      	strbne	r6, [r4, #0]
    }
  }
    
  switch (phost->gState)
 80146d6:	7820      	ldrb	r0, [r4, #0]
 80146d8:	280a      	cmp	r0, #10
 80146da:	f200 818b 	bhi.w	80149f4 <USBH_Process+0x33c>
 80146de:	e8df f010 	tbh	[pc, r0, lsl #1]
 80146e2:	000b      	.short	0x000b
 80146e4:	01720017 	.word	0x01720017
 80146e8:	00530189 	.word	0x00530189
 80146ec:	01510145 	.word	0x01510145
 80146f0:	0136015e 	.word	0x0136015e
 80146f4:	01630189 	.word	0x01630189
  {
  
  case HOST_IDLE :
    
    if (HCD_IsDeviceConnected(pdev))  
 80146f8:	4628      	mov	r0, r5
 80146fa:	f001 fda6 	bl	801624a <HCD_IsDeviceConnected>
 80146fe:	2800      	cmp	r0, #0
 8014700:	f000 8178 	beq.w	80149f4 <USBH_Process+0x33c>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8014704:	2201      	movs	r2, #1
 8014706:	7022      	strb	r2, [r4, #0]
      USB_OTG_BSP_mDelay(100);
 8014708:	2064      	movs	r0, #100	; 0x64
 801470a:	f7fd ffaa 	bl	8012662 <USB_OTG_BSP_mDelay>
 801470e:	e171      	b.n	80149f4 <USBH_Process+0x33c>
    }
    break;
   
  case HOST_DEV_ATTACHED :
    
    phost->usr_cb->DeviceAttached();
 8014710:	f8d4 6080 	ldr.w	r6, [r4, #128]	; 0x80
 8014714:	68b0      	ldr	r0, [r6, #8]
 8014716:	4780      	blx	r0
    phost->Control.hc_num_out = USBH_Alloc_Channel(pdev, 0x00);
 8014718:	2100      	movs	r1, #0
 801471a:	4628      	mov	r0, r5
 801471c:	f000 f9b5 	bl	8014a8a <USBH_Alloc_Channel>
    phost->Control.hc_num_in = USBH_Alloc_Channel(pdev, 0x80);  
 8014720:	2180      	movs	r1, #128	; 0x80
    break;
   
  case HOST_DEV_ATTACHED :
    
    phost->usr_cb->DeviceAttached();
    phost->Control.hc_num_out = USBH_Alloc_Channel(pdev, 0x00);
 8014722:	7160      	strb	r0, [r4, #5]
    phost->Control.hc_num_in = USBH_Alloc_Channel(pdev, 0x80);  
 8014724:	4628      	mov	r0, r5
 8014726:	f000 f9b0 	bl	8014a8a <USBH_Alloc_Channel>
 801472a:	7120      	strb	r0, [r4, #4]
  
    /* Reset USB Device */
    if ( HCD_ResetPort(pdev) == 0)
 801472c:	4628      	mov	r0, r5
 801472e:	f001 fd87 	bl	8016240 <HCD_ResetPort>
 8014732:	4606      	mov	r6, r0
 8014734:	2800      	cmp	r0, #0
 8014736:	f040 815d 	bne.w	80149f4 <USBH_Process+0x33c>
    {
      phost->usr_cb->ResetDevice();
 801473a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 801473e:	68cb      	ldr	r3, [r1, #12]
 8014740:	4798      	blx	r3
      /*  Wait for USB USBH_ISR_PrtEnDisableChange()  
      Host is Now ready to start the Enumeration 
      */
      
      phost->device_prop.speed = HCD_GetCurrentSpeed(pdev);
 8014742:	4628      	mov	r0, r5
 8014744:	f001 fd76 	bl	8016234 <HCD_GetCurrentSpeed>
      
      phost->gState = HOST_ENUMERATION;
      phost->usr_cb->DeviceSpeedDetected(phost->device_prop.speed);
 8014748:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
      phost->usr_cb->ResetDevice();
      /*  Wait for USB USBH_ISR_PrtEnDisableChange()  
      Host is Now ready to start the Enumeration 
      */
      
      phost->device_prop.speed = HCD_GetCurrentSpeed(pdev);
 801474c:	b2c0      	uxtb	r0, r0
 801474e:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
      
      phost->gState = HOST_ENUMERATION;
 8014752:	2204      	movs	r2, #4
 8014754:	7022      	strb	r2, [r4, #0]
      phost->usr_cb->DeviceSpeedDetected(phost->device_prop.speed);
 8014756:	698b      	ldr	r3, [r1, #24]
 8014758:	4798      	blx	r3
        
      /* Open Control pipes */
      USBH_Open_Channel (pdev,
 801475a:	79a0      	ldrb	r0, [r4, #6]
 801475c:	7921      	ldrb	r1, [r4, #4]
 801475e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8014762:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8014766:	9001      	str	r0, [sp, #4]
 8014768:	9600      	str	r6, [sp, #0]
 801476a:	4628      	mov	r0, r5
 801476c:	f000 f946 	bl	80149fc <USBH_Open_Channel>
                           phost->device_prop.speed,
                           EP_TYPE_CTRL,
                           phost->Control.ep0size); 
      
      /* Open Control pipes */
      USBH_Open_Channel (pdev,
 8014770:	79a0      	ldrb	r0, [r4, #6]
 8014772:	7961      	ldrb	r1, [r4, #5]
 8014774:	9001      	str	r0, [sp, #4]
 8014776:	f894 2020 	ldrb.w	r2, [r4, #32]
 801477a:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 801477e:	9600      	str	r6, [sp, #0]
 8014780:	4628      	mov	r0, r5
 8014782:	f000 f93b 	bl	80149fc <USBH_Open_Channel>
 8014786:	e135      	b.n	80149f4 <USBH_Process+0x33c>
static USBH_Status USBH_HandleEnum(USB_OTG_CORE_HANDLE *pdev, USBH_HOST *phost)
{
  USBH_Status Status = USBH_BUSY;  
  uint8_t Local_Buffer[64];
  
  switch (phost->EnumState)
 8014788:	78a3      	ldrb	r3, [r4, #2]
 801478a:	2b09      	cmp	r3, #9
 801478c:	f200 8132 	bhi.w	80149f4 <USBH_Process+0x33c>
 8014790:	e8df f013 	tbh	[pc, r3, lsl #1]
 8014794:	002c000a 	.word	0x002c000a
 8014798:	0064003c 	.word	0x0064003c
 801479c:	0082006e 	.word	0x0082006e
 80147a0:	00b4009b 	.word	0x00b4009b
 80147a4:	00d700cc 	.word	0x00d700cc
  {
  case ENUM_IDLE:  
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(pdev , phost, 8) == USBH_OK)
 80147a8:	4628      	mov	r0, r5
 80147aa:	4621      	mov	r1, r4
 80147ac:	2208      	movs	r2, #8
 80147ae:	f000 fa87 	bl	8014cc0 <USBH_Get_DevDesc>
 80147b2:	4606      	mov	r6, r0
 80147b4:	2800      	cmp	r0, #0
 80147b6:	f040 811d 	bne.w	80149f4 <USBH_Process+0x33c>
    {
      phost->Control.ep0size = phost->device_prop.Dev_Desc.bMaxPacketSize;
 80147ba:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 80147be:	71a0      	strb	r0, [r4, #6]
      
      /* Issue Reset  */
      HCD_ResetPort(pdev);
 80147c0:	4628      	mov	r0, r5
 80147c2:	f001 fd3d 	bl	8016240 <HCD_ResetPort>
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
      
      /* modify control channels configuration for MaxPacket size */
      USBH_Modify_Channel (pdev,
 80147c6:	79a2      	ldrb	r2, [r4, #6]
 80147c8:	7961      	ldrb	r1, [r4, #5]
 80147ca:	9201      	str	r2, [sp, #4]
    {
      phost->Control.ep0size = phost->device_prop.Dev_Desc.bMaxPacketSize;
      
      /* Issue Reset  */
      HCD_ResetPort(pdev);
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80147cc:	2301      	movs	r3, #1
 80147ce:	70a3      	strb	r3, [r4, #2]
      
      /* modify control channels configuration for MaxPacket size */
      USBH_Modify_Channel (pdev,
 80147d0:	4632      	mov	r2, r6
 80147d2:	4633      	mov	r3, r6
 80147d4:	9600      	str	r6, [sp, #0]
 80147d6:	4628      	mov	r0, r5
 80147d8:	f000 f93a 	bl	8014a50 <USBH_Modify_Channel>
                           0,
                           0,
                           0,
                           phost->Control.ep0size);
      
      USBH_Modify_Channel (pdev,
 80147dc:	79a0      	ldrb	r0, [r4, #6]
 80147de:	7921      	ldrb	r1, [r4, #4]
 80147e0:	9001      	str	r0, [sp, #4]
 80147e2:	9600      	str	r6, [sp, #0]
 80147e4:	4628      	mov	r0, r5
 80147e6:	4632      	mov	r2, r6
 80147e8:	4633      	mov	r3, r6
 80147ea:	e034      	b.n	8014856 <USBH_Process+0x19e>
    }
    break;
    
  case ENUM_GET_FULL_DEV_DESC:  
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(pdev, phost, USB_DEVICE_DESC_SIZE)\
 80147ec:	4628      	mov	r0, r5
 80147ee:	4621      	mov	r1, r4
 80147f0:	2212      	movs	r2, #18
 80147f2:	f000 fa65 	bl	8014cc0 <USBH_Get_DevDesc>
 80147f6:	2800      	cmp	r0, #0
 80147f8:	f040 80fc 	bne.w	80149f4 <USBH_Process+0x33c>
      == USBH_OK)
    {
      /* user callback for device descriptor available */
      phost->usr_cb->DeviceDescAvailable(&phost->device_prop.Dev_Desc);      
 80147fc:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8014800:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8014804:	69ca      	ldr	r2, [r1, #28]
 8014806:	4790      	blx	r2
      phost->EnumState = ENUM_SET_ADDR;
 8014808:	2002      	movs	r0, #2
 801480a:	e098      	b.n	801493e <USBH_Process+0x286>
    }
    break;
   
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(pdev, phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 801480c:	4628      	mov	r0, r5
 801480e:	4621      	mov	r1, r4
 8014810:	2201      	movs	r2, #1
 8014812:	f000 fb99 	bl	8014f48 <USBH_SetAddress>
 8014816:	4606      	mov	r6, r0
 8014818:	2800      	cmp	r0, #0
 801481a:	f040 80eb 	bne.w	80149f4 <USBH_Process+0x33c>
    {
      USB_OTG_BSP_mDelay(2);
 801481e:	2002      	movs	r0, #2
 8014820:	f7fd ff1f 	bl	8012662 <USB_OTG_BSP_mDelay>
      phost->device_prop.address = USBH_DEVICE_ADDRESS;
 8014824:	2101      	movs	r1, #1
      
      /* user callback for device address assigned */
      phost->usr_cb->DeviceAddressAssigned();
 8014826:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
  case ENUM_SET_ADDR: 
    /* set address */
    if ( USBH_SetAddress(pdev, phost, USBH_DEVICE_ADDRESS) == USBH_OK)
    {
      USB_OTG_BSP_mDelay(2);
      phost->device_prop.address = USBH_DEVICE_ADDRESS;
 801482a:	f884 1020 	strb.w	r1, [r4, #32]
      
      /* user callback for device address assigned */
      phost->usr_cb->DeviceAddressAssigned();
 801482e:	6a02      	ldr	r2, [r0, #32]
 8014830:	4790      	blx	r2
      phost->EnumState = ENUM_GET_CFG_DESC;
 8014832:	2303      	movs	r3, #3
 8014834:	70a3      	strb	r3, [r4, #2]
      
      /* modify control channels to update device address */
      USBH_Modify_Channel (pdev,
 8014836:	7921      	ldrb	r1, [r4, #4]
 8014838:	f894 2020 	ldrb.w	r2, [r4, #32]
 801483c:	9600      	str	r6, [sp, #0]
 801483e:	4633      	mov	r3, r6
 8014840:	9601      	str	r6, [sp, #4]
 8014842:	4628      	mov	r0, r5
 8014844:	f000 f904 	bl	8014a50 <USBH_Modify_Channel>
                           phost->device_prop.address,
                           0,
                           0,
                           0);
      
      USBH_Modify_Channel (pdev,
 8014848:	7961      	ldrb	r1, [r4, #5]
 801484a:	f894 2020 	ldrb.w	r2, [r4, #32]
 801484e:	9600      	str	r6, [sp, #0]
 8014850:	9601      	str	r6, [sp, #4]
 8014852:	4628      	mov	r0, r5
 8014854:	4633      	mov	r3, r6
 8014856:	f000 f8fb 	bl	8014a50 <USBH_Modify_Channel>
 801485a:	e0cb      	b.n	80149f4 <USBH_Process+0x33c>
    }
    break;
    
  case ENUM_GET_CFG_DESC:  
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(pdev, 
 801485c:	4628      	mov	r0, r5
 801485e:	4621      	mov	r1, r4
 8014860:	2209      	movs	r2, #9
 8014862:	f000 fa83 	bl	8014d6c <USBH_Get_CfgDesc>
 8014866:	2800      	cmp	r0, #0
 8014868:	f040 80c4 	bne.w	80149f4 <USBH_Process+0x33c>
                          phost,
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 801486c:	2004      	movs	r0, #4
 801486e:	e066      	b.n	801493e <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_FULL_CFG_DESC:  
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(pdev, 
 8014870:	4628      	mov	r0, r5
 8014872:	4621      	mov	r1, r4
 8014874:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8014876:	f000 fa79 	bl	8014d6c <USBH_Get_CfgDesc>
 801487a:	2800      	cmp	r0, #0
 801487c:	f040 80ba 	bne.w	80149f4 <USBH_Process+0x33c>
                         phost,
                         phost->device_prop.Cfg_Desc.wTotalLength) == USBH_OK)
    {
      /* User callback for configuration descriptors available */
      phost->usr_cb->ConfigurationDescAvailable(&phost->device_prop.Cfg_Desc,
 8014880:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8014884:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8014888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801488a:	f104 013e 	add.w	r1, r4, #62	; 0x3e
 801488e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014892:	4798      	blx	r3
                                                      phost->device_prop.Itf_Desc,
                                                      phost->device_prop.Ep_Desc[0]);
      
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8014894:	2005      	movs	r0, #5
 8014896:	e052      	b.n	801493e <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_MFC_STRING_DESC:  
    if (phost->device_prop.Dev_Desc.iManufacturer != 0)
 8014898:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 801489c:	b172      	cbz	r2, 80148bc <USBH_Process+0x204>
    { /* Check that Manufacturer String is available */
      
      if ( USBH_Get_StringDesc(pdev,
 801489e:	20ff      	movs	r0, #255	; 0xff
 80148a0:	9000      	str	r0, [sp, #0]
 80148a2:	4621      	mov	r1, r4
 80148a4:	4628      	mov	r0, r5
 80148a6:	ab04      	add	r3, sp, #16
 80148a8:	f000 f9e2 	bl	8014c70 <USBH_Get_StringDesc>
 80148ac:	2800      	cmp	r0, #0
 80148ae:	f040 80a1 	bne.w	80149f4 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iManufacturer, 
                               Local_Buffer , 
                               0xff) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        phost->usr_cb->ManufacturerString(Local_Buffer);
 80148b2:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80148b6:	a804      	add	r0, sp, #16
 80148b8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80148ba:	e003      	b.n	80148c4 <USBH_Process+0x20c>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
      }
    }
    else
    {
      phost->usr_cb->ManufacturerString("N/A");      
 80148bc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80148c0:	484d      	ldr	r0, [pc, #308]	; (80149f8 <USBH_Process+0x340>)
 80148c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80148c4:	4788      	blx	r1
      phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80148c6:	2006      	movs	r0, #6
 80148c8:	e039      	b.n	801493e <USBH_Process+0x286>
    }
    break;
    
  case ENUM_GET_PRODUCT_STRING_DESC:   
    if (phost->device_prop.Dev_Desc.iProduct != 0)
 80148ca:	f894 2031 	ldrb.w	r2, [r4, #49]	; 0x31
 80148ce:	b172      	cbz	r2, 80148ee <USBH_Process+0x236>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(pdev,
 80148d0:	20ff      	movs	r0, #255	; 0xff
 80148d2:	9000      	str	r0, [sp, #0]
 80148d4:	4621      	mov	r1, r4
 80148d6:	4628      	mov	r0, r5
 80148d8:	ab04      	add	r3, sp, #16
 80148da:	f000 f9c9 	bl	8014c70 <USBH_Get_StringDesc>
 80148de:	2800      	cmp	r0, #0
 80148e0:	f040 8088 	bne.w	80149f4 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iProduct, 
                               Local_Buffer, 
                               0xff) == USBH_OK)
      {
        /* User callback for Product string */
        phost->usr_cb->ProductString(Local_Buffer);
 80148e4:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80148e8:	a804      	add	r0, sp, #16
 80148ea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80148ec:	e003      	b.n	80148f6 <USBH_Process+0x23e>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
      }
    }
    else
    {
      phost->usr_cb->ProductString("N/A");
 80148ee:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 80148f2:	4841      	ldr	r0, [pc, #260]	; (80149f8 <USBH_Process+0x340>)
 80148f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80148f6:	4788      	blx	r1
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80148f8:	2007      	movs	r0, #7
 80148fa:	e020      	b.n	801493e <USBH_Process+0x286>
    } 
    break;
    
  case ENUM_GET_SERIALNUM_STRING_DESC:   
    if (phost->device_prop.Dev_Desc.iSerialNumber != 0)
 80148fc:	f894 2032 	ldrb.w	r2, [r4, #50]	; 0x32
 8014900:	b16a      	cbz	r2, 801491e <USBH_Process+0x266>
    { /* Check that Serial number string is available */    
      if ( USBH_Get_StringDesc(pdev, 
 8014902:	20ff      	movs	r0, #255	; 0xff
 8014904:	9000      	str	r0, [sp, #0]
 8014906:	4621      	mov	r1, r4
 8014908:	4628      	mov	r0, r5
 801490a:	ab04      	add	r3, sp, #16
 801490c:	f000 f9b0 	bl	8014c70 <USBH_Get_StringDesc>
 8014910:	2800      	cmp	r0, #0
 8014912:	d16f      	bne.n	80149f4 <USBH_Process+0x33c>
                               phost->device_prop.Dev_Desc.iSerialNumber, 
                               Local_Buffer, 
                               0xff) == USBH_OK)
      {
        /* User callback for Serial number string */
        phost->usr_cb->SerialNumString(Local_Buffer);
 8014914:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8014918:	a804      	add	r0, sp, #16
 801491a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 801491c:	e003      	b.n	8014926 <USBH_Process+0x26e>
        phost->EnumState = ENUM_SET_CONFIGURATION;
      }
    }
    else
    {
      phost->usr_cb->SerialNumString("N/A");      
 801491e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8014922:	4835      	ldr	r0, [pc, #212]	; (80149f8 <USBH_Process+0x340>)
 8014924:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8014926:	4788      	blx	r1
      phost->EnumState = ENUM_SET_CONFIGURATION;
 8014928:	2008      	movs	r0, #8
 801492a:	e008      	b.n	801493e <USBH_Process+0x286>
    }  
    break;
      
  case ENUM_SET_CONFIGURATION:
    /* set configuration  (default config) */
    if (USBH_SetCfg(pdev, 
 801492c:	4628      	mov	r0, r5
 801492e:	4621      	mov	r1, r4
 8014930:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8014934:	f000 fb16 	bl	8014f64 <USBH_SetCfg>
 8014938:	2800      	cmp	r0, #0
 801493a:	d15b      	bne.n	80149f4 <USBH_Process+0x33c>
                    phost,
                    phost->device_prop.Cfg_Desc.bConfigurationValue) == USBH_OK)
    {
      phost->EnumState = ENUM_DEV_CONFIGURED;
 801493c:	2009      	movs	r0, #9
 801493e:	70a0      	strb	r0, [r4, #2]
 8014940:	e058      	b.n	80149f4 <USBH_Process+0x33c>
    if ( USBH_HandleEnum(pdev , phost) == USBH_OK)
    { 
      /* The function shall return USBH_OK when full enumeration is complete */
      
      /* user callback for end of device basic enumeration */
      phost->usr_cb->EnumerationDone();
 8014942:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8014946:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8014948:	4790      	blx	r2
      
      phost->gState  = HOST_USR_INPUT;    
 801494a:	2208      	movs	r2, #8
 801494c:	e051      	b.n	80149f2 <USBH_Process+0x33a>
    }
    break;
    
  case HOST_USR_INPUT:    
    /*The function should return user response true to move to class state */
    if ( phost->usr_cb->UserInput() == USBH_USR_RESP_OK)
 801494e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8014952:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 8014954:	4790      	blx	r2
 8014956:	2801      	cmp	r0, #1
 8014958:	d14c      	bne.n	80149f4 <USBH_Process+0x33c>
    {
      if((phost->class_cb->Init(pdev, phost))\
 801495a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 801495c:	4628      	mov	r0, r5
 801495e:	681a      	ldr	r2, [r3, #0]
 8014960:	4621      	mov	r1, r4
 8014962:	4790      	blx	r2
 8014964:	2800      	cmp	r0, #0
 8014966:	d145      	bne.n	80149f4 <USBH_Process+0x33c>
        == USBH_OK)
      {
        phost->gState  = HOST_CLASS_REQUEST;     
 8014968:	2205      	movs	r2, #5
 801496a:	e042      	b.n	80149f2 <USBH_Process+0x33a>
    }   
    break;
    
  case HOST_CLASS_REQUEST:  
    /* process class standard contol requests state machine */ 
    status = phost->class_cb->Requests(pdev, phost);
 801496c:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 801496e:	4628      	mov	r0, r5
 8014970:	688a      	ldr	r2, [r1, #8]
 8014972:	4621      	mov	r1, r4
 8014974:	4790      	blx	r2
 8014976:	f88d 000f 	strb.w	r0, [sp, #15]
    
     if(status == USBH_OK)
 801497a:	f89d 000f 	ldrb.w	r0, [sp, #15]
 801497e:	b940      	cbnz	r0, 8014992 <USBH_Process+0x2da>
     {
       phost->gState  = HOST_CLASS;
 8014980:	2206      	movs	r2, #6
 8014982:	e036      	b.n	80149f2 <USBH_Process+0x33a>
 
    
    break;    
  case HOST_CLASS:   
    /* process class state machine */
    status = phost->class_cb->Machine(pdev, phost);
 8014984:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8014986:	4621      	mov	r1, r4
 8014988:	68c3      	ldr	r3, [r0, #12]
 801498a:	4628      	mov	r0, r5
 801498c:	4798      	blx	r3
 801498e:	f88d 000f 	strb.w	r0, [sp, #15]
    USBH_ErrorHandle(phost, status);
 8014992:	f89d 100f 	ldrb.w	r1, [sp, #15]
 8014996:	4620      	mov	r0, r4
 8014998:	f7ff fd9c 	bl	80144d4 <USBH_ErrorHandle>
    break;       
 801499c:	e02a      	b.n	80149f4 <USBH_Process+0x33c>
    
  case HOST_CTRL_XFER:
    /* process control transfer state machine */
    USBH_HandleControl(pdev, phost);    
 801499e:	4628      	mov	r0, r5
 80149a0:	4621      	mov	r1, r4
 80149a2:	f7ff fdad 	bl	8014500 <USBH_HandleControl>
    break;
 80149a6:	e025      	b.n	80149f4 <USBH_Process+0x33c>
  case HOST_SUSPENDED:
    break;
  
  case HOST_ERROR_STATE:
    /* Re-Initilaize Host for new Enumeration */
    USBH_DeInit(pdev, phost);
 80149a8:	4621      	mov	r1, r4
 80149aa:	4628      	mov	r0, r5
 80149ac:	f7ff fd58 	bl	8014460 <USBH_DeInit>
    phost->usr_cb->DeInit();
 80149b0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80149b4:	684b      	ldr	r3, [r1, #4]
 80149b6:	4798      	blx	r3
    phost->class_cb->DeInit(pdev, &phost->device_prop);
 80149b8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80149ba:	f104 0120 	add.w	r1, r4, #32
 80149be:	6842      	ldr	r2, [r0, #4]
 80149c0:	4628      	mov	r0, r5
 80149c2:	4790      	blx	r2
    break;
 80149c4:	e016      	b.n	80149f4 <USBH_Process+0x33c>
    
  case HOST_DEV_DISCONNECTED :
    
    /* Manage User disconnect operations*/
    phost->usr_cb->DeviceDisconnected();
 80149c6:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80149ca:	690b      	ldr	r3, [r1, #16]
 80149cc:	4798      	blx	r3
    
    /* Re-Initilaize Host for new Enumeration */
    USBH_DeInit(pdev, phost);
 80149ce:	4621      	mov	r1, r4
 80149d0:	4628      	mov	r0, r5
 80149d2:	f7ff fd45 	bl	8014460 <USBH_DeInit>
    phost->usr_cb->DeInit();
 80149d6:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80149da:	6850      	ldr	r0, [r2, #4]
 80149dc:	4780      	blx	r0
    phost->class_cb->DeInit(pdev, &phost->device_prop); 
 80149de:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80149e0:	4628      	mov	r0, r5
 80149e2:	684b      	ldr	r3, [r1, #4]
 80149e4:	f104 0120 	add.w	r1, r4, #32
 80149e8:	4798      	blx	r3
    USBH_DeAllocate_AllChannel(pdev);  
 80149ea:	4628      	mov	r0, r5
 80149ec:	f000 f872 	bl	8014ad4 <USBH_DeAllocate_AllChannel>
    phost->gState = HOST_IDLE;
 80149f0:	2200      	movs	r2, #0
 80149f2:	7022      	strb	r2, [r4, #0]
    
  default :
    break;
  }

}
 80149f4:	b014      	add	sp, #80	; 0x50
 80149f6:	bd70      	pop	{r4, r5, r6, pc}
 80149f8:	08017f5f 	.word	0x08017f5f

080149fc <USBH_Open_Channel>:
                            uint8_t hc_num,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 80149fc:	b570      	push	{r4, r5, r6, lr}

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
 80149fe:	eb00 0441 	add.w	r4, r0, r1, lsl #1
 8014a02:	f8b4 5a70 	ldrh.w	r5, [r4, #2672]	; 0xa70
 8014a06:	eb00 1441 	add.w	r4, r0, r1, lsl #5
 8014a0a:	f005 067f 	and.w	r6, r5, #127	; 0x7f
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
  pdev->host.hc[hc_num].dev_addr = dev_address;  
 8014a0e:	f884 2890 	strb.w	r2, [r4, #2192]	; 0x890
  pdev->host.hc[hc_num].ep_type = ep_type;  
 8014a12:	f89d 2010 	ldrb.w	r2, [sp, #16]
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
 8014a16:	f884 6891 	strb.w	r6, [r4, #2193]	; 0x891
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
 8014a1a:	f3c5 15c0 	ubfx	r5, r5, #7, #1
 8014a1e:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].dev_addr = dev_address;  
  pdev->host.hc[hc_num].ep_type = ep_type;  
 8014a22:	f884 2895 	strb.w	r2, [r4, #2197]	; 0x895
  pdev->host.hc[hc_num].max_packet = mps; 
 8014a26:	f8bd 5014 	ldrh.w	r5, [sp, #20]
  pdev->host.hc[hc_num].speed = speed; 
 8014a2a:	f884 3893 	strb.w	r3, [r4, #2195]	; 0x893
  pdev->host.hc[hc_num].toggle_in = 0; 
 8014a2e:	f101 0245 	add.w	r2, r1, #69	; 0x45
 8014a32:	eb00 1242 	add.w	r2, r0, r2, lsl #5

  pdev->host.hc[hc_num].ep_num = pdev->host.channel[hc_num]& 0x7F;
  pdev->host.hc[hc_num].ep_is_in = (pdev->host.channel[hc_num] & 0x80 ) == 0x80;  
  pdev->host.hc[hc_num].dev_addr = dev_address;  
  pdev->host.hc[hc_num].ep_type = ep_type;  
  pdev->host.hc[hc_num].max_packet = mps; 
 8014a36:	f8a4 5896 	strh.w	r5, [r4, #2198]	; 0x896
  pdev->host.hc[hc_num].speed = speed; 
  pdev->host.hc[hc_num].toggle_in = 0; 
 8014a3a:	2500      	movs	r5, #0
 8014a3c:	7215      	strb	r5, [r2, #8]
  pdev->host.hc[hc_num].toggle_out = 0;   
 8014a3e:	7255      	strb	r5, [r2, #9]
  if(speed == HPRT0_PRTSPD_HIGH_SPEED)
 8014a40:	b913      	cbnz	r3, 8014a48 <USBH_Open_Channel+0x4c>
  {
    pdev->host.hc[hc_num].do_ping = 1;
 8014a42:	2301      	movs	r3, #1
 8014a44:	f884 3894 	strb.w	r3, [r4, #2196]	; 0x894
  }
  
  USB_OTG_HC_Init(pdev, hc_num) ;
 8014a48:	f000 fcde 	bl	8015408 <USB_OTG_HC_Init>
  
  return HC_OK; 

}
 8014a4c:	2000      	movs	r0, #0
 8014a4e:	bd70      	pop	{r4, r5, r6, pc}

08014a50 <USBH_Modify_Channel>:
                            uint8_t hc_num,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8014a50:	b570      	push	{r4, r5, r6, lr}
 8014a52:	f8bd 4014 	ldrh.w	r4, [sp, #20]
  
  if(dev_address != 0)
 8014a56:	b11a      	cbz	r2, 8014a60 <USBH_Modify_Channel+0x10>
  {
    pdev->host.hc[hc_num].dev_addr = dev_address;  
 8014a58:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 8014a5c:	f885 2890 	strb.w	r2, [r5, #2192]	; 0x890
  }
  
  if((pdev->host.hc[hc_num].max_packet != mps) && (mps != 0))
 8014a60:	014a      	lsls	r2, r1, #5
 8014a62:	1885      	adds	r5, r0, r2
 8014a64:	f8b5 6896 	ldrh.w	r6, [r5, #2198]	; 0x896
 8014a68:	42a6      	cmp	r6, r4
 8014a6a:	d002      	beq.n	8014a72 <USBH_Modify_Channel+0x22>
 8014a6c:	b10c      	cbz	r4, 8014a72 <USBH_Modify_Channel+0x22>
  {
    pdev->host.hc[hc_num].max_packet = mps; 
 8014a6e:	f8a5 4896 	strh.w	r4, [r5, #2198]	; 0x896
  }
  
  if((pdev->host.hc[hc_num].speed != speed ) && (speed != 0 )) 
 8014a72:	1882      	adds	r2, r0, r2
 8014a74:	f892 4893 	ldrb.w	r4, [r2, #2195]	; 0x893
 8014a78:	429c      	cmp	r4, r3
 8014a7a:	d002      	beq.n	8014a82 <USBH_Modify_Channel+0x32>
 8014a7c:	b10b      	cbz	r3, 8014a82 <USBH_Modify_Channel+0x32>
  {
    pdev->host.hc[hc_num].speed = speed; 
 8014a7e:	f882 3893 	strb.w	r3, [r2, #2195]	; 0x893
  }
  
  USB_OTG_HC_Init(pdev, hc_num);
 8014a82:	f000 fcc1 	bl	8015408 <USB_OTG_HC_Init>
  return HC_OK; 

}
 8014a86:	2000      	movs	r0, #0
 8014a88:	bd70      	pop	{r4, r5, r6, pc}

08014a8a <USBH_Alloc_Channel>:
  *         Allocate a new channel for the pipe
  * @param  ep_addr: End point for which the channel to be allocated
  * @retval hc_num: Host channel number
  */
uint8_t USBH_Alloc_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t ep_addr)
{
 8014a8a:	b510      	push	{r4, lr}
 8014a8c:	2300      	movs	r3, #0
  * @brief  USBH_Alloc_Channel
  *         Allocate a new channel for the pipe
  * @param  ep_addr: End point for which the channel to be allocated
  * @retval hc_num: Host channel number
  */
uint8_t USBH_Alloc_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t ep_addr)
 8014a8e:	eb00 0443 	add.w	r4, r0, r3, lsl #1
 8014a92:	b2da      	uxtb	r2, r3
{
  uint8_t idx = 0;
  
  for (idx = 0 ; idx < HC_MAX ; idx++)
  {
	if ((pdev->host.channel[idx] & HC_USED) == 0)
 8014a94:	f9b4 4a70 	ldrsh.w	r4, [r4, #2672]	; 0xa70
 8014a98:	2c00      	cmp	r4, #0
 8014a9a:	db08      	blt.n	8014aae <USBH_Alloc_Channel+0x24>
  
  hc_num =  USBH_GetFreeChannel(pdev);

  if (hc_num != HC_ERROR)
  {
	pdev->host.channel[hc_num] = HC_USED | ep_addr;
 8014a9c:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8014aa0:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8014aa4:	ea6f 4351 	mvn.w	r3, r1, lsr #17
 8014aa8:	f8a0 3a70 	strh.w	r3, [r0, #2672]	; 0xa70
 8014aac:	e004      	b.n	8014ab8 <USBH_Alloc_Channel+0x2e>
 8014aae:	3301      	adds	r3, #1
  */
static uint16_t USBH_GetFreeChannel (USB_OTG_CORE_HANDLE *pdev)
{
  uint8_t idx = 0;
  
  for (idx = 0 ; idx < HC_MAX ; idx++)
 8014ab0:	2b08      	cmp	r3, #8
 8014ab2:	d1ec      	bne.n	8014a8e <USBH_Alloc_Channel+0x4>
	if ((pdev->host.channel[idx] & HC_USED) == 0)
	{
	   return idx;
	} 
  }
  return HC_ERROR;
 8014ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
  if (hc_num != HC_ERROR)
  {
	pdev->host.channel[hc_num] = HC_USED | ep_addr;
  }
  return hc_num;
}
 8014ab8:	b2d0      	uxtb	r0, r2
 8014aba:	bd10      	pop	{r4, pc}

08014abc <USBH_Free_Channel>:
  * @param  idx: Channel number to be freed 
  * @retval Status
  */
uint8_t USBH_Free_Channel  (USB_OTG_CORE_HANDLE *pdev, uint8_t idx)
{
   if(idx < HC_MAX)
 8014abc:	2907      	cmp	r1, #7
 8014abe:	d807      	bhi.n	8014ad0 <USBH_Free_Channel+0x14>
   {
	 pdev->host.channel[idx] &= HC_USED_MASK;
 8014ac0:	f201 5134 	addw	r1, r1, #1332	; 0x534
 8014ac4:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8014ac8:	8903      	ldrh	r3, [r0, #8]
 8014aca:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8014ace:	8102      	strh	r2, [r0, #8]
   }
   return USBH_OK;
}
 8014ad0:	2000      	movs	r0, #0
 8014ad2:	4770      	bx	lr

08014ad4 <USBH_DeAllocate_AllChannel>:
{
   uint8_t idx;
   
   for (idx = 2; idx < HC_MAX ; idx ++)
   {
	 pdev->host.channel[idx] = 0;
 8014ad4:	2300      	movs	r3, #0
 8014ad6:	f8a0 3a74 	strh.w	r3, [r0, #2676]	; 0xa74
 8014ada:	f8a0 3a76 	strh.w	r3, [r0, #2678]	; 0xa76
 8014ade:	f8a0 3a78 	strh.w	r3, [r0, #2680]	; 0xa78
 8014ae2:	f8a0 3a7a 	strh.w	r3, [r0, #2682]	; 0xa7a
 8014ae6:	f8a0 3a7c 	strh.w	r3, [r0, #2684]	; 0xa7c
 8014aea:	f8a0 3a7e 	strh.w	r3, [r0, #2686]	; 0xa7e
   }
   return USBH_OK;
}
 8014aee:	4618      	mov	r0, r3
 8014af0:	4770      	bx	lr

08014af2 <USBH_CtlReq>:
                             uint16_t            length)
{
  USBH_Status status;
  status = USBH_BUSY;
  
  switch (phost->RequestState)
 8014af2:	78c8      	ldrb	r0, [r1, #3]
 8014af4:	2801      	cmp	r0, #1
  */
USBH_Status USBH_CtlReq     (USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
 8014af6:	b510      	push	{r4, lr}
  USBH_Status status;
  status = USBH_BUSY;
  
  switch (phost->RequestState)
 8014af8:	d004      	beq.n	8014b04 <USBH_CtlReq+0x12>
 8014afa:	2802      	cmp	r0, #2
 8014afc:	f04f 0301 	mov.w	r3, #1
 8014b00:	d119      	bne.n	8014b36 <USBH_CtlReq+0x44>
 8014b02:	e008      	b.n	8014b16 <USBH_CtlReq+0x24>
                                           uint8_t* buff, 
                                           uint16_t length)
{
  
  /* Save Global State */
  phost->gStateBkp =   phost->gState; 
 8014b04:	780c      	ldrb	r4, [r1, #0]
  
  /* Prepare the Transactions */
  phost->gState = HOST_CTRL_XFER;
  phost->Control.buff = buff; 
  phost->Control.length = length;
 8014b06:	818b      	strh	r3, [r1, #12]
                                           uint8_t* buff, 
                                           uint16_t length)
{
  
  /* Save Global State */
  phost->gStateBkp =   phost->gState; 
 8014b08:	704c      	strb	r4, [r1, #1]
  
  /* Prepare the Transactions */
  phost->gState = HOST_CTRL_XFER;
 8014b0a:	2407      	movs	r4, #7
 8014b0c:	700c      	strb	r4, [r1, #0]
  phost->Control.buff = buff; 
 8014b0e:	608a      	str	r2, [r1, #8]
  phost->Control.length = length;
  phost->Control.state = CTRL_SETUP;  
 8014b10:	7708      	strb	r0, [r1, #28]
  switch (phost->RequestState)
  {
  case CMD_SEND:
    /* Start a SETUP transfer */
    USBH_SubmitSetupRequest(phost, buff, length);
    phost->RequestState = CMD_WAIT;
 8014b12:	2302      	movs	r3, #2
 8014b14:	e008      	b.n	8014b28 <USBH_CtlReq+0x36>
    status = USBH_BUSY;
    break;
    
  case CMD_WAIT:
     if (phost->Control.state == CTRL_COMPLETE ) 
 8014b16:	7f0a      	ldrb	r2, [r1, #28]
 8014b18:	2a0d      	cmp	r2, #13
 8014b1a:	d103      	bne.n	8014b24 <USBH_CtlReq+0x32>
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
      phost->Control.state =CTRL_IDLE;  
 8014b1c:	2000      	movs	r0, #0
    
  case CMD_WAIT:
     if (phost->Control.state == CTRL_COMPLETE ) 
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
 8014b1e:	70cb      	strb	r3, [r1, #3]
      phost->Control.state =CTRL_IDLE;  
 8014b20:	7708      	strb	r0, [r1, #28]
 8014b22:	bd10      	pop	{r4, pc}
      status = USBH_OK;      
    }
    else if  (phost->Control.state == CTRL_ERROR)
 8014b24:	2a0b      	cmp	r2, #11
 8014b26:	d101      	bne.n	8014b2c <USBH_CtlReq+0x3a>
    {
      /* Failure Mode */
      phost->RequestState = CMD_SEND;
 8014b28:	70cb      	strb	r3, [r1, #3]
 8014b2a:	bd10      	pop	{r4, pc}
      status = USBH_FAIL;
    }   
     else if  (phost->Control.state == CTRL_STALLED )
 8014b2c:	2a0c      	cmp	r2, #12
 8014b2e:	d102      	bne.n	8014b36 <USBH_CtlReq+0x44>
    {
      /* Commands successfully sent and Response Received  */       
      phost->RequestState = CMD_SEND;
 8014b30:	70cb      	strb	r3, [r1, #3]
      status = USBH_NOT_SUPPORTED;
 8014b32:	2003      	movs	r0, #3
 8014b34:	bd10      	pop	{r4, pc}
                             USBH_HOST           *phost, 
                             uint8_t             *buff,
                             uint16_t            length)
{
  USBH_Status status;
  status = USBH_BUSY;
 8014b36:	4618      	mov	r0, r3
    
  default:
    break; 
  }
  return status;
}
 8014b38:	bd10      	pop	{r4, pc}

08014b3a <USBH_CtlSendSetup>:
  * @param  hc_num: Host channel Number
  * @retval Status
  */
USBH_Status USBH_CtlSendSetup ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint8_t hc_num){
 8014b3a:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8014b3c:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 8014b40:	2500      	movs	r5, #0
 8014b42:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].data_pid = HC_PID_SETUP;   
 8014b46:	f102 0515 	add.w	r5, r2, #21
 8014b4a:	eb00 1345 	add.w	r3, r0, r5, lsl #5
 8014b4e:	2503      	movs	r5, #3
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014b50:	f8c3 15fc 	str.w	r1, [r3, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = USBH_SETUP_PKT_SIZE;   
 8014b54:	2108      	movs	r1, #8
 8014b56:	f8c4 18a0 	str.w	r1, [r4, #2208]	; 0x8a0
  */
USBH_Status USBH_CtlSendSetup ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint8_t hc_num){
  pdev->host.hc[hc_num].ep_is_in = 0;
  pdev->host.hc[hc_num].data_pid = HC_PID_SETUP;   
 8014b5a:	f883 55f8 	strb.w	r5, [r3, #1528]	; 0x5f8
  pdev->host.hc[hc_num].xfer_buff = buff;
  pdev->host.hc[hc_num].xfer_len = USBH_SETUP_PKT_SIZE;   

  return (USBH_Status)HCD_SubmitRequest (pdev , hc_num);   
 8014b5e:	4611      	mov	r1, r2
 8014b60:	f001 fb7e 	bl	8016260 <HCD_SubmitRequest>
}
 8014b64:	b2c0      	uxtb	r0, r0
 8014b66:	bd38      	pop	{r3, r4, r5, pc}

08014b68 <USBH_CtlSendData>:
  */
USBH_Status USBH_CtlSendData ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8014b68:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8014b6a:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8014b6e:	2500      	movs	r5, #0
 8014b70:	f884 5892 	strb.w	r5, [r4, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014b74:	f8c4 189c 	str.w	r1, [r4, #2204]	; 0x89c
 8014b78:	4625      	mov	r5, r4
  pdev->host.hc[hc_num].xfer_len = length;
 8014b7a:	f8c4 28a0 	str.w	r2, [r4, #2208]	; 0x8a0
 
  if ( length == 0 )
 8014b7e:	b912      	cbnz	r2, 8014b86 <USBH_CtlSendData+0x1e>
  { /* For Status OUT stage, Length==0, Status Out PID = 1 */
    pdev->host.hc[hc_num].toggle_out = 1;   
 8014b80:	2101      	movs	r1, #1
 8014b82:	f884 18a9 	strb.w	r1, [r4, #2217]	; 0x8a9
  }
 
 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8014b86:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 8014b8a:	f892 18a9 	ldrb.w	r1, [r2, #2217]	; 0x8a9
 8014b8e:	f103 0215 	add.w	r2, r3, #21
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
 8014b92:	eb00 1242 	add.w	r2, r0, r2, lsl #5
  { /* For Status OUT stage, Length==0, Status Out PID = 1 */
    pdev->host.hc[hc_num].toggle_out = 1;   
  }
 
 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8014b96:	b101      	cbz	r1, 8014b9a <USBH_CtlSendData+0x32>
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
  }
 else
 { /* Put the PID 1 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA1 ;
 8014b98:	2102      	movs	r1, #2
 8014b9a:	f882 15f8 	strb.w	r1, [r2, #1528]	; 0x5f8
 }

  HCD_SubmitRequest (pdev , hc_num);   
 8014b9e:	4619      	mov	r1, r3
 8014ba0:	f001 fb5e 	bl	8016260 <HCD_SubmitRequest>
   
  return USBH_OK;
}
 8014ba4:	2000      	movs	r0, #0
 8014ba6:	bd38      	pop	{r3, r4, r5, pc}

08014ba8 <USBH_CtlReceiveData>:
  */
USBH_Status USBH_CtlReceiveData(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t* buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8014ba8:	b570      	push	{r4, r5, r6, lr}

  pdev->host.hc[hc_num].ep_is_in = 1;
 8014baa:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8014bae:	2601      	movs	r6, #1
 8014bb0:	f885 6892 	strb.w	r6, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8014bb4:	f103 0615 	add.w	r6, r3, #21
 8014bb8:	eb00 1446 	add.w	r4, r0, r6, lsl #5
 8014bbc:	2602      	movs	r6, #2
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014bbe:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
                                uint16_t length,
                                uint8_t hc_num)
{

  pdev->host.hc[hc_num].ep_is_in = 1;
  pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8014bc2:	f884 65f8 	strb.w	r6, [r4, #1528]	; 0x5f8
  pdev->host.hc[hc_num].xfer_buff = buff;
  pdev->host.hc[hc_num].xfer_len = length;  
 8014bc6:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0

  HCD_SubmitRequest (pdev , hc_num);   
 8014bca:	4619      	mov	r1, r3
 8014bcc:	f001 fb48 	bl	8016260 <HCD_SubmitRequest>
  
  return USBH_OK;
  
}
 8014bd0:	2000      	movs	r0, #0
 8014bd2:	bd70      	pop	{r4, r5, r6, pc}

08014bd4 <USBH_BulkSendData>:
  */
USBH_Status USBH_BulkSendData ( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{ 
 8014bd4:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 0;
 8014bd6:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8014bda:	2400      	movs	r4, #0
 8014bdc:	f885 4892 	strb.w	r4, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014be0:	f103 0415 	add.w	r4, r3, #21
 8014be4:	eb00 1444 	add.w	r4, r0, r4, lsl #5
  pdev->host.hc[hc_num].xfer_len = length;  
 8014be8:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{ 
  pdev->host.hc[hc_num].ep_is_in = 0;
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014bec:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = length;  

 /* Set the Data Toggle bit as per the Flag */
  if ( pdev->host.hc[hc_num].toggle_out == 0)
 8014bf0:	f895 18a9 	ldrb.w	r1, [r5, #2217]	; 0x8a9
 8014bf4:	f504 64be 	add.w	r4, r4, #1520	; 0x5f0
 8014bf8:	b101      	cbz	r1, 8014bfc <USBH_BulkSendData+0x28>
  { /* Put the PID 0 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;    
  }
 else
 { /* Put the PID 1 */
      pdev->host.hc[hc_num].data_pid = HC_PID_DATA1 ;
 8014bfa:	2102      	movs	r1, #2
 8014bfc:	7221      	strb	r1, [r4, #8]
 }

  HCD_SubmitRequest (pdev , hc_num);   
 8014bfe:	4619      	mov	r1, r3
 8014c00:	f001 fb2e 	bl	8016260 <HCD_SubmitRequest>
  return USBH_OK;
}
 8014c04:	2000      	movs	r0, #0
 8014c06:	bd38      	pop	{r3, r4, r5, pc}

08014c08 <USBH_BulkReceiveData>:
  */
USBH_Status USBH_BulkReceiveData( USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
 8014c08:	b538      	push	{r3, r4, r5, lr}
  pdev->host.hc[hc_num].ep_is_in = 1;   
 8014c0a:	eb00 1543 	add.w	r5, r0, r3, lsl #5
 8014c0e:	2401      	movs	r4, #1
 8014c10:	f885 4892 	strb.w	r4, [r5, #2194]	; 0x892
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014c14:	f103 0415 	add.w	r4, r3, #21
 8014c18:	eb00 1444 	add.w	r4, r0, r4, lsl #5
  pdev->host.hc[hc_num].xfer_len = length;
 8014c1c:	f8c5 28a0 	str.w	r2, [r5, #2208]	; 0x8a0
                                uint8_t *buff, 
                                uint16_t length,
                                uint8_t hc_num)
{
  pdev->host.hc[hc_num].ep_is_in = 1;   
  pdev->host.hc[hc_num].xfer_buff = buff;
 8014c20:	f8c4 15fc 	str.w	r1, [r4, #1532]	; 0x5fc
  pdev->host.hc[hc_num].xfer_len = length;
  

  if( pdev->host.hc[hc_num].toggle_in == 0)
 8014c24:	f895 18a8 	ldrb.w	r1, [r5, #2216]	; 0x8a8
 8014c28:	f504 64be 	add.w	r4, r4, #1520	; 0x5f0
 8014c2c:	b101      	cbz	r1, 8014c30 <USBH_BulkReceiveData+0x28>
  {
    pdev->host.hc[hc_num].data_pid = HC_PID_DATA0;
  }
  else
  {
    pdev->host.hc[hc_num].data_pid = HC_PID_DATA1;
 8014c2e:	2102      	movs	r1, #2
 8014c30:	7221      	strb	r1, [r4, #8]
  }

  HCD_SubmitRequest (pdev , hc_num);  
 8014c32:	4619      	mov	r1, r3
 8014c34:	f001 fb14 	bl	8016260 <HCD_SubmitRequest>
  return USBH_OK;
}
 8014c38:	2000      	movs	r0, #0
 8014c3a:	bd38      	pop	{r3, r4, r5, pc}

08014c3c <USBH_GetDescriptor>:
                               USBH_HOST           *phost,                                
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 8014c3c:	b530      	push	{r4, r5, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8014c3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
  phost->Control.setup.b.wValue.w = value_idx;
 8014c42:	82cb      	strh	r3, [r1, #22]
  
  if ((value_idx & 0xff00) == USB_DESC_STRING)
 8014c44:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
                               USBH_HOST           *phost,                                
                               uint8_t  req_type,
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
 8014c48:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8014c4c:	9d03      	ldr	r5, [sp, #12]
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8014c4e:	750a      	strb	r2, [r1, #20]
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8014c50:	2206      	movs	r2, #6
  phost->Control.setup.b.wValue.w = value_idx;
  
  if ((value_idx & 0xff00) == USB_DESC_STRING)
 8014c52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
  {
    phost->Control.setup.b.wIndex.w = 0x0409;
 8014c56:	bf0c      	ite	eq
 8014c58:	f240 4309 	movweq	r3, #1033	; 0x409
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
 8014c5c:	2300      	movne	r3, #0
                               uint16_t value_idx, 
                               uint8_t* buff, 
                               uint16_t length )
{ 
  phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
  phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8014c5e:	754a      	strb	r2, [r1, #21]
  {
    phost->Control.setup.b.wIndex.w = 0x0409;
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
 8014c60:	830b      	strh	r3, [r1, #24]
  }
  phost->Control.setup.b.wLength.w = length;           
  return USBH_CtlReq(pdev, phost, buff , length );     
 8014c62:	462a      	mov	r2, r5
 8014c64:	4623      	mov	r3, r4
  }
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
  }
  phost->Control.setup.b.wLength.w = length;           
 8014c66:	834c      	strh	r4, [r1, #26]
  return USBH_CtlReq(pdev, phost, buff , length );     
}
 8014c68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  else
  {
    phost->Control.setup.b.wIndex.w = 0;
  }
  phost->Control.setup.b.wLength.w = length;           
  return USBH_CtlReq(pdev, phost, buff , length );     
 8014c6c:	f7ff bf41 	b.w	8014af2 <USBH_CtlReq>

08014c70 <USBH_Get_StringDesc>:
USBH_Status USBH_Get_StringDesc(USB_OTG_CORE_HANDLE *pdev,
                                USBH_HOST *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 8014c70:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014c72:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8014c76:	461d      	mov	r5, r3
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8014c78:	f442 7340 	orr.w	r3, r2, #768	; 0x300
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                                    
                                  USB_DESC_STRING | string_index, 
                                  pdev->host.Rx_Buffer,
 8014c7c:	f200 52f4 	addw	r2, r0, #1524	; 0x5f4
                                uint8_t *buff, 
                                uint16_t length)
{
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8014c80:	e88d 0044 	stmia.w	sp, {r2, r6}
 8014c84:	2200      	movs	r2, #0
USBH_Status USBH_Get_StringDesc(USB_OTG_CORE_HANDLE *pdev,
                                USBH_HOST *phost,
                                uint8_t string_index, 
                                uint8_t *buff, 
                                uint16_t length)
{
 8014c86:	4604      	mov	r4, r0
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev,
 8014c88:	f7ff ffd8 	bl	8014c3c <USBH_GetDescriptor>
 8014c8c:	b9b8      	cbnz	r0, 8014cbe <USBH_Get_StringDesc+0x4e>
  */
  
  /* Check which is lower size, the Size of string or the length of bytes read 
  from the device */
  
  if ( psrc[1] == USB_DESC_TYPE_STRING)
 8014c8e:	f894 35f5 	ldrb.w	r3, [r4, #1525]	; 0x5f5
 8014c92:	2b03      	cmp	r3, #3
 8014c94:	d113      	bne.n	8014cbe <USBH_Get_StringDesc+0x4e>
  { /* Make sure the Descriptor is String Type */
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
 8014c96:	f894 15f4 	ldrb.w	r1, [r4, #1524]	; 0x5f4
 8014c9a:	1e8a      	subs	r2, r1, #2
 8014c9c:	4296      	cmp	r6, r2
 8014c9e:	bfa8      	it	ge
 8014ca0:	4616      	movge	r6, r2
 8014ca2:	b2b6      	uxth	r6, r6
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
 8014ca4:	f204 54f6 	addw	r4, r4, #1526	; 0x5f6
    
    for (idx = 0; idx < strlength; idx+=2 )
 8014ca8:	4603      	mov	r3, r0
 8014caa:	42b3      	cmp	r3, r6
 8014cac:	d205      	bcs.n	8014cba <USBH_Get_StringDesc+0x4a>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8014cae:	5ce1      	ldrb	r1, [r4, r3]
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
    
    for (idx = 0; idx < strlength; idx+=2 )
 8014cb0:	1c9a      	adds	r2, r3, #2
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8014cb2:	f805 1b01 	strb.w	r1, [r5], #1
    
    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */      
    strlength = ( ( (psrc[0]-2) <= length) ? (psrc[0]-2) :length); 
    psrc += 2; /* Adjust the offset ignoring the String Len and Descriptor type */
    
    for (idx = 0; idx < strlength; idx+=2 )
 8014cb6:	b293      	uxth	r3, r2
 8014cb8:	e7f7      	b.n	8014caa <USBH_Get_StringDesc+0x3a>
    {/* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
      pdest++;
    }  
    *pdest = 0; /* mark end of string */  
 8014cba:	2300      	movs	r3, #0
 8014cbc:	702b      	strb	r3, [r5, #0]
  {
    /* Commands successfully sent and Response Received  */       
    USBH_ParseStringDesc(pdev->host.Rx_Buffer,buff, length);    
  }
  return status;
}
 8014cbe:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08014cc0 <USBH_Get_DevDesc>:
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8014cc0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  if((status = USBH_GetDescriptor(pdev, 
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_DEVICE, 
                                  pdev->host.Rx_Buffer,
 8014cc2:	f200 53f4 	addw	r3, r0, #1524	; 0x5f4
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8014cc6:	4616      	mov	r6, r2
  
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev, 
 8014cc8:	e88d 0048 	stmia.w	sp, {r3, r6}
 8014ccc:	2200      	movs	r2, #0
 8014cce:	f44f 7380 	mov.w	r3, #256	; 0x100
* @retval Status
*/
USBH_Status USBH_Get_DevDesc(USB_OTG_CORE_HANDLE *pdev,
                             USBH_HOST *phost,
                             uint8_t length)
{
 8014cd2:	4604      	mov	r4, r0
 8014cd4:	460d      	mov	r5, r1
  
  USBH_Status status;
  
  if((status = USBH_GetDescriptor(pdev, 
 8014cd6:	f7ff ffb1 	bl	8014c3c <USBH_GetDescriptor>
 8014cda:	2800      	cmp	r0, #0
 8014cdc:	d145      	bne.n	8014d6a <USBH_Get_DevDesc+0xaa>
*/
static void  USBH_ParseDevDesc (USBH_DevDesc_TypeDef* dev_desc,
                                uint8_t *buf, 
                                uint16_t length)
{
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8014cde:	f894 35f4 	ldrb.w	r3, [r4, #1524]	; 0x5f4
 8014ce2:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8014ce6:	f894 15f5 	ldrb.w	r1, [r4, #1525]	; 0x5f5
 8014cea:	f885 1023 	strb.w	r1, [r5, #35]	; 0x23
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8014cee:	f894 25f7 	ldrb.w	r2, [r4, #1527]	; 0x5f7
 8014cf2:	f894 35f6 	ldrb.w	r3, [r4, #1526]	; 0x5f6
 8014cf6:	eb03 2102 	add.w	r1, r3, r2, lsl #8
 8014cfa:	84a9      	strh	r1, [r5, #36]	; 0x24
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8014cfc:	f894 25f8 	ldrb.w	r2, [r4, #1528]	; 0x5f8
 8014d00:	f885 2026 	strb.w	r2, [r5, #38]	; 0x26
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8014d04:	f894 35f9 	ldrb.w	r3, [r4, #1529]	; 0x5f9
 8014d08:	f885 3027 	strb.w	r3, [r5, #39]	; 0x27
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8014d0c:	f894 15fa 	ldrb.w	r1, [r4, #1530]	; 0x5fa
 8014d10:	f885 1028 	strb.w	r1, [r5, #40]	; 0x28
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8014d14:	f894 25fb 	ldrb.w	r2, [r4, #1531]	; 0x5fb
  
  if (length > 8)
 8014d18:	2e08      	cmp	r6, #8
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
  dev_desc->bcdUSB             = LE16 (buf +  2);
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8014d1a:	f885 2029 	strb.w	r2, [r5, #41]	; 0x29
  
  if (length > 8)
 8014d1e:	d924      	bls.n	8014d6a <USBH_Get_DevDesc+0xaa>
  { /* For 1st time after device connection, Host may issue only 8 bytes for 
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8014d20:	f894 15fd 	ldrb.w	r1, [r4, #1533]	; 0x5fd
 8014d24:	f894 35fc 	ldrb.w	r3, [r4, #1532]	; 0x5fc
 8014d28:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8014d2c:	856a      	strh	r2, [r5, #42]	; 0x2a
    dev_desc->idProduct          = LE16 (buf + 10);
 8014d2e:	f894 15ff 	ldrb.w	r1, [r4, #1535]	; 0x5ff
 8014d32:	f894 35fe 	ldrb.w	r3, [r4, #1534]	; 0x5fe
 8014d36:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8014d3a:	85aa      	strh	r2, [r5, #44]	; 0x2c
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8014d3c:	f894 1601 	ldrb.w	r1, [r4, #1537]	; 0x601
 8014d40:	f894 3600 	ldrb.w	r3, [r4, #1536]	; 0x600
 8014d44:	eb03 2201 	add.w	r2, r3, r1, lsl #8
 8014d48:	85ea      	strh	r2, [r5, #46]	; 0x2e
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8014d4a:	f894 1602 	ldrb.w	r1, [r4, #1538]	; 0x602
 8014d4e:	f885 1030 	strb.w	r1, [r5, #48]	; 0x30
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8014d52:	f894 3603 	ldrb.w	r3, [r4, #1539]	; 0x603
 8014d56:	f885 3031 	strb.w	r3, [r5, #49]	; 0x31
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8014d5a:	f894 2604 	ldrb.w	r2, [r4, #1540]	; 0x604
 8014d5e:	f885 2032 	strb.w	r2, [r5, #50]	; 0x32
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8014d62:	f894 1605 	ldrb.w	r1, [r4, #1541]	; 0x605
 8014d66:	f885 1033 	strb.w	r1, [r5, #51]	; 0x33
  {
    /* Commands successfully sent and Response Received */       
    USBH_ParseDevDesc(&phost->device_prop.Dev_Desc, pdev->host.Rx_Buffer, length);
  }
  return status;      
}
 8014d6a:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08014d6c <USBH_Get_CfgDesc>:
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost,                      
                             uint16_t length)

{
 8014d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d70:	4617      	mov	r7, r2
 8014d72:	b08d      	sub	sp, #52	; 0x34
  
  if((status = USBH_GetDescriptor(pdev,
                                  phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,                          
                                  USB_DESC_CONFIGURATION, 
                                  pdev->host.Rx_Buffer,
 8014d74:	f200 54f4 	addw	r4, r0, #1524	; 0x5f4

{
  USBH_Status status;
  uint16_t index = 0;
  
  if((status = USBH_GetDescriptor(pdev,
 8014d78:	e88d 0090 	stmia.w	sp, {r4, r7}
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	f44f 7300 	mov.w	r3, #512	; 0x200
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
                             USBH_HOST           *phost,                      
                             uint16_t length)

{
 8014d82:	4606      	mov	r6, r0
 8014d84:	460d      	mov	r5, r1
  USBH_Status status;
  uint16_t index = 0;
  
  if((status = USBH_GetDescriptor(pdev,
 8014d86:	f7ff ff59 	bl	8014c3c <USBH_GetDescriptor>
 8014d8a:	9002      	str	r0, [sp, #8]
 8014d8c:	2800      	cmp	r0, #0
 8014d8e:	f040 80d1 	bne.w	8014f34 <USBH_Get_CfgDesc+0x1c8>
 8014d92:	9b02      	ldr	r3, [sp, #8]
                                  USB_DESC_CONFIGURATION, 
                                  pdev->host.Rx_Buffer,
                                  length)) == USBH_OK)
  {
    /*save Cfg descriptor for class parsing usage */
    for( ; index < length ; index ++)
 8014d94:	b29a      	uxth	r2, r3
 8014d96:	42ba      	cmp	r2, r7
 8014d98:	d206      	bcs.n	8014da8 <USBH_Get_CfgDesc+0x3c>
* @param  itf_desc: Interface Descriptor address
* @param  ep_desc: Endpoint Descriptor address
* @param  length: Length of the descriptor
* @retval Status
*/
USBH_Status USBH_Get_CfgDesc(USB_OTG_CORE_HANDLE *pdev, 
 8014d9a:	18f2      	adds	r2, r6, r3
                                  length)) == USBH_OK)
  {
    /*save Cfg descriptor for class parsing usage */
    for( ; index < length ; index ++)
    {
      USBH_CfgDesc[index] = pdev->host.Rx_Buffer[index];
 8014d9c:	4867      	ldr	r0, [pc, #412]	; (8014f3c <USBH_Get_CfgDesc+0x1d0>)
 8014d9e:	f892 15f4 	ldrb.w	r1, [r2, #1524]	; 0x5f4
 8014da2:	5419      	strb	r1, [r3, r0]
 8014da4:	3301      	adds	r3, #1
 8014da6:	e7f5      	b.n	8014d94 <USBH_Get_CfgDesc+0x28>
  
  
  pdesc   = (USBH_DescHeader_t *)buf;
  
  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8014da8:	f896 05f4 	ldrb.w	r0, [r6, #1524]	; 0x5f4
 8014dac:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8014db0:	f896 15f5 	ldrb.w	r1, [r6, #1525]	; 0x5f5
 8014db4:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8014db8:	f896 25f7 	ldrb.w	r2, [r6, #1527]	; 0x5f7
 8014dbc:	f896 35f6 	ldrb.w	r3, [r6, #1526]	; 0x5f6
 8014dc0:	eb03 2002 	add.w	r0, r3, r2, lsl #8
 8014dc4:	86e8      	strh	r0, [r5, #54]	; 0x36
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8014dc6:	f896 15f8 	ldrb.w	r1, [r6, #1528]	; 0x5f8
 8014dca:	f885 1038 	strb.w	r1, [r5, #56]	; 0x38
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8014dce:	f896 25f9 	ldrb.w	r2, [r6, #1529]	; 0x5f9
 8014dd2:	f885 2039 	strb.w	r2, [r5, #57]	; 0x39
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8014dd6:	f896 35fa 	ldrb.w	r3, [r6, #1530]	; 0x5fa
 8014dda:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8014dde:	f896 05fb 	ldrb.w	r0, [r6, #1531]	; 0x5fb
 8014de2:	f885 003b 	strb.w	r0, [r5, #59]	; 0x3b
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 8014de6:	f896 25fc 	ldrb.w	r2, [r6, #1532]	; 0x5fc
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014dea:	2f09      	cmp	r7, #9
  cfg_desc->wTotalLength        = LE16 (buf + 2);
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);    
 8014dec:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
  
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8014df0:	f240 80a0 	bls.w	8014f34 <USBH_Get_CfgDesc+0x1c8>
  {
    ptr = USB_LEN_CFG_DESC;
    
    if ( cfg_desc->bNumInterfaces <= USBH_MAX_NUM_INTERFACES) 
 8014df4:	2902      	cmp	r1, #2
 8014df6:	d905      	bls.n	8014e04 <USBH_Get_CfgDesc+0x98>
          }
         }
        }
      }
    }
    prev_ep_size = 0;
 8014df8:	4851      	ldr	r0, [pc, #324]	; (8014f40 <USBH_Get_CfgDesc+0x1d4>)
    prev_itf = 0; 
 8014dfa:	4952      	ldr	r1, [pc, #328]	; (8014f44 <USBH_Get_CfgDesc+0x1d8>)
          }
         }
        }
      }
    }
    prev_ep_size = 0;
 8014dfc:	2300      	movs	r3, #0
 8014dfe:	8003      	strh	r3, [r0, #0]
    prev_itf = 0; 
 8014e00:	700b      	strb	r3, [r1, #0]
 8014e02:	e097      	b.n	8014f34 <USBH_Get_CfgDesc+0x1c8>
 8014e04:	494f      	ldr	r1, [pc, #316]	; (8014f44 <USBH_Get_CfgDesc+0x1d8>)
 8014e06:	484e      	ldr	r0, [pc, #312]	; (8014f40 <USBH_Get_CfgDesc+0x1d4>)
 8014e08:	780b      	ldrb	r3, [r1, #0]
 8014e0a:	f8b0 9000 	ldrh.w	r9, [r0]
 8014e0e:	930a      	str	r3, [sp, #40]	; 0x28
  
  if (length > USB_CONFIGURATION_DESC_SIZE)
  {
    ptr = USB_LEN_CFG_DESC;
    
    if ( cfg_desc->bNumInterfaces <= USBH_MAX_NUM_INTERFACES) 
 8014e10:	2209      	movs	r2, #9
    {
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
 8014e12:	8ee9      	ldrh	r1, [r5, #54]	; 0x36
 8014e14:	4291      	cmp	r1, r2
 8014e16:	d9ef      	bls.n	8014df8 <USBH_Get_CfgDesc+0x8c>
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e18:	7823      	ldrb	r3, [r4, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 8014e1a:	18e4      	adds	r4, r4, r3
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e1c:	18d2      	adds	r2, r2, r3
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8014e1e:	7860      	ldrb	r0, [r4, #1]
 8014e20:	2804      	cmp	r0, #4
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e22:	b292      	uxth	r2, r2
      pif = (USBH_InterfaceDesc_TypeDef *)0;
      
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
 8014e24:	d1f5      	bne.n	8014e12 <USBH_Get_CfgDesc+0xa6>
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
          pif               = &itf_desc[if_ix];
          
          if((*((uint8_t *)pdesc + 3)) < 3)
 8014e26:	f894 b003 	ldrb.w	fp, [r4, #3]
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 8014e2a:	78a7      	ldrb	r7, [r4, #2]
          pif               = &itf_desc[if_ix];
          
          if((*((uint8_t *)pdesc + 3)) < 3)
 8014e2c:	f1bb 0f02 	cmp.w	fp, #2
 8014e30:	d8ef      	bhi.n	8014e12 <USBH_Get_CfgDesc+0xa6>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014e32:	7826      	ldrb	r6, [r4, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014e34:	7961      	ldrb	r1, [r4, #5]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014e36:	9605      	str	r6, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8014e38:	7926      	ldrb	r6, [r4, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014e3a:	9106      	str	r1, [sp, #24]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014e3c:	79a3      	ldrb	r3, [r4, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8014e3e:	79e0      	ldrb	r0, [r4, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014e40:	7a21      	ldrb	r1, [r4, #8]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014e42:	9307      	str	r3, [sp, #28]
          {
          USBH_ParseInterfaceDesc (&temp_pif, (uint8_t *)pdesc);            
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8014e44:	2e02      	cmp	r6, #2
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8014e46:	9008      	str	r0, [sp, #32]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014e48:	9109      	str	r1, [sp, #36]	; 0x24
          {
          USBH_ParseInterfaceDesc (&temp_pif, (uint8_t *)pdesc);            
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 8014e4a:	d8e2      	bhi.n	8014e12 <USBH_Get_CfgDesc+0xa6>
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 8014e4c:	b2fb      	uxtb	r3, r7
          pif               = &itf_desc[if_ix];
 8014e4e:	b258      	sxtb	r0, r3
 8014e50:	2109      	movs	r1, #9
      while (ptr < cfg_desc->wTotalLength ) 
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
 8014e52:	9303      	str	r3, [sp, #12]
          pif               = &itf_desc[if_ix];
 8014e54:	fb01 5300 	mla	r3, r1, r0, r5
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 8014e58:	3005      	adds	r0, #5
 8014e5a:	eb05 1100 	add.w	r1, r5, r0, lsl #4
      {
        pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
        if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE) 
        {
          if_ix             = *(((uint8_t *)pdesc ) + 2);
          pif               = &itf_desc[if_ix];
 8014e5e:	333e      	adds	r3, #62	; 0x3e
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 8014e60:	9104      	str	r1, [sp, #16]
 8014e62:	f04f 0800 	mov.w	r8, #0
          ep_ix = 0;
          
          /* Parse Ep descriptors relative to the current interface */
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
 8014e66:	fa4f fc88 	sxtb.w	ip, r8
 8014e6a:	45b4      	cmp	ip, r6
 8014e6c:	dad1      	bge.n	8014e12 <USBH_Get_CfgDesc+0xa6>
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e6e:	7820      	ldrb	r0, [r4, #0]
  pnext = (USBH_DescHeader_t *)((uint8_t *)pbuf + \
 8014e70:	1824      	adds	r4, r4, r0
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e72:	1812      	adds	r2, r2, r0
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8014e74:	7861      	ldrb	r1, [r4, #1]
 8014e76:	2905      	cmp	r1, #5
*/
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
  USBH_DescHeader_t  *pnext;
 
  *ptr += ((USBH_DescHeader_t *)pbuf)->bLength;  
 8014e78:	b292      	uxth	r2, r2
          if(temp_pif.bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
          {          
            while (ep_ix < temp_pif.bNumEndpoints) 
            {
              pdesc = USBH_GetNextDesc((void* )pdesc, &ptr);
              if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT) 
 8014e7a:	d1f4      	bne.n	8014e66 <USBH_Get_CfgDesc+0xfa>
              {  
                pep               = &ep_desc[if_ix][ep_ix];
 8014e7c:	9804      	ldr	r0, [sp, #16]
 8014e7e:	eb00 01cc 	add.w	r1, r0, ip, lsl #3
                
                if(prev_itf != if_ix)
 8014e82:	9803      	ldr	r0, [sp, #12]
 8014e84:	fa4f fa80 	sxtb.w	sl, r0
 8014e88:	980a      	ldr	r0, [sp, #40]	; 0x28
 8014e8a:	4550      	cmp	r0, sl
 8014e8c:	d013      	beq.n	8014eb6 <USBH_Get_CfgDesc+0x14a>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014e8e:	9805      	ldr	r0, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8014e90:	709f      	strb	r7, [r3, #2]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014e92:	7018      	strb	r0, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014e94:	9806      	ldr	r0, [sp, #24]
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8014e96:	f883 b003 	strb.w	fp, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014e9a:	7158      	strb	r0, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014e9c:	9807      	ldr	r0, [sp, #28]
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8014e9e:	711e      	strb	r6, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014ea0:	7198      	strb	r0, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8014ea2:	9808      	ldr	r0, [sp, #32]
              {  
                pep               = &ep_desc[if_ix][ep_ix];
                
                if(prev_itf != if_ix)
                {
                  prev_itf = if_ix;
 8014ea4:	970a      	str	r7, [sp, #40]	; 0x28
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8014ea6:	71d8      	strb	r0, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014ea8:	9809      	ldr	r0, [sp, #36]	; 0x24
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8014eaa:	f04f 0e04 	mov.w	lr, #4
 8014eae:	f883 e001 	strb.w	lr, [r3, #1]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014eb2:	7218      	strb	r0, [r3, #8]
 8014eb4:	e018      	b.n	8014ee8 <USBH_Get_CfgDesc+0x17c>
                  prev_itf = if_ix;
                  USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif); 
                }
                else
                {
                  if(prev_ep_size > LE16((uint8_t *)pdesc + 4))
 8014eb6:	f894 a004 	ldrb.w	sl, [r4, #4]
 8014eba:	7960      	ldrb	r0, [r4, #5]
 8014ebc:	eb0a 2a00 	add.w	sl, sl, r0, lsl #8
 8014ec0:	45d1      	cmp	r9, sl
 8014ec2:	dca6      	bgt.n	8014e12 <USBH_Get_CfgDesc+0xa6>
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014ec4:	9805      	ldr	r0, [sp, #20]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8014ec6:	709f      	strb	r7, [r3, #2]
* @retval None
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8014ec8:	7018      	strb	r0, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014eca:	9806      	ldr	r0, [sp, #24]
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8014ecc:	f883 b003 	strb.w	fp, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8014ed0:	7158      	strb	r0, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014ed2:	9807      	ldr	r0, [sp, #28]
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8014ed4:	711e      	strb	r6, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8014ed6:	7198      	strb	r0, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8014ed8:	9808      	ldr	r0, [sp, #32]
 8014eda:	71d8      	strb	r0, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014edc:	9809      	ldr	r0, [sp, #36]	; 0x24
*/
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDesc_TypeDef *if_descriptor, 
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8014ede:	f04f 0904 	mov.w	r9, #4
 8014ee2:	f883 9001 	strb.w	r9, [r3, #1]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8014ee6:	7218      	strb	r0, [r3, #8]
*/
static void  USBH_ParseEPDesc (USBH_EpDesc_TypeDef  *ep_descriptor, 
                               uint8_t *buf)
{
  
  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8014ee8:	f894 9000 	ldrb.w	r9, [r4]
 8014eec:	9804      	ldr	r0, [sp, #16]
 8014eee:	f800 903c 	strb.w	r9, [r0, ip, lsl #3]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8014ef2:	f894 c001 	ldrb.w	ip, [r4, #1]
 8014ef6:	f881 c001 	strb.w	ip, [r1, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8014efa:	78a0      	ldrb	r0, [r4, #2]
 8014efc:	7088      	strb	r0, [r1, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8014efe:	f894 e003 	ldrb.w	lr, [r4, #3]
 8014f02:	f881 e003 	strb.w	lr, [r1, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8014f06:	f894 9005 	ldrb.w	r9, [r4, #5]
 8014f0a:	f894 c004 	ldrb.w	ip, [r4, #4]
 8014f0e:	eb0c 2009 	add.w	r0, ip, r9, lsl #8
 8014f12:	8088      	strh	r0, [r1, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8014f14:	f894 e006 	ldrb.w	lr, [r4, #6]
 8014f18:	f881 e006 	strb.w	lr, [r1, #6]
                  {
                    USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif);    
                  }
                }
                USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
                prev_ep_size = LE16((uint8_t *)pdesc + 4);
 8014f1c:	f894 9005 	ldrb.w	r9, [r4, #5]
 8014f20:	7921      	ldrb	r1, [r4, #4]
                ep_ix++;
 8014f22:	f108 0801 	add.w	r8, r8, #1
                  {
                    USBH_ParseInterfaceDesc (pif, (uint8_t *)&temp_pif);    
                  }
                }
                USBH_ParseEPDesc (pep, (uint8_t *)pdesc);
                prev_ep_size = LE16((uint8_t *)pdesc + 4);
 8014f26:	eb01 2009 	add.w	r0, r1, r9, lsl #8
 8014f2a:	fa1f f980 	uxth.w	r9, r0
                ep_ix++;
 8014f2e:	fa5f f888 	uxtb.w	r8, r8
 8014f32:	e798      	b.n	8014e66 <USBH_Get_CfgDesc+0xfa>
                       pdev->host.Rx_Buffer,
                       length); 
    
  }
  return status;
}
 8014f34:	9802      	ldr	r0, [sp, #8]
 8014f36:	b00d      	add	sp, #52	; 0x34
 8014f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f3c:	20003b08 	.word	0x20003b08
 8014f40:	200005aa 	.word	0x200005aa
 8014f44:	200005ac 	.word	0x200005ac

08014f48 <USBH_SetAddress>:
* @retval Status
*/
USBH_Status USBH_SetAddress(USB_OTG_CORE_HANDLE *pdev, 
                            USBH_HOST *phost,
                            uint8_t DeviceAddress)
{
 8014f48:	b530      	push	{r4, r5, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014f4a:	2400      	movs	r4, #0
    USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8014f4c:	2505      	movs	r5, #5
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8014f4e:	82ca      	strh	r2, [r1, #22]
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
 8014f50:	4623      	mov	r3, r4
 8014f52:	4622      	mov	r2, r4
*/
USBH_Status USBH_SetAddress(USB_OTG_CORE_HANDLE *pdev, 
                            USBH_HOST *phost,
                            uint8_t DeviceAddress)
{
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8014f54:	750c      	strb	r4, [r1, #20]
    USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8014f56:	754d      	strb	r5, [r1, #21]
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
  phost->Control.setup.b.wIndex.w = 0;
 8014f58:	830c      	strh	r4, [r1, #24]
  phost->Control.setup.b.wLength.w = 0;
 8014f5a:	834c      	strh	r4, [r1, #26]
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
}
 8014f5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  
  phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );
 8014f60:	f7ff bdc7 	b.w	8014af2 <USBH_CtlReq>

08014f64 <USBH_SetCfg>:
* @retval Status
*/
USBH_Status USBH_SetCfg(USB_OTG_CORE_HANDLE *pdev, 
                        USBH_HOST *phost,
                        uint16_t cfg_idx)
{
 8014f64:	b530      	push	{r4, r5, lr}
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 8014f66:	2400      	movs	r4, #0
    USB_REQ_TYPE_STANDARD;
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8014f68:	2509      	movs	r5, #9
  phost->Control.setup.b.wValue.w = cfg_idx;
 8014f6a:	82ca      	strh	r2, [r1, #22]
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;           
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
 8014f6c:	4623      	mov	r3, r4
 8014f6e:	4622      	mov	r2, r4
USBH_Status USBH_SetCfg(USB_OTG_CORE_HANDLE *pdev, 
                        USBH_HOST *phost,
                        uint16_t cfg_idx)
{
  
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE |\
 8014f70:	750c      	strb	r4, [r1, #20]
    USB_REQ_TYPE_STANDARD;
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8014f72:	754d      	strb	r5, [r1, #21]
  phost->Control.setup.b.wValue.w = cfg_idx;
  phost->Control.setup.b.wIndex.w = 0;
 8014f74:	830c      	strh	r4, [r1, #24]
  phost->Control.setup.b.wLength.w = 0;           
 8014f76:	834c      	strh	r4, [r1, #26]
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
}
 8014f78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
  phost->Control.setup.b.wValue.w = cfg_idx;
  phost->Control.setup.b.wIndex.w = 0;
  phost->Control.setup.b.wLength.w = 0;           
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );      
 8014f7c:	f7ff bdb9 	b.w	8014af2 <USBH_CtlReq>

08014f80 <USBH_ClrFeature>:
*/
USBH_Status USBH_ClrFeature(USB_OTG_CORE_HANDLE *pdev,
                            USBH_HOST *phost,
                            uint8_t ep_num, 
                            uint8_t hc_num) 
{
 8014f80:	b530      	push	{r4, r5, lr}
 8014f82:	f103 0345 	add.w	r3, r3, #69	; 0x45
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
  { /* EP Type is IN */
    pdev->host.hc[hc_num].toggle_in = 0; 
 8014f86:	eb00 1343 	add.w	r3, r0, r3, lsl #5
                            USBH_HOST *phost,
                            uint8_t ep_num, 
                            uint8_t hc_num) 
{
  
  phost->Control.setup.b.bmRequestType = USB_H2D | 
 8014f8a:	2402      	movs	r4, #2
 8014f8c:	750c      	strb	r4, [r1, #20]
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8014f8e:	2501      	movs	r5, #1
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014f90:	2400      	movs	r4, #0
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
 8014f92:	f012 0f80 	tst.w	r2, #128	; 0x80
  
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8014f96:	754d      	strb	r5, [r1, #21]
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
  phost->Control.setup.b.wIndex.w = ep_num;
 8014f98:	830a      	strh	r2, [r1, #24]
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014f9a:	82cc      	strh	r4, [r1, #22]
  phost->Control.setup.b.wIndex.w = ep_num;
  phost->Control.setup.b.wLength.w = 0;           
 8014f9c:	834c      	strh	r4, [r1, #26]
  
  if ((ep_num & USB_REQ_DIR_MASK ) == USB_D2H)
  { /* EP Type is IN */
    pdev->host.hc[hc_num].toggle_in = 0; 
 8014f9e:	bf14      	ite	ne
 8014fa0:	721c      	strbne	r4, [r3, #8]
  }
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
 8014fa2:	725c      	strbeq	r4, [r3, #9]
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 8014fa4:	2200      	movs	r2, #0
  phost->Control.setup.b.bmRequestType = USB_H2D | 
                                         USB_REQ_RECIPIENT_ENDPOINT |
                                         USB_REQ_TYPE_STANDARD;
  
  phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
  phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8014fa6:	4625      	mov	r5, r4
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 8014fa8:	4613      	mov	r3, r2
}
 8014faa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  else
  {/* EP Type is OUT */
    pdev->host.hc[hc_num].toggle_out = 0; 
  }
  
  return USBH_CtlReq(pdev, phost, 0 , 0 );   
 8014fae:	f7ff bda0 	b.w	8014af2 <USBH_CtlReq>
	...

08014fb4 <USB_OTG_EnableCommonInt>:
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8014fb4:	68c3      	ldr	r3, [r0, #12]
  int_mask.b.usbsuspend = 1; 
  
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
 8014fb6:	4803      	ldr	r0, [pc, #12]	; (8014fc4 <USB_OTG_EnableCommonInt+0x10>)
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8014fb8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8014fbc:	615a      	str	r2, [r3, #20]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 8014fbe:	6198      	str	r0, [r3, #24]
 8014fc0:	4770      	bx	lr
 8014fc2:	bf00      	nop
 8014fc4:	d0000804 	.word	0xd0000804

08014fc8 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 8014fc8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 8014fca:	2300      	movs	r3, #0
 8014fcc:	4c10      	ldr	r4, [pc, #64]	; (8015010 <USB_OTG_CoreReset+0x48>)
 8014fce:	9301      	str	r3, [sp, #4]
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 8014fd0:	4605      	mov	r5, r0
  
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 8014fd2:	2003      	movs	r0, #3
 8014fd4:	f7fd fb42 	bl	801265c <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8014fd8:	68e8      	ldr	r0, [r5, #12]
 8014fda:	6902      	ldr	r2, [r0, #16]
    if (++count > 200000)
 8014fdc:	3c01      	subs	r4, #1
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8014fde:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 8014fe0:	d013      	beq.n	801500a <USB_OTG_CoreReset+0x42>
    {
      return USB_OTG_OK;
    }
  }
  while (greset.b.ahbidle == 0);
 8014fe2:	9901      	ldr	r1, [sp, #4]
 8014fe4:	2900      	cmp	r1, #0
 8014fe6:	daf4      	bge.n	8014fd2 <USB_OTG_CoreReset+0xa>
  /* Core Soft Reset */
  count = 0;
  greset.b.csftrst = 1;
 8014fe8:	9b01      	ldr	r3, [sp, #4]
 8014fea:	f043 0201 	orr.w	r2, r3, #1
 8014fee:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 8014ff0:	9901      	ldr	r1, [sp, #4]
 8014ff2:	4a07      	ldr	r2, [pc, #28]	; (8015010 <USB_OTG_CoreReset+0x48>)
 8014ff4:	6101      	str	r1, [r0, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8014ff6:	6903      	ldr	r3, [r0, #16]
    if (++count > 200000)
 8014ff8:	3a01      	subs	r2, #1
  count = 0;
  greset.b.csftrst = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 8014ffa:	9301      	str	r3, [sp, #4]
    if (++count > 200000)
 8014ffc:	d002      	beq.n	8015004 <USB_OTG_CoreReset+0x3c>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 8014ffe:	9901      	ldr	r1, [sp, #4]
 8015000:	07c9      	lsls	r1, r1, #31
 8015002:	d4f8      	bmi.n	8014ff6 <USB_OTG_CoreReset+0x2e>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8015004:	2003      	movs	r0, #3
 8015006:	f7fd fb29 	bl	801265c <USB_OTG_BSP_uDelay>
  return status;
}
 801500a:	2000      	movs	r0, #0
 801500c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 801500e:	bf00      	nop
 8015010:	00030d41 	.word	0x00030d41

08015014 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 8015014:	b530      	push	{r4, r5, lr}
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 8015016:	78c4      	ldrb	r4, [r0, #3]
 8015018:	b96c      	cbnz	r4, 8015036 <USB_OTG_WritePacket+0x22>
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 801501a:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 801501e:	3303      	adds	r3, #3
    fifo = pdev->regs.DFIFO[ch_ep_num];
 8015020:	f8d0 50d0 	ldr.w	r5, [r0, #208]	; 0xd0
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 8015024:	109b      	asrs	r3, r3, #2
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 8015026:	4622      	mov	r2, r4
 8015028:	429a      	cmp	r2, r3
 801502a:	d004      	beq.n	8015036 <USB_OTG_WritePacket+0x22>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 801502c:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 8015030:	3201      	adds	r2, #1
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 8015032:	6028      	str	r0, [r5, #0]
 8015034:	e7f8      	b.n	8015028 <USB_OTG_WritePacket+0x14>
    }
  }
  return status;
}
 8015036:	2000      	movs	r0, #0
 8015038:	bd30      	pop	{r4, r5, pc}

0801503a <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 801503a:	b510      	push	{r4, lr}
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 801503c:	3203      	adds	r2, #3
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 801503e:	f8d0 40d0 	ldr.w	r4, [r0, #208]	; 0xd0
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 8015042:	1092      	asrs	r2, r2, #2
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8015044:	2300      	movs	r3, #0
 8015046:	4293      	cmp	r3, r2
 8015048:	ea4f 0083 	mov.w	r0, r3, lsl #2
 801504c:	d004      	beq.n	8015058 <USB_OTG_ReadPacket+0x1e>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 801504e:	6820      	ldr	r0, [r4, #0]
 8015050:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 8015054:	3301      	adds	r3, #1
 8015056:	e7f6      	b.n	8015046 <USB_OTG_ReadPacket+0xc>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
}
 8015058:	1808      	adds	r0, r1, r0
 801505a:	bd10      	pop	{r4, pc}

0801505c <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 801505c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 801505e:	2300      	movs	r3, #0
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8015060:	2201      	movs	r2, #1
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 8015062:	2440      	movs	r4, #64	; 0x40
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 8015064:	2901      	cmp	r1, #1
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 8015066:	70c3      	strb	r3, [r0, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8015068:	7082      	strb	r2, [r0, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 801506a:	8084      	strh	r4, [r0, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 801506c:	d10c      	bne.n	8015088 <USB_OTG_SelectCore+0x2c>
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
    pdev->cfg.host_channels    = 8 ;
    pdev->cfg.dev_endpoints    = 4 ;
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 801506e:	2302      	movs	r3, #2
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
    pdev->cfg.host_channels    = 8 ;
 8015070:	2608      	movs	r6, #8
    pdev->cfg.dev_endpoints    = 4 ;
 8015072:	2204      	movs	r2, #4
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 8015074:	f44f 74a0 	mov.w	r4, #320	; 0x140
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 8015078:	7203      	strb	r3, [r0, #8]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 801507a:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 8 ;
 801507c:	7006      	strb	r6, [r0, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 801507e:	7042      	strb	r2, [r0, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 8015080:	80c4      	strh	r4, [r0, #6]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 8015082:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8015086:	e009      	b.n	801509c <USB_OTG_SelectCore+0x40>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 8015088:	b941      	cbnz	r1, 801509c <USB_OTG_SelectCore+0x40>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
 801508a:	230c      	movs	r3, #12
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 801508c:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 12 ;
 801508e:	7003      	strb	r3, [r0, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 8015090:	2106      	movs	r1, #6
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 8015092:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 8015096:	4b20      	ldr	r3, [pc, #128]	; (8015118 <USB_OTG_SelectCore+0xbc>)
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
    pdev->cfg.dev_endpoints    = 6 ;
 8015098:	7041      	strb	r1, [r0, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 801509a:	80c5      	strh	r5, [r0, #6]
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 801509c:	f503 6100 	add.w	r1, r3, #2048	; 0x800
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80150a0:	7845      	ldrb	r5, [r0, #1]
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 80150a2:	6101      	str	r1, [r0, #16]
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 80150a4:	60c3      	str	r3, [r0, #12]
 80150a6:	4602      	mov	r2, r0
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80150a8:	4619      	mov	r1, r3
 80150aa:	2400      	movs	r4, #0
 80150ac:	3204      	adds	r2, #4
 80150ae:	42ac      	cmp	r4, r5
 80150b0:	f101 0620 	add.w	r6, r1, #32
 80150b4:	d208      	bcs.n	80150c8 <USB_OTG_SelectCore+0x6c>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 80150b6:	f501 6710 	add.w	r7, r1, #2304	; 0x900
 80150ba:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 80150be:	6511      	str	r1, [r2, #80]	; 0x50
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 80150c0:	6157      	str	r7, [r2, #20]
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 80150c2:	3401      	adds	r4, #1
 80150c4:	4631      	mov	r1, r6
 80150c6:	e7f1      	b.n	80150ac <USB_OTG_SelectCore+0x50>
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 80150c8:	f503 6480 	add.w	r4, r3, #1024	; 0x400
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 80150cc:	f503 6188 	add.w	r1, r3, #1088	; 0x440
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 80150d0:	6144      	str	r4, [r0, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150d2:	7804      	ldrb	r4, [r0, #0]
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 80150d4:	f8c0 10cc 	str.w	r1, [r0, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150d8:	2200      	movs	r2, #0
 80150da:	f503 61a0 	add.w	r1, r3, #1280	; 0x500
 80150de:	42a2      	cmp	r2, r4
 80150e0:	d206      	bcs.n	80150f0 <USB_OTG_SelectCore+0x94>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 80150e2:	eb00 0582 	add.w	r5, r0, r2, lsl #2
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150e6:	3201      	adds	r2, #1
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 80150e8:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
 80150ec:	3120      	adds	r1, #32
 80150ee:	e7f6      	b.n	80150de <USB_OTG_SelectCore+0x82>
 80150f0:	f503 5180 	add.w	r1, r3, #4096	; 0x1000
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150f4:	2200      	movs	r2, #0
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150f6:	42a2      	cmp	r2, r4
 80150f8:	d207      	bcs.n	801510a <USB_OTG_SelectCore+0xae>
*         Initialize core registers address.
* @param  pdev : Selected device
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 80150fa:	eb00 0582 	add.w	r5, r0, r2, lsl #2
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80150fe:	3201      	adds	r2, #1
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 8015100:	f8c5 10d0 	str.w	r1, [r5, #208]	; 0xd0
 8015104:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8015108:	e7f5      	b.n	80150f6 <USB_OTG_SelectCore+0x9a>
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 801510a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801510e:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  
  return status;
}
 8015112:	2000      	movs	r0, #0
 8015114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015116:	bf00      	nop
 8015118:	40040000 	.word	0x40040000

0801511c <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 801511c:	b538      	push	{r3, r4, r5, lr}
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 801511e:	7a03      	ldrb	r3, [r0, #8]
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  usbcfg.d32 = 0;
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
 8015120:	2500      	movs	r5, #0
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8015122:	2b01      	cmp	r3, #1
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 8015124:	4604      	mov	r4, r0
 8015126:	68c3      	ldr	r3, [r0, #12]
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8015128:	d11f      	bne.n	801516a <USB_OTG_CoreInit+0x4e>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 801512a:	6b98      	ldr	r0, [r3, #56]	; 0x38
    gccfg.b.pwdn = 0;
    
    if (pdev->cfg.Sof_output)
 801512c:	7a61      	ldrb	r1, [r4, #9]
  
  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
    gccfg.b.pwdn = 0;
 801512e:	f365 4010 	bfi	r0, r5, #16, #1
    
    if (pdev->cfg.Sof_output)
 8015132:	b109      	cbz	r1, 8015138 <USB_OTG_CoreInit+0x1c>
    {
      gccfg.b.sofouten = 1;   
 8015134:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8015138:	6398      	str	r0, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 801513a:	68da      	ldr	r2, [r3, #12]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 801513c:	f36f 1286 	bfc	r2, #6, #1
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 8015140:	f36f 5296 	bfc	r2, #22, #1
    
    usbcfg.b.ulpi_fsls = 0;
 8015144:	f36f 4251 	bfc	r2, #17, #1
    usbcfg.b.ulpi_clk_sus_m = 0;
 8015148:	f36f 42d3 	bfc	r2, #19, #1
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 801514c:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 801514e:	4620      	mov	r0, r4
 8015150:	f7ff ff3a 	bl	8014fc8 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 8015154:	78e3      	ldrb	r3, [r4, #3]
 8015156:	2b01      	cmp	r3, #1
 8015158:	d119      	bne.n	801518e <USB_OTG_CoreInit+0x72>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 801515a:	2105      	movs	r1, #5
 801515c:	f361 0544 	bfi	r5, r1, #1, #4
      ahbcfg.b.dmaenable = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8015160:	68e0      	ldr	r0, [r4, #12]
    
    if(pdev->cfg.dma_enable == 1)
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
      ahbcfg.b.dmaenable = 1;
 8015162:	f045 0520 	orr.w	r5, r5, #32
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 8015166:	6085      	str	r5, [r0, #8]
 8015168:	e011      	b.n	801518e <USB_OTG_CoreInit+0x72>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 801516a:	68da      	ldr	r2, [r3, #12]
    usbcfg.b.physel  = 1; /* FS Interface */
 801516c:	f042 0140 	orr.w	r1, r2, #64	; 0x40
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8015170:	60d9      	str	r1, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 8015172:	f7ff ff29 	bl	8014fc8 <USB_OTG_CoreReset>
    gccfg.b.vbussensingB = 1 ;     
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
#endif    
    
    if(pdev->cfg.Sof_output)
 8015176:	7a60      	ldrb	r0, [r4, #9]
    {
      gccfg.b.sofouten = 1;  
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8015178:	68e3      	ldr	r3, [r4, #12]
    gccfg.b.disablevbussensing = 1; 
#endif    
    
    if(pdev->cfg.Sof_output)
    {
      gccfg.b.sofouten = 1;  
 801517a:	2800      	cmp	r0, #0
 801517c:	bf0c      	ite	eq
 801517e:	f44f 1234 	moveq.w	r2, #2949120	; 0x2d0000
 8015182:	f44f 1274 	movne.w	r2, #3997696	; 0x3d0000
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 8015186:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 8015188:	2014      	movs	r0, #20
 801518a:	f7fd fa6a 	bl	8012662 <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 801518e:	78e2      	ldrb	r2, [r4, #3]
 8015190:	2a01      	cmp	r2, #1
 8015192:	d106      	bne.n	80151a2 <USB_OTG_CoreInit+0x86>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 8015194:	68e3      	ldr	r3, [r4, #12]
 8015196:	6899      	ldr	r1, [r3, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 8015198:	f021 003e 	bic.w	r0, r1, #62	; 0x3e
    ahbcfg.b.dmaenable = 1;
 801519c:	f040 022a 	orr.w	r2, r0, #42	; 0x2a
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 80151a0:	609a      	str	r2, [r3, #8]
    
  }
  /* initialize OTG features */
#ifdef  USE_OTG_MODE
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 80151a2:	68e3      	ldr	r3, [r4, #12]
 80151a4:	68d9      	ldr	r1, [r3, #12]
  usbcfg.b.hnpcap = 1;
  usbcfg.b.srpcap = 1;
 80151a6:	f441 7040 	orr.w	r0, r1, #768	; 0x300
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 80151aa:	60d8      	str	r0, [r3, #12]
  USB_OTG_EnableCommonInt(pdev);
 80151ac:	4620      	mov	r0, r4
 80151ae:	f7ff ff01 	bl	8014fb4 <USB_OTG_EnableCommonInt>
#endif
  return status;
}
 80151b2:	2000      	movs	r0, #0
 80151b4:	bd38      	pop	{r3, r4, r5, pc}

080151b6 <USB_OTG_EnableGlobalInt>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 80151b6:	68c3      	ldr	r3, [r0, #12]
 80151b8:	689a      	ldr	r2, [r3, #8]
 80151ba:	f042 0001 	orr.w	r0, r2, #1
 80151be:	6098      	str	r0, [r3, #8]
  return status;
}
 80151c0:	2000      	movs	r0, #0
 80151c2:	4770      	bx	lr

080151c4 <USB_OTG_DisableGlobalInt>:
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 80151c4:	68c3      	ldr	r3, [r0, #12]
 80151c6:	689a      	ldr	r2, [r3, #8]
 80151c8:	f022 0001 	bic.w	r0, r2, #1
 80151cc:	6098      	str	r0, [r3, #8]
  return status;
}
 80151ce:	2000      	movs	r0, #0
 80151d0:	4770      	bx	lr
	...

080151d4 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 80151d4:	b507      	push	{r0, r1, r2, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
 80151d6:	2300      	movs	r3, #0
 80151d8:	9301      	str	r3, [sp, #4]
  greset.b.txfflsh = 1;
 80151da:	9a01      	ldr	r2, [sp, #4]
 80151dc:	f042 0320 	orr.w	r3, r2, #32
 80151e0:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 80151e2:	9a01      	ldr	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80151e4:	4b09      	ldr	r3, [pc, #36]	; (801520c <USB_OTG_FlushTxFifo+0x38>)
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
  greset.b.txfflsh = 1;
  greset.b.txfnum  = num;
 80151e6:	f361 128a 	bfi	r2, r1, #6, #5
 80151ea:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 80151ec:	68c2      	ldr	r2, [r0, #12]
 80151ee:	9801      	ldr	r0, [sp, #4]
 80151f0:	6110      	str	r0, [r2, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80151f2:	6911      	ldr	r1, [r2, #16]
    if (++count > 200000)
 80151f4:	3b01      	subs	r3, #1
  greset.b.txfflsh = 1;
  greset.b.txfnum  = num;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 80151f6:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 80151f8:	d002      	beq.n	8015200 <USB_OTG_FlushTxFifo+0x2c>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 80151fa:	9801      	ldr	r0, [sp, #4]
 80151fc:	0680      	lsls	r0, r0, #26
 80151fe:	d4f8      	bmi.n	80151f2 <USB_OTG_FlushTxFifo+0x1e>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8015200:	2003      	movs	r0, #3
 8015202:	f7fd fa2b 	bl	801265c <USB_OTG_BSP_uDelay>
  return status;
}
 8015206:	2000      	movs	r0, #0
 8015208:	bd0e      	pop	{r1, r2, r3, pc}
 801520a:	bf00      	nop
 801520c:	00030d41 	.word	0x00030d41

08015210 <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 8015210:	b507      	push	{r0, r1, r2, lr}
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 8015212:	2300      	movs	r3, #0
 8015214:	9301      	str	r3, [sp, #4]
  greset.b.rxfflsh = 1;
 8015216:	9901      	ldr	r1, [sp, #4]
 8015218:	f041 0210 	orr.w	r2, r1, #16
 801521c:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 801521e:	68c0      	ldr	r0, [r0, #12]
 8015220:	9b01      	ldr	r3, [sp, #4]
 8015222:	4a07      	ldr	r2, [pc, #28]	; (8015240 <USB_OTG_FlushRxFifo+0x30>)
 8015224:	6103      	str	r3, [r0, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 8015226:	6901      	ldr	r1, [r0, #16]
    if (++count > 200000)
 8015228:	3a01      	subs	r2, #1
  greset.d32 = 0;
  greset.b.rxfflsh = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 801522a:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 801522c:	d002      	beq.n	8015234 <USB_OTG_FlushRxFifo+0x24>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 801522e:	9b01      	ldr	r3, [sp, #4]
 8015230:	06d9      	lsls	r1, r3, #27
 8015232:	d4f8      	bmi.n	8015226 <USB_OTG_FlushRxFifo+0x16>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 8015234:	2003      	movs	r0, #3
 8015236:	f7fd fa11 	bl	801265c <USB_OTG_BSP_uDelay>
  return status;
}
 801523a:	2000      	movs	r0, #0
 801523c:	bd0e      	pop	{r1, r2, r3, pc}
 801523e:	bf00      	nop
 8015240:	00030d41 	.word	0x00030d41

08015244 <USB_OTG_SetCurrentMode>:
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8015244:	68c2      	ldr	r2, [r0, #12]
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 8015246:	b508      	push	{r3, lr}
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8015248:	68d3      	ldr	r3, [r2, #12]
  
  usbcfg.b.force_host = 0;
  usbcfg.b.force_dev = 0;
  
  if ( mode == HOST_MODE)
 801524a:	2901      	cmp	r1, #1
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  usbcfg.b.force_host = 0;
 801524c:	f36f 735d 	bfc	r3, #29, #1
  usbcfg.b.force_dev = 0;
 8015250:	f36f 739e 	bfc	r3, #30, #1
  
  if ( mode == HOST_MODE)
 8015254:	d102      	bne.n	801525c <USB_OTG_SetCurrentMode+0x18>
  {
    usbcfg.b.force_host = 1;
 8015256:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801525a:	e002      	b.n	8015262 <USB_OTG_SetCurrentMode+0x1e>
  }
  else if ( mode == DEVICE_MODE)
 801525c:	b909      	cbnz	r1, 8015262 <USB_OTG_SetCurrentMode+0x1e>
  {
    usbcfg.b.force_dev = 1;
 801525e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_BSP_mDelay(50);
 8015262:	2032      	movs	r0, #50	; 0x32
  else if ( mode == DEVICE_MODE)
  {
    usbcfg.b.force_dev = 1;
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 8015264:	60d3      	str	r3, [r2, #12]
  USB_OTG_BSP_mDelay(50);
 8015266:	f7fd f9fc 	bl	8012662 <USB_OTG_BSP_mDelay>
  return status;
}
 801526a:	2000      	movs	r0, #0
 801526c:	bd08      	pop	{r3, pc}

0801526e <USB_OTG_IsDeviceMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 801526e:	68c3      	ldr	r3, [r0, #12]
 8015270:	6958      	ldr	r0, [r3, #20]
 8015272:	f000 0101 	and.w	r1, r0, #1
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
}
 8015276:	f081 0001 	eor.w	r0, r1, #1
 801527a:	4770      	bx	lr

0801527c <USB_OTG_IsHostMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 801527c:	68c3      	ldr	r3, [r0, #12]
 801527e:	6958      	ldr	r0, [r3, #20]
* @retval num_in_ep
*/
uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) == HOST_MODE);
}
 8015280:	f000 0001 	and.w	r0, r0, #1
 8015284:	4770      	bx	lr

08015286 <USB_OTG_ReadCoreItr>:
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v = 0;
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8015286:	68c3      	ldr	r3, [r0, #12]
 8015288:	695a      	ldr	r2, [r3, #20]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 801528a:	6998      	ldr	r0, [r3, #24]
  return v;
}
 801528c:	4010      	ands	r0, r2
 801528e:	4770      	bx	lr

08015290 <USB_OTG_IsEvenFrame>:
* @param  pdev : Selected device
* @retval Frame number
*/
uint8_t USB_OTG_IsEvenFrame (USB_OTG_CORE_HANDLE *pdev) 
{
  return !(USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0x1);
 8015290:	6943      	ldr	r3, [r0, #20]
 8015292:	6898      	ldr	r0, [r3, #8]
 8015294:	f000 0101 	and.w	r1, r0, #1
}
 8015298:	f081 0001 	eor.w	r0, r1, #1
 801529c:	4770      	bx	lr

0801529e <USB_OTG_EnableHostInt>:
* @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
{
 801529e:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 80152a0:	68c3      	ldr	r3, [r0, #12]
* @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
{
 80152a2:	4604      	mov	r4, r0
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
 80152a4:	2500      	movs	r5, #0
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
  
  /* Clear any pending interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 80152a6:	f04f 32ff 	mov.w	r2, #4294967295
{
  USB_OTG_STS       status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  intmsk.d32 = 0;
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 80152aa:	619d      	str	r5, [r3, #24]
  
  /* Clear any pending interrupts. */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 80152ac:	615a      	str	r2, [r3, #20]
  
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 80152ae:	f7ff fe81 	bl	8014fb4 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 80152b2:	78e0      	ldrb	r0, [r4, #3]
  {  
    intmsk.b.rxstsqlvl  = 1;
 80152b4:	42a8      	cmp	r0, r5
 80152b6:	bf0c      	ite	eq
 80152b8:	2110      	moveq	r1, #16
 80152ba:	4629      	movne	r1, r5
  }  
  intmsk.b.portintr   = 1;
  intmsk.b.hcintr     = 1;
  intmsk.b.disconnect = 1;  
 80152bc:	f041 530c 	orr.w	r3, r1, #587202560	; 0x23000000
  intmsk.b.sofintr    = 1;  
 80152c0:	f043 0208 	orr.w	r2, r3, #8
  intmsk.b.incomplisoout  = 1; 
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 80152c4:	68e3      	ldr	r3, [r4, #12]
 80152c6:	6999      	ldr	r1, [r3, #24]
  }  
  intmsk.b.portintr   = 1;
  intmsk.b.hcintr     = 1;
  intmsk.b.disconnect = 1;  
  intmsk.b.sofintr    = 1;  
  intmsk.b.incomplisoout  = 1; 
 80152c8:	f442 1000 	orr.w	r0, r2, #2097152	; 0x200000
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 80152cc:	ea21 0100 	bic.w	r1, r1, r0
 80152d0:	ea41 0200 	orr.w	r2, r1, r0
 80152d4:	619a      	str	r2, [r3, #24]
  return status;
}
 80152d6:	4628      	mov	r0, r5
 80152d8:	bd38      	pop	{r3, r4, r5, pc}

080152da <USB_OTG_InitFSLSPClkSel>:
*/
void USB_OTG_InitFSLSPClkSel(USB_OTG_CORE_HANDLE *pdev , uint8_t freq)
{
  USB_OTG_HCFG_TypeDef   hcfg;
  
  hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 80152da:	6943      	ldr	r3, [r0, #20]
 80152dc:	681a      	ldr	r2, [r3, #0]
  hcfg.b.fslspclksel = freq;
 80152de:	f361 0201 	bfi	r2, r1, #0, #2
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 80152e2:	601a      	str	r2, [r3, #0]
 80152e4:	4770      	bx	lr

080152e6 <USB_OTG_ReadHPRT0>:
*/
uint32_t USB_OTG_ReadHPRT0(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 80152e6:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 80152ea:	6818      	ldr	r0, [r3, #0]
  hprt0.b.prtena = 0;
  hprt0.b.prtconndet = 0;
  hprt0.b.prtenchng = 0;
  hprt0.b.prtovrcurrchng = 0;
  return hprt0.d32;
}
 80152ec:	f020 002e 	bic.w	r0, r0, #46	; 0x2e
 80152f0:	4770      	bx	lr

080152f2 <USB_OTG_DriveVbus>:
* @param  pdev : Selected device
* @param  state : VBUS state
* @retval None
*/
void USB_OTG_DriveVbus (USB_OTG_CORE_HANDLE *pdev, uint8_t state)
{
 80152f2:	b538      	push	{r3, r4, r5, lr}
 80152f4:	4604      	mov	r4, r0
 80152f6:	460d      	mov	r5, r1
  USB_OTG_HPRT0_TypeDef     hprt0;
  
  hprt0.d32 = 0;
  
  /* enable disable the external charge pump */
  USB_OTG_BSP_DriveVBUS(pdev, state);
 80152f8:	f7fd f9dc 	bl	80126b4 <USB_OTG_BSP_DriveVBUS>
  
  /* Turn on the Host port power. */
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 80152fc:	4620      	mov	r0, r4
 80152fe:	f7ff fff2 	bl	80152e6 <USB_OTG_ReadHPRT0>
  if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
 8015302:	f3c0 2207 	ubfx	r2, r0, #8, #8
 8015306:	f002 0110 	and.w	r1, r2, #16
 801530a:	b2cb      	uxtb	r3, r1
 801530c:	b933      	cbnz	r3, 801531c <USB_OTG_DriveVbus+0x2a>
 801530e:	2d01      	cmp	r5, #1
 8015310:	d104      	bne.n	801531c <USB_OTG_DriveVbus+0x2a>
  {
    hprt0.b.prtpwr = 1;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8015312:	f8d4 20cc 	ldr.w	r2, [r4, #204]	; 0xcc
  
  /* Turn on the Host port power. */
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
  {
    hprt0.b.prtpwr = 1;
 8015316:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 801531a:	6010      	str	r0, [r2, #0]
  }
  if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
 801531c:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8015320:	f001 0310 	and.w	r3, r1, #16
 8015324:	b2da      	uxtb	r2, r3
 8015326:	b12a      	cbz	r2, 8015334 <USB_OTG_DriveVbus+0x42>
 8015328:	b925      	cbnz	r5, 8015334 <USB_OTG_DriveVbus+0x42>
  {
    hprt0.b.prtpwr = 0;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 801532a:	f8d4 10cc 	ldr.w	r1, [r4, #204]	; 0xcc
    hprt0.b.prtpwr = 1;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  }
  if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
  {
    hprt0.b.prtpwr = 0;
 801532e:	f365 300c 	bfi	r0, r5, #12, #1
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8015332:	6008      	str	r0, [r1, #0]
  }
  
  USB_OTG_BSP_mDelay(200);
 8015334:	20c8      	movs	r0, #200	; 0xc8
}
 8015336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  {
    hprt0.b.prtpwr = 0;
    USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  }
  
  USB_OTG_BSP_mDelay(200);
 801533a:	f7fd b992 	b.w	8012662 <USB_OTG_BSP_mDelay>

0801533e <USB_OTG_ReadHostAllChannels_intr>:
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadHostAllChannels_intr (USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32 (&pdev->regs.HREGS->HAINT));
 801533e:	6943      	ldr	r3, [r0, #20]
 8015340:	6958      	ldr	r0, [r3, #20]
}
 8015342:	4770      	bx	lr

08015344 <USB_OTG_ResetPort>:
* @retval status
* @note : (1)The application must wait at least 10 ms (+ 10 ms security)
*   before clearing the reset bit.
*/
uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
 8015344:	b538      	push	{r3, r4, r5, lr}
 8015346:	4605      	mov	r5, r0
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 8015348:	f7ff ffcd 	bl	80152e6 <USB_OTG_ReadHPRT0>
  hprt0.b.prtrst = 1;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 801534c:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_HPRT0_TypeDef  hprt0;
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  hprt0.b.prtrst = 1;
 8015350:	f440 7480 	orr.w	r4, r0, #256	; 0x100
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8015354:	601c      	str	r4, [r3, #0]
  USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
 8015356:	200a      	movs	r0, #10
 8015358:	f7fd f983 	bl	8012662 <USB_OTG_BSP_mDelay>
  hprt0.b.prtrst = 0;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 801535c:	f8d5 00cc 	ldr.w	r0, [r5, #204]	; 0xcc
  
  hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
  hprt0.b.prtrst = 1;
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
  USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
  hprt0.b.prtrst = 0;
 8015360:	f36f 2408 	bfc	r4, #8, #1
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 8015364:	6004      	str	r4, [r0, #0]
  USB_OTG_BSP_mDelay (20);   
 8015366:	2014      	movs	r0, #20
 8015368:	f7fd f97b 	bl	8012662 <USB_OTG_BSP_mDelay>
  return 1;
}
 801536c:	2001      	movs	r0, #1
 801536e:	bd38      	pop	{r3, r4, r5, pc}

08015370 <USB_OTG_CoreInitHost>:
* @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
* @param  pdev : Selected device
* @retval status
*/
USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
{
 8015370:	b570      	push	{r4, r5, r6, lr}
 8015372:	4604      	mov	r4, r0
#endif
  hcfg.d32 = 0;
  
  
  /* configure charge pump IO */
  USB_OTG_BSP_ConfigVBUS(pdev);
 8015374:	f7fd f97c 	bl	8012670 <USB_OTG_BSP_ConfigVBUS>
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 8015378:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
  //USB_OTG_OTGCTL_TypeDef          gotgctl;
#endif
  
  uint32_t                        i = 0;
  
  nptxfifosize.d32 = 0;  
 801537c:	2500      	movs	r5, #0
  
  /* configure charge pump IO */
  USB_OTG_BSP_ConfigVBUS(pdev);
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 801537e:	601d      	str	r5, [r3, #0]
  
  /* Initialize Host Configuration Register */
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 8015380:	7a21      	ldrb	r1, [r4, #8]
 8015382:	2901      	cmp	r1, #1
  {
    USB_OTG_InitFSLSPClkSel(pdev , HCFG_30_60_MHZ); 
 8015384:	bf08      	it	eq
 8015386:	4629      	moveq	r1, r5
 8015388:	4620      	mov	r0, r4
  }
  else
  {
    USB_OTG_InitFSLSPClkSel(pdev , HCFG_48_MHZ); 
 801538a:	bf18      	it	ne
 801538c:	2101      	movne	r1, #1
 801538e:	f7ff ffa4 	bl	80152da <USB_OTG_InitFSLSPClkSel>
  }
  USB_OTG_ResetPort(pdev);
 8015392:	4620      	mov	r0, r4
 8015394:	f7ff ffd6 	bl	8015344 <USB_OTG_ResetPort>
  
  hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 8015398:	6960      	ldr	r0, [r4, #20]
 801539a:	6802      	ldr	r2, [r0, #0]
  hcfg.b.fslssupp = 0;
 801539c:	f36f 0282 	bfc	r2, #2, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 80153a0:	6002      	str	r2, [r0, #0]
  
  /* Configure data FIFO sizes */
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 80153a2:	7ae3      	ldrb	r3, [r4, #11]
 80153a4:	2b01      	cmp	r3, #1
#endif
  
  uint32_t                        i = 0;
  
  nptxfifosize.d32 = 0;  
  ptxfifosize.d32 = 0;
 80153a6:	462e      	mov	r6, r5
  USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
  
  /* Configure data FIFO sizes */
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 80153a8:	d10e      	bne.n	80153c8 <USB_OTG_CoreInitHost+0x58>
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80153aa:	2080      	movs	r0, #128	; 0x80
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 80153ac:	22e0      	movs	r2, #224	; 0xe0
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80153ae:	68e1      	ldr	r1, [r4, #12]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
 80153b0:	f360 050f 	bfi	r5, r0, #0, #16
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 80153b4:	f362 060f 	bfi	r6, r2, #0, #16
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
 80153b8:	f2c0 0560 	movt	r5, #96	; 0x60
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
    ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
 80153bc:	f2c0 0660 	movt	r6, #96	; 0x60
  /* Rx FIFO */
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
  {
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80153c0:	6248      	str	r0, [r1, #36]	; 0x24
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
    nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 80153c2:	628d      	str	r5, [r1, #40]	; 0x28
    
    ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
    ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 80153c4:	f8c1 6100 	str.w	r6, [r1, #256]	; 0x100
  
#ifdef USE_OTG_MODE
  /* Clear Host Set HNP Enable in the USB_OTG Control Register */
  //gotgctl.b.hstsethnpen = 1;
  //USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, (1 << 11), 0);
 80153c8:	68e3      	ldr	r3, [r4, #12]
 80153ca:	6819      	ldr	r1, [r3, #0]
 80153cc:	f421 6000 	bic.w	r0, r1, #2048	; 0x800
 80153d0:	6018      	str	r0, [r3, #0]
#endif
  
  /* Make sure the FIFOs are flushed. */
  USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
 80153d2:	2110      	movs	r1, #16
 80153d4:	4620      	mov	r0, r4
 80153d6:	f7ff fefd 	bl	80151d4 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 80153da:	4620      	mov	r0, r4
 80153dc:	f7ff ff18 	bl	8015210 <USB_OTG_FlushRxFifo>
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80153e0:	2300      	movs	r3, #0
 80153e2:	7822      	ldrb	r2, [r4, #0]
 80153e4:	4293      	cmp	r3, r2
 80153e6:	d20a      	bcs.n	80153fe <USB_OTG_CoreInitHost+0x8e>
/**
* @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
* @param  pdev : Selected device
* @retval status
*/
USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
 80153e8:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 80153ec:	f04f 32ff 	mov.w	r2, #4294967295
 80153f0:	f8d1 0090 	ldr.w	r0, [r1, #144]	; 0x90
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 80153f4:	2100      	movs	r1, #0
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 80153f6:	6082      	str	r2, [r0, #8]
  USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  
  
  /* Clear all pending HC Interrupts */
  for (i = 0; i < pdev->cfg.host_channels; i++)
 80153f8:	3301      	adds	r3, #1
  {
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
    USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 80153fa:	60c1      	str	r1, [r0, #12]
 80153fc:	e7f1      	b.n	80153e2 <USB_OTG_CoreInitHost+0x72>
  }
#ifndef USE_OTG_MODE
  USB_OTG_DriveVbus(pdev, 1);
#endif
  
  USB_OTG_EnableHostInt(pdev);
 80153fe:	4620      	mov	r0, r4
 8015400:	f7ff ff4d 	bl	801529e <USB_OTG_EnableHostInt>
  return status;
}
 8015404:	2000      	movs	r0, #0
 8015406:	bd70      	pop	{r4, r5, r6, pc}

08015408 <USB_OTG_HC_Init>:
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_Init(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 8015408:	b5f0      	push	{r4, r5, r6, r7, lr}
  hcintmsk.d32 = 0;
  hcchar.d32 = 0;
  
  /* Clear old interrupt conditions for this host channel. */
  hcint.d32 = 0xFFFFFFFF;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINT, hcint.d32);
 801540a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 801540e:	f04f 35ff 	mov.w	r5, #4294967295
 8015412:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90
 8015416:	60a5      	str	r5, [r4, #8]
  
  /* Enable channel interrupts required for this transfer. */
  hcintmsk.d32 = 0;
  
  if (pdev->cfg.dma_enable == 1)
 8015418:	78c6      	ldrb	r6, [r0, #3]
  USB_OTG_HCINTn_TypeDef     hcint;
  
  
  gintmsk.d32 = 0;
  hcintmsk.d32 = 0;
  hcchar.d32 = 0;
 801541a:	2200      	movs	r2, #0
  /* Enable channel interrupts required for this transfer. */
  hcintmsk.d32 = 0;
  
  if (pdev->cfg.dma_enable == 1)
  {
    hcintmsk.b.ahberr = 1;
 801541c:	2e01      	cmp	r6, #1
 801541e:	bf0c      	ite	eq
 8015420:	2304      	moveq	r3, #4
 8015422:	4613      	movne	r3, r2
  }
  
  switch (pdev->host.hc[hc_num].ep_type) 
 8015424:	014e      	lsls	r6, r1, #5
 8015426:	1987      	adds	r7, r0, r6
 8015428:	f897 5895 	ldrb.w	r5, [r7, #2197]	; 0x895
 801542c:	2d03      	cmp	r5, #3
 801542e:	d82b      	bhi.n	8015488 <USB_OTG_HC_Init+0x80>
 8015430:	e8df f005 	tbb	[pc, r5]
 8015434:	14022002 	.word	0x14022002
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.nak = 1;  
    if (pdev->host.hc[hc_num].ep_is_in) 
 8015438:	eb00 1641 	add.w	r6, r0, r1, lsl #5
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
 801543c:	f043 0789 	orr.w	r7, r3, #137	; 0x89
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.nak = 1;  
    if (pdev->host.hc[hc_num].ep_is_in) 
 8015440:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
 8015444:	b115      	cbz	r5, 801544c <USB_OTG_HC_Init+0x44>
    {
      hcintmsk.b.bblerr = 1;
 8015446:	f447 63a2 	orr.w	r3, r7, #1296	; 0x510
 801544a:	e01d      	b.n	8015488 <USB_OTG_HC_Init+0x80>
    } 
    else 
    {
      hcintmsk.b.nyet = 1;
      if (pdev->host.hc[hc_num].do_ping) 
 801544c:	f896 6894 	ldrb.w	r6, [r6, #2196]	; 0x894
    {
      hcintmsk.b.bblerr = 1;
    } 
    else 
    {
      hcintmsk.b.nyet = 1;
 8015450:	f447 638a 	orr.w	r3, r7, #1104	; 0x450
      if (pdev->host.hc[hc_num].do_ping) 
 8015454:	b1c6      	cbz	r6, 8015488 <USB_OTG_HC_Init+0x80>
      {
        hcintmsk.b.ack = 1;
 8015456:	f447 638e 	orr.w	r3, r7, #1136	; 0x470
 801545a:	e015      	b.n	8015488 <USB_OTG_HC_Init+0x80>
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 801545c:	eb00 1641 	add.w	r6, r0, r1, lsl #5
    break;
  case EP_TYPE_INTR:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.nak = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
 8015460:	f043 0799 	orr.w	r7, r3, #153	; 0x99
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8015464:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.nak = 1;
    hcintmsk.b.stall = 1;
    hcintmsk.b.xacterr = 1;
    hcintmsk.b.datatglerr = 1;
    hcintmsk.b.frmovrun = 1;
 8015468:	f447 63c0 	orr.w	r3, r7, #1536	; 0x600
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 801546c:	b165      	cbz	r5, 8015488 <USB_OTG_HC_Init+0x80>
    {
      hcintmsk.b.bblerr = 1;
 801546e:	f447 63e0 	orr.w	r3, r7, #1792	; 0x700
 8015472:	e009      	b.n	8015488 <USB_OTG_HC_Init+0x80>
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8015474:	1986      	adds	r6, r0, r6
      hcintmsk.b.bblerr = 1;
    }
    
    break;
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
 8015476:	f043 0701 	orr.w	r7, r3, #1
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 801547a:	f896 5892 	ldrb.w	r5, [r6, #2194]	; 0x892
    
    break;
  case EP_TYPE_ISOC:
    hcintmsk.b.xfercompl = 1;
    hcintmsk.b.frmovrun = 1;
    hcintmsk.b.ack = 1;
 801547e:	f447 7308 	orr.w	r3, r7, #544	; 0x220
    
    if (pdev->host.hc[hc_num].ep_is_in) 
 8015482:	b10d      	cbz	r5, 8015488 <USB_OTG_HC_Init+0x80>
    {
      hcintmsk.b.xacterr = 1;
      hcintmsk.b.bblerr = 1;
 8015484:	f447 7368 	orr.w	r3, r7, #928	; 0x3a0
    }
    break;
  }
  
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
 8015488:	60e3      	str	r3, [r4, #12]
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 801548a:	6943      	ldr	r3, [r0, #20]
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
 801548c:	2701      	movs	r7, #1
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 801548e:	699e      	ldr	r6, [r3, #24]
  
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
  
  
  /* Enable the top level host channel interrupt. */
  intr_enable = (1 << hc_num);
 8015490:	fa07 f701 	lsl.w	r7, r7, r1
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 8015494:	4337      	orrs	r7, r6
 8015496:	619f      	str	r7, [r3, #24]
  
  /* Make sure host channel interrupts are enabled. */
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 8015498:	68c3      	ldr	r3, [r0, #12]
 801549a:	699d      	ldr	r5, [r3, #24]
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 801549c:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  intr_enable = (1 << hc_num);
  USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
  
  /* Make sure host channel interrupts are enabled. */
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 80154a0:	f045 7500 	orr.w	r5, r5, #33554432	; 0x2000000
 80154a4:	619d      	str	r5, [r3, #24]
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 80154a6:	f890 1890 	ldrb.w	r1, [r0, #2192]	; 0x890
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 80154aa:	f890 7891 	ldrb.w	r7, [r0, #2193]	; 0x891
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 80154ae:	f890 3892 	ldrb.w	r3, [r0, #2194]	; 0x892
  gintmsk.b.hcintr = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 80154b2:	f361 529c 	bfi	r2, r1, #22, #7
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 80154b6:	f890 1893 	ldrb.w	r1, [r0, #2195]	; 0x893
 80154ba:	f1b1 0c02 	subs.w	ip, r1, #2
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 80154be:	f367 22ce 	bfi	r2, r7, #11, #4
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 80154c2:	f1dc 0700 	rsbs	r7, ip, #0
  
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 80154c6:	f363 32cf 	bfi	r2, r3, #15, #1
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 80154ca:	eb57 030c 	adcs.w	r3, r7, ip
  hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 80154ce:	f890 7895 	ldrb.w	r7, [r0, #2197]	; 0x895
  hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 80154d2:	f8b0 0896 	ldrh.w	r0, [r0, #2198]	; 0x896
  /* Program the HCCHAR register */
  hcchar.d32 = 0;
  hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
  hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
  hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
  hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 80154d6:	f363 4251 	bfi	r2, r3, #17, #1
  hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 80154da:	f367 4293 	bfi	r2, r7, #18, #2
  hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 80154de:	f360 020a 	bfi	r2, r0, #0, #11
  if (pdev->host.hc[hc_num].ep_type == HCCHAR_INTR)
 80154e2:	2f03      	cmp	r7, #3
  {
    hcchar.b.oddfrm  = 1;
 80154e4:	bf08      	it	eq
 80154e6:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
  }
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 80154ea:	6022      	str	r2, [r4, #0]
  return status;
}
 80154ec:	2000      	movs	r0, #0
 80154ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080154f0 <USB_OTG_HC_StartXfer>:
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80154f0:	b570      	push	{r4, r5, r6, lr}
 80154f2:	460d      	mov	r5, r1
  hctsiz.d32 = 0;
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 80154f4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80154f8:	b086      	sub	sp, #24
  hctsiz.d32 = 0;
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 80154fa:	f8d1 38a0 	ldr.w	r3, [r1, #2208]	; 0x8a0
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 80154fe:	4604      	mov	r4, r0
  
  uint16_t num_packets;
  uint16_t max_hc_pkt_count;
  
  max_hc_pkt_count = 256;
  hctsiz.d32 = 0;
 8015500:	2200      	movs	r2, #0
  hcchar.d32 = 0;
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
 8015502:	b17b      	cbz	r3, 8015524 <USB_OTG_HC_StartXfer+0x34>
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 8015504:	f8b1 0896 	ldrh.w	r0, [r1, #2198]	; 0x896
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
 8015508:	1e5e      	subs	r6, r3, #1
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 801550a:	1833      	adds	r3, r6, r0
 801550c:	fbb3 f6f0 	udiv	r6, r3, r0
  intmsk.d32 = 0;
  
  /* Compute the expected number of packets associated to the transfer */
  if (pdev->host.hc[hc_num].xfer_len > 0)
  {
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
 8015510:	b2b3      	uxth	r3, r6
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
    
    if (num_packets > max_hc_pkt_count)
 8015512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015516:	d906      	bls.n	8015526 <USB_OTG_HC_StartXfer+0x36>
    {
      num_packets = max_hc_pkt_count;
      pdev->host.hc[hc_num].xfer_len = num_packets * \
 8015518:	0200      	lsls	r0, r0, #8
 801551a:	f8c1 08a0 	str.w	r0, [r1, #2208]	; 0x8a0
    num_packets = (pdev->host.hc[hc_num].xfer_len + \
      pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
    
    if (num_packets > max_hc_pkt_count)
    {
      num_packets = max_hc_pkt_count;
 801551e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8015522:	e000      	b.n	8015526 <USB_OTG_HC_StartXfer+0x36>
        pdev->host.hc[hc_num].max_packet;
    }
  }
  else
  {
    num_packets = 1;
 8015524:	2301      	movs	r3, #1
  }
  if (pdev->host.hc[hc_num].ep_is_in)
 8015526:	0168      	lsls	r0, r5, #5
 8015528:	1821      	adds	r1, r4, r0
 801552a:	f891 6892 	ldrb.w	r6, [r1, #2194]	; 0x892
 801552e:	b126      	cbz	r6, 801553a <USB_OTG_HC_StartXfer+0x4a>
  {
    pdev->host.hc[hc_num].xfer_len = num_packets * \
 8015530:	f8b1 6896 	ldrh.w	r6, [r1, #2198]	; 0x896
 8015534:	435e      	muls	r6, r3
 8015536:	f8c1 68a0 	str.w	r6, [r1, #2208]	; 0x8a0
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
 801553a:	1820      	adds	r0, r4, r0
 801553c:	f8d0 18a0 	ldr.w	r1, [r0, #2208]	; 0x8a0
 8015540:	f361 0212 	bfi	r2, r1, #0, #19
  hctsiz.b.pktcnt = num_packets;
 8015544:	f363 42dc 	bfi	r2, r3, #19, #10
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 8015548:	f105 0315 	add.w	r3, r5, #21
 801554c:	eb04 1643 	add.w	r6, r4, r3, lsl #5
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8015550:	eb04 0185 	add.w	r1, r4, r5, lsl #2
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
  hctsiz.b.pktcnt = num_packets;
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 8015554:	f896 05f8 	ldrb.w	r0, [r6, #1528]	; 0x5f8
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8015558:	f8d1 3090 	ldr.w	r3, [r1, #144]	; 0x90
      pdev->host.hc[hc_num].max_packet;
  }
  /* Initialize the HCTSIZn register */
  hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
  hctsiz.b.pktcnt = num_packets;
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
 801555c:	f360 725e 	bfi	r2, r0, #29, #2
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8015560:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8015562:	78e2      	ldrb	r2, [r4, #3]
 8015564:	2a01      	cmp	r2, #1
  {
    USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfer_buff);
 8015566:	bf08      	it	eq
 8015568:	f8d6 25fc 	ldreq.w	r2, [r6, #1532]	; 0x5fc
  }
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
 801556c:	4620      	mov	r0, r4
  hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
  
  if (pdev->cfg.dma_enable == 1)
  {
    USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfer_buff);
 801556e:	bf08      	it	eq
 8015570:	615a      	streq	r2, [r3, #20]
  }
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 8015572:	681e      	ldr	r6, [r3, #0]
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
 8015574:	f7ff fe8c 	bl	8015290 <USB_OTG_IsEvenFrame>
 8015578:	f360 765d 	bfi	r6, r0, #29, #1
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 801557c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
 8015580:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8015584:	f8d0 1090 	ldr.w	r1, [r0, #144]	; 0x90
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
  
  /* Set host channel enable */
  hcchar.b.chen = 1;
  hcchar.b.chdis = 0;
 8015588:	f36f 769e 	bfc	r6, #30, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 801558c:	600e      	str	r6, [r1, #0]
  
  if (pdev->cfg.dma_enable == 0) /* Slave mode */
 801558e:	78e3      	ldrb	r3, [r4, #3]
 8015590:	2b00      	cmp	r3, #0
 8015592:	d134      	bne.n	80155fe <USB_OTG_HC_StartXfer+0x10e>
  {  
    if((pdev->host.hc[hc_num].ep_is_in == 0) && 
 8015594:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8015598:	f892 0892 	ldrb.w	r0, [r2, #2194]	; 0x892
 801559c:	2800      	cmp	r0, #0
 801559e:	d12e      	bne.n	80155fe <USB_OTG_HC_StartXfer+0x10e>
       (pdev->host.hc[hc_num].xfer_len > 0))
 80155a0:	f8d2 38a0 	ldr.w	r3, [r2, #2208]	; 0x8a0
  hcchar.b.chdis = 0;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
  
  if (pdev->cfg.dma_enable == 0) /* Slave mode */
  {  
    if((pdev->host.hc[hc_num].ep_is_in == 0) && 
 80155a4:	b35b      	cbz	r3, 80155fe <USB_OTG_HC_StartXfer+0x10e>
       (pdev->host.hc[hc_num].xfer_len > 0))
    {
      switch(pdev->host.hc[hc_num].ep_type) 
 80155a6:	f892 2895 	ldrb.w	r2, [r2, #2197]	; 0x895
 80155aa:	2a03      	cmp	r2, #3
 80155ac:	d81e      	bhi.n	80155ec <USB_OTG_HC_StartXfer+0xfc>
 80155ae:	e8df f002 	tbb	[pc, r2]
 80155b2:	0f02      	.short	0x0f02
 80155b4:	0f02      	.short	0x0f02
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 80155b6:	68e2      	ldr	r2, [r4, #12]
 80155b8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
 80155ba:	1cd8      	adds	r0, r3, #3
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:
        
        hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 80155bc:	9103      	str	r1, [sp, #12]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
        
        /* check if there is enough space in FIFO space */
        if(len_words > hnptxsts.b.nptxfspcavail)
 80155be:	f3c0 008f 	ubfx	r0, r0, #2, #16
 80155c2:	b289      	uxth	r1, r1
 80155c4:	4281      	cmp	r1, r0
 80155c6:	d211      	bcs.n	80155ec <USB_OTG_HC_StartXfer+0xfc>
        {
          /* need to process data in nptxfempty interrupt */
          intmsk.b.nptxfempty = 1;
          USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
 80155c8:	6991      	ldr	r1, [r2, #24]
 80155ca:	f041 0020 	orr.w	r0, r1, #32
 80155ce:	e00c      	b.n	80155ea <USB_OTG_HC_StartXfer+0xfa>
        
        break;
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 80155d0:	6961      	ldr	r1, [r4, #20]
 80155d2:	6908      	ldr	r0, [r1, #16]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
 80155d4:	1cd9      	adds	r1, r3, #3
        /* check if there is enough space in FIFO space */
        if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
 80155d6:	b282      	uxth	r2, r0
        
        break;
        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 80155d8:	9001      	str	r0, [sp, #4]
        len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
        /* check if there is enough space in FIFO space */
        if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
 80155da:	f3c1 008f 	ubfx	r0, r1, #2, #16
 80155de:	4282      	cmp	r2, r0
 80155e0:	d204      	bcs.n	80155ec <USB_OTG_HC_StartXfer+0xfc>
        {
          /* need to process data in ptxfempty interrupt */
          intmsk.b.ptxfempty = 1;
          USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
 80155e2:	68e2      	ldr	r2, [r4, #12]
 80155e4:	6991      	ldr	r1, [r2, #24]
 80155e6:	f041 6080 	orr.w	r0, r1, #67108864	; 0x4000000
 80155ea:	6190      	str	r0, [r2, #24]
      default:
        break;
      }
      
      /* Write packet into the Tx FIFO. */
      USB_OTG_WritePacket(pdev, 
 80155ec:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 80155f0:	4620      	mov	r0, r4
 80155f2:	f8d2 189c 	ldr.w	r1, [r2, #2204]	; 0x89c
 80155f6:	b29b      	uxth	r3, r3
 80155f8:	462a      	mov	r2, r5
 80155fa:	f7ff fd0b 	bl	8015014 <USB_OTG_WritePacket>
                          pdev->host.hc[hc_num].xfer_buff , 
                          hc_num, pdev->host.hc[hc_num].xfer_len);
    }
  }
  return status;
}
 80155fe:	2000      	movs	r0, #0
 8015600:	b006      	add	sp, #24
 8015602:	bd70      	pop	{r4, r5, r6, pc}

08015604 <USB_OTG_HC_Halt>:
  USB_OTG_HPTXSTS_TypeDef             hptxsts;
  USB_OTG_HCCHAR_TypeDef              hcchar;
  
  nptxsts.d32 = 0;
  hptxsts.d32 = 0;
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 8015604:	eb00 0181 	add.w	r1, r0, r1, lsl #2
* @param  pdev : Selected device
* @param  hc_num : channel number
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_HC_Halt(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 8015608:	b086      	sub	sp, #24
  USB_OTG_HPTXSTS_TypeDef             hptxsts;
  USB_OTG_HCCHAR_TypeDef              hcchar;
  
  nptxsts.d32 = 0;
  hptxsts.d32 = 0;
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 801560a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 801560e:	6813      	ldr	r3, [r2, #0]
  hcchar.b.chen = 1;
  hcchar.b.chdis = 1;
 8015610:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  
  /* Check for space in the request queue to issue the halt. */
  if (hcchar.b.eptype == HCCHAR_CTRL || hcchar.b.eptype == HCCHAR_BULK)
 8015614:	f3c3 4107 	ubfx	r1, r3, #16, #8
 8015618:	f011 010c 	ands.w	r1, r1, #12
 801561c:	d001      	beq.n	8015622 <USB_OTG_HC_Halt+0x1e>
 801561e:	2908      	cmp	r1, #8
 8015620:	d102      	bne.n	8015628 <USB_OTG_HC_Halt+0x24>
  {
    nptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 8015622:	68c0      	ldr	r0, [r0, #12]
 8015624:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8015626:	e001      	b.n	801562c <USB_OTG_HC_Halt+0x28>
      hcchar.b.chen = 0;
    }
  }
  else
  {
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 8015628:	6940      	ldr	r0, [r0, #20]
 801562a:	6901      	ldr	r1, [r0, #16]
    if (hptxsts.b.ptxqspcavail == 0)
 801562c:	f3c1 4107 	ubfx	r1, r1, #16, #8
 8015630:	b909      	cbnz	r1, 8015636 <USB_OTG_HC_Halt+0x32>
    {
      hcchar.b.chen = 0;
 8015632:	f361 73df 	bfi	r3, r1, #31, #1
    }
  }
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8015636:	6013      	str	r3, [r2, #0]
  return status;
}
 8015638:	2000      	movs	r0, #0
 801563a:	b006      	add	sp, #24
 801563c:	4770      	bx	lr

0801563e <USB_OTG_HC_DoPing>:
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 801563e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
* @brief  Issue a ping token
* @param  None
* @retval : None
*/
USB_OTG_STS USB_OTG_HC_DoPing(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
{
 8015642:	b510      	push	{r4, lr}
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8015644:	f8d1 0090 	ldr.w	r0, [r1, #144]	; 0x90
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
 8015648:	2301      	movs	r3, #1
  USB_OTG_STS               status = USB_OTG_OK;
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
  hctsiz.b.dopng = 1;
 801564a:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  hctsiz.b.pktcnt = 1;
 801564e:	f363 44dc 	bfi	r4, r3, #19, #10
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
 8015652:	6104      	str	r4, [r0, #16]
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
 8015654:	6803      	ldr	r3, [r0, #0]
{
  USB_OTG_STS               status = USB_OTG_OK;
  USB_OTG_HCCHAR_TypeDef    hcchar;
  USB_OTG_HCTSIZn_TypeDef   hctsiz;  
  
  hctsiz.d32 = 0;
 8015656:	2200      	movs	r2, #0
  hctsiz.b.dopng = 1;
  hctsiz.b.pktcnt = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
  hcchar.b.chen = 1;
 8015658:	f043 4100 	orr.w	r1, r3, #2147483648	; 0x80000000
  hcchar.b.chdis = 0;
 801565c:	f362 719e 	bfi	r1, r2, #30, #1
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 8015660:	6001      	str	r1, [r0, #0]
  return status;  
}
 8015662:	4610      	mov	r0, r2
 8015664:	bd10      	pop	{r4, pc}

08015666 <USB_OTG_InitDevSpeed>:
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 8015666:	6903      	ldr	r3, [r0, #16]
 8015668:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devspd = speed;
 801566a:	f361 0201 	bfi	r2, r1, #0, #2
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 801566e:	601a      	str	r2, [r3, #0]
 8015670:	4770      	bx	lr

08015672 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 8015672:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 8015674:	68c3      	ldr	r3, [r0, #12]
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 8015676:	4604      	mov	r4, r0
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 8015678:	2500      	movs	r5, #0
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 801567a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 801567e:	619d      	str	r5, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 8015680:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 8015682:	f7ff fc97 	bl	8014fb4 <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 8015686:	78e0      	ldrb	r0, [r4, #3]
  {
    intmsk.b.rxstsqlvl = 1;
 8015688:	42a8      	cmp	r0, r5
 801568a:	bf0c      	ite	eq
 801568c:	2110      	moveq	r1, #16
 801568e:	4629      	movne	r1, r5
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
  intmsk.b.usbreset   = 1;
  intmsk.b.enumdone   = 1;
  intmsk.b.inepintr   = 1;
 8015690:	f441 2387 	orr.w	r3, r1, #276480	; 0x43800
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 
 8015694:	f043 1208 	orr.w	r2, r3, #524296	; 0x80008
  intmsk.b.incomplisoout    = 1;   
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 8015698:	68e3      	ldr	r3, [r4, #12]
 801569a:	6999      	ldr	r1, [r3, #24]
  intmsk.b.inepintr   = 1;
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 
  
  intmsk.b.incomplisoin    = 1; 
  intmsk.b.incomplisoout    = 1;   
 801569c:	f442 1040 	orr.w	r0, r2, #3145728	; 0x300000
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 80156a0:	ea21 0100 	bic.w	r1, r1, r0
 80156a4:	ea41 0200 	orr.w	r2, r1, r0
 80156a8:	619a      	str	r2, [r3, #24]
  return status;
}
 80156aa:	4628      	mov	r0, r5
 80156ac:	bd38      	pop	{r3, r4, r5, pc}
	...

080156b0 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 80156b0:	b538      	push	{r3, r4, r5, lr}
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 80156b2:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 80156b6:	6901      	ldr	r1, [r0, #16]
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
 80156b8:	2200      	movs	r2, #0
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 80156ba:	601a      	str	r2, [r3, #0]
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
 80156bc:	4615      	mov	r5, r2
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 80156be:	680a      	ldr	r2, [r1, #0]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 80156c0:	f365 22cc 	bfi	r2, r5, #11, #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 80156c4:	600a      	str	r2, [r1, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 80156c6:	7ac3      	ldrb	r3, [r0, #11]
 80156c8:	2b01      	cmp	r3, #1
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 80156ca:	4604      	mov	r4, r0
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 80156cc:	d11b      	bne.n	8015706 <USB_OTG_CoreInitDev+0x56>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 80156ce:	2103      	movs	r1, #3
 80156d0:	f7ff ffc9 	bl	8015666 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80156d4:	68e0      	ldr	r0, [r4, #12]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 80156d6:	23c0      	movs	r3, #192	; 0xc0
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80156d8:	2180      	movs	r1, #128	; 0x80
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 80156da:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 80156de:	f363 050f 	bfi	r5, r3, #0, #16
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 80156e2:	6241      	str	r1, [r0, #36]	; 0x24
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 80156e4:	f361 451f 	bfi	r5, r1, #16, #16
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 80156e8:	f361 020f 	bfi	r2, r1, #0, #16
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 80156ec:	f44f 71a0 	mov.w	r1, #320	; 0x140
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 80156f0:	6282      	str	r2, [r0, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 80156f2:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 80156f6:	f361 050f 	bfi	r5, r1, #0, #16
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 80156fa:	f36f 451f 	bfc	r5, #16, #16
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 80156fe:	f8c0 5108 	str.w	r5, [r0, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 8015702:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 8015706:	2110      	movs	r1, #16
 8015708:	4620      	mov	r0, r4
 801570a:	f7ff fd63 	bl	80151d4 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 801570e:	4620      	mov	r0, r4
 8015710:	f7ff fd7e 	bl	8015210 <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 8015714:	6920      	ldr	r0, [r4, #16]
 8015716:	2300      	movs	r3, #0
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8015718:	f04f 32ff 	mov.w	r2, #4294967295
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 801571c:	6103      	str	r3, [r0, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 801571e:	6143      	str	r3, [r0, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8015720:	6182      	str	r2, [r0, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 8015722:	61c3      	str	r3, [r0, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8015724:	7861      	ldrb	r1, [r4, #1]
 8015726:	428b      	cmp	r3, r1
 8015728:	d214      	bcs.n	8015754 <USB_OTG_CoreInitDev+0xa4>
* @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
 801572a:	eb04 0283 	add.w	r2, r4, r3, lsl #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 801572e:	3301      	adds	r3, #1
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 8015730:	6990      	ldr	r0, [r2, #24]
 8015732:	6801      	ldr	r1, [r0, #0]
    if (depctl.b.epena)
 8015734:	f3c1 6207 	ubfx	r2, r1, #24, #8
 8015738:	f002 0180 	and.w	r1, r2, #128	; 0x80
 801573c:	b2ca      	uxtb	r2, r1
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 801573e:	2a00      	cmp	r2, #0
 8015740:	bf14      	ite	ne
 8015742:	f04f 4190 	movne.w	r1, #1207959552	; 0x48000000
 8015746:	2100      	moveq	r1, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 8015748:	6001      	str	r1, [r0, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 801574a:	2200      	movs	r2, #0
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 801574c:	21ff      	movs	r1, #255	; 0xff
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 801574e:	6102      	str	r2, [r0, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 8015750:	6081      	str	r1, [r0, #8]
 8015752:	e7e7      	b.n	8015724 <USB_OTG_CoreInitDev+0x74>
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8015754:	2300      	movs	r3, #0
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8015756:	7860      	ldrb	r0, [r4, #1]
 8015758:	4283      	cmp	r3, r0
 801575a:	d214      	bcs.n	8015786 <USB_OTG_CoreInitDev+0xd6>
* @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
 801575c:	eb04 0083 	add.w	r0, r4, r3, lsl #2
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 8015760:	3301      	adds	r3, #1
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 8015762:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8015764:	6811      	ldr	r1, [r2, #0]
    if (depctl.b.epena)
 8015766:	f3c1 6007 	ubfx	r0, r1, #24, #8
 801576a:	f000 0180 	and.w	r1, r0, #128	; 0x80
 801576e:	b2c8      	uxtb	r0, r1
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 8015770:	2800      	cmp	r0, #0
 8015772:	bf14      	ite	ne
 8015774:	f04f 4190 	movne.w	r1, #1207959552	; 0x48000000
 8015778:	2100      	moveq	r1, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 801577a:	6011      	str	r1, [r2, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 801577c:	2000      	movs	r0, #0
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 801577e:	21ff      	movs	r1, #255	; 0xff
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 8015780:	6110      	str	r0, [r2, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8015782:	6091      	str	r1, [r2, #8]
 8015784:	e7e7      	b.n	8015756 <USB_OTG_CoreInitDev+0xa6>
  }
  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 8015786:	6923      	ldr	r3, [r4, #16]
 8015788:	691a      	ldr	r2, [r3, #16]
 801578a:	f442 7180 	orr.w	r1, r2, #256	; 0x100
 801578e:	6119      	str	r1, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8015790:	78e0      	ldrb	r0, [r4, #3]
 8015792:	2801      	cmp	r0, #1
 8015794:	d104      	bne.n	80157a0 <USB_OTG_CoreInitDev+0xf0>
  {
    dthrctl.d32 = 0;
    dthrctl.b.non_iso_thr_en = 1;
    dthrctl.b.iso_thr_en = 1;
    dthrctl.b.tx_thr_len = 64;
    dthrctl.b.rx_thr_en = 1;
 8015796:	4a05      	ldr	r2, [pc, #20]	; (80157ac <USB_OTG_CoreInitDev+0xfc>)
    dthrctl.b.rx_thr_len = 64;
 8015798:	2140      	movs	r1, #64	; 0x40
 801579a:	f361 4259 	bfi	r2, r1, #17, #9
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 801579e:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 80157a0:	4620      	mov	r0, r4
 80157a2:	f7ff ff66 	bl	8015672 <USB_OTG_EnableDevInt>
  return status;
}
 80157a6:	2000      	movs	r0, #0
 80157a8:	bd38      	pop	{r3, r4, r5, pc}
 80157aa:	bf00      	nop
 80157ac:	00010103 	.word	0x00010103

080157b0 <USB_OTG_GetDeviceSpeed>:
{
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80157b0:	6903      	ldr	r3, [r0, #16]
 80157b2:	6898      	ldr	r0, [r3, #8]
  
  switch (dsts.b.enumspd)
 80157b4:	f3c0 0141 	ubfx	r1, r0, #1, #2
 80157b8:	1e4b      	subs	r3, r1, #1
 80157ba:	2b02      	cmp	r3, #2
 80157bc:	d802      	bhi.n	80157c4 <USB_OTG_GetDeviceSpeed+0x14>
 80157be:	4a02      	ldr	r2, [pc, #8]	; (80157c8 <USB_OTG_GetDeviceSpeed+0x18>)
 80157c0:	5cd0      	ldrb	r0, [r2, r3]
 80157c2:	4770      	bx	lr
 80157c4:	2003      	movs	r0, #3
    speed = USB_SPEED_LOW;
    break;
  }
  
  return speed;
}
 80157c6:	4770      	bx	lr
 80157c8:	08017f63 	.word	0x08017f63

080157cc <USB_OTG_EP0Activate>:
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80157cc:	6903      	ldr	r3, [r0, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80157ce:	6981      	ldr	r1, [r0, #24]
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 80157d0:	b510      	push	{r4, lr}
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 80157d2:	689c      	ldr	r4, [r3, #8]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 80157d4:	680a      	ldr	r2, [r1, #0]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 80157d6:	f3c4 0041 	ubfx	r0, r4, #1, #2
 80157da:	2802      	cmp	r0, #2
 80157dc:	d002      	beq.n	80157e4 <USB_OTG_EP0Activate+0x18>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 80157de:	f36f 020a 	bfc	r2, #0, #11
    break;
 80157e2:	e002      	b.n	80157ea <USB_OTG_EP0Activate+0x1e>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 80157e4:	2003      	movs	r0, #3
 80157e6:	f360 020a 	bfi	r2, r0, #0, #11
    break;
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 80157ea:	600a      	str	r2, [r1, #0]
  dctl.b.cgnpinnak = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 80157ec:	6859      	ldr	r1, [r3, #4]
 80157ee:	f441 7280 	orr.w	r2, r1, #256	; 0x100
 80157f2:	605a      	str	r2, [r3, #4]
  return status;
}
 80157f4:	2000      	movs	r0, #0
 80157f6:	bd10      	pop	{r4, pc}

080157f8 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 80157f8:	b530      	push	{r4, r5, lr}
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 80157fa:	784d      	ldrb	r5, [r1, #1]
 80157fc:	780b      	ldrb	r3, [r1, #0]
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
 80157fe:	2200      	movs	r2, #0
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8015800:	2d01      	cmp	r5, #1
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8015802:	eb00 0483 	add.w	r4, r0, r3, lsl #2
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8015806:	d105      	bne.n	8015814 <USB_OTG_EPActivate+0x1c>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
 8015808:	fa05 f503 	lsl.w	r5, r5, r3
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 801580c:	69a4      	ldr	r4, [r4, #24]
    daintmsk.ep.in = 1 << ep->num;
 801580e:	f365 020f 	bfi	r2, r5, #0, #16
 8015812:	e005      	b.n	8015820 <USB_OTG_EPActivate+0x28>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
 8015814:	2501      	movs	r5, #1
 8015816:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 801581a:	6d64      	ldr	r4, [r4, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 801581c:	f363 421f 	bfi	r2, r3, #16, #16
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 8015820:	6823      	ldr	r3, [r4, #0]
  if (!depctl.b.usbactep)
 8015822:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8015826:	f005 0580 	and.w	r5, r5, #128	; 0x80
 801582a:	b2ed      	uxtb	r5, r5
 801582c:	b96d      	cbnz	r5, 801584a <USB_OTG_EPActivate+0x52>
  {
    depctl.b.mps    = ep->maxpacket;
 801582e:	688d      	ldr	r5, [r1, #8]
 8015830:	f365 030a 	bfi	r3, r5, #0, #11
    depctl.b.eptype = ep->type;
 8015834:	78cd      	ldrb	r5, [r1, #3]
    depctl.b.txfnum = ep->tx_fifo_num;
 8015836:	88c9      	ldrh	r1, [r1, #6]
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
  if (!depctl.b.usbactep)
  {
    depctl.b.mps    = ep->maxpacket;
    depctl.b.eptype = ep->type;
 8015838:	f365 4393 	bfi	r3, r5, #18, #2
    depctl.b.txfnum = ep->tx_fifo_num;
 801583c:	f361 5399 	bfi	r3, r1, #22, #4
    depctl.b.setd0pid = 1;
 8015840:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    depctl.b.usbactep = 1;
 8015844:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 8015848:	6021      	str	r1, [r4, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 801584a:	6900      	ldr	r0, [r0, #16]
 801584c:	69c3      	ldr	r3, [r0, #28]
 801584e:	431a      	orrs	r2, r3
 8015850:	61c2      	str	r2, [r0, #28]
  return status;
}
 8015852:	2000      	movs	r0, #0
 8015854:	bd30      	pop	{r4, r5, pc}

08015856 <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8015856:	b530      	push	{r4, r5, lr}
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8015858:	784d      	ldrb	r5, [r1, #1]
 801585a:	780b      	ldrb	r3, [r1, #0]
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 801585c:	2400      	movs	r4, #0
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 801585e:	2d01      	cmp	r5, #1
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
 8015860:	4622      	mov	r2, r4
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 8015862:	eb00 0183 	add.w	r1, r0, r3, lsl #2
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8015866:	d105      	bne.n	8015874 <USB_OTG_EPDeactivate+0x1e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
 8015868:	fa05 f303 	lsl.w	r3, r5, r3
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 801586c:	6989      	ldr	r1, [r1, #24]
    daintmsk.ep.in = 1 << ep->num;
 801586e:	f363 020f 	bfi	r2, r3, #0, #16
 8015872:	e005      	b.n	8015880 <USB_OTG_EPDeactivate+0x2a>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
 8015874:	2501      	movs	r5, #1
 8015876:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 801587a:	6d49      	ldr	r1, [r1, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 801587c:	f363 421f 	bfi	r2, r3, #16, #16
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8015880:	6900      	ldr	r0, [r0, #16]
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
  }
  depctl.b.usbactep = 0;
 8015882:	f36f 34cf 	bfc	r4, #15, #1
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 8015886:	600c      	str	r4, [r1, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 8015888:	69c1      	ldr	r1, [r0, #28]
 801588a:	ea21 0202 	bic.w	r2, r1, r2
 801588e:	61c2      	str	r2, [r0, #28]
  return status;
}
 8015890:	2000      	movs	r0, #0
 8015892:	bd30      	pop	{r4, r5, pc}

08015894 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 8015894:	b570      	push	{r4, r5, r6, lr}
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 8015896:	784e      	ldrb	r6, [r1, #1]
 8015898:	780a      	ldrb	r2, [r1, #0]
 801589a:	2e01      	cmp	r6, #1
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 801589c:	460b      	mov	r3, r1
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 801589e:	eb00 0182 	add.w	r1, r0, r2, lsl #2
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 80158a2:	d148      	bne.n	8015936 <USB_OTG_EPStartXfer+0xa2>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 80158a4:	698d      	ldr	r5, [r1, #24]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80158a6:	695c      	ldr	r4, [r3, #20]
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 80158a8:	6829      	ldr	r1, [r5, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 80158aa:	692a      	ldr	r2, [r5, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 80158ac:	f364 0212 	bfi	r2, r4, #0, #19
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80158b0:	b914      	cbnz	r4, 80158b8 <USB_OTG_EPStartXfer+0x24>
    {
      deptsiz.b.xfersize = 0;
      deptsiz.b.pktcnt = 1;
 80158b2:	f366 42dc 	bfi	r2, r6, #19, #10
 80158b6:	e00b      	b.n	80158d0 <USB_OTG_EPStartXfer+0x3c>
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 80158b8:	689e      	ldr	r6, [r3, #8]
 80158ba:	19a4      	adds	r4, r4, r6
 80158bc:	3c01      	subs	r4, #1
 80158be:	fbb4 f6f6 	udiv	r6, r4, r6
      
      if (ep->type == EP_TYPE_ISOC)
 80158c2:	78dc      	ldrb	r4, [r3, #3]
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 80158c4:	f366 42dc 	bfi	r2, r6, #19, #10
      
      if (ep->type == EP_TYPE_ISOC)
 80158c8:	2c01      	cmp	r4, #1
      {
        deptsiz.b.mc = 1;
 80158ca:	bf08      	it	eq
 80158cc:	f364 725e 	bfieq	r2, r4, #29, #2
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 80158d0:	612a      	str	r2, [r5, #16]
    
    if (pdev->cfg.dma_enable == 1)
 80158d2:	78c2      	ldrb	r2, [r0, #3]
 80158d4:	2a01      	cmp	r2, #1
 80158d6:	d106      	bne.n	80158e6 <USB_OTG_EPStartXfer+0x52>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 80158d8:	781a      	ldrb	r2, [r3, #0]
 80158da:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 80158de:	691a      	ldr	r2, [r3, #16]
 80158e0:	69a4      	ldr	r4, [r4, #24]
 80158e2:	6162      	str	r2, [r4, #20]
 80158e4:	e00c      	b.n	8015900 <USB_OTG_EPStartXfer+0x6c>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 80158e6:	78da      	ldrb	r2, [r3, #3]
 80158e8:	2a01      	cmp	r2, #1
 80158ea:	d009      	beq.n	8015900 <USB_OTG_EPStartXfer+0x6c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 80158ec:	695a      	ldr	r2, [r3, #20]
 80158ee:	b13a      	cbz	r2, 8015900 <USB_OTG_EPStartXfer+0x6c>
        {
          fifoemptymsk = 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 80158f0:	6902      	ldr	r2, [r0, #16]
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 80158f2:	781c      	ldrb	r4, [r3, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 80158f4:	6b55      	ldr	r5, [r2, #52]	; 0x34
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 80158f6:	2601      	movs	r6, #1
 80158f8:	fa06 f404 	lsl.w	r4, r6, r4
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 80158fc:	432c      	orrs	r4, r5
 80158fe:	6354      	str	r4, [r2, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 8015900:	78da      	ldrb	r2, [r3, #3]
 8015902:	2a01      	cmp	r2, #1
 8015904:	d107      	bne.n	8015916 <USB_OTG_EPStartXfer+0x82>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8015906:	6902      	ldr	r2, [r0, #16]
 8015908:	6892      	ldr	r2, [r2, #8]
      
      if (((dsts.b.soffn)&0x1) == 0)
 801590a:	05d2      	lsls	r2, r2, #23
      {
        depctl.b.setd1pid = 1;
 801590c:	bf54      	ite	pl
 801590e:	f041 5100 	orrpl.w	r1, r1, #536870912	; 0x20000000
      }
      else
      {
        depctl.b.setd0pid = 1;
 8015912:	f041 5180 	orrmi.w	r1, r1, #268435456	; 0x10000000
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8015916:	781a      	ldrb	r2, [r3, #0]
 8015918:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 801591c:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 8015920:	6992      	ldr	r2, [r2, #24]
 8015922:	6011      	str	r1, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8015924:	78d9      	ldrb	r1, [r3, #3]
 8015926:	2901      	cmp	r1, #1
 8015928:	d137      	bne.n	801599a <USB_OTG_EPStartXfer+0x106>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 801592a:	68d9      	ldr	r1, [r3, #12]
 801592c:	781a      	ldrb	r2, [r3, #0]
 801592e:	8a9b      	ldrh	r3, [r3, #20]
 8015930:	f7ff fb70 	bl	8015014 <USB_OTG_WritePacket>
 8015934:	e031      	b.n	801599a <USB_OTG_EPStartXfer+0x106>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 8015936:	6d4d      	ldr	r5, [r1, #84]	; 0x54
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8015938:	695e      	ldr	r6, [r3, #20]
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 801593a:	682a      	ldr	r2, [r5, #0]
 801593c:	689c      	ldr	r4, [r3, #8]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 801593e:	6929      	ldr	r1, [r5, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 8015940:	b92e      	cbnz	r6, 801594e <USB_OTG_EPStartXfer+0xba>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 8015942:	f364 0112 	bfi	r1, r4, #0, #19
      deptsiz.b.pktcnt = 1;
 8015946:	2401      	movs	r4, #1
 8015948:	f364 41dc 	bfi	r1, r4, #19, #10
 801594c:	e00a      	b.n	8015964 <USB_OTG_EPStartXfer+0xd0>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 801594e:	1936      	adds	r6, r6, r4
 8015950:	3e01      	subs	r6, #1
 8015952:	fbb6 f6f4 	udiv	r6, r6, r4
 8015956:	f366 41dc 	bfi	r1, r6, #19, #10
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 801595a:	05b6      	lsls	r6, r6, #22
 801595c:	0db6      	lsrs	r6, r6, #22
 801595e:	4374      	muls	r4, r6
 8015960:	f364 0112 	bfi	r1, r4, #0, #19
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8015964:	6129      	str	r1, [r5, #16]
    
    if (pdev->cfg.dma_enable == 1)
 8015966:	78c1      	ldrb	r1, [r0, #3]
 8015968:	2901      	cmp	r1, #1
 801596a:	d105      	bne.n	8015978 <USB_OTG_EPStartXfer+0xe4>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 801596c:	781c      	ldrb	r4, [r3, #0]
 801596e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
 8015972:	6d4c      	ldr	r4, [r1, #84]	; 0x54
 8015974:	6919      	ldr	r1, [r3, #16]
 8015976:	6161      	str	r1, [r4, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8015978:	78d9      	ldrb	r1, [r3, #3]
 801597a:	2901      	cmp	r1, #1
 801597c:	d106      	bne.n	801598c <USB_OTG_EPStartXfer+0xf8>
    {
      if (ep->even_odd_frame)
 801597e:	7959      	ldrb	r1, [r3, #5]
 8015980:	b111      	cbz	r1, 8015988 <USB_OTG_EPStartXfer+0xf4>
      {
        depctl.b.setd1pid = 1;
 8015982:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8015986:	e001      	b.n	801598c <USB_OTG_EPStartXfer+0xf8>
      }
      else
      {
        depctl.b.setd0pid = 1;
 8015988:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 801598c:	781b      	ldrb	r3, [r3, #0]
 801598e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
        depctl.b.setd0pid = 1;
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8015992:	f042 4104 	orr.w	r1, r2, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 8015996:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8015998:	6011      	str	r1, [r2, #0]
  }
  return status;
}
 801599a:	2000      	movs	r0, #0
 801599c:	bd70      	pop	{r4, r5, r6, pc}

0801599e <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 801599e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t fifoemptymsk = 0;
  
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 80159a0:	784d      	ldrb	r5, [r1, #1]
 80159a2:	2d01      	cmp	r5, #1
 80159a4:	d13d      	bne.n	8015a22 <USB_OTG_EP0StartXfer+0x84>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 80159a6:	6983      	ldr	r3, [r0, #24]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80159a8:	694a      	ldr	r2, [r1, #20]
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    in_regs = pdev->regs.INEP_REGS[0];
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 80159aa:	681e      	ldr	r6, [r3, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 80159ac:	691c      	ldr	r4, [r3, #16]
 80159ae:	9400      	str	r4, [sp, #0]
 80159b0:	b2e4      	uxtb	r4, r4
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 80159b2:	b942      	cbnz	r2, 80159c6 <USB_OTG_EP0StartXfer+0x28>
    {
      deptsiz.b.xfersize = 0;
 80159b4:	f362 0406 	bfi	r4, r2, #0, #7
      deptsiz.b.pktcnt = 1;
 80159b8:	f89d 2002 	ldrb.w	r2, [sp, #2]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 80159bc:	f88d 4000 	strb.w	r4, [sp]
      deptsiz.b.pktcnt = 1;
 80159c0:	f365 02c4 	bfi	r2, r5, #3, #2
 80159c4:	e00e      	b.n	80159e4 <USB_OTG_EP0StartXfer+0x46>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 80159c6:	688d      	ldr	r5, [r1, #8]
 80159c8:	42aa      	cmp	r2, r5
      {
        ep->xfer_len = ep->maxpacket;
 80159ca:	bf8a      	itet	hi
 80159cc:	614d      	strhi	r5, [r1, #20]
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 80159ce:	f362 0406 	bfils	r4, r2, #0, #7
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
 80159d2:	f365 0406 	bfihi	r4, r5, #0, #7
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
      }
      deptsiz.b.pktcnt = 1;
 80159d6:	f89d 2002 	ldrb.w	r2, [sp, #2]
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 80159da:	f88d 4000 	strb.w	r4, [sp]
      }
      deptsiz.b.pktcnt = 1;
 80159de:	2401      	movs	r4, #1
 80159e0:	f364 02c4 	bfi	r2, r4, #3, #2
 80159e4:	f88d 2002 	strb.w	r2, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 80159e8:	9a00      	ldr	r2, [sp, #0]
 80159ea:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 80159ec:	78c2      	ldrb	r2, [r0, #3]
 80159ee:	2a01      	cmp	r2, #1
 80159f0:	d105      	bne.n	80159fe <USB_OTG_EP0StartXfer+0x60>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 80159f2:	780c      	ldrb	r4, [r1, #0]
 80159f4:	eb00 0284 	add.w	r2, r0, r4, lsl #2
 80159f8:	6994      	ldr	r4, [r2, #24]
 80159fa:	690a      	ldr	r2, [r1, #16]
 80159fc:	6162      	str	r2, [r4, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 80159fe:	f046 4604 	orr.w	r6, r6, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 8015a02:	601e      	str	r6, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 8015a04:	78c3      	ldrb	r3, [r0, #3]
 8015a06:	2b00      	cmp	r3, #0
 8015a08:	d134      	bne.n	8015a74 <USB_OTG_EP0StartXfer+0xd6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 8015a0a:	694a      	ldr	r2, [r1, #20]
 8015a0c:	2a00      	cmp	r2, #0
 8015a0e:	d031      	beq.n	8015a74 <USB_OTG_EP0StartXfer+0xd6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8015a10:	6903      	ldr	r3, [r0, #16]
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 8015a12:	780a      	ldrb	r2, [r1, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8015a14:	6b58      	ldr	r0, [r3, #52]	; 0x34
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 8015a16:	2101      	movs	r1, #1
 8015a18:	fa01 f202 	lsl.w	r2, r1, r2
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 8015a1c:	4302      	orrs	r2, r0
 8015a1e:	635a      	str	r2, [r3, #52]	; 0x34
 8015a20:	e028      	b.n	8015a74 <USB_OTG_EP0StartXfer+0xd6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8015a22:	780b      	ldrb	r3, [r1, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8015a24:	694e      	ldr	r6, [r1, #20]
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8015a26:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8015a2a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8015a2c:	688a      	ldr	r2, [r1, #8]
 8015a2e:	681d      	ldr	r5, [r3, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 8015a30:	691c      	ldr	r4, [r3, #16]
 8015a32:	9400      	str	r4, [sp, #0]
 8015a34:	b2e4      	uxtb	r4, r4
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 8015a36:	b106      	cbz	r6, 8015a3a <USB_OTG_EP0StartXfer+0x9c>
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 8015a38:	614a      	str	r2, [r1, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 8015a3a:	f362 0406 	bfi	r4, r2, #0, #7
      deptsiz.b.pktcnt = 1;
 8015a3e:	f89d 2002 	ldrb.w	r2, [sp, #2]
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
      deptsiz.b.xfersize = ep->maxpacket;
 8015a42:	f88d 4000 	strb.w	r4, [sp]
      deptsiz.b.pktcnt = 1;
 8015a46:	2401      	movs	r4, #1
 8015a48:	f364 02c4 	bfi	r2, r4, #3, #2
 8015a4c:	f88d 2002 	strb.w	r2, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 8015a50:	9a00      	ldr	r2, [sp, #0]
 8015a52:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 8015a54:	78c3      	ldrb	r3, [r0, #3]
 8015a56:	2b01      	cmp	r3, #1
 8015a58:	d105      	bne.n	8015a66 <USB_OTG_EP0StartXfer+0xc8>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 8015a5a:	780a      	ldrb	r2, [r1, #0]
 8015a5c:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8015a60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8015a62:	690b      	ldr	r3, [r1, #16]
 8015a64:	6153      	str	r3, [r2, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8015a66:	7809      	ldrb	r1, [r1, #0]
 8015a68:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 8015a6c:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 8015a70:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8015a72:	6015      	str	r5, [r2, #0]
    
  }
  return status;
}
 8015a74:	2000      	movs	r0, #0
 8015a76:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}

08015a78 <USB_OTG_EPSetStall>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 8015a78:	784b      	ldrb	r3, [r1, #1]
 8015a7a:	7809      	ldrb	r1, [r1, #0]
 8015a7c:	2b01      	cmp	r3, #1
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8015a7e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 8015a82:	d10d      	bne.n	8015aa0 <USB_OTG_EPSetStall+0x28>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8015a84:	6980      	ldr	r0, [r0, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8015a86:	6803      	ldr	r3, [r0, #0]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 8015a88:	f3c3 6207 	ubfx	r2, r3, #24, #8
 8015a8c:	f002 0180 	and.w	r1, r2, #128	; 0x80
 8015a90:	b2ca      	uxtb	r2, r1
 8015a92:	b10a      	cbz	r2, 8015a98 <USB_OTG_EPSetStall+0x20>
    {
      depctl.b.epdis = 1;
 8015a94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    }
    depctl.b.stall = 1;
 8015a98:	f443 1100 	orr.w	r1, r3, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8015a9c:	6001      	str	r1, [r0, #0]
 8015a9e:	e004      	b.n	8015aaa <USB_OTG_EPSetStall+0x32>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8015aa0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8015aa2:	681a      	ldr	r2, [r3, #0]
    /* set the stall bit */
    depctl.b.stall = 1;
 8015aa4:	f442 1100 	orr.w	r1, r2, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8015aa8:	6019      	str	r1, [r3, #0]
  }
  return status;
}
 8015aaa:	2000      	movs	r0, #0
 8015aac:	4770      	bx	lr

08015aae <USB_OTG_EPClearStall>:
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
 8015aae:	784b      	ldrb	r3, [r1, #1]
 8015ab0:	2b01      	cmp	r3, #1
 8015ab2:	780b      	ldrb	r3, [r1, #0]
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8015ab4:	78c9      	ldrb	r1, [r1, #3]
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 8015ab6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8015aba:	bf0c      	ite	eq
 8015abc:	6982      	ldreq	r2, [r0, #24]
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 8015abe:	6d42      	ldrne	r2, [r0, #84]	; 0x54
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 8015ac0:	6813      	ldr	r3, [r2, #0]
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8015ac2:	1e88      	subs	r0, r1, #2
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
 8015ac4:	f36f 5355 	bfc	r3, #21, #1
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8015ac8:	2801      	cmp	r0, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 8015aca:	bf98      	it	ls
 8015acc:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 8015ad0:	6013      	str	r3, [r2, #0]
  return status;
}
 8015ad2:	2000      	movs	r0, #0
 8015ad4:	4770      	bx	lr

08015ad6 <USB_OTG_ReadDevAllOutEp_itr>:
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8015ad6:	6903      	ldr	r3, [r0, #16]
 8015ad8:	699a      	ldr	r2, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8015ada:	69d8      	ldr	r0, [r3, #28]
 8015adc:	4010      	ands	r0, r2
  return ((v & 0xffff0000) >> 16);
}
 8015ade:	0c00      	lsrs	r0, r0, #16
 8015ae0:	4770      	bx	lr

08015ae2 <USB_OTG_ReadDevOutEP_itr>:
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8015ae2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8015ae6:	6902      	ldr	r2, [r0, #16]
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 8015ae8:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8015aea:	6899      	ldr	r1, [r3, #8]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 8015aec:	6950      	ldr	r0, [r2, #20]
  return v;
}
 8015aee:	4008      	ands	r0, r1
 8015af0:	4770      	bx	lr

08015af2 <USB_OTG_ReadDevAllInEPItr>:
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 8015af2:	6903      	ldr	r3, [r0, #16]
 8015af4:	6998      	ldr	r0, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 8015af6:	69d9      	ldr	r1, [r3, #28]
 8015af8:	4008      	ands	r0, r1
  return (v & 0xffff);
}
 8015afa:	b280      	uxth	r0, r0
 8015afc:	4770      	bx	lr

08015afe <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 8015afe:	b082      	sub	sp, #8
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 8015b00:	2300      	movs	r3, #0
 8015b02:	9300      	str	r3, [sp, #0]
  doeptsize0.b.supcnt = 3;
 8015b04:	21c0      	movs	r1, #192	; 0xc0
  doeptsize0.b.pktcnt = 1;
 8015b06:	2201      	movs	r2, #1
 8015b08:	2300      	movs	r3, #0
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
 8015b0a:	f88d 1003 	strb.w	r1, [sp, #3]
  doeptsize0.b.pktcnt = 1;
 8015b0e:	f362 03c4 	bfi	r3, r2, #3, #2
  doeptsize0.b.xfersize = 8 * 3;
 8015b12:	2118      	movs	r1, #24
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
 8015b14:	f88d 3002 	strb.w	r3, [sp, #2]
  doeptsize0.b.xfersize = 8 * 3;
 8015b18:	f88d 1000 	strb.w	r1, [sp]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 8015b1c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8015b1e:	9a00      	ldr	r2, [sp, #0]
 8015b20:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 8015b22:	78c1      	ldrb	r1, [r0, #3]
 8015b24:	2901      	cmp	r1, #1
 8015b26:	d106      	bne.n	8015b36 <USB_OTG_EP0_OutStart+0x38>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 8015b28:	f200 50cc 	addw	r0, r0, #1484	; 0x5cc
 8015b2c:	6158      	str	r0, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 8015b2e:	681a      	ldr	r2, [r3, #0]
    doepctl.b.epena = 1;
    doepctl.d32 = 0x80008000;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 8015b30:	f04f 2280 	mov.w	r2, #2147516416	; 0x80008000
 8015b34:	601a      	str	r2, [r3, #0]
  }
}
 8015b36:	b002      	add	sp, #8
 8015b38:	4770      	bx	lr

08015b3a <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 8015b3a:	b510      	push	{r4, lr}
 8015b3c:	4604      	mov	r4, r0
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 8015b3e:	f7ff fa8d 	bl	801505c <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8015b42:	2301      	movs	r3, #1
 8015b44:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  pdev->dev.device_address = 0;
 8015b48:	2300      	movs	r3, #0
 8015b4a:	f884 3114 	strb.w	r3, [r4, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8015b4e:	7862      	ldrb	r2, [r4, #1]
 8015b50:	4293      	cmp	r3, r2
 8015b52:	d213      	bcs.n	8015b7c <DCD_Init+0x42>
  {
    ep = &pdev->dev.in_ep[i];
 8015b54:	2228      	movs	r2, #40	; 0x28
 8015b56:	fb02 4103 	mla	r1, r2, r3, r4
 8015b5a:	f501 728e 	add.w	r2, r1, #284	; 0x11c
    /* Init ep structure */
    ep->is_in = 1;
 8015b5e:	2001      	movs	r0, #1
 8015b60:	f881 011d 	strb.w	r0, [r1, #285]	; 0x11d
    ep->num = i;
 8015b64:	f881 311c 	strb.w	r3, [r1, #284]	; 0x11c
    ep->tx_fifo_num = i;
 8015b68:	f8a1 3122 	strh.w	r3, [r1, #290]	; 0x122
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8015b6c:	2040      	movs	r0, #64	; 0x40
    /* Init ep structure */
    ep->is_in = 1;
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 8015b6e:	2100      	movs	r1, #0
 8015b70:	70d1      	strb	r1, [r2, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 8015b72:	6090      	str	r0, [r2, #8]
    ep->xfer_buff = 0;
 8015b74:	60d1      	str	r1, [r2, #12]
    ep->xfer_len = 0;
 8015b76:	6151      	str	r1, [r2, #20]
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8015b78:	3301      	adds	r3, #1
 8015b7a:	e7e8      	b.n	8015b4e <DCD_Init+0x14>
 8015b7c:	2300      	movs	r3, #0
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8015b7e:	7860      	ldrb	r0, [r4, #1]
 8015b80:	4283      	cmp	r3, r0
 8015b82:	d213      	bcs.n	8015bac <DCD_Init+0x72>
  {
    ep = &pdev->dev.out_ep[i];
 8015b84:	2128      	movs	r1, #40	; 0x28
 8015b86:	fb01 4003 	mla	r0, r1, r3, r4
 8015b8a:	f500 725d 	add.w	r2, r0, #884	; 0x374
    /* Init ep structure */
    ep->is_in = 0;
 8015b8e:	2100      	movs	r1, #0
    ep->num = i;
 8015b90:	f880 3374 	strb.w	r3, [r0, #884]	; 0x374
    ep->tx_fifo_num = i;
 8015b94:	f8a0 337a 	strh.w	r3, [r0, #890]	; 0x37a
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
 8015b98:	f880 1375 	strb.w	r1, [r0, #885]	; 0x375
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 8015b9c:	f880 1377 	strb.w	r1, [r0, #887]	; 0x377
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 8015ba0:	2040      	movs	r0, #64	; 0x40
 8015ba2:	6090      	str	r0, [r2, #8]
    ep->xfer_buff = 0;
 8015ba4:	60d1      	str	r1, [r2, #12]
    ep->xfer_len = 0;
 8015ba6:	6151      	str	r1, [r2, #20]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 8015ba8:	3301      	adds	r3, #1
 8015baa:	e7e8      	b.n	8015b7e <DCD_Init+0x44>
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 8015bac:	4620      	mov	r0, r4
 8015bae:	f7ff fb09 	bl	80151c4 <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 8015bb2:	4620      	mov	r0, r4
 8015bb4:	f7ff fab2 	bl	801511c <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 8015bb8:	2100      	movs	r1, #0
 8015bba:	4620      	mov	r0, r4
 8015bbc:	f7ff fb42 	bl	8015244 <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 8015bc0:	4620      	mov	r0, r4
 8015bc2:	f7ff fd75 	bl	80156b0 <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8015bc6:	4620      	mov	r0, r4
}
 8015bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 8015bcc:	f7ff baf3 	b.w	80151b6 <USB_OTG_EnableGlobalInt>

08015bd0 <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 8015bd0:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8015bd2:	b2cd      	uxtb	r5, r1
 8015bd4:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8015bd8:	f04f 0628 	mov.w	r6, #40	; 0x28
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015bdc:	fb06 0404 	mla	r4, r6, r4, r0
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8015be0:	f015 0f80 	tst.w	r5, #128	; 0x80
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015be4:	bf14      	ite	ne
 8015be6:	f504 748e 	addne.w	r4, r4, #284	; 0x11c
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8015bea:	f504 745d 	addeq.w	r4, r4, #884	; 0x374
  }
  ep->num   = ep_addr & 0x7F;
 8015bee:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8015bf2:	09ed      	lsrs	r5, r5, #7
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8015bf4:	7021      	strb	r1, [r4, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8015bf6:	7065      	strb	r5, [r4, #1]
  ep->maxpacket = ep_mps;
 8015bf8:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 8015bfa:	70e3      	strb	r3, [r4, #3]
  if (ep->is_in)
 8015bfc:	b105      	cbz	r5, 8015c00 <DCD_EP_Open+0x30>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8015bfe:	80e1      	strh	r1, [r4, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 8015c00:	2b02      	cmp	r3, #2
 8015c02:	d101      	bne.n	8015c08 <DCD_EP_Open+0x38>
  {
    ep->data_pid_start = 0;
 8015c04:	2300      	movs	r3, #0
 8015c06:	7123      	strb	r3, [r4, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 8015c08:	4621      	mov	r1, r4
 8015c0a:	f7ff fdf5 	bl	80157f8 <USB_OTG_EPActivate>
  return 0;
}
 8015c0e:	2000      	movs	r0, #0
 8015c10:	bd70      	pop	{r4, r5, r6, pc}

08015c12 <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 8015c12:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8015c14:	b2ca      	uxtb	r2, r1
 8015c16:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 8015c1a:	f04f 0428 	mov.w	r4, #40	; 0x28
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015c1e:	fb04 0303 	mla	r3, r4, r3, r0
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 8015c22:	f012 0f80 	tst.w	r2, #128	; 0x80
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015c26:	bf14      	ite	ne
 8015c28:	f503 738e 	addne.w	r3, r3, #284	; 0x11c
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8015c2c:	f503 735d 	addeq.w	r3, r3, #884	; 0x374
  }
  ep->num   = ep_addr & 0x7F;
 8015c30:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  ep->is_in = (0x80 & ep_addr) != 0;
 8015c34:	09d2      	lsrs	r2, r2, #7
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8015c36:	7019      	strb	r1, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8015c38:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 8015c3a:	4619      	mov	r1, r3
 8015c3c:	f7ff fe0b 	bl	8015856 <USB_OTG_EPDeactivate>
  return 0;
}
 8015c40:	2000      	movs	r0, #0
 8015c42:	bd10      	pop	{r4, pc}

08015c44 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 8015c44:	b538      	push	{r3, r4, r5, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8015c46:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8015c4a:	2528      	movs	r5, #40	; 0x28
 8015c4c:	fb05 0504 	mla	r5, r5, r4, r0
 8015c50:	f505 715d 	add.w	r1, r5, #884	; 0x374
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
 8015c54:	f885 4374 	strb.w	r4, [r5, #884]	; 0x374
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
  ep->xfer_len = buf_len;
 8015c58:	614b      	str	r3, [r1, #20]
  ep->xfer_count = 0;
 8015c5a:	2300      	movs	r3, #0
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 8015c5c:	60ca      	str	r2, [r1, #12]
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
 8015c5e:	618b      	str	r3, [r1, #24]
  ep->is_in = 0;
 8015c60:	704b      	strb	r3, [r1, #1]
  ep->num = ep_addr & 0x7F;
  
  if (pdev->cfg.dma_enable == 1)
 8015c62:	78c3      	ldrb	r3, [r0, #3]
 8015c64:	2b01      	cmp	r3, #1
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 8015c66:	f505 755c 	add.w	r5, r5, #880	; 0x370
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  if (pdev->cfg.dma_enable == 1)
  {
    ep->dma_addr = (uint32_t)pbuf;  
 8015c6a:	bf08      	it	eq
 8015c6c:	610a      	streq	r2, [r1, #16]
  }
  
  if ( ep->num == 0 )
 8015c6e:	b914      	cbnz	r4, 8015c76 <DCD_EP_PrepareRx+0x32>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8015c70:	f7ff fe95 	bl	801599e <USB_OTG_EP0StartXfer>
 8015c74:	e001      	b.n	8015c7a <DCD_EP_PrepareRx+0x36>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8015c76:	f7ff fe0d 	bl	8015894 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 8015c7a:	2000      	movs	r0, #0
 8015c7c:	bd38      	pop	{r3, r4, r5, pc}

08015c7e <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 8015c7e:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015c80:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8015c84:	2528      	movs	r5, #40	; 0x28
 8015c86:	fb05 0504 	mla	r5, r5, r4, r0
 8015c8a:	f505 718e 	add.w	r1, r5, #284	; 0x11c
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8015c8e:	2601      	movs	r6, #1
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
 8015c90:	60ca      	str	r2, [r1, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 8015c92:	610a      	str	r2, [r1, #16]
  ep->xfer_count = 0;
 8015c94:	2200      	movs	r2, #0
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;  
 8015c96:	f885 411c 	strb.w	r4, [r5, #284]	; 0x11c
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 8015c9a:	704e      	strb	r6, [r1, #1]
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 8015c9c:	f505 758c 	add.w	r5, r5, #280	; 0x118
  /* Setup and start the Transfer */
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
  ep->dma_addr = (uint32_t)pbuf;  
  ep->xfer_count = 0;
 8015ca0:	618a      	str	r2, [r1, #24]
  ep->xfer_len  = buf_len;
 8015ca2:	614b      	str	r3, [r1, #20]
  
  if ( ep->num == 0 )
 8015ca4:	b914      	cbnz	r4, 8015cac <DCD_EP_Tx+0x2e>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 8015ca6:	f7ff fe7a 	bl	801599e <USB_OTG_EP0StartXfer>
 8015caa:	e001      	b.n	8015cb0 <DCD_EP_Tx+0x32>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 8015cac:	f7ff fdf2 	bl	8015894 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 8015cb0:	2000      	movs	r0, #0
 8015cb2:	bd70      	pop	{r4, r5, r6, pc}

08015cb4 <DCD_EP_Stall>:
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8015cb4:	b2ca      	uxtb	r2, r1
 8015cb6:	f012 0f80 	tst.w	r2, #128	; 0x80
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 8015cba:	b510      	push	{r4, lr}
 8015cbc:	f04f 0328 	mov.w	r3, #40	; 0x28
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8015cc0:	d006      	beq.n	8015cd0 <DCD_EP_Stall+0x1c>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 8015cc2:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8015cc6:	fb03 0304 	mla	r3, r3, r4, r0
 8015cca:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8015cce:	e003      	b.n	8015cd8 <DCD_EP_Stall+0x24>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8015cd0:	fb03 0401 	mla	r4, r3, r1, r0
 8015cd4:	f504 735d 	add.w	r3, r4, #884	; 0x374
  }

  ep->is_stall = 1;
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8015cd8:	09d2      	lsrs	r2, r2, #7
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 8015cda:	2401      	movs	r4, #1
  ep->num   = epnum & 0x7F;
 8015cdc:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8015ce0:	7019      	strb	r1, [r3, #0]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 8015ce2:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8015ce4:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 8015ce6:	4619      	mov	r1, r3
 8015ce8:	f7ff fec6 	bl	8015a78 <USB_OTG_EPSetStall>
  return (0);
}
 8015cec:	2000      	movs	r0, #0
 8015cee:	bd10      	pop	{r4, pc}

08015cf0 <DCD_EP_ClrStall>:
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8015cf0:	b2ca      	uxtb	r2, r1
 8015cf2:	f012 0f80 	tst.w	r2, #128	; 0x80
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 8015cf6:	b510      	push	{r4, lr}
 8015cf8:	f04f 0328 	mov.w	r3, #40	; 0x28
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 8015cfc:	d006      	beq.n	8015d0c <DCD_EP_ClrStall+0x1c>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 8015cfe:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 8015d02:	fb03 0304 	mla	r3, r3, r4, r0
 8015d06:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8015d0a:	e003      	b.n	8015d14 <DCD_EP_ClrStall+0x24>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 8015d0c:	fb03 0401 	mla	r4, r3, r1, r0
 8015d10:	f504 735d 	add.w	r3, r4, #884	; 0x374
  }
  
  ep->is_stall = 0;  
 8015d14:	2400      	movs	r4, #0
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8015d16:	09d2      	lsrs	r2, r2, #7
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
  ep->num   = epnum & 0x7F;
 8015d18:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8015d1c:	7019      	strb	r1, [r3, #0]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
 8015d1e:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 8015d20:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 8015d22:	4619      	mov	r1, r3
 8015d24:	f7ff fec3 	bl	8015aae <USB_OTG_EPClearStall>
  return (0);
}
 8015d28:	4620      	mov	r0, r4
 8015d2a:	bd10      	pop	{r4, pc}

08015d2c <DCD_EP_SetAddress>:
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
  dcfg.b.devaddr = address;
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8015d2c:	6902      	ldr	r2, [r0, #16]
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 8015d2e:	2300      	movs	r3, #0
  dcfg.b.devaddr = address;
 8015d30:	f361 130a 	bfi	r3, r1, #4, #7
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 8015d34:	6811      	ldr	r1, [r2, #0]
 8015d36:	430b      	orrs	r3, r1
 8015d38:	6013      	str	r3, [r2, #0]
 8015d3a:	4770      	bx	lr

08015d3c <DCD_DevConnect>:
* @brief  Connect device (enable internal pull-up)
* @param pdev: device instance
* @retval : None
*/
void  DCD_DevConnect (USB_OTG_CORE_HANDLE *pdev)
{
 8015d3c:	4770      	bx	lr

08015d3e <DCD_DevDisconnect>:
* @brief  Disconnect device (disable internal pull-up)
* @param pdev: device instance
* @retval : None
*/
void  DCD_DevDisconnect (USB_OTG_CORE_HANDLE *pdev)
{
 8015d3e:	4770      	bx	lr

08015d40 <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8015d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d44:	b085      	sub	sp, #20
 8015d46:	4604      	mov	r4, r0
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 8015d48:	f7ff fa91 	bl	801526e <USB_OTG_IsDeviceMode>
 8015d4c:	b908      	cbnz	r0, 8015d52 <USBD_OTG_ISR_Handler+0x12>
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 8015d4e:	2000      	movs	r0, #0
 8015d50:	e23a      	b.n	80161c8 <USBD_OTG_ISR_Handler+0x488>
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 8015d52:	4620      	mov	r0, r4
 8015d54:	f7ff fa97 	bl	8015286 <USB_OTG_ReadCoreItr>
    if (!gintr_status.d32) /* avoid spurious interrupt */
 8015d58:	4607      	mov	r7, r0
 8015d5a:	2800      	cmp	r0, #0
 8015d5c:	d0f7      	beq.n	8015d4e <USBD_OTG_ISR_Handler+0xe>
    {
      return 0;
    }
    
    if (gintr_status.b.outepintr)
 8015d5e:	f3c0 4a07 	ubfx	sl, r0, #16, #8
 8015d62:	f00a 0008 	and.w	r0, sl, #8
 8015d66:	b2c0      	uxtb	r0, r0
 8015d68:	2800      	cmp	r0, #0
 8015d6a:	d056      	beq.n	8015e1a <USBD_OTG_ISR_Handler+0xda>
  uint32_t epnum = 0;
  
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 8015d6c:	4620      	mov	r0, r4
 8015d6e:	f7ff feb2 	bl	8015ad6 <USB_OTG_ReadDevAllOutEp_itr>
 8015d72:	46a3      	mov	fp, r4
 8015d74:	4680      	mov	r8, r0
 8015d76:	4626      	mov	r6, r4
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 8015d78:	f04f 0900 	mov.w	r9, #0
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 8015d7c:	f1b8 0f00 	cmp.w	r8, #0
 8015d80:	d04a      	beq.n	8015e18 <USBD_OTG_ISR_Handler+0xd8>
  {
    if (ep_intr&0x1)
 8015d82:	f018 0f01 	tst.w	r8, #1
 8015d86:	d03f      	beq.n	8015e08 <USBD_OTG_ISR_Handler+0xc8>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8015d88:	fa5f f389 	uxtb.w	r3, r9
 8015d8c:	4619      	mov	r1, r3
 8015d8e:	4620      	mov	r0, r4
 8015d90:	9300      	str	r3, [sp, #0]
 8015d92:	f7ff fea6 	bl	8015ae2 <USB_OTG_ReadDevOutEP_itr>
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8015d96:	f010 0f01 	tst.w	r0, #1
  while ( ep_intr )
  {
    if (ep_intr&0x1)
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 8015d9a:	4605      	mov	r5, r0
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 8015d9c:	9b00      	ldr	r3, [sp, #0]
 8015d9e:	d020      	beq.n	8015de2 <USBD_OTG_ISR_Handler+0xa2>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 8015da0:	6d70      	ldr	r0, [r6, #84]	; 0x54
 8015da2:	2501      	movs	r5, #1
 8015da4:	6085      	str	r5, [r0, #8]
        if (pdev->cfg.dma_enable == 1)
 8015da6:	78e1      	ldrb	r1, [r4, #3]
 8015da8:	42a9      	cmp	r1, r5
 8015daa:	d107      	bne.n	8015dbc <USBD_OTG_ISR_Handler+0x7c>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 8015dac:	6902      	ldr	r2, [r0, #16]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8015dae:	f8db 137c 	ldr.w	r1, [fp, #892]	; 0x37c
            deptsiz.b.xfersize;
 8015db2:	f3c2 0012 	ubfx	r0, r2, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 8015db6:	1a0a      	subs	r2, r1, r0
 8015db8:	f8cb 238c 	str.w	r2, [fp, #908]	; 0x38c
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 8015dbc:	4871      	ldr	r0, [pc, #452]	; (8015f84 <USBD_OTG_ISR_Handler+0x244>)
 8015dbe:	6801      	ldr	r1, [r0, #0]
 8015dc0:	4620      	mov	r0, r4
 8015dc2:	680a      	ldr	r2, [r1, #0]
 8015dc4:	4619      	mov	r1, r3
 8015dc6:	4790      	blx	r2
        
        if (pdev->cfg.dma_enable == 1)
 8015dc8:	78e3      	ldrb	r3, [r4, #3]
 8015dca:	2b01      	cmp	r3, #1
 8015dcc:	d109      	bne.n	8015de2 <USBD_OTG_ISR_Handler+0xa2>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 8015dce:	f1b9 0f00 	cmp.w	r9, #0
 8015dd2:	d106      	bne.n	8015de2 <USBD_OTG_ISR_Handler+0xa2>
 8015dd4:	f894 0111 	ldrb.w	r0, [r4, #273]	; 0x111
 8015dd8:	2805      	cmp	r0, #5
 8015dda:	d102      	bne.n	8015de2 <USBD_OTG_ISR_Handler+0xa2>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8015ddc:	4620      	mov	r0, r4
 8015dde:	f7ff fe8e 	bl	8015afe <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 8015de2:	f005 0102 	and.w	r1, r5, #2
 8015de6:	b2ca      	uxtb	r2, r1
 8015de8:	b112      	cbz	r2, 8015df0 <USBD_OTG_ISR_Handler+0xb0>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 8015dea:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8015dec:	2502      	movs	r5, #2
 8015dee:	609d      	str	r5, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 8015df0:	f005 0008 	and.w	r0, r5, #8
 8015df4:	b2c1      	uxtb	r1, r0
 8015df6:	b139      	cbz	r1, 8015e08 <USBD_OTG_ISR_Handler+0xc8>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 8015df8:	4a62      	ldr	r2, [pc, #392]	; (8015f84 <USBD_OTG_ISR_Handler+0x244>)
 8015dfa:	6815      	ldr	r5, [r2, #0]
 8015dfc:	4620      	mov	r0, r4
 8015dfe:	68ab      	ldr	r3, [r5, #8]
 8015e00:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 8015e02:	6d70      	ldr	r0, [r6, #84]	; 0x54
 8015e04:	2108      	movs	r1, #8
 8015e06:	6081      	str	r1, [r0, #8]
      }
    }
    epnum++;
 8015e08:	f109 0901 	add.w	r9, r9, #1
    ep_intr >>= 1;
 8015e0c:	ea4f 0858 	mov.w	r8, r8, lsr #1
 8015e10:	3604      	adds	r6, #4
 8015e12:	f10b 0b28 	add.w	fp, fp, #40	; 0x28
 8015e16:	e7b1      	b.n	8015d7c <USBD_OTG_ISR_Handler+0x3c>
      return 0;
    }
    
    if (gintr_status.b.outepintr)
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 8015e18:	2001      	movs	r0, #1
    }    
    
    if (gintr_status.b.inepint)
 8015e1a:	f00a 0a04 	and.w	sl, sl, #4
 8015e1e:	fa5f f38a 	uxtb.w	r3, sl
 8015e22:	2b00      	cmp	r3, #0
 8015e24:	f000 80b1 	beq.w	8015f8a <USBD_OTG_ISR_Handler+0x24a>
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 8015e28:	4620      	mov	r0, r4
 8015e2a:	f7ff fe62 	bl	8015af2 <USB_OTG_ReadDevAllInEPItr>
 8015e2e:	4626      	mov	r6, r4
 8015e30:	4681      	mov	r9, r0
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 8015e32:	f04f 0800 	mov.w	r8, #0
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 8015e36:	f1b9 0f00 	cmp.w	r9, #0
 8015e3a:	f000 80a5 	beq.w	8015f88 <USBD_OTG_ISR_Handler+0x248>
  {
    if (ep_intr&0x1) /* In ITR */
 8015e3e:	f019 0f01 	tst.w	r9, #1
 8015e42:	f000 8099 	beq.w	8015f78 <USBD_OTG_ISR_Handler+0x238>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 8015e46:	fa5f fa88 	uxtb.w	sl, r8
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8015e4a:	6923      	ldr	r3, [r4, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8015e4c:	eb04 008a 	add.w	r0, r4, sl, lsl #2
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 8015e50:	6919      	ldr	r1, [r3, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 8015e52:	6b5d      	ldr	r5, [r3, #52]	; 0x34
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8015e54:	6982      	ldr	r2, [r0, #24]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 8015e56:	fa25 f50a 	lsr.w	r5, r5, sl
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8015e5a:	6890      	ldr	r0, [r2, #8]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 8015e5c:	01ea      	lsls	r2, r5, #7
 8015e5e:	b2d5      	uxtb	r5, r2
 8015e60:	430d      	orrs	r5, r1
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 8015e62:	4005      	ands	r5, r0
  while ( ep_intr )
  {
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
 8015e64:	07ea      	lsls	r2, r5, #31
 8015e66:	d51b      	bpl.n	8015ea0 <USBD_OTG_ISR_Handler+0x160>
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8015e68:	6b58      	ldr	r0, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8015e6a:	4a46      	ldr	r2, [pc, #280]	; (8015f84 <USBD_OTG_ISR_Handler+0x244>)
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
 8015e6c:	2501      	movs	r5, #1
 8015e6e:	fa05 f108 	lsl.w	r1, r5, r8
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8015e72:	ea20 0001 	bic.w	r0, r0, r1
 8015e76:	6358      	str	r0, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8015e78:	69b3      	ldr	r3, [r6, #24]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8015e7a:	6810      	ldr	r0, [r2, #0]
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 8015e7c:	609d      	str	r5, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 8015e7e:	4651      	mov	r1, sl
 8015e80:	6843      	ldr	r3, [r0, #4]
 8015e82:	4620      	mov	r0, r4
 8015e84:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 8015e86:	78e1      	ldrb	r1, [r4, #3]
 8015e88:	42a9      	cmp	r1, r5
 8015e8a:	d109      	bne.n	8015ea0 <USBD_OTG_ISR_Handler+0x160>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 8015e8c:	f1b8 0f00 	cmp.w	r8, #0
 8015e90:	d106      	bne.n	8015ea0 <USBD_OTG_ISR_Handler+0x160>
 8015e92:	f894 2111 	ldrb.w	r2, [r4, #273]	; 0x111
 8015e96:	2a04      	cmp	r2, #4
 8015e98:	d102      	bne.n	8015ea0 <USBD_OTG_ISR_Handler+0x160>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 8015e9a:	4620      	mov	r0, r4
 8015e9c:	f7ff fe2f 	bl	8015afe <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 8015ea0:	f005 0008 	and.w	r0, r5, #8
 8015ea4:	b2c3      	uxtb	r3, r0
 8015ea6:	b113      	cbz	r3, 8015eae <USBD_OTG_ISR_Handler+0x16e>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 8015ea8:	69b1      	ldr	r1, [r6, #24]
 8015eaa:	2508      	movs	r5, #8
 8015eac:	608d      	str	r5, [r1, #8]
      }
      if (diepint.b.intktxfemp)
 8015eae:	f005 0210 	and.w	r2, r5, #16
 8015eb2:	b2d0      	uxtb	r0, r2
 8015eb4:	b110      	cbz	r0, 8015ebc <USBD_OTG_ISR_Handler+0x17c>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 8015eb6:	69b3      	ldr	r3, [r6, #24]
 8015eb8:	2510      	movs	r5, #16
 8015eba:	609d      	str	r5, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 8015ebc:	f005 0140 	and.w	r1, r5, #64	; 0x40
 8015ec0:	b2ca      	uxtb	r2, r1
 8015ec2:	b112      	cbz	r2, 8015eca <USBD_OTG_ISR_Handler+0x18a>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 8015ec4:	69b0      	ldr	r0, [r6, #24]
 8015ec6:	2540      	movs	r5, #64	; 0x40
 8015ec8:	6085      	str	r5, [r0, #8]
      }
      if ( diepint.b.epdisabled )
 8015eca:	f005 0302 	and.w	r3, r5, #2
 8015ece:	b2d9      	uxtb	r1, r3
 8015ed0:	b111      	cbz	r1, 8015ed8 <USBD_OTG_ISR_Handler+0x198>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 8015ed2:	69b2      	ldr	r2, [r6, #24]
 8015ed4:	2502      	movs	r5, #2
 8015ed6:	6095      	str	r5, [r2, #8]
      }       
      if (diepint.b.emptyintr)
 8015ed8:	f025 007f 	bic.w	r0, r5, #127	; 0x7f
 8015edc:	f010 0fff 	tst.w	r0, #255	; 0xff
 8015ee0:	d04a      	beq.n	8015f78 <USBD_OTG_ISR_Handler+0x238>
  USB_OTG_EP *ep;
  uint32_t len = 0;
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
 8015ee2:	2328      	movs	r3, #40	; 0x28
 8015ee4:	fb03 4108 	mla	r1, r3, r8, r4
 8015ee8:	f501 758c 	add.w	r5, r1, #280	; 0x118
 8015eec:	9501      	str	r5, [sp, #4]
 8015eee:	3504      	adds	r5, #4
  
  len = ep->xfer_len - ep->xfer_count;
 8015ef0:	6968      	ldr	r0, [r5, #20]
 8015ef2:	69ab      	ldr	r3, [r5, #24]
  
  if (len > ep->maxpacket)
 8015ef4:	68aa      	ldr	r2, [r5, #8]
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
  
  len = ep->xfer_len - ep->xfer_count;
 8015ef6:	1ac1      	subs	r1, r0, r3
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8015ef8:	69b0      	ldr	r0, [r6, #24]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
 8015efa:	4291      	cmp	r1, r2
 8015efc:	bf38      	it	cc
 8015efe:	460a      	movcc	r2, r1
 8015f00:	f102 0c03 	add.w	ip, r2, #3
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8015f04:	6982      	ldr	r2, [r0, #24]
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
 8015f06:	ea4f 0c9c 	mov.w	ip, ip, lsr #2
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8015f0a:	b293      	uxth	r3, r2
 8015f0c:	4563      	cmp	r3, ip
 8015f0e:	d930      	bls.n	8015f72 <USBD_OTG_ISR_Handler+0x232>
          ep->xfer_count < ep->xfer_len &&
 8015f10:	69a9      	ldr	r1, [r5, #24]
 8015f12:	696a      	ldr	r2, [r5, #20]
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 8015f14:	4291      	cmp	r1, r2
 8015f16:	d22c      	bcs.n	8015f72 <USBD_OTG_ISR_Handler+0x232>
          ep->xfer_count < ep->xfer_len &&
 8015f18:	b35a      	cbz	r2, 8015f72 <USBD_OTG_ISR_Handler+0x232>
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
    
    if (len > ep->maxpacket)
 8015f1a:	68a8      	ldr	r0, [r5, #8]
  while  (txstatus.b.txfspcavail > len32b &&
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8015f1c:	ebc1 0b02 	rsb	fp, r1, r2
 8015f20:	4583      	cmp	fp, r0
 8015f22:	bf28      	it	cs
 8015f24:	4683      	movcs	fp, r0
    
    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3) / 4;
 8015f26:	f10b 0e03 	add.w	lr, fp, #3
 8015f2a:	ea4f 0c9e 	mov.w	ip, lr, lsr #2
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 8015f2e:	68e9      	ldr	r1, [r5, #12]
 8015f30:	f8cd c000 	str.w	ip, [sp]
 8015f34:	4652      	mov	r2, sl
 8015f36:	fa1f f38b 	uxth.w	r3, fp
 8015f3a:	4620      	mov	r0, r4
 8015f3c:	f7ff f86a 	bl	8015014 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 8015f40:	68eb      	ldr	r3, [r5, #12]
    ep->xfer_count += len;
 8015f42:	69aa      	ldr	r2, [r5, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8015f44:	f8dd c000 	ldr.w	ip, [sp]
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 8015f48:	eb03 010b 	add.w	r1, r3, fp
    ep->xfer_count += len;
 8015f4c:	eb0b 0002 	add.w	r0, fp, r2
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 8015f50:	60e9      	str	r1, [r5, #12]
    ep->xfer_count += len;
 8015f52:	61a8      	str	r0, [r5, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8015f54:	6969      	ldr	r1, [r5, #20]
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8015f56:	69b3      	ldr	r3, [r6, #24]

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8015f58:	4288      	cmp	r0, r1
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 8015f5a:	699a      	ldr	r2, [r3, #24]

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
 8015f5c:	d3d5      	bcc.n	8015f0a <USBD_OTG_ISR_Handler+0x1ca>
      uint32_t fifoemptymsk = 1 << ep->num;
 8015f5e:	9801      	ldr	r0, [sp, #4]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8015f60:	6925      	ldr	r5, [r4, #16]
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
      uint32_t fifoemptymsk = 1 << ep->num;
 8015f62:	7902      	ldrb	r2, [r0, #4]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8015f64:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);

    // BEGIN USB IRQ HANGUP PATCH
    // See also https://my.st.com/public/STe2ecommunities/mcu/Lists/cortex_mx_stm32/Flat.aspx?RootFolder=https%3a%2f%2fmy%2est%2ecom%2fpublic%2fSTe2ecommunities%2fmcu%2fLists%2fcortex%5fmx%5fstm32%2fYet%20another%20STM32F1057%20USB%20OTG%20driver%20issue%20%28VCP%20device%29&FolderCTID=0x01200200770978C69A1141439FE559EB459D7580009C4E14902C3CDE46A77F0FFD06506F5B&currentviews=2734
    if( ep->xfer_count >= ep->xfer_len){
      uint32_t fifoemptymsk = 1 << ep->num;
 8015f66:	2101      	movs	r1, #1
 8015f68:	fa01 f002 	lsl.w	r0, r1, r2
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 8015f6c:	ea23 0300 	bic.w	r3, r3, r0
 8015f70:	636b      	str	r3, [r5, #52]	; 0x34
      if (diepint.b.emptyintr)
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 8015f72:	69b5      	ldr	r5, [r6, #24]
 8015f74:	2280      	movs	r2, #128	; 0x80
 8015f76:	60aa      	str	r2, [r5, #8]
      }
    }
    epnum++;
 8015f78:	f108 0801 	add.w	r8, r8, #1
    ep_intr >>= 1;
 8015f7c:	ea4f 0959 	mov.w	r9, r9, lsr #1
 8015f80:	3604      	adds	r6, #4
 8015f82:	e758      	b.n	8015e36 <USBD_OTG_ISR_Handler+0xf6>
 8015f84:	2000001c 	.word	0x2000001c
      retval |= DCD_HandleOutEP_ISR(pdev);
    }    
    
    if (gintr_status.b.inepint)
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 8015f88:	2001      	movs	r0, #1
    }
    
    if (gintr_status.b.modemismatch)
 8015f8a:	b2fd      	uxtb	r5, r7
 8015f8c:	f005 0102 	and.w	r1, r5, #2
 8015f90:	b2ca      	uxtb	r2, r1
 8015f92:	b112      	cbz	r2, 8015f9a <USBD_OTG_ISR_Handler+0x25a>
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
      gintsts.b.modemismatch = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8015f94:	68e3      	ldr	r3, [r4, #12]
 8015f96:	2102      	movs	r1, #2
 8015f98:	6159      	str	r1, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 8015f9a:	f3c7 6207 	ubfx	r2, r7, #24, #8
 8015f9e:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8015fa2:	b2d9      	uxtb	r1, r3
 8015fa4:	b1c9      	cbz	r1, 8015fda <USBD_OTG_ISR_Handler+0x29a>
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 8015fa6:	7aa0      	ldrb	r0, [r4, #10]
 8015fa8:	b140      	cbz	r0, 8015fbc <USBD_OTG_ISR_Handler+0x27c>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 8015faa:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    power.b.gatehclk = 0;
    power.b.stoppclk = 0;
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8015fae:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
  
  if(pdev->cfg.low_power)
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
    power.b.gatehclk = 0;
 8015fb2:	f36f 0341 	bfc	r3, #1, #1
    power.b.stoppclk = 0;
 8015fb6:	f36f 0300 	bfc	r3, #0, #1
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 8015fba:	6013      	str	r3, [r2, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8015fbc:	6921      	ldr	r1, [r4, #16]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8015fbe:	4a84      	ldr	r2, [pc, #528]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 8015fc0:	6848      	ldr	r0, [r1, #4]
 8015fc2:	f020 0301 	bic.w	r3, r0, #1
 8015fc6:	604b      	str	r3, [r1, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 8015fc8:	6811      	ldr	r1, [r2, #0]
 8015fca:	4620      	mov	r0, r4
 8015fcc:	698b      	ldr	r3, [r1, #24]
 8015fce:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.wkupintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8015fd0:	68e0      	ldr	r0, [r4, #12]
 8015fd2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015fd6:	6142      	str	r2, [r0, #20]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
    }
    
    if (gintr_status.b.wkupintr)
    {
      retval |= DCD_HandleResume_ISR(pdev);
 8015fd8:	2001      	movs	r0, #1
    }
    
    if (gintr_status.b.usbsuspend)
 8015fda:	f3c7 2807 	ubfx	r8, r7, #8, #8
 8015fde:	f008 0108 	and.w	r1, r8, #8
 8015fe2:	b2cb      	uxtb	r3, r1
 8015fe4:	b36b      	cbz	r3, 8016042 <USBD_OTG_ISR_Handler+0x302>
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
  USBD_DCD_INT_fops->Suspend (pdev);      
 8015fe6:	497a      	ldr	r1, [pc, #488]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
 8015fe8:	f894 2112 	ldrb.w	r2, [r4, #274]	; 0x112
  USBD_DCD_INT_fops->Suspend (pdev);      
 8015fec:	680b      	ldr	r3, [r1, #0]
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 8015fee:	2000      	movs	r0, #0
 8015ff0:	f88d 000f 	strb.w	r0, [sp, #15]
  
  prev_status = pdev->dev.device_status;
 8015ff4:	f88d 200f 	strb.w	r2, [sp, #15]
  USBD_DCD_INT_fops->Suspend (pdev);      
 8015ff8:	4620      	mov	r0, r4
 8015ffa:	695a      	ldr	r2, [r3, #20]
 8015ffc:	4790      	blx	r2
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8015ffe:	6920      	ldr	r0, [r4, #16]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8016000:	68e3      	ldr	r3, [r4, #12]
  __IO uint8_t prev_status = 0;
  
  prev_status = pdev->dev.device_status;
  USBD_DCD_INT_fops->Suspend (pdev);      
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 8016002:	6882      	ldr	r2, [r0, #8]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8016004:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8016008:	6159      	str	r1, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 801600a:	7aa0      	ldrb	r0, [r4, #10]
 801600c:	b1c0      	cbz	r0, 8016040 <USBD_OTG_ISR_Handler+0x300>
 801600e:	07d3      	lsls	r3, r2, #31
 8016010:	d516      	bpl.n	8016040 <USBD_OTG_ISR_Handler+0x300>
 8016012:	f894 2115 	ldrb.w	r2, [r4, #277]	; 0x115
 8016016:	2a01      	cmp	r2, #1
 8016018:	d112      	bne.n	8016040 <USBD_OTG_ISR_Handler+0x300>
    (pdev->dev.connection_status == 1) && 
    (prev_status  == USB_OTG_CONFIGURED))
 801601a:	f89d 300f 	ldrb.w	r3, [sp, #15]
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
    (pdev->dev.connection_status == 1) && 
 801601e:	2b03      	cmp	r3, #3
 8016020:	d10e      	bne.n	8016040 <USBD_OTG_ISR_Handler+0x300>
    (prev_status  == USB_OTG_CONFIGURED))
  {
	/*  switch-off the clocks */
    power.d32 = 0;
    power.b.stoppclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 8016022:	f8d4 110c 	ldr.w	r1, [r4, #268]	; 0x10c
 8016026:	6808      	ldr	r0, [r1, #0]
 8016028:	f040 0201 	orr.w	r2, r0, #1
 801602c:	600a      	str	r2, [r1, #0]
    
    power.b.gatehclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 801602e:	680b      	ldr	r3, [r1, #0]
 8016030:	f043 0003 	orr.w	r0, r3, #3
 8016034:	6008      	str	r0, [r1, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 8016036:	4967      	ldr	r1, [pc, #412]	; (80161d4 <USBD_OTG_ISR_Handler+0x494>)
 8016038:	690a      	ldr	r2, [r1, #16]
 801603a:	f042 0306 	orr.w	r3, r2, #6
 801603e:	610b      	str	r3, [r1, #16]
      retval |= DCD_HandleResume_ISR(pdev);
    }
    
    if (gintr_status.b.usbsuspend)
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 8016040:	2001      	movs	r0, #1
    }
    if (gintr_status.b.sofintr)
 8016042:	f005 0108 	and.w	r1, r5, #8
 8016046:	b2ca      	uxtb	r2, r1
 8016048:	b142      	cbz	r2, 801605c <USBD_OTG_ISR_Handler+0x31c>
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 801604a:	4861      	ldr	r0, [pc, #388]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
 801604c:	6803      	ldr	r3, [r0, #0]
 801604e:	4620      	mov	r0, r4
 8016050:	68d9      	ldr	r1, [r3, #12]
 8016052:	4788      	blx	r1
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
  GINTSTS.b.sofintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 8016054:	68e0      	ldr	r0, [r4, #12]
 8016056:	2208      	movs	r2, #8
 8016058:	6142      	str	r2, [r0, #20]
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
    }
    if (gintr_status.b.sofintr)
    {
      retval |= DCD_HandleSof_ISR(pdev);
 801605a:	2001      	movs	r0, #1
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 801605c:	f005 0510 	and.w	r5, r5, #16
 8016060:	b2ed      	uxtb	r5, r5
 8016062:	2d00      	cmp	r5, #0
 8016064:	d035      	beq.n	80160d2 <USBD_OTG_ISR_Handler+0x392>
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
  int_mask.b.rxstsqlvl = 1;
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 8016066:	68e6      	ldr	r6, [r4, #12]
 8016068:	69b3      	ldr	r3, [r6, #24]
 801606a:	f023 0110 	bic.w	r1, r3, #16
 801606e:	61b1      	str	r1, [r6, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 8016070:	6a36      	ldr	r6, [r6, #32]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 8016072:	2228      	movs	r2, #40	; 0x28
 8016074:	f006 000f 	and.w	r0, r6, #15
  
  switch (status.b.pktsts)
 8016078:	f3c6 4343 	ubfx	r3, r6, #17, #4
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 801607c:	fb02 4500 	mla	r5, r2, r0, r4
  
  switch (status.b.pktsts)
 8016080:	2b02      	cmp	r3, #2
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 8016082:	f505 755d 	add.w	r5, r5, #884	; 0x374
  
  switch (status.b.pktsts)
 8016086:	d00d      	beq.n	80160a4 <USBD_OTG_ISR_Handler+0x364>
 8016088:	2b06      	cmp	r3, #6
 801608a:	d11c      	bne.n	80160c6 <USBD_OTG_ISR_Handler+0x386>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 801608c:	f204 51cc 	addw	r1, r4, #1484	; 0x5cc
 8016090:	4620      	mov	r0, r4
 8016092:	2208      	movs	r2, #8
 8016094:	f7fe ffd1 	bl	801503a <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 8016098:	69a9      	ldr	r1, [r5, #24]
 801609a:	f3c6 160a 	ubfx	r6, r6, #4, #11
 801609e:	1988      	adds	r0, r1, r6
 80160a0:	61a8      	str	r0, [r5, #24]
 80160a2:	e010      	b.n	80160c6 <USBD_OTG_ISR_Handler+0x386>
  switch (status.b.pktsts)
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 80160a4:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 80160a8:	4032      	ands	r2, r6
 80160aa:	b162      	cbz	r2, 80160c6 <USBD_OTG_ISR_Handler+0x386>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 80160ac:	f3c6 160a 	ubfx	r6, r6, #4, #11
 80160b0:	68e9      	ldr	r1, [r5, #12]
 80160b2:	4632      	mov	r2, r6
 80160b4:	4620      	mov	r0, r4
 80160b6:	f7fe ffc0 	bl	801503a <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 80160ba:	68eb      	ldr	r3, [r5, #12]
      ep->xfer_count += status.b.bcnt;
 80160bc:	69a8      	ldr	r0, [r5, #24]
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 80160be:	1999      	adds	r1, r3, r6
      ep->xfer_count += status.b.bcnt;
 80160c0:	1986      	adds	r6, r0, r6
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 80160c2:	60e9      	str	r1, [r5, #12]
      ep->xfer_count += status.b.bcnt;
 80160c4:	61ae      	str	r6, [r5, #24]
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 80160c6:	68e3      	ldr	r3, [r4, #12]
 80160c8:	699a      	ldr	r2, [r3, #24]
 80160ca:	f042 0110 	orr.w	r1, r2, #16
 80160ce:	6199      	str	r1, [r3, #24]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 80160d0:	2001      	movs	r0, #1
      
    }
    
    if (gintr_status.b.usbreset)
 80160d2:	f008 0310 	and.w	r3, r8, #16
 80160d6:	b2da      	uxtb	r2, r3
 80160d8:	2a00      	cmp	r2, #0
 80160da:	d034      	beq.n	8016146 <USBD_OTG_ISR_Handler+0x406>
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 80160dc:	6926      	ldr	r6, [r4, #16]
 80160de:	6870      	ldr	r0, [r6, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 80160e0:	2500      	movs	r5, #0
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 80160e2:	f020 0101 	bic.w	r1, r0, #1
 80160e6:	6071      	str	r1, [r6, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 80160e8:	4620      	mov	r0, r4
 80160ea:	4629      	mov	r1, r5
 80160ec:	f7ff f872 	bl	80151d4 <USB_OTG_FlushTxFifo>
 80160f0:	4623      	mov	r3, r4
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 80160f2:	462a      	mov	r2, r5
 80160f4:	7866      	ldrb	r6, [r4, #1]
 80160f6:	3304      	adds	r3, #4
 80160f8:	42b2      	cmp	r2, r6
 80160fa:	d206      	bcs.n	801610a <USBD_OTG_ISR_Handler+0x3ca>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 80160fc:	695e      	ldr	r6, [r3, #20]
 80160fe:	21ff      	movs	r1, #255	; 0xff
 8016100:	60b1      	str	r1, [r6, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8016102:	6d18      	ldr	r0, [r3, #80]	; 0x50
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 8016104:	3201      	adds	r2, #1
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 8016106:	6081      	str	r1, [r0, #8]
 8016108:	e7f4      	b.n	80160f4 <USBD_OTG_ISR_Handler+0x3b4>
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  
  daintmsk.ep.in = 1;
 801610a:	2601      	movs	r6, #1
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 801610c:	6920      	ldr	r0, [r4, #16]
  
  daintmsk.ep.in = 1;
 801610e:	f366 050f 	bfi	r5, r6, #0, #16
  daintmsk.ep.out = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.epdisabled = 1;
 8016112:	210b      	movs	r1, #11
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 8016114:	f04f 32ff 	mov.w	r2, #4294967295
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
 8016118:	f366 451f 	bfi	r5, r6, #16, #16
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 801611c:	6182      	str	r2, [r0, #24]
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 801611e:	61c5      	str	r5, [r0, #28]
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.epdisabled = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 8016120:	6141      	str	r1, [r0, #20]
#endif
  diepmsk.b.xfercompl = 1;
  diepmsk.b.timeout = 1;
  diepmsk.b.epdisabled = 1;

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 8016122:	6101      	str	r1, [r0, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 8016124:	6803      	ldr	r3, [r0, #0]
  dcfg.b.devaddr = 0;
 8016126:	f36f 130a 	bfc	r3, #4, #7
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 801612a:	6003      	str	r3, [r0, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 801612c:	4620      	mov	r0, r4
 801612e:	f7ff fce6 	bl	8015afe <USB_OTG_EP0_OutStart>
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 8016132:	4927      	ldr	r1, [pc, #156]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8016134:	68e0      	ldr	r0, [r4, #12]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 8016136:	680b      	ldr	r3, [r1, #0]
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8016138:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801613c:	6142      	str	r2, [r0, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 801613e:	691a      	ldr	r2, [r3, #16]
 8016140:	4620      	mov	r0, r4
 8016142:	4790      	blx	r2
      
    }
    
    if (gintr_status.b.usbreset)
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 8016144:	4630      	mov	r0, r6
      
    }
    if (gintr_status.b.enumdone)
 8016146:	f008 0820 	and.w	r8, r8, #32
 801614a:	fa5f f188 	uxtb.w	r1, r8
 801614e:	b1e9      	cbz	r1, 801618c <USBD_OTG_ISR_Handler+0x44c>
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 8016150:	4620      	mov	r0, r4
 8016152:	f7ff fb3b 	bl	80157cc <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 8016156:	68e5      	ldr	r5, [r4, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 8016158:	4620      	mov	r0, r4
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 801615a:	68ed      	ldr	r5, [r5, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 801615c:	f7ff fb28 	bl	80157b0 <USB_OTG_GetDeviceSpeed>
 8016160:	2803      	cmp	r0, #3
 8016162:	d106      	bne.n	8016172 <USBD_OTG_ISR_Handler+0x432>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 8016164:	2100      	movs	r1, #0
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8016166:	f44f 7000 	mov.w	r0, #512	; 0x200
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 801616a:	70a1      	strb	r1, [r4, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 801616c:	80a0      	strh	r0, [r4, #4]
    gusbcfg.b.usbtrdtim = 9;
 801616e:	2209      	movs	r2, #9
 8016170:	e004      	b.n	801617c <USBD_OTG_ISR_Handler+0x43c>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8016172:	2001      	movs	r0, #1
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8016174:	2340      	movs	r3, #64	; 0x40
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 8016176:	70a0      	strb	r0, [r4, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8016178:	80a3      	strh	r3, [r4, #4]
    gusbcfg.b.usbtrdtim = 5;
 801617a:	2205      	movs	r2, #5
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 801617c:	68e3      	ldr	r3, [r4, #12]
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
 801617e:	f362 258d 	bfi	r5, r2, #10, #4
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
 8016182:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 8016186:	60dd      	str	r5, [r3, #12]
      retval |= DCD_HandleUsbReset_ISR(pdev);
      
    }
    if (gintr_status.b.enumdone)
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 8016188:	2001      	movs	r0, #1
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 801618a:	615a      	str	r2, [r3, #20]
    if (gintr_status.b.enumdone)
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
 801618c:	f3c7 4707 	ubfx	r7, r7, #16, #8
 8016190:	f007 0110 	and.w	r1, r7, #16
 8016194:	b2cb      	uxtb	r3, r1
 8016196:	b14b      	cbz	r3, 80161ac <USBD_OTG_ISR_Handler+0x46c>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 8016198:	480d      	ldr	r0, [pc, #52]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
 801619a:	6802      	ldr	r2, [r0, #0]
 801619c:	4620      	mov	r0, r4
 801619e:	69d1      	ldr	r1, [r2, #28]
 80161a0:	4788      	blx	r1
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80161a2:	68e3      	ldr	r3, [r4, #12]
 80161a4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80161a8:	6158      	str	r0, [r3, #20]
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 80161aa:	2001      	movs	r0, #1
    }

    if (gintr_status.b.incomplisoout)
 80161ac:	f007 0720 	and.w	r7, r7, #32
 80161b0:	b2ff      	uxtb	r7, r7
 80161b2:	b14f      	cbz	r7, 80161c8 <USBD_OTG_ISR_Handler+0x488>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 80161b4:	4a06      	ldr	r2, [pc, #24]	; (80161d0 <USBD_OTG_ISR_Handler+0x490>)
 80161b6:	6811      	ldr	r1, [r2, #0]
 80161b8:	4620      	mov	r0, r4
 80161ba:	6a0b      	ldr	r3, [r1, #32]
 80161bc:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80161be:	68e0      	ldr	r0, [r4, #12]
 80161c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80161c4:	6142      	str	r2, [r0, #20]
      retval |= DCD_IsoINIncomplete_ISR(pdev);
    }

    if (gintr_status.b.incomplisoout)
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 80161c6:	2001      	movs	r0, #1
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
}
 80161c8:	b005      	add	sp, #20
 80161ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161ce:	bf00      	nop
 80161d0:	2000001c 	.word	0x2000001c
 80161d4:	e000ed00 	.word	0xe000ed00

080161d8 <HCD_Init>:
  * @param  base_address: OTG base address
  * @retval Status
  */
uint32_t HCD_Init(USB_OTG_CORE_HANDLE *pdev , 
                  USB_OTG_CORE_ID_TypeDef coreID)
{
 80161d8:	b538      	push	{r3, r4, r5, lr}
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
 80161da:	2300      	movs	r3, #0
  * @param  base_address: OTG base address
  * @retval Status
  */
uint32_t HCD_Init(USB_OTG_CORE_HANDLE *pdev , 
                  USB_OTG_CORE_ID_TypeDef coreID)
{
 80161dc:	4604      	mov	r4, r0
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
 80161de:	f8c0 37f4 	str.w	r3, [r0, #2036]	; 0x7f4
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
  {
  pdev->host.ErrCnt[i]  = 0;
 80161e2:	f503 72fe 	add.w	r2, r3, #508	; 0x1fc
 80161e6:	eb04 0082 	add.w	r0, r4, r2, lsl #2
 80161ea:	2500      	movs	r5, #0
  pdev->host.XferCnt[i]   = 0;
 80161ec:	f503 7203 	add.w	r2, r3, #524	; 0x20c
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
  {
  pdev->host.ErrCnt[i]  = 0;
 80161f0:	6085      	str	r5, [r0, #8]
  pdev->host.XferCnt[i]   = 0;
 80161f2:	eb04 0082 	add.w	r0, r4, r2, lsl #2
  pdev->host.HC_Status[i]   = HC_IDLE;
 80161f6:	18e2      	adds	r2, r4, r3
 80161f8:	3301      	adds	r3, #1
                  USB_OTG_CORE_ID_TypeDef coreID)
{
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
 80161fa:	2b0f      	cmp	r3, #15
  {
  pdev->host.ErrCnt[i]  = 0;
  pdev->host.XferCnt[i]   = 0;
 80161fc:	6045      	str	r5, [r0, #4]
  pdev->host.HC_Status[i]   = HC_IDLE;
 80161fe:	f882 5870 	strb.w	r5, [r2, #2160]	; 0x870
                  USB_OTG_CORE_ID_TypeDef coreID)
{
  uint8_t i = 0;
  pdev->host.ConnSts = 0;
  
  for (i= 0; i< USB_OTG_MAX_TX_FIFOS; i++)
 8016202:	d1ee      	bne.n	80161e2 <HCD_Init+0xa>
  {
  pdev->host.ErrCnt[i]  = 0;
  pdev->host.XferCnt[i]   = 0;
  pdev->host.HC_Status[i]   = HC_IDLE;
  }
  pdev->host.hc[0].max_packet  = 8; 
 8016204:	2008      	movs	r0, #8
 8016206:	f8a4 0896 	strh.w	r0, [r4, #2198]	; 0x896

  USB_OTG_SelectCore(pdev, coreID);
 801620a:	4620      	mov	r0, r4
 801620c:	f7fe ff26 	bl	801505c <USB_OTG_SelectCore>
#ifndef DUAL_ROLE_MODE_ENABLED
  USB_OTG_DisableGlobalInt(pdev);
 8016210:	4620      	mov	r0, r4
 8016212:	f7fe ffd7 	bl	80151c4 <USB_OTG_DisableGlobalInt>
  USB_OTG_CoreInit(pdev);
 8016216:	4620      	mov	r0, r4
 8016218:	f7fe ff80 	bl	801511c <USB_OTG_CoreInit>

  /* Force Host Mode*/
  USB_OTG_SetCurrentMode(pdev , HOST_MODE);
 801621c:	2101      	movs	r1, #1
 801621e:	4620      	mov	r0, r4
 8016220:	f7ff f810 	bl	8015244 <USB_OTG_SetCurrentMode>
  USB_OTG_CoreInitHost(pdev);
 8016224:	4620      	mov	r0, r4
 8016226:	f7ff f8a3 	bl	8015370 <USB_OTG_CoreInitHost>
  USB_OTG_EnableGlobalInt(pdev);
 801622a:	4620      	mov	r0, r4
 801622c:	f7fe ffc3 	bl	80151b6 <USB_OTG_EnableGlobalInt>
#endif
   
  return 0;
}
 8016230:	4628      	mov	r0, r5
 8016232:	bd38      	pop	{r3, r4, r5, pc}

08016234 <HCD_GetCurrentSpeed>:
  */

uint32_t HCD_GetCurrentSpeed (USB_OTG_CORE_HANDLE *pdev)
{    
    USB_OTG_HPRT0_TypeDef  HPRT0;
    HPRT0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 8016234:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8016238:	6818      	ldr	r0, [r3, #0]
    
    return HPRT0.b.prtspd;
}
 801623a:	f3c0 4041 	ubfx	r0, r0, #17, #2
 801623e:	4770      	bx	lr

08016240 <HCD_ResetPort>:
  *         Issues the reset command to device
  * @param  pdev : Selected device
  * @retval Status
  */
uint32_t HCD_ResetPort(USB_OTG_CORE_HANDLE *pdev)
{
 8016240:	b508      	push	{r3, lr}
  interrupt triggered by the debounce done bit (DBCDNE bit in OTG_FS_GOTGINT), 
  which indicates that the bus is stable again after the electrical debounce 
  caused by the attachment of a pull-up resistor on DP (FS) or DM (LS).
  */
  
  USB_OTG_ResetPort(pdev); 
 8016242:	f7ff f87f 	bl	8015344 <USB_OTG_ResetPort>
  return 0;
}
 8016246:	2000      	movs	r0, #0
 8016248:	bd08      	pop	{r3, pc}

0801624a <HCD_IsDeviceConnected>:
  * @retval Device connection status. 1 -> connected and 0 -> disconnected
  * 
  */
uint32_t HCD_IsDeviceConnected(USB_OTG_CORE_HANDLE *pdev)
{
  return (pdev->host.ConnSts);
 801624a:	f8d0 07f4 	ldr.w	r0, [r0, #2036]	; 0x7f4
}
 801624e:	4770      	bx	lr

08016250 <HCD_GetCurrentFrame>:
  * @retval Frame number
  * 
  */
uint32_t HCD_GetCurrentFrame (USB_OTG_CORE_HANDLE *pdev) 
{
 return (USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0xFFFF) ;
 8016250:	6943      	ldr	r3, [r0, #20]
 8016252:	6898      	ldr	r0, [r3, #8]
}
 8016254:	b280      	uxth	r0, r0
 8016256:	4770      	bx	lr

08016258 <HCD_GetURB_State>:
  * @retval URB_STATE
  * 
  */
URB_STATE HCD_GetURB_State (USB_OTG_CORE_HANDLE *pdev , uint8_t ch_num) 
{
  return pdev->host.URB_State[ch_num] ;
 8016258:	1841      	adds	r1, r0, r1
 801625a:	f891 087f 	ldrb.w	r0, [r1, #2175]	; 0x87f
}
 801625e:	4770      	bx	lr

08016260 <HCD_SubmitRequest>:
  * @param  pdev: Selected device
  * @param  hc_num: Channel number 
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
 8016260:	b538      	push	{r3, r4, r5, lr}
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
  pdev->host.hc[hc_num].xfer_count = 0 ;
 8016262:	eb00 1241 	add.w	r2, r0, r1, lsl #5
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
 8016266:	1845      	adds	r5, r0, r1
 8016268:	2300      	movs	r3, #0
 801626a:	f885 387f 	strb.w	r3, [r5, #2175]	; 0x87f
  pdev->host.hc[hc_num].xfer_count = 0 ;
 801626e:	f8c2 38a4 	str.w	r3, [r2, #2212]	; 0x8a4
  * @param  pdev: Selected device
  * @param  hc_num: Channel number 
  * @retval status
  */
uint32_t HCD_SubmitRequest (USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num) 
{
 8016272:	460c      	mov	r4, r1
  
  pdev->host.URB_State[hc_num] =   URB_IDLE;  
  pdev->host.hc[hc_num].xfer_count = 0 ;
  return USB_OTG_HC_StartXfer(pdev, hc_num);
 8016274:	f7ff f93c 	bl	80154f0 <USB_OTG_HC_StartXfer>
}
 8016278:	bd38      	pop	{r3, r4, r5, pc}
	...

0801627c <USB_OTG_USBH_handle_sof_ISR>:
*         Handles the start-of-frame interrupt in host mode.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_sof_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 801627c:	b580      	push	{r7, lr}
 801627e:	b084      	sub	sp, #16
 8016280:	af00      	add	r7, sp, #0
 8016282:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef      gintsts;
  gintsts.d32 = 0;
 8016284:	f04f 0300 	mov.w	r3, #0
 8016288:	60fb      	str	r3, [r7, #12]
  
  USBH_HCD_INT_fops->SOF(pdev);
 801628a:	f240 034c 	movw	r3, #76	; 0x4c
 801628e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	681b      	ldr	r3, [r3, #0]
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.sofintr = 1;
 801629a:	68fb      	ldr	r3, [r7, #12]
 801629c:	f043 0308 	orr.w	r3, r3, #8
 80162a0:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80162a2:	687b      	ldr	r3, [r7, #4]
 80162a4:	68db      	ldr	r3, [r3, #12]
 80162a6:	68fa      	ldr	r2, [r7, #12]
 80162a8:	615a      	str	r2, [r3, #20]
  
  return 1;
 80162aa:	f04f 0301 	mov.w	r3, #1
}
 80162ae:	4618      	mov	r0, r3
 80162b0:	f107 0710 	add.w	r7, r7, #16
 80162b4:	46bd      	mov	sp, r7
 80162b6:	bd80      	pop	{r7, pc}

080162b8 <USB_OTG_USBH_handle_Disconnect_ISR>:
*         Handles disconnect event.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_Disconnect_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80162b8:	b580      	push	{r7, lr}
 80162ba:	b084      	sub	sp, #16
 80162bc:	af00      	add	r7, sp, #0
 80162be:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef      gintsts;
  
  gintsts.d32 = 0;
 80162c0:	f04f 0300 	mov.w	r3, #0
 80162c4:	60fb      	str	r3, [r7, #12]
  
  USBH_HCD_INT_fops->DevDisconnected(pdev);
 80162c6:	f240 034c 	movw	r3, #76	; 0x4c
 80162ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80162ce:	681b      	ldr	r3, [r3, #0]
 80162d0:	689b      	ldr	r3, [r3, #8]
 80162d2:	6878      	ldr	r0, [r7, #4]
 80162d4:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.disconnect = 1;
 80162d6:	68fb      	ldr	r3, [r7, #12]
 80162d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80162dc:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	68db      	ldr	r3, [r3, #12]
 80162e2:	68fa      	ldr	r2, [r7, #12]
 80162e4:	615a      	str	r2, [r3, #20]
  
  return 1;
 80162e6:	f04f 0301 	mov.w	r3, #1
}
 80162ea:	4618      	mov	r0, r3
 80162ec:	f107 0710 	add.w	r7, r7, #16
 80162f0:	46bd      	mov	sp, r7
 80162f2:	bd80      	pop	{r7, pc}

080162f4 <USB_OTG_USBH_handle_nptxfempty_ISR>:
*         Handles non periodic tx fifo empty.
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_nptxfempty_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b088      	sub	sp, #32
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef      intmsk;
  USB_OTG_HNPTXSTS_TypeDef     hnptxsts; 
  uint16_t                     len_words , len; 
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	68db      	ldr	r3, [r3, #12]
 8016300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016302:	60fb      	str	r3, [r7, #12]
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
 8016304:	7c3b      	ldrb	r3, [r7, #16]
 8016306:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801630a:	b2db      	uxtb	r3, r3
 801630c:	687a      	ldr	r2, [r7, #4]
 801630e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016312:	18d3      	adds	r3, r2, r3
 8016314:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8016318:	681b      	ldr	r3, [r3, #0]
 801631a:	f103 0303 	add.w	r3, r3, #3
 801631e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8016322:	83fb      	strh	r3, [r7, #30]
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 8016324:	e0a4      	b.n	8016470 <USB_OTG_USBH_handle_nptxfempty_ISR+0x17c>
         (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len != 0))
  {
    
    len = hnptxsts.b.nptxfspcavail * 4;
 8016326:	89bb      	ldrh	r3, [r7, #12]
 8016328:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801632c:	83bb      	strh	r3, [r7, #28]
    
    if (len > pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len)
 801632e:	8bba      	ldrh	r2, [r7, #28]
 8016330:	7c3b      	ldrb	r3, [r7, #16]
 8016332:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8016336:	b2db      	uxtb	r3, r3
 8016338:	6879      	ldr	r1, [r7, #4]
 801633a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801633e:	18cb      	adds	r3, r1, r3
 8016340:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8016344:	681b      	ldr	r3, [r3, #0]
 8016346:	429a      	cmp	r2, r3
 8016348:	d91c      	bls.n	8016384 <USB_OTG_USBH_handle_nptxfempty_ISR+0x90>
    {
      /* Last packet */
      len = pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len;
 801634a:	7c3b      	ldrb	r3, [r7, #16]
 801634c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8016350:	b2db      	uxtb	r3, r3
 8016352:	687a      	ldr	r2, [r7, #4]
 8016354:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016358:	18d3      	adds	r3, r2, r3
 801635a:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 801635e:	681b      	ldr	r3, [r3, #0]
 8016360:	83bb      	strh	r3, [r7, #28]
      
      intmsk.d32 = 0;
 8016362:	f04f 0300 	mov.w	r3, #0
 8016366:	61bb      	str	r3, [r7, #24]
      intmsk.b.nptxfempty = 1;
 8016368:	69bb      	ldr	r3, [r7, #24]
 801636a:	f043 0320 	orr.w	r3, r3, #32
 801636e:	61bb      	str	r3, [r7, #24]
      USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0);       
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	68db      	ldr	r3, [r3, #12]
 8016374:	687a      	ldr	r2, [r7, #4]
 8016376:	68d2      	ldr	r2, [r2, #12]
 8016378:	6991      	ldr	r1, [r2, #24]
 801637a:	69ba      	ldr	r2, [r7, #24]
 801637c:	ea6f 0202 	mvn.w	r2, r2
 8016380:	400a      	ands	r2, r1
 8016382:	619a      	str	r2, [r3, #24]
    }
    
    len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
 8016384:	7c3b      	ldrb	r3, [r7, #16]
 8016386:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801638a:	b2db      	uxtb	r3, r3
 801638c:	687a      	ldr	r2, [r7, #4]
 801638e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016392:	18d3      	adds	r3, r2, r3
 8016394:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8016398:	681b      	ldr	r3, [r3, #0]
 801639a:	f103 0303 	add.w	r3, r3, #3
 801639e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80163a2:	83fb      	strh	r3, [r7, #30]
    
    USB_OTG_WritePacket (pdev , pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_buff, hnptxsts.b.nptxqtop.chnum, len);
 80163a4:	7c3b      	ldrb	r3, [r7, #16]
 80163a6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80163aa:	b2db      	uxtb	r3, r3
 80163ac:	687a      	ldr	r2, [r7, #4]
 80163ae:	f103 0315 	add.w	r3, r3, #21
 80163b2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80163b6:	18d3      	adds	r3, r2, r3
 80163b8:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80163bc:	6819      	ldr	r1, [r3, #0]
 80163be:	7c3b      	ldrb	r3, [r7, #16]
 80163c0:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80163c4:	b2db      	uxtb	r3, r3
 80163c6:	461a      	mov	r2, r3
 80163c8:	8bbb      	ldrh	r3, [r7, #28]
 80163ca:	6878      	ldr	r0, [r7, #4]
 80163cc:	f7fe fe22 	bl	8015014 <USB_OTG_WritePacket>
    
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_buff  += len;
 80163d0:	7c3b      	ldrb	r3, [r7, #16]
 80163d2:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80163d6:	b2db      	uxtb	r3, r3
 80163d8:	7c3a      	ldrb	r2, [r7, #16]
 80163da:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 80163de:	b2d2      	uxtb	r2, r2
 80163e0:	6879      	ldr	r1, [r7, #4]
 80163e2:	f102 0215 	add.w	r2, r2, #21
 80163e6:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80163ea:	188a      	adds	r2, r1, r2
 80163ec:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 80163f0:	6811      	ldr	r1, [r2, #0]
 80163f2:	8bba      	ldrh	r2, [r7, #28]
 80163f4:	188a      	adds	r2, r1, r2
 80163f6:	6879      	ldr	r1, [r7, #4]
 80163f8:	f103 0315 	add.w	r3, r3, #21
 80163fc:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016400:	18cb      	adds	r3, r1, r3
 8016402:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8016406:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len   -= len;
 8016408:	7c3b      	ldrb	r3, [r7, #16]
 801640a:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801640e:	b2db      	uxtb	r3, r3
 8016410:	7c3a      	ldrb	r2, [r7, #16]
 8016412:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 8016416:	b2d2      	uxtb	r2, r2
 8016418:	6879      	ldr	r1, [r7, #4]
 801641a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801641e:	188a      	adds	r2, r1, r2
 8016420:	f502 620a 	add.w	r2, r2, #2208	; 0x8a0
 8016424:	6811      	ldr	r1, [r2, #0]
 8016426:	8bba      	ldrh	r2, [r7, #28]
 8016428:	1a8a      	subs	r2, r1, r2
 801642a:	6879      	ldr	r1, [r7, #4]
 801642c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016430:	18cb      	adds	r3, r1, r3
 8016432:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8016436:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_count  += len; 
 8016438:	7c3b      	ldrb	r3, [r7, #16]
 801643a:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801643e:	b2db      	uxtb	r3, r3
 8016440:	7c3a      	ldrb	r2, [r7, #16]
 8016442:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 8016446:	b2d2      	uxtb	r2, r2
 8016448:	6879      	ldr	r1, [r7, #4]
 801644a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801644e:	188a      	adds	r2, r1, r2
 8016450:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 8016454:	6811      	ldr	r1, [r2, #0]
 8016456:	8bba      	ldrh	r2, [r7, #28]
 8016458:	188a      	adds	r2, r1, r2
 801645a:	6879      	ldr	r1, [r7, #4]
 801645c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016460:	18cb      	adds	r3, r1, r3
 8016462:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 8016466:	601a      	str	r2, [r3, #0]
    
    hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	68db      	ldr	r3, [r3, #12]
 801646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801646e:	60fb      	str	r3, [r7, #12]
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 8016470:	89bb      	ldrh	r3, [r7, #12]
 8016472:	8bfa      	ldrh	r2, [r7, #30]
 8016474:	429a      	cmp	r2, r3
 8016476:	d20d      	bcs.n	8016494 <USB_OTG_USBH_handle_nptxfempty_ISR+0x1a0>
         (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len != 0))
 8016478:	7c3b      	ldrb	r3, [r7, #16]
 801647a:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801647e:	b2db      	uxtb	r3, r3
 8016480:	687a      	ldr	r2, [r7, #4]
 8016482:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016486:	18d3      	adds	r3, r2, r3
 8016488:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 801648c:	681b      	ldr	r3, [r3, #0]
  
  hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  
  len_words = (pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hnptxsts.b.nptxfspcavail > len_words)&&
 801648e:	2b00      	cmp	r3, #0
 8016490:	f47f af49 	bne.w	8016326 <USB_OTG_USBH_handle_nptxfempty_ISR+0x32>
    pdev->host.hc[hnptxsts.b.nptxqtop.chnum].xfer_count  += len; 
    
    hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
  }  
  
  return 1;
 8016494:	f04f 0301 	mov.w	r3, #1
}
 8016498:	4618      	mov	r0, r3
 801649a:	f107 0720 	add.w	r7, r7, #32
 801649e:	46bd      	mov	sp, r7
 80164a0:	bd80      	pop	{r7, pc}
 80164a2:	bf00      	nop

080164a4 <USB_OTG_USBH_handle_ptxfempty_ISR>:
*         Handles periodic tx fifo empty
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_ptxfempty_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80164a4:	b580      	push	{r7, lr}
 80164a6:	b086      	sub	sp, #24
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef      intmsk;
  USB_OTG_HPTXSTS_TypeDef      hptxsts; 
  uint16_t                     len_words , len; 
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	695b      	ldr	r3, [r3, #20]
 80164b0:	691b      	ldr	r3, [r3, #16]
 80164b2:	60bb      	str	r3, [r7, #8]
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
 80164b4:	7b3b      	ldrb	r3, [r7, #12]
 80164b6:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80164ba:	b2db      	uxtb	r3, r3
 80164bc:	687a      	ldr	r2, [r7, #4]
 80164be:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80164c2:	18d3      	adds	r3, r2, r3
 80164c4:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80164c8:	681b      	ldr	r3, [r3, #0]
 80164ca:	f103 0303 	add.w	r3, r3, #3
 80164ce:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80164d2:	82fb      	strh	r3, [r7, #22]
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 80164d4:	e0a4      	b.n	8016620 <USB_OTG_USBH_handle_ptxfempty_ISR+0x17c>
         (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len != 0))    
  {
    
    len = hptxsts.b.ptxfspcavail * 4;
 80164d6:	893b      	ldrh	r3, [r7, #8]
 80164d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80164dc:	82bb      	strh	r3, [r7, #20]
    
    if (len > pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len)
 80164de:	8aba      	ldrh	r2, [r7, #20]
 80164e0:	7b3b      	ldrb	r3, [r7, #12]
 80164e2:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80164e6:	b2db      	uxtb	r3, r3
 80164e8:	6879      	ldr	r1, [r7, #4]
 80164ea:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80164ee:	18cb      	adds	r3, r1, r3
 80164f0:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	429a      	cmp	r2, r3
 80164f8:	d91c      	bls.n	8016534 <USB_OTG_USBH_handle_ptxfempty_ISR+0x90>
    {
      len = pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len;
 80164fa:	7b3b      	ldrb	r3, [r7, #12]
 80164fc:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8016500:	b2db      	uxtb	r3, r3
 8016502:	687a      	ldr	r2, [r7, #4]
 8016504:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016508:	18d3      	adds	r3, r2, r3
 801650a:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	82bb      	strh	r3, [r7, #20]
      /* Last packet */
      intmsk.d32 = 0;
 8016512:	f04f 0300 	mov.w	r3, #0
 8016516:	613b      	str	r3, [r7, #16]
      intmsk.b.ptxfempty = 1;
 8016518:	693b      	ldr	r3, [r7, #16]
 801651a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 801651e:	613b      	str	r3, [r7, #16]
      USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0); 
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	68db      	ldr	r3, [r3, #12]
 8016524:	687a      	ldr	r2, [r7, #4]
 8016526:	68d2      	ldr	r2, [r2, #12]
 8016528:	6991      	ldr	r1, [r2, #24]
 801652a:	693a      	ldr	r2, [r7, #16]
 801652c:	ea6f 0202 	mvn.w	r2, r2
 8016530:	400a      	ands	r2, r1
 8016532:	619a      	str	r2, [r3, #24]
    }
    
    len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
 8016534:	7b3b      	ldrb	r3, [r7, #12]
 8016536:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801653a:	b2db      	uxtb	r3, r3
 801653c:	687a      	ldr	r2, [r7, #4]
 801653e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016542:	18d3      	adds	r3, r2, r3
 8016544:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8016548:	681b      	ldr	r3, [r3, #0]
 801654a:	f103 0303 	add.w	r3, r3, #3
 801654e:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8016552:	82fb      	strh	r3, [r7, #22]
    
    USB_OTG_WritePacket (pdev , pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_buff, hptxsts.b.ptxqtop.chnum, len);
 8016554:	7b3b      	ldrb	r3, [r7, #12]
 8016556:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801655a:	b2db      	uxtb	r3, r3
 801655c:	687a      	ldr	r2, [r7, #4]
 801655e:	f103 0315 	add.w	r3, r3, #21
 8016562:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016566:	18d3      	adds	r3, r2, r3
 8016568:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 801656c:	6819      	ldr	r1, [r3, #0]
 801656e:	7b3b      	ldrb	r3, [r7, #12]
 8016570:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8016574:	b2db      	uxtb	r3, r3
 8016576:	461a      	mov	r2, r3
 8016578:	8abb      	ldrh	r3, [r7, #20]
 801657a:	6878      	ldr	r0, [r7, #4]
 801657c:	f7fe fd4a 	bl	8015014 <USB_OTG_WritePacket>
    
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_buff  += len;
 8016580:	7b3b      	ldrb	r3, [r7, #12]
 8016582:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 8016586:	b2db      	uxtb	r3, r3
 8016588:	7b3a      	ldrb	r2, [r7, #12]
 801658a:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 801658e:	b2d2      	uxtb	r2, r2
 8016590:	6879      	ldr	r1, [r7, #4]
 8016592:	f102 0215 	add.w	r2, r2, #21
 8016596:	ea4f 1242 	mov.w	r2, r2, lsl #5
 801659a:	188a      	adds	r2, r1, r2
 801659c:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 80165a0:	6811      	ldr	r1, [r2, #0]
 80165a2:	8aba      	ldrh	r2, [r7, #20]
 80165a4:	188a      	adds	r2, r1, r2
 80165a6:	6879      	ldr	r1, [r7, #4]
 80165a8:	f103 0315 	add.w	r3, r3, #21
 80165ac:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80165b0:	18cb      	adds	r3, r1, r3
 80165b2:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80165b6:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len   -= len;
 80165b8:	7b3b      	ldrb	r3, [r7, #12]
 80165ba:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80165be:	b2db      	uxtb	r3, r3
 80165c0:	7b3a      	ldrb	r2, [r7, #12]
 80165c2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 80165c6:	b2d2      	uxtb	r2, r2
 80165c8:	6879      	ldr	r1, [r7, #4]
 80165ca:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80165ce:	188a      	adds	r2, r1, r2
 80165d0:	f502 620a 	add.w	r2, r2, #2208	; 0x8a0
 80165d4:	6811      	ldr	r1, [r2, #0]
 80165d6:	8aba      	ldrh	r2, [r7, #20]
 80165d8:	1a8a      	subs	r2, r1, r2
 80165da:	6879      	ldr	r1, [r7, #4]
 80165dc:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80165e0:	18cb      	adds	r3, r1, r3
 80165e2:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 80165e6:	601a      	str	r2, [r3, #0]
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_count  += len; 
 80165e8:	7b3b      	ldrb	r3, [r7, #12]
 80165ea:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 80165ee:	b2db      	uxtb	r3, r3
 80165f0:	7b3a      	ldrb	r2, [r7, #12]
 80165f2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
 80165f6:	b2d2      	uxtb	r2, r2
 80165f8:	6879      	ldr	r1, [r7, #4]
 80165fa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80165fe:	188a      	adds	r2, r1, r2
 8016600:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 8016604:	6811      	ldr	r1, [r2, #0]
 8016606:	8aba      	ldrh	r2, [r7, #20]
 8016608:	188a      	adds	r2, r1, r2
 801660a:	6879      	ldr	r1, [r7, #4]
 801660c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016610:	18cb      	adds	r3, r1, r3
 8016612:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 8016616:	601a      	str	r2, [r3, #0]
    
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	695b      	ldr	r3, [r3, #20]
 801661c:	691b      	ldr	r3, [r3, #16]
 801661e:	60bb      	str	r3, [r7, #8]
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 8016620:	893b      	ldrh	r3, [r7, #8]
 8016622:	8afa      	ldrh	r2, [r7, #22]
 8016624:	429a      	cmp	r2, r3
 8016626:	d20d      	bcs.n	8016644 <USB_OTG_USBH_handle_ptxfempty_ISR+0x1a0>
         (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len != 0))    
 8016628:	7b3b      	ldrb	r3, [r7, #12]
 801662a:	f3c3 03c3 	ubfx	r3, r3, #3, #4
 801662e:	b2db      	uxtb	r3, r3
 8016630:	687a      	ldr	r2, [r7, #4]
 8016632:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016636:	18d3      	adds	r3, r2, r3
 8016638:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 801663c:	681b      	ldr	r3, [r3, #0]
  
  hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  
  len_words = (pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_len + 3) / 4;
  
  while ((hptxsts.b.ptxfspcavail > len_words)&&
 801663e:	2b00      	cmp	r3, #0
 8016640:	f47f af49 	bne.w	80164d6 <USB_OTG_USBH_handle_ptxfempty_ISR+0x32>
    pdev->host.hc[hptxsts.b.ptxqtop.chnum].xfer_count  += len; 
    
    hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
  }  
  
  return 1;
 8016644:	f04f 0301 	mov.w	r3, #1
}
 8016648:	4618      	mov	r0, r3
 801664a:	f107 0718 	add.w	r7, r7, #24
 801664e:	46bd      	mov	sp, r7
 8016650:	bd80      	pop	{r7, pc}
 8016652:	bf00      	nop

08016654 <USB_OTG_USBH_handle_port_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_port_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8016654:	b580      	push	{r7, lr}
 8016656:	b088      	sub	sp, #32
 8016658:	af00      	add	r7, sp, #0
 801665a:	6078      	str	r0, [r7, #4]
  USB_OTG_HPRT0_TypeDef  hprt0;
  USB_OTG_HPRT0_TypeDef  hprt0_dup;
  USB_OTG_HCFG_TypeDef   hcfg;    
  uint32_t do_reset = 0;
 801665c:	f04f 0300 	mov.w	r3, #0
 8016660:	61fb      	str	r3, [r7, #28]
  uint32_t retval = 0;
 8016662:	f04f 0300 	mov.w	r3, #0
 8016666:	61bb      	str	r3, [r7, #24]
  
  hcfg.d32 = 0;
 8016668:	f04f 0300 	mov.w	r3, #0
 801666c:	60fb      	str	r3, [r7, #12]
  hprt0.d32 = 0;
 801666e:	f04f 0300 	mov.w	r3, #0
 8016672:	617b      	str	r3, [r7, #20]
  hprt0_dup.d32 = 0;
 8016674:	f04f 0300 	mov.w	r3, #0
 8016678:	613b      	str	r3, [r7, #16]
  
  hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8016680:	681b      	ldr	r3, [r3, #0]
 8016682:	617b      	str	r3, [r7, #20]
  hprt0_dup.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	613b      	str	r3, [r7, #16]
  
  /* Clear the interrupt bits in GINTSTS */
  
  hprt0_dup.b.prtena = 0;
 801668e:	693b      	ldr	r3, [r7, #16]
 8016690:	f36f 0382 	bfc	r3, #2, #1
 8016694:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtconndet = 0;
 8016696:	693b      	ldr	r3, [r7, #16]
 8016698:	f36f 0341 	bfc	r3, #1, #1
 801669c:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtenchng = 0;
 801669e:	693b      	ldr	r3, [r7, #16]
 80166a0:	f36f 03c3 	bfc	r3, #3, #1
 80166a4:	613b      	str	r3, [r7, #16]
  hprt0_dup.b.prtovrcurrchng = 0;
 80166a6:	693b      	ldr	r3, [r7, #16]
 80166a8:	f36f 1345 	bfc	r3, #5, #1
 80166ac:	613b      	str	r3, [r7, #16]
  
  /* Port Connect Detected */
  if (hprt0.b.prtconndet)
 80166ae:	7d3b      	ldrb	r3, [r7, #20]
 80166b0:	f003 0302 	and.w	r3, r3, #2
 80166b4:	b2db      	uxtb	r3, r3
 80166b6:	2b00      	cmp	r3, #0
 80166b8:	d00f      	beq.n	80166da <USB_OTG_USBH_handle_port_ISR+0x86>
  {

    hprt0_dup.b.prtconndet = 1;
 80166ba:	693b      	ldr	r3, [r7, #16]
 80166bc:	f043 0302 	orr.w	r3, r3, #2
 80166c0:	613b      	str	r3, [r7, #16]
    USBH_HCD_INT_fops->DevConnected(pdev);
 80166c2:	f240 034c 	movw	r3, #76	; 0x4c
 80166c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80166ca:	681b      	ldr	r3, [r3, #0]
 80166cc:	685b      	ldr	r3, [r3, #4]
 80166ce:	6878      	ldr	r0, [r7, #4]
 80166d0:	4798      	blx	r3
    retval |= 1;
 80166d2:	69bb      	ldr	r3, [r7, #24]
 80166d4:	f043 0301 	orr.w	r3, r3, #1
 80166d8:	61bb      	str	r3, [r7, #24]
  }
  
  /* Port Enable Changed */
  if (hprt0.b.prtenchng)
 80166da:	7d3b      	ldrb	r3, [r7, #20]
 80166dc:	f003 0308 	and.w	r3, r3, #8
 80166e0:	b2db      	uxtb	r3, r3
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d058      	beq.n	8016798 <USB_OTG_USBH_handle_port_ISR+0x144>
  {
    hprt0_dup.b.prtenchng = 1;
 80166e6:	693b      	ldr	r3, [r7, #16]
 80166e8:	f043 0308 	orr.w	r3, r3, #8
 80166ec:	613b      	str	r3, [r7, #16]
    
    if (hprt0.b.prtena == 1)
 80166ee:	7d3b      	ldrb	r3, [r7, #20]
 80166f0:	f003 0304 	and.w	r3, r3, #4
 80166f4:	b2db      	uxtb	r3, r3
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d04e      	beq.n	8016798 <USB_OTG_USBH_handle_port_ISR+0x144>
    {
      
      USBH_HCD_INT_fops->DevConnected(pdev);
 80166fa:	f240 034c 	movw	r3, #76	; 0x4c
 80166fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	685b      	ldr	r3, [r3, #4]
 8016706:	6878      	ldr	r0, [r7, #4]
 8016708:	4798      	blx	r3
      
      if ((hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED) ||
 801670a:	7dbb      	ldrb	r3, [r7, #22]
 801670c:	f003 0306 	and.w	r3, r3, #6
 8016710:	b2db      	uxtb	r3, r3
 8016712:	2b04      	cmp	r3, #4
 8016714:	d005      	beq.n	8016722 <USB_OTG_USBH_handle_port_ISR+0xce>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
 8016716:	7dbb      	ldrb	r3, [r7, #22]
 8016718:	f003 0306 	and.w	r3, r3, #6
 801671c:	b2db      	uxtb	r3, r3
    if (hprt0.b.prtena == 1)
    {
      
      USBH_HCD_INT_fops->DevConnected(pdev);
      
      if ((hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED) ||
 801671e:	2b02      	cmp	r3, #2
 8016720:	d135      	bne.n	801678e <USB_OTG_USBH_handle_port_ISR+0x13a>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	695b      	ldr	r3, [r3, #20]
 8016726:	681b      	ldr	r3, [r3, #0]
 8016728:	60fb      	str	r3, [r7, #12]
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 801672a:	7dbb      	ldrb	r3, [r7, #22]
 801672c:	f003 0306 	and.w	r3, r3, #6
 8016730:	b2db      	uxtb	r3, r3
 8016732:	2b04      	cmp	r3, #4
 8016734:	d117      	bne.n	8016766 <USB_OTG_USBH_handle_port_ISR+0x112>
        {
          USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HFIR, 6000 );
 8016736:	687b      	ldr	r3, [r7, #4]
 8016738:	695b      	ldr	r3, [r3, #20]
 801673a:	f241 7270 	movw	r2, #6000	; 0x1770
 801673e:	605a      	str	r2, [r3, #4]
          if (hcfg.b.fslspclksel != HCFG_6_MHZ)
 8016740:	7b3b      	ldrb	r3, [r7, #12]
 8016742:	f003 0303 	and.w	r3, r3, #3
 8016746:	b2db      	uxtb	r3, r3
 8016748:	2b02      	cmp	r3, #2
 801674a:	d024      	beq.n	8016796 <USB_OTG_USBH_handle_port_ISR+0x142>
          {
            if(pdev->cfg.phy_itface  == USB_OTG_EMBEDDED_PHY)
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	7a1b      	ldrb	r3, [r3, #8]
 8016750:	2b02      	cmp	r3, #2
 8016752:	d104      	bne.n	801675e <USB_OTG_USBH_handle_port_ISR+0x10a>
            {
              USB_OTG_InitFSLSPClkSel(pdev ,HCFG_6_MHZ );
 8016754:	6878      	ldr	r0, [r7, #4]
 8016756:	f04f 0102 	mov.w	r1, #2
 801675a:	f7fe fdbe 	bl	80152da <USB_OTG_InitFSLSPClkSel>
            }
            do_reset = 1;
 801675e:	f04f 0301 	mov.w	r3, #1
 8016762:	61fb      	str	r3, [r7, #28]
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 8016764:	e017      	b.n	8016796 <USB_OTG_USBH_handle_port_ISR+0x142>
          }
        }
        else
        {
          
          USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HFIR, 48000 );            
 8016766:	687b      	ldr	r3, [r7, #4]
 8016768:	695b      	ldr	r3, [r3, #20]
 801676a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 801676e:	605a      	str	r2, [r3, #4]
          if (hcfg.b.fslspclksel != HCFG_48_MHZ)
 8016770:	7b3b      	ldrb	r3, [r7, #12]
 8016772:	f003 0303 	and.w	r3, r3, #3
 8016776:	b2db      	uxtb	r3, r3
 8016778:	2b01      	cmp	r3, #1
 801677a:	d00c      	beq.n	8016796 <USB_OTG_USBH_handle_port_ISR+0x142>
          {
            USB_OTG_InitFSLSPClkSel(pdev ,HCFG_48_MHZ );
 801677c:	6878      	ldr	r0, [r7, #4]
 801677e:	f04f 0101 	mov.w	r1, #1
 8016782:	f7fe fdaa 	bl	80152da <USB_OTG_InitFSLSPClkSel>
            do_reset = 1;
 8016786:	f04f 0301 	mov.w	r3, #1
 801678a:	61fb      	str	r3, [r7, #28]
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 801678c:	e003      	b.n	8016796 <USB_OTG_USBH_handle_port_ISR+0x142>
          }
        }
      }
      else
      {
        do_reset = 1;
 801678e:	f04f 0301 	mov.w	r3, #1
 8016792:	61fb      	str	r3, [r7, #28]
 8016794:	e000      	b.n	8016798 <USB_OTG_USBH_handle_port_ISR+0x144>
          (hprt0.b.prtspd == HPRT0_PRTSPD_FULL_SPEED))
      {
        
        hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
        
        if (hprt0.b.prtspd == HPRT0_PRTSPD_LOW_SPEED)
 8016796:	bf00      	nop
        do_reset = 1;
      }
    }
  }
  /* Overcurrent Change Interrupt */
  if (hprt0.b.prtovrcurrchng)
 8016798:	7d3b      	ldrb	r3, [r7, #20]
 801679a:	f003 0320 	and.w	r3, r3, #32
 801679e:	b2db      	uxtb	r3, r3
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d007      	beq.n	80167b4 <USB_OTG_USBH_handle_port_ISR+0x160>
  {
    hprt0_dup.b.prtovrcurrchng = 1;
 80167a4:	693b      	ldr	r3, [r7, #16]
 80167a6:	f043 0320 	orr.w	r3, r3, #32
 80167aa:	613b      	str	r3, [r7, #16]
    retval |= 1;
 80167ac:	69bb      	ldr	r3, [r7, #24]
 80167ae:	f043 0301 	orr.w	r3, r3, #1
 80167b2:	61bb      	str	r3, [r7, #24]
  }
  if (do_reset)
 80167b4:	69fb      	ldr	r3, [r7, #28]
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d002      	beq.n	80167c0 <USB_OTG_USBH_handle_port_ISR+0x16c>
  {
    USB_OTG_ResetPort(pdev);
 80167ba:	6878      	ldr	r0, [r7, #4]
 80167bc:	f7fe fdc2 	bl	8015344 <USB_OTG_ResetPort>
  }
  /* Clear Port Interrupts */
  USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0_dup.d32);
 80167c0:	687b      	ldr	r3, [r7, #4]
 80167c2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80167c6:	693a      	ldr	r2, [r7, #16]
 80167c8:	601a      	str	r2, [r3, #0]
  
  return retval;
 80167ca:	69bb      	ldr	r3, [r7, #24]
}
 80167cc:	4618      	mov	r0, r3
 80167ce:	f107 0720 	add.w	r7, r7, #32
 80167d2:	46bd      	mov	sp, r7
 80167d4:	bd80      	pop	{r7, pc}
 80167d6:	bf00      	nop

080167d8 <USB_OTG_USBH_handle_hc_n_Out_ISR>:
* @param  pdev: Selected device
* @param  hc_num: Channel number
* @retval status 
*/
uint32_t USB_OTG_USBH_handle_hc_n_Out_ISR (USB_OTG_CORE_HANDLE *pdev , uint32_t num)
{
 80167d8:	b580      	push	{r7, lr}
 80167da:	b09a      	sub	sp, #104	; 0x68
 80167dc:	af00      	add	r7, sp, #0
 80167de:	6078      	str	r0, [r7, #4]
 80167e0:	6039      	str	r1, [r7, #0]
  USB_OTG_HCINTn_TypeDef     hcint;
  USB_OTG_HCINTMSK_TypeDef  hcintmsk;
  USB_OTG_HC_REGS *hcreg;
  USB_OTG_HCCHAR_TypeDef     hcchar; 
  
  hcreg = pdev->regs.HC_REGS[num];
 80167e2:	687a      	ldr	r2, [r7, #4]
 80167e4:	683b      	ldr	r3, [r7, #0]
 80167e6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80167ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80167ee:	18d3      	adds	r3, r2, r3
 80167f0:	689b      	ldr	r3, [r3, #8]
 80167f2:	667b      	str	r3, [r7, #100]	; 0x64
  hcint.d32 = USB_OTG_READ_REG32(&hcreg->HCINT);
 80167f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80167f6:	689b      	ldr	r3, [r3, #8]
 80167f8:	663b      	str	r3, [r7, #96]	; 0x60
  hcintmsk.d32 = USB_OTG_READ_REG32(&hcreg->HCINTMSK);
 80167fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80167fc:	68db      	ldr	r3, [r3, #12]
 80167fe:	65fb      	str	r3, [r7, #92]	; 0x5c
  hcint.d32 = hcint.d32 & hcintmsk.d32;
 8016800:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8016802:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016804:	4013      	ands	r3, r2
 8016806:	663b      	str	r3, [r7, #96]	; 0x60
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCCHAR);
 8016808:	687a      	ldr	r2, [r7, #4]
 801680a:	683b      	ldr	r3, [r7, #0]
 801680c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016810:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016814:	18d3      	adds	r3, r2, r3
 8016816:	689b      	ldr	r3, [r3, #8]
 8016818:	681b      	ldr	r3, [r3, #0]
 801681a:	65bb      	str	r3, [r7, #88]	; 0x58
  
  if (hcint.b.ahberr)
 801681c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8016820:	f003 0304 	and.w	r3, r3, #4
 8016824:	b2db      	uxtb	r3, r3
 8016826:	2b00      	cmp	r3, #0
 8016828:	d022      	beq.n	8016870 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x98>
  {
    CLEAR_HC_INT(hcreg ,ahberr);
 801682a:	f04f 0300 	mov.w	r3, #0
 801682e:	657b      	str	r3, [r7, #84]	; 0x54
 8016830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016832:	f043 0304 	orr.w	r3, r3, #4
 8016836:	657b      	str	r3, [r7, #84]	; 0x54
 8016838:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801683a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801683c:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 801683e:	687a      	ldr	r2, [r7, #4]
 8016840:	683b      	ldr	r3, [r7, #0]
 8016842:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016846:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801684a:	18d3      	adds	r3, r2, r3
 801684c:	689b      	ldr	r3, [r3, #8]
 801684e:	68db      	ldr	r3, [r3, #12]
 8016850:	653b      	str	r3, [r7, #80]	; 0x50
 8016852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016854:	f043 0302 	orr.w	r3, r3, #2
 8016858:	653b      	str	r3, [r7, #80]	; 0x50
 801685a:	687a      	ldr	r2, [r7, #4]
 801685c:	683b      	ldr	r3, [r7, #0]
 801685e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016862:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016866:	18d3      	adds	r3, r2, r3
 8016868:	689b      	ldr	r3, [r3, #8]
 801686a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801686c:	60da      	str	r2, [r3, #12]
 801686e:	e28c      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  } 
  else if (hcint.b.ack)
 8016870:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8016874:	f003 0320 	and.w	r3, r3, #32
 8016878:	b2db      	uxtb	r3, r3
 801687a:	2b00      	cmp	r3, #0
 801687c:	d00a      	beq.n	8016894 <USB_OTG_USBH_handle_hc_n_Out_ISR+0xbc>
  {
    CLEAR_HC_INT(hcreg , ack);
 801687e:	f04f 0300 	mov.w	r3, #0
 8016882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016886:	f043 0320 	orr.w	r3, r3, #32
 801688a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801688c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801688e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016890:	609a      	str	r2, [r3, #8]
 8016892:	e27a      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.frmovrun)
 8016894:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8016898:	f003 0302 	and.w	r3, r3, #2
 801689c:	b2db      	uxtb	r3, r3
 801689e:	2b00      	cmp	r3, #0
 80168a0:	d028      	beq.n	80168f4 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x11c>
  {
    UNMASK_HOST_INT_CHH (num);
 80168a2:	687a      	ldr	r2, [r7, #4]
 80168a4:	683b      	ldr	r3, [r7, #0]
 80168a6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80168aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80168ae:	18d3      	adds	r3, r2, r3
 80168b0:	689b      	ldr	r3, [r3, #8]
 80168b2:	68db      	ldr	r3, [r3, #12]
 80168b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80168b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80168b8:	f043 0302 	orr.w	r3, r3, #2
 80168bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80168be:	687a      	ldr	r2, [r7, #4]
 80168c0:	683b      	ldr	r3, [r7, #0]
 80168c2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80168c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80168ca:	18d3      	adds	r3, r2, r3
 80168cc:	689b      	ldr	r3, [r3, #8]
 80168ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80168d0:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 80168d2:	683b      	ldr	r3, [r7, #0]
 80168d4:	b2db      	uxtb	r3, r3
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	4619      	mov	r1, r3
 80168da:	f7fe fe93 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg ,frmovrun);
 80168de:	f04f 0300 	mov.w	r3, #0
 80168e2:	647b      	str	r3, [r7, #68]	; 0x44
 80168e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80168e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80168ea:	647b      	str	r3, [r7, #68]	; 0x44
 80168ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80168ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80168f0:	609a      	str	r2, [r3, #8]
 80168f2:	e24a      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.xfercompl)
 80168f4:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80168f8:	f003 0301 	and.w	r3, r3, #1
 80168fc:	b2db      	uxtb	r3, r3
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d03a      	beq.n	8016978 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x1a0>
  {
    pdev->host.ErrCnt[num] = 0;
 8016902:	687a      	ldr	r2, [r7, #4]
 8016904:	683b      	ldr	r3, [r7, #0]
 8016906:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 801690a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801690e:	18d3      	adds	r3, r2, r3
 8016910:	f04f 0200 	mov.w	r2, #0
 8016914:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8016916:	687a      	ldr	r2, [r7, #4]
 8016918:	683b      	ldr	r3, [r7, #0]
 801691a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801691e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016922:	18d3      	adds	r3, r2, r3
 8016924:	689b      	ldr	r3, [r3, #8]
 8016926:	68db      	ldr	r3, [r3, #12]
 8016928:	643b      	str	r3, [r7, #64]	; 0x40
 801692a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801692c:	f043 0302 	orr.w	r3, r3, #2
 8016930:	643b      	str	r3, [r7, #64]	; 0x40
 8016932:	687a      	ldr	r2, [r7, #4]
 8016934:	683b      	ldr	r3, [r7, #0]
 8016936:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801693a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801693e:	18d3      	adds	r3, r2, r3
 8016940:	689b      	ldr	r3, [r3, #8]
 8016942:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016944:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016946:	683b      	ldr	r3, [r7, #0]
 8016948:	b2db      	uxtb	r3, r3
 801694a:	6878      	ldr	r0, [r7, #4]
 801694c:	4619      	mov	r1, r3
 801694e:	f7fe fe59 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , xfercompl);
 8016952:	f04f 0300 	mov.w	r3, #0
 8016956:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801695a:	f043 0301 	orr.w	r3, r3, #1
 801695e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016960:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016962:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016964:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XFRC;            
 8016966:	687a      	ldr	r2, [r7, #4]
 8016968:	683b      	ldr	r3, [r7, #0]
 801696a:	18d3      	adds	r3, r2, r3
 801696c:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016970:	f04f 0201 	mov.w	r2, #1
 8016974:	721a      	strb	r2, [r3, #8]
 8016976:	e208      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.stall)
 8016978:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 801697c:	f003 0308 	and.w	r3, r3, #8
 8016980:	b2db      	uxtb	r3, r3
 8016982:	2b00      	cmp	r3, #0
 8016984:	d030      	beq.n	80169e8 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x210>
  {
    CLEAR_HC_INT(hcreg , stall);
 8016986:	f04f 0300 	mov.w	r3, #0
 801698a:	63bb      	str	r3, [r7, #56]	; 0x38
 801698c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801698e:	f043 0308 	orr.w	r3, r3, #8
 8016992:	63bb      	str	r3, [r7, #56]	; 0x38
 8016994:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016996:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016998:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 801699a:	687a      	ldr	r2, [r7, #4]
 801699c:	683b      	ldr	r3, [r7, #0]
 801699e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80169a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80169a6:	18d3      	adds	r3, r2, r3
 80169a8:	689b      	ldr	r3, [r3, #8]
 80169aa:	68db      	ldr	r3, [r3, #12]
 80169ac:	637b      	str	r3, [r7, #52]	; 0x34
 80169ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80169b0:	f043 0302 	orr.w	r3, r3, #2
 80169b4:	637b      	str	r3, [r7, #52]	; 0x34
 80169b6:	687a      	ldr	r2, [r7, #4]
 80169b8:	683b      	ldr	r3, [r7, #0]
 80169ba:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80169be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80169c2:	18d3      	adds	r3, r2, r3
 80169c4:	689b      	ldr	r3, [r3, #8]
 80169c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80169c8:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 80169ca:	683b      	ldr	r3, [r7, #0]
 80169cc:	b2db      	uxtb	r3, r3
 80169ce:	6878      	ldr	r0, [r7, #4]
 80169d0:	4619      	mov	r1, r3
 80169d2:	f7fe fe17 	bl	8015604 <USB_OTG_HC_Halt>
    pdev->host.HC_Status[num] = HC_STALL;      
 80169d6:	687a      	ldr	r2, [r7, #4]
 80169d8:	683b      	ldr	r3, [r7, #0]
 80169da:	18d3      	adds	r3, r2, r3
 80169dc:	f603 0368 	addw	r3, r3, #2152	; 0x868
 80169e0:	f04f 0205 	mov.w	r2, #5
 80169e4:	721a      	strb	r2, [r3, #8]
 80169e6:	e1d0      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.nak)
 80169e8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80169ec:	f003 0310 	and.w	r3, r3, #16
 80169f0:	b2db      	uxtb	r3, r3
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d03a      	beq.n	8016a6c <USB_OTG_USBH_handle_hc_n_Out_ISR+0x294>
  {
    pdev->host.ErrCnt[num] = 0;
 80169f6:	687a      	ldr	r2, [r7, #4]
 80169f8:	683b      	ldr	r3, [r7, #0]
 80169fa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80169fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a02:	18d3      	adds	r3, r2, r3
 8016a04:	f04f 0200 	mov.w	r2, #0
 8016a08:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8016a0a:	687a      	ldr	r2, [r7, #4]
 8016a0c:	683b      	ldr	r3, [r7, #0]
 8016a0e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016a12:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a16:	18d3      	adds	r3, r2, r3
 8016a18:	689b      	ldr	r3, [r3, #8]
 8016a1a:	68db      	ldr	r3, [r3, #12]
 8016a1c:	633b      	str	r3, [r7, #48]	; 0x30
 8016a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a20:	f043 0302 	orr.w	r3, r3, #2
 8016a24:	633b      	str	r3, [r7, #48]	; 0x30
 8016a26:	687a      	ldr	r2, [r7, #4]
 8016a28:	683b      	ldr	r3, [r7, #0]
 8016a2a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016a2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a32:	18d3      	adds	r3, r2, r3
 8016a34:	689b      	ldr	r3, [r3, #8]
 8016a36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016a38:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016a3a:	683b      	ldr	r3, [r7, #0]
 8016a3c:	b2db      	uxtb	r3, r3
 8016a3e:	6878      	ldr	r0, [r7, #4]
 8016a40:	4619      	mov	r1, r3
 8016a42:	f7fe fddf 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);
 8016a46:	f04f 0300 	mov.w	r3, #0
 8016a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a4e:	f043 0310 	orr.w	r3, r3, #16
 8016a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016a54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016a56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016a58:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_NAK;      
 8016a5a:	687a      	ldr	r2, [r7, #4]
 8016a5c:	683b      	ldr	r3, [r7, #0]
 8016a5e:	18d3      	adds	r3, r2, r3
 8016a60:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016a64:	f04f 0203 	mov.w	r2, #3
 8016a68:	721a      	strb	r2, [r3, #8]
 8016a6a:	e18e      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  
  else if (hcint.b.xacterr)
 8016a6c:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8016a70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8016a74:	b2db      	uxtb	r3, r3
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d042      	beq.n	8016b00 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x328>
  {
    UNMASK_HOST_INT_CHH (num);
 8016a7a:	687a      	ldr	r2, [r7, #4]
 8016a7c:	683b      	ldr	r3, [r7, #0]
 8016a7e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016a82:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016a86:	18d3      	adds	r3, r2, r3
 8016a88:	689b      	ldr	r3, [r3, #8]
 8016a8a:	68db      	ldr	r3, [r3, #12]
 8016a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8016a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a90:	f043 0302 	orr.w	r3, r3, #2
 8016a94:	62bb      	str	r3, [r7, #40]	; 0x28
 8016a96:	687a      	ldr	r2, [r7, #4]
 8016a98:	683b      	ldr	r3, [r7, #0]
 8016a9a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016a9e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016aa2:	18d3      	adds	r3, r2, r3
 8016aa4:	689b      	ldr	r3, [r3, #8]
 8016aa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016aa8:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016aaa:	683b      	ldr	r3, [r7, #0]
 8016aac:	b2db      	uxtb	r3, r3
 8016aae:	6878      	ldr	r0, [r7, #4]
 8016ab0:	4619      	mov	r1, r3
 8016ab2:	f7fe fda7 	bl	8015604 <USB_OTG_HC_Halt>
    pdev->host.ErrCnt[num] ++;
 8016ab6:	687a      	ldr	r2, [r7, #4]
 8016ab8:	683b      	ldr	r3, [r7, #0]
 8016aba:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8016abe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ac2:	18d3      	adds	r3, r2, r3
 8016ac4:	689b      	ldr	r3, [r3, #8]
 8016ac6:	f103 0201 	add.w	r2, r3, #1
 8016aca:	6879      	ldr	r1, [r7, #4]
 8016acc:	683b      	ldr	r3, [r7, #0]
 8016ace:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8016ad2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016ad6:	18cb      	adds	r3, r1, r3
 8016ad8:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XACTERR;
 8016ada:	687a      	ldr	r2, [r7, #4]
 8016adc:	683b      	ldr	r3, [r7, #0]
 8016ade:	18d3      	adds	r3, r2, r3
 8016ae0:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016ae4:	f04f 0206 	mov.w	r2, #6
 8016ae8:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , xacterr);
 8016aea:	f04f 0300 	mov.w	r3, #0
 8016aee:	627b      	str	r3, [r7, #36]	; 0x24
 8016af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016af6:	627b      	str	r3, [r7, #36]	; 0x24
 8016af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8016afa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016afc:	609a      	str	r2, [r3, #8]
 8016afe:	e144      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.nyet)
 8016b00:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8016b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8016b08:	b2db      	uxtb	r3, r3
 8016b0a:	2b00      	cmp	r3, #0
 8016b0c:	d03a      	beq.n	8016b84 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x3ac>
  {
    pdev->host.ErrCnt[num] = 0;
 8016b0e:	687a      	ldr	r2, [r7, #4]
 8016b10:	683b      	ldr	r3, [r7, #0]
 8016b12:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8016b16:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b1a:	18d3      	adds	r3, r2, r3
 8016b1c:	f04f 0200 	mov.w	r2, #0
 8016b20:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8016b22:	687a      	ldr	r2, [r7, #4]
 8016b24:	683b      	ldr	r3, [r7, #0]
 8016b26:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016b2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b2e:	18d3      	adds	r3, r2, r3
 8016b30:	689b      	ldr	r3, [r3, #8]
 8016b32:	68db      	ldr	r3, [r3, #12]
 8016b34:	623b      	str	r3, [r7, #32]
 8016b36:	6a3b      	ldr	r3, [r7, #32]
 8016b38:	f043 0302 	orr.w	r3, r3, #2
 8016b3c:	623b      	str	r3, [r7, #32]
 8016b3e:	687a      	ldr	r2, [r7, #4]
 8016b40:	683b      	ldr	r3, [r7, #0]
 8016b42:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016b46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b4a:	18d3      	adds	r3, r2, r3
 8016b4c:	689b      	ldr	r3, [r3, #8]
 8016b4e:	6a3a      	ldr	r2, [r7, #32]
 8016b50:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016b52:	683b      	ldr	r3, [r7, #0]
 8016b54:	b2db      	uxtb	r3, r3
 8016b56:	6878      	ldr	r0, [r7, #4]
 8016b58:	4619      	mov	r1, r3
 8016b5a:	f7fe fd53 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nyet);
 8016b5e:	f04f 0300 	mov.w	r3, #0
 8016b62:	61fb      	str	r3, [r7, #28]
 8016b64:	69fb      	ldr	r3, [r7, #28]
 8016b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b6a:	61fb      	str	r3, [r7, #28]
 8016b6c:	69fa      	ldr	r2, [r7, #28]
 8016b6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016b70:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_NYET;    
 8016b72:	687a      	ldr	r2, [r7, #4]
 8016b74:	683b      	ldr	r3, [r7, #0]
 8016b76:	18d3      	adds	r3, r2, r3
 8016b78:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016b7c:	f04f 0204 	mov.w	r2, #4
 8016b80:	721a      	strb	r2, [r3, #8]
 8016b82:	e102      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }
  else if (hcint.b.datatglerr)
 8016b84:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8016b88:	f003 0304 	and.w	r3, r3, #4
 8016b8c:	b2db      	uxtb	r3, r3
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d03a      	beq.n	8016c08 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x430>
  {
    
    UNMASK_HOST_INT_CHH (num);
 8016b92:	687a      	ldr	r2, [r7, #4]
 8016b94:	683b      	ldr	r3, [r7, #0]
 8016b96:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016b9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016b9e:	18d3      	adds	r3, r2, r3
 8016ba0:	689b      	ldr	r3, [r3, #8]
 8016ba2:	68db      	ldr	r3, [r3, #12]
 8016ba4:	61bb      	str	r3, [r7, #24]
 8016ba6:	69bb      	ldr	r3, [r7, #24]
 8016ba8:	f043 0302 	orr.w	r3, r3, #2
 8016bac:	61bb      	str	r3, [r7, #24]
 8016bae:	687a      	ldr	r2, [r7, #4]
 8016bb0:	683b      	ldr	r3, [r7, #0]
 8016bb2:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016bb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016bba:	18d3      	adds	r3, r2, r3
 8016bbc:	689b      	ldr	r3, [r3, #8]
 8016bbe:	69ba      	ldr	r2, [r7, #24]
 8016bc0:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016bc2:	683b      	ldr	r3, [r7, #0]
 8016bc4:	b2db      	uxtb	r3, r3
 8016bc6:	6878      	ldr	r0, [r7, #4]
 8016bc8:	4619      	mov	r1, r3
 8016bca:	f7fe fd1b 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);   
 8016bce:	f04f 0300 	mov.w	r3, #0
 8016bd2:	617b      	str	r3, [r7, #20]
 8016bd4:	697b      	ldr	r3, [r7, #20]
 8016bd6:	f043 0310 	orr.w	r3, r3, #16
 8016bda:	617b      	str	r3, [r7, #20]
 8016bdc:	697a      	ldr	r2, [r7, #20]
 8016bde:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016be0:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_DATATGLERR;
 8016be2:	687a      	ldr	r2, [r7, #4]
 8016be4:	683b      	ldr	r3, [r7, #0]
 8016be6:	18d3      	adds	r3, r2, r3
 8016be8:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016bec:	f04f 0208 	mov.w	r2, #8
 8016bf0:	721a      	strb	r2, [r3, #8]
    
    CLEAR_HC_INT(hcreg , datatglerr);
 8016bf2:	f04f 0300 	mov.w	r3, #0
 8016bf6:	613b      	str	r3, [r7, #16]
 8016bf8:	693b      	ldr	r3, [r7, #16]
 8016bfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8016bfe:	613b      	str	r3, [r7, #16]
 8016c00:	693a      	ldr	r2, [r7, #16]
 8016c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016c04:	609a      	str	r2, [r3, #8]
 8016c06:	e0c0      	b.n	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  }  
  else if (hcint.b.chhltd)
 8016c08:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8016c0c:	f003 0302 	and.w	r3, r3, #2
 8016c10:	b2db      	uxtb	r3, r3
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	f000 80b9 	beq.w	8016d8a <USB_OTG_USBH_handle_hc_n_Out_ISR+0x5b2>
  {
    MASK_HOST_INT_CHH (num);
 8016c18:	687a      	ldr	r2, [r7, #4]
 8016c1a:	683b      	ldr	r3, [r7, #0]
 8016c1c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016c20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c24:	18d3      	adds	r3, r2, r3
 8016c26:	689b      	ldr	r3, [r3, #8]
 8016c28:	68db      	ldr	r3, [r3, #12]
 8016c2a:	60fb      	str	r3, [r7, #12]
 8016c2c:	68fb      	ldr	r3, [r7, #12]
 8016c2e:	f36f 0341 	bfc	r3, #1, #1
 8016c32:	60fb      	str	r3, [r7, #12]
 8016c34:	687a      	ldr	r2, [r7, #4]
 8016c36:	683b      	ldr	r3, [r7, #0]
 8016c38:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016c3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016c40:	18d3      	adds	r3, r2, r3
 8016c42:	689b      	ldr	r3, [r3, #8]
 8016c44:	68fa      	ldr	r2, [r7, #12]
 8016c46:	60da      	str	r2, [r3, #12]
    
    if(pdev->host.HC_Status[num] == HC_XFRC)
 8016c48:	687a      	ldr	r2, [r7, #4]
 8016c4a:	683b      	ldr	r3, [r7, #0]
 8016c4c:	18d3      	adds	r3, r2, r3
 8016c4e:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016c52:	7a1b      	ldrb	r3, [r3, #8]
 8016c54:	b2db      	uxtb	r3, r3
 8016c56:	2b01      	cmp	r3, #1
 8016c58:	d122      	bne.n	8016ca0 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x4c8>
    {
      pdev->host.URB_State[num] = URB_DONE;  
 8016c5a:	687a      	ldr	r2, [r7, #4]
 8016c5c:	683b      	ldr	r3, [r7, #0]
 8016c5e:	18d3      	adds	r3, r2, r3
 8016c60:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8016c64:	f04f 0201 	mov.w	r2, #1
 8016c68:	71da      	strb	r2, [r3, #7]
      
      if (hcchar.b.eptype == EP_TYPE_BULK)
 8016c6a:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 8016c6e:	f003 030c 	and.w	r3, r3, #12
 8016c72:	b2db      	uxtb	r3, r3
 8016c74:	2b08      	cmp	r3, #8
 8016c76:	d17e      	bne.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      {
        pdev->host.hc[num].toggle_out ^= 1; 
 8016c78:	687a      	ldr	r2, [r7, #4]
 8016c7a:	683b      	ldr	r3, [r7, #0]
 8016c7c:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8016c80:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016c84:	18d3      	adds	r3, r2, r3
 8016c86:	7a5b      	ldrb	r3, [r3, #9]
 8016c88:	f083 0301 	eor.w	r3, r3, #1
 8016c8c:	b2da      	uxtb	r2, r3
 8016c8e:	6879      	ldr	r1, [r7, #4]
 8016c90:	683b      	ldr	r3, [r7, #0]
 8016c92:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8016c96:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016c9a:	18cb      	adds	r3, r1, r3
 8016c9c:	725a      	strb	r2, [r3, #9]
 8016c9e:	e06a      	b.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      }
    }
    else if(pdev->host.HC_Status[num] == HC_NAK)
 8016ca0:	687a      	ldr	r2, [r7, #4]
 8016ca2:	683b      	ldr	r3, [r7, #0]
 8016ca4:	18d3      	adds	r3, r2, r3
 8016ca6:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016caa:	7a1b      	ldrb	r3, [r3, #8]
 8016cac:	b2db      	uxtb	r3, r3
 8016cae:	2b03      	cmp	r3, #3
 8016cb0:	d108      	bne.n	8016cc4 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x4ec>
    {
      pdev->host.URB_State[num] = URB_NOTREADY;      
 8016cb2:	687a      	ldr	r2, [r7, #4]
 8016cb4:	683b      	ldr	r3, [r7, #0]
 8016cb6:	18d3      	adds	r3, r2, r3
 8016cb8:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8016cbc:	f04f 0202 	mov.w	r2, #2
 8016cc0:	71da      	strb	r2, [r3, #7]
 8016cc2:	e058      	b.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }    
    else if(pdev->host.HC_Status[num] == HC_NYET)
 8016cc4:	687a      	ldr	r2, [r7, #4]
 8016cc6:	683b      	ldr	r3, [r7, #0]
 8016cc8:	18d3      	adds	r3, r2, r3
 8016cca:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016cce:	7a1b      	ldrb	r3, [r3, #8]
 8016cd0:	b2db      	uxtb	r3, r3
 8016cd2:	2b04      	cmp	r3, #4
 8016cd4:	d118      	bne.n	8016d08 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x530>
    {
      if(pdev->host.hc[num].do_ping == 1)
 8016cd6:	687a      	ldr	r2, [r7, #4]
 8016cd8:	683b      	ldr	r3, [r7, #0]
 8016cda:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016cde:	18d3      	adds	r3, r2, r3
 8016ce0:	f603 0388 	addw	r3, r3, #2184	; 0x888
 8016ce4:	7b1b      	ldrb	r3, [r3, #12]
 8016ce6:	2b01      	cmp	r3, #1
 8016ce8:	d105      	bne.n	8016cf6 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x51e>
      {
        USB_OTG_HC_DoPing(pdev, num);
 8016cea:	683b      	ldr	r3, [r7, #0]
 8016cec:	b2db      	uxtb	r3, r3
 8016cee:	6878      	ldr	r0, [r7, #4]
 8016cf0:	4619      	mov	r1, r3
 8016cf2:	f7fe fca4 	bl	801563e <USB_OTG_HC_DoPing>
      }
      pdev->host.URB_State[num] = URB_NOTREADY;      
 8016cf6:	687a      	ldr	r2, [r7, #4]
 8016cf8:	683b      	ldr	r3, [r7, #0]
 8016cfa:	18d3      	adds	r3, r2, r3
 8016cfc:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8016d00:	f04f 0202 	mov.w	r2, #2
 8016d04:	71da      	strb	r2, [r3, #7]
 8016d06:	e036      	b.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }      
    else if(pdev->host.HC_Status[num] == HC_STALL)
 8016d08:	687a      	ldr	r2, [r7, #4]
 8016d0a:	683b      	ldr	r3, [r7, #0]
 8016d0c:	18d3      	adds	r3, r2, r3
 8016d0e:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016d12:	7a1b      	ldrb	r3, [r3, #8]
 8016d14:	b2db      	uxtb	r3, r3
 8016d16:	2b05      	cmp	r3, #5
 8016d18:	d108      	bne.n	8016d2c <USB_OTG_USBH_handle_hc_n_Out_ISR+0x554>
    {
      pdev->host.URB_State[num] = URB_STALL;      
 8016d1a:	687a      	ldr	r2, [r7, #4]
 8016d1c:	683b      	ldr	r3, [r7, #0]
 8016d1e:	18d3      	adds	r3, r2, r3
 8016d20:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8016d24:	f04f 0204 	mov.w	r2, #4
 8016d28:	71da      	strb	r2, [r3, #7]
 8016d2a:	e024      	b.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    }  
    else if(pdev->host.HC_Status[num] == HC_XACTERR)
 8016d2c:	687a      	ldr	r2, [r7, #4]
 8016d2e:	683b      	ldr	r3, [r7, #0]
 8016d30:	18d3      	adds	r3, r2, r3
 8016d32:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016d36:	7a1b      	ldrb	r3, [r3, #8]
 8016d38:	b2db      	uxtb	r3, r3
 8016d3a:	2b06      	cmp	r3, #6
 8016d3c:	d11b      	bne.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
    {
      if (pdev->host.ErrCnt[num] == 3)
 8016d3e:	687a      	ldr	r2, [r7, #4]
 8016d40:	683b      	ldr	r3, [r7, #0]
 8016d42:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8016d46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d4a:	18d3      	adds	r3, r2, r3
 8016d4c:	689b      	ldr	r3, [r3, #8]
 8016d4e:	2b03      	cmp	r3, #3
 8016d50:	d111      	bne.n	8016d76 <USB_OTG_USBH_handle_hc_n_Out_ISR+0x59e>
      {
        pdev->host.URB_State[num] = URB_ERROR;  
 8016d52:	687a      	ldr	r2, [r7, #4]
 8016d54:	683b      	ldr	r3, [r7, #0]
 8016d56:	18d3      	adds	r3, r2, r3
 8016d58:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8016d5c:	f04f 0203 	mov.w	r2, #3
 8016d60:	71da      	strb	r2, [r3, #7]
        pdev->host.ErrCnt[num] = 0;
 8016d62:	687a      	ldr	r2, [r7, #4]
 8016d64:	683b      	ldr	r3, [r7, #0]
 8016d66:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8016d6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016d6e:	18d3      	adds	r3, r2, r3
 8016d70:	f04f 0200 	mov.w	r2, #0
 8016d74:	609a      	str	r2, [r3, #8]
      }
    }
    CLEAR_HC_INT(hcreg , chhltd);    
 8016d76:	f04f 0300 	mov.w	r3, #0
 8016d7a:	60bb      	str	r3, [r7, #8]
 8016d7c:	68bb      	ldr	r3, [r7, #8]
 8016d7e:	f043 0302 	orr.w	r3, r3, #2
 8016d82:	60bb      	str	r3, [r7, #8]
 8016d84:	68ba      	ldr	r2, [r7, #8]
 8016d86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016d88:	609a      	str	r2, [r3, #8]
  }
  
  
  return 1;
 8016d8a:	f04f 0301 	mov.w	r3, #1
}
 8016d8e:	4618      	mov	r0, r3
 8016d90:	f107 0768 	add.w	r7, r7, #104	; 0x68
 8016d94:	46bd      	mov	sp, r7
 8016d96:	bd80      	pop	{r7, pc}

08016d98 <USB_OTG_USBH_handle_hc_n_In_ISR>:
* @param  pdev: Selected device
* @param  hc_num: Channel number
* @retval status 
*/
uint32_t USB_OTG_USBH_handle_hc_n_In_ISR (USB_OTG_CORE_HANDLE *pdev , uint32_t num)
{
 8016d98:	b580      	push	{r7, lr}
 8016d9a:	b09c      	sub	sp, #112	; 0x70
 8016d9c:	af00      	add	r7, sp, #0
 8016d9e:	6078      	str	r0, [r7, #4]
 8016da0:	6039      	str	r1, [r7, #0]
  USB_OTG_HCCHAR_TypeDef     hcchar; 
  USB_OTG_HCTSIZn_TypeDef  hctsiz;
  USB_OTG_HC_REGS *hcreg;
  
  
  hcreg = pdev->regs.HC_REGS[num];
 8016da2:	687a      	ldr	r2, [r7, #4]
 8016da4:	683b      	ldr	r3, [r7, #0]
 8016da6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016daa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016dae:	18d3      	adds	r3, r2, r3
 8016db0:	689b      	ldr	r3, [r3, #8]
 8016db2:	66fb      	str	r3, [r7, #108]	; 0x6c
  hcint.d32 = USB_OTG_READ_REG32(&hcreg->HCINT);
 8016db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016db6:	689b      	ldr	r3, [r3, #8]
 8016db8:	66bb      	str	r3, [r7, #104]	; 0x68
  hcintmsk.d32 = USB_OTG_READ_REG32(&hcreg->HCINTMSK);
 8016dba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016dbc:	68db      	ldr	r3, [r3, #12]
 8016dbe:	667b      	str	r3, [r7, #100]	; 0x64
  hcint.d32 = hcint.d32 & hcintmsk.d32;
 8016dc0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016dc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016dc4:	4013      	ands	r3, r2
 8016dc6:	66bb      	str	r3, [r7, #104]	; 0x68
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCCHAR);
 8016dc8:	687a      	ldr	r2, [r7, #4]
 8016dca:	683b      	ldr	r3, [r7, #0]
 8016dcc:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016dd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016dd4:	18d3      	adds	r3, r2, r3
 8016dd6:	689b      	ldr	r3, [r3, #8]
 8016dd8:	681b      	ldr	r3, [r3, #0]
 8016dda:	663b      	str	r3, [r7, #96]	; 0x60
  hcintmsk.d32 = 0;
 8016ddc:	f04f 0300 	mov.w	r3, #0
 8016de0:	667b      	str	r3, [r7, #100]	; 0x64
  
  
  if (hcint.b.ahberr)
 8016de2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8016de6:	f003 0304 	and.w	r3, r3, #4
 8016dea:	b2db      	uxtb	r3, r3
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d022      	beq.n	8016e36 <USB_OTG_USBH_handle_hc_n_In_ISR+0x9e>
  {
    CLEAR_HC_INT(hcreg ,ahberr);
 8016df0:	f04f 0300 	mov.w	r3, #0
 8016df4:	65bb      	str	r3, [r7, #88]	; 0x58
 8016df6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016df8:	f043 0304 	orr.w	r3, r3, #4
 8016dfc:	65bb      	str	r3, [r7, #88]	; 0x58
 8016dfe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8016e00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016e02:	609a      	str	r2, [r3, #8]
    UNMASK_HOST_INT_CHH (num);
 8016e04:	687a      	ldr	r2, [r7, #4]
 8016e06:	683b      	ldr	r3, [r7, #0]
 8016e08:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016e0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e10:	18d3      	adds	r3, r2, r3
 8016e12:	689b      	ldr	r3, [r3, #8]
 8016e14:	68db      	ldr	r3, [r3, #12]
 8016e16:	657b      	str	r3, [r7, #84]	; 0x54
 8016e18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016e1a:	f043 0302 	orr.w	r3, r3, #2
 8016e1e:	657b      	str	r3, [r7, #84]	; 0x54
 8016e20:	687a      	ldr	r2, [r7, #4]
 8016e22:	683b      	ldr	r3, [r7, #0]
 8016e24:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016e28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e2c:	18d3      	adds	r3, r2, r3
 8016e2e:	689b      	ldr	r3, [r3, #8]
 8016e30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016e32:	60da      	str	r2, [r3, #12]
 8016e34:	e098      	b.n	8016f68 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }  
  else if (hcint.b.ack)
 8016e36:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8016e3a:	f003 0320 	and.w	r3, r3, #32
 8016e3e:	b2db      	uxtb	r3, r3
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d00a      	beq.n	8016e5a <USB_OTG_USBH_handle_hc_n_In_ISR+0xc2>
  {
    CLEAR_HC_INT(hcreg ,ack);
 8016e44:	f04f 0300 	mov.w	r3, #0
 8016e48:	653b      	str	r3, [r7, #80]	; 0x50
 8016e4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016e4c:	f043 0320 	orr.w	r3, r3, #32
 8016e50:	653b      	str	r3, [r7, #80]	; 0x50
 8016e52:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8016e54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016e56:	609a      	str	r2, [r3, #8]
 8016e58:	e086      	b.n	8016f68 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }
  
  else if (hcint.b.stall)  
 8016e5a:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8016e5e:	f003 0308 	and.w	r3, r3, #8
 8016e62:	b2db      	uxtb	r3, r3
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d03e      	beq.n	8016ee6 <USB_OTG_USBH_handle_hc_n_In_ISR+0x14e>
  {
    UNMASK_HOST_INT_CHH (num);
 8016e68:	687a      	ldr	r2, [r7, #4]
 8016e6a:	683b      	ldr	r3, [r7, #0]
 8016e6c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016e70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e74:	18d3      	adds	r3, r2, r3
 8016e76:	689b      	ldr	r3, [r3, #8]
 8016e78:	68db      	ldr	r3, [r3, #12]
 8016e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016e7e:	f043 0302 	orr.w	r3, r3, #2
 8016e82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016e84:	687a      	ldr	r2, [r7, #4]
 8016e86:	683b      	ldr	r3, [r7, #0]
 8016e88:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016e8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016e90:	18d3      	adds	r3, r2, r3
 8016e92:	689b      	ldr	r3, [r3, #8]
 8016e94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016e96:	60da      	str	r2, [r3, #12]
    pdev->host.HC_Status[num] = HC_STALL; 
 8016e98:	687a      	ldr	r2, [r7, #4]
 8016e9a:	683b      	ldr	r3, [r7, #0]
 8016e9c:	18d3      	adds	r3, r2, r3
 8016e9e:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016ea2:	f04f 0205 	mov.w	r2, #5
 8016ea6:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , nak);   /* Clear the NAK Condition */
 8016ea8:	f04f 0300 	mov.w	r3, #0
 8016eac:	64bb      	str	r3, [r7, #72]	; 0x48
 8016eae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016eb0:	f043 0310 	orr.w	r3, r3, #16
 8016eb4:	64bb      	str	r3, [r7, #72]	; 0x48
 8016eb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016eb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016eba:	609a      	str	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , stall); /* Clear the STALL Condition */
 8016ebc:	f04f 0300 	mov.w	r3, #0
 8016ec0:	647b      	str	r3, [r7, #68]	; 0x44
 8016ec2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016ec4:	f043 0308 	orr.w	r3, r3, #8
 8016ec8:	647b      	str	r3, [r7, #68]	; 0x44
 8016eca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016ece:	609a      	str	r2, [r3, #8]
    hcint.b.nak = 0;           /* NOTE: When there is a 'stall', reset also nak, 
 8016ed0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016ed2:	f36f 1304 	bfc	r3, #4, #1
 8016ed6:	66bb      	str	r3, [r7, #104]	; 0x68
                                  else, the pdev->host.HC_Status = HC_STALL
    will be overwritten by 'nak' in code below */
    USB_OTG_HC_Halt(pdev, num);    
 8016ed8:	683b      	ldr	r3, [r7, #0]
 8016eda:	b2db      	uxtb	r3, r3
 8016edc:	6878      	ldr	r0, [r7, #4]
 8016ede:	4619      	mov	r1, r3
 8016ee0:	f7fe fb90 	bl	8015604 <USB_OTG_HC_Halt>
 8016ee4:	e040      	b.n	8016f68 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  }
  else if (hcint.b.datatglerr)
 8016ee6:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8016eea:	f003 0304 	and.w	r3, r3, #4
 8016eee:	b2db      	uxtb	r3, r3
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d039      	beq.n	8016f68 <USB_OTG_USBH_handle_hc_n_In_ISR+0x1d0>
  {
    
    UNMASK_HOST_INT_CHH (num);
 8016ef4:	687a      	ldr	r2, [r7, #4]
 8016ef6:	683b      	ldr	r3, [r7, #0]
 8016ef8:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016efc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f00:	18d3      	adds	r3, r2, r3
 8016f02:	689b      	ldr	r3, [r3, #8]
 8016f04:	68db      	ldr	r3, [r3, #12]
 8016f06:	643b      	str	r3, [r7, #64]	; 0x40
 8016f08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016f0a:	f043 0302 	orr.w	r3, r3, #2
 8016f0e:	643b      	str	r3, [r7, #64]	; 0x40
 8016f10:	687a      	ldr	r2, [r7, #4]
 8016f12:	683b      	ldr	r3, [r7, #0]
 8016f14:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016f18:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f1c:	18d3      	adds	r3, r2, r3
 8016f1e:	689b      	ldr	r3, [r3, #8]
 8016f20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016f22:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016f24:	683b      	ldr	r3, [r7, #0]
 8016f26:	b2db      	uxtb	r3, r3
 8016f28:	6878      	ldr	r0, [r7, #4]
 8016f2a:	4619      	mov	r1, r3
 8016f2c:	f7fe fb6a 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , nak);   
 8016f30:	f04f 0300 	mov.w	r3, #0
 8016f34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016f38:	f043 0310 	orr.w	r3, r3, #16
 8016f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016f3e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8016f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016f42:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_DATATGLERR; 
 8016f44:	687a      	ldr	r2, [r7, #4]
 8016f46:	683b      	ldr	r3, [r7, #0]
 8016f48:	18d3      	adds	r3, r2, r3
 8016f4a:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8016f4e:	f04f 0208 	mov.w	r2, #8
 8016f52:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , datatglerr);
 8016f54:	f04f 0300 	mov.w	r3, #0
 8016f58:	63bb      	str	r3, [r7, #56]	; 0x38
 8016f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016f5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8016f60:	63bb      	str	r3, [r7, #56]	; 0x38
 8016f62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016f64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016f66:	609a      	str	r2, [r3, #8]
  }    
  
  if (hcint.b.frmovrun)
 8016f68:	f897 3069 	ldrb.w	r3, [r7, #105]	; 0x69
 8016f6c:	f003 0302 	and.w	r3, r3, #2
 8016f70:	b2db      	uxtb	r3, r3
 8016f72:	2b00      	cmp	r3, #0
 8016f74:	d028      	beq.n	8016fc8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x230>
  {
    UNMASK_HOST_INT_CHH (num);
 8016f76:	687a      	ldr	r2, [r7, #4]
 8016f78:	683b      	ldr	r3, [r7, #0]
 8016f7a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016f7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f82:	18d3      	adds	r3, r2, r3
 8016f84:	689b      	ldr	r3, [r3, #8]
 8016f86:	68db      	ldr	r3, [r3, #12]
 8016f88:	637b      	str	r3, [r7, #52]	; 0x34
 8016f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016f8c:	f043 0302 	orr.w	r3, r3, #2
 8016f90:	637b      	str	r3, [r7, #52]	; 0x34
 8016f92:	687a      	ldr	r2, [r7, #4]
 8016f94:	683b      	ldr	r3, [r7, #0]
 8016f96:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016f9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016f9e:	18d3      	adds	r3, r2, r3
 8016fa0:	689b      	ldr	r3, [r3, #8]
 8016fa2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016fa4:	60da      	str	r2, [r3, #12]
    USB_OTG_HC_Halt(pdev, num);
 8016fa6:	683b      	ldr	r3, [r7, #0]
 8016fa8:	b2db      	uxtb	r3, r3
 8016faa:	6878      	ldr	r0, [r7, #4]
 8016fac:	4619      	mov	r1, r3
 8016fae:	f7fe fb29 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg ,frmovrun);
 8016fb2:	f04f 0300 	mov.w	r3, #0
 8016fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8016fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8016fbe:	633b      	str	r3, [r7, #48]	; 0x30
 8016fc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016fc4:	609a      	str	r2, [r3, #8]
 8016fc6:	e1e7      	b.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
  }
  
  else if (hcint.b.xfercompl)
 8016fc8:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8016fcc:	f003 0301 	and.w	r3, r3, #1
 8016fd0:	b2db      	uxtb	r3, r3
 8016fd2:	2b00      	cmp	r3, #0
 8016fd4:	f000 80a7 	beq.w	8017126 <USB_OTG_USBH_handle_hc_n_In_ISR+0x38e>
  {
    
    if (pdev->cfg.dma_enable == 1)
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	78db      	ldrb	r3, [r3, #3]
 8016fdc:	2b01      	cmp	r3, #1
 8016fde:	d11d      	bne.n	801701c <USB_OTG_USBH_handle_hc_n_In_ISR+0x284>
    {
      hctsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[num]->HCTSIZ);
 8016fe0:	687a      	ldr	r2, [r7, #4]
 8016fe2:	683b      	ldr	r3, [r7, #0]
 8016fe4:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8016fe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8016fec:	18d3      	adds	r3, r2, r3
 8016fee:	689b      	ldr	r3, [r3, #8]
 8016ff0:	691b      	ldr	r3, [r3, #16]
 8016ff2:	65fb      	str	r3, [r7, #92]	; 0x5c
      pdev->host.XferCnt[num] =  pdev->host.hc[num].xfer_len - hctsiz.b.xfersize;
 8016ff4:	687a      	ldr	r2, [r7, #4]
 8016ff6:	683b      	ldr	r3, [r7, #0]
 8016ff8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8016ffc:	18d3      	adds	r3, r2, r3
 8016ffe:	f503 630a 	add.w	r3, r3, #2208	; 0x8a0
 8017002:	681a      	ldr	r2, [r3, #0]
 8017004:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017006:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801700a:	1ad2      	subs	r2, r2, r3
 801700c:	6879      	ldr	r1, [r7, #4]
 801700e:	683b      	ldr	r3, [r7, #0]
 8017010:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 8017014:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017018:	18cb      	adds	r3, r1, r3
 801701a:	605a      	str	r2, [r3, #4]
    }
    
    pdev->host.HC_Status[num] = HC_XFRC;     
 801701c:	687a      	ldr	r2, [r7, #4]
 801701e:	683b      	ldr	r3, [r7, #0]
 8017020:	18d3      	adds	r3, r2, r3
 8017022:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017026:	f04f 0201 	mov.w	r2, #1
 801702a:	721a      	strb	r2, [r3, #8]
    pdev->host.ErrCnt [num]= 0;
 801702c:	687a      	ldr	r2, [r7, #4]
 801702e:	683b      	ldr	r3, [r7, #0]
 8017030:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017034:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017038:	18d3      	adds	r3, r2, r3
 801703a:	f04f 0200 	mov.w	r2, #0
 801703e:	609a      	str	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , xfercompl);
 8017040:	f04f 0300 	mov.w	r3, #0
 8017044:	62fb      	str	r3, [r7, #44]	; 0x2c
 8017046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017048:	f043 0301 	orr.w	r3, r3, #1
 801704c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801704e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8017050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017052:	609a      	str	r2, [r3, #8]
    
    if ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8017054:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8017058:	f003 030c 	and.w	r3, r3, #12
 801705c:	b2db      	uxtb	r3, r3
 801705e:	2b00      	cmp	r3, #0
 8017060:	d006      	beq.n	8017070 <USB_OTG_USBH_handle_hc_n_In_ISR+0x2d8>
        (hcchar.b.eptype == EP_TYPE_BULK))
 8017062:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8017066:	f003 030c 	and.w	r3, r3, #12
 801706a:	b2db      	uxtb	r3, r3
    
    pdev->host.HC_Status[num] = HC_XFRC;     
    pdev->host.ErrCnt [num]= 0;
    CLEAR_HC_INT(hcreg , xfercompl);
    
    if ((hcchar.b.eptype == EP_TYPE_CTRL)||
 801706c:	2b08      	cmp	r3, #8
 801706e:	d13b      	bne.n	80170e8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x350>
        (hcchar.b.eptype == EP_TYPE_BULK))
    {
      UNMASK_HOST_INT_CHH (num);
 8017070:	687a      	ldr	r2, [r7, #4]
 8017072:	683b      	ldr	r3, [r7, #0]
 8017074:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017078:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801707c:	18d3      	adds	r3, r2, r3
 801707e:	689b      	ldr	r3, [r3, #8]
 8017080:	68db      	ldr	r3, [r3, #12]
 8017082:	62bb      	str	r3, [r7, #40]	; 0x28
 8017084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017086:	f043 0302 	orr.w	r3, r3, #2
 801708a:	62bb      	str	r3, [r7, #40]	; 0x28
 801708c:	687a      	ldr	r2, [r7, #4]
 801708e:	683b      	ldr	r3, [r7, #0]
 8017090:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017094:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017098:	18d3      	adds	r3, r2, r3
 801709a:	689b      	ldr	r3, [r3, #8]
 801709c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801709e:	60da      	str	r2, [r3, #12]
      USB_OTG_HC_Halt(pdev, num);
 80170a0:	683b      	ldr	r3, [r7, #0]
 80170a2:	b2db      	uxtb	r3, r3
 80170a4:	6878      	ldr	r0, [r7, #4]
 80170a6:	4619      	mov	r1, r3
 80170a8:	f7fe faac 	bl	8015604 <USB_OTG_HC_Halt>
      CLEAR_HC_INT(hcreg , nak); 
 80170ac:	f04f 0300 	mov.w	r3, #0
 80170b0:	627b      	str	r3, [r7, #36]	; 0x24
 80170b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170b4:	f043 0310 	orr.w	r3, r3, #16
 80170b8:	627b      	str	r3, [r7, #36]	; 0x24
 80170ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80170bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80170be:	609a      	str	r2, [r3, #8]
      pdev->host.hc[num].toggle_in ^= 1;
 80170c0:	687a      	ldr	r2, [r7, #4]
 80170c2:	683b      	ldr	r3, [r7, #0]
 80170c4:	f103 0345 	add.w	r3, r3, #69	; 0x45
 80170c8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80170cc:	18d3      	adds	r3, r2, r3
 80170ce:	7a1b      	ldrb	r3, [r3, #8]
 80170d0:	f083 0301 	eor.w	r3, r3, #1
 80170d4:	b2da      	uxtb	r2, r3
 80170d6:	6879      	ldr	r1, [r7, #4]
 80170d8:	683b      	ldr	r3, [r7, #0]
 80170da:	f103 0345 	add.w	r3, r3, #69	; 0x45
 80170de:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80170e2:	18cb      	adds	r3, r1, r3
 80170e4:	721a      	strb	r2, [r3, #8]
 80170e6:	e157      	b.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
      
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
 80170e8:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80170ec:	f003 030c 	and.w	r3, r3, #12
 80170f0:	b2db      	uxtb	r3, r3
 80170f2:	2b0c      	cmp	r3, #12
 80170f4:	f040 814f 	bne.w	8017396 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5fe>
    {
      hcchar.b.oddfrm  = 1;
 80170f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80170fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80170fe:	663b      	str	r3, [r7, #96]	; 0x60
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
 8017100:	687a      	ldr	r2, [r7, #4]
 8017102:	683b      	ldr	r3, [r7, #0]
 8017104:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017108:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801710c:	18d3      	adds	r3, r2, r3
 801710e:	689b      	ldr	r3, [r3, #8]
 8017110:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8017112:	601a      	str	r2, [r3, #0]
      pdev->host.URB_State[num] = URB_DONE;  
 8017114:	687a      	ldr	r2, [r7, #4]
 8017116:	683b      	ldr	r3, [r7, #0]
 8017118:	18d3      	adds	r3, r2, r3
 801711a:	f603 0378 	addw	r3, r3, #2168	; 0x878
 801711e:	f04f 0201 	mov.w	r2, #1
 8017122:	71da      	strb	r2, [r3, #7]
 8017124:	e137      	b.n	8017396 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5fe>
    }
    
  }
  else if (hcint.b.chhltd)
 8017126:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 801712a:	f003 0302 	and.w	r3, r3, #2
 801712e:	b2db      	uxtb	r3, r3
 8017130:	2b00      	cmp	r3, #0
 8017132:	f000 8086 	beq.w	8017242 <USB_OTG_USBH_handle_hc_n_In_ISR+0x4aa>
  {
    MASK_HOST_INT_CHH (num);
 8017136:	687a      	ldr	r2, [r7, #4]
 8017138:	683b      	ldr	r3, [r7, #0]
 801713a:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801713e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017142:	18d3      	adds	r3, r2, r3
 8017144:	689b      	ldr	r3, [r3, #8]
 8017146:	68db      	ldr	r3, [r3, #12]
 8017148:	623b      	str	r3, [r7, #32]
 801714a:	6a3b      	ldr	r3, [r7, #32]
 801714c:	f36f 0341 	bfc	r3, #1, #1
 8017150:	623b      	str	r3, [r7, #32]
 8017152:	687a      	ldr	r2, [r7, #4]
 8017154:	683b      	ldr	r3, [r7, #0]
 8017156:	f103 0322 	add.w	r3, r3, #34	; 0x22
 801715a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801715e:	18d3      	adds	r3, r2, r3
 8017160:	689b      	ldr	r3, [r3, #8]
 8017162:	6a3a      	ldr	r2, [r7, #32]
 8017164:	60da      	str	r2, [r3, #12]
    
    if(pdev->host.HC_Status[num] == HC_XFRC)
 8017166:	687a      	ldr	r2, [r7, #4]
 8017168:	683b      	ldr	r3, [r7, #0]
 801716a:	18d3      	adds	r3, r2, r3
 801716c:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017170:	7a1b      	ldrb	r3, [r3, #8]
 8017172:	b2db      	uxtb	r3, r3
 8017174:	2b01      	cmp	r3, #1
 8017176:	d108      	bne.n	801718a <USB_OTG_USBH_handle_hc_n_In_ISR+0x3f2>
    {
      pdev->host.URB_State[num] = URB_DONE;      
 8017178:	687a      	ldr	r2, [r7, #4]
 801717a:	683b      	ldr	r3, [r7, #0]
 801717c:	18d3      	adds	r3, r2, r3
 801717e:	f603 0378 	addw	r3, r3, #2168	; 0x878
 8017182:	f04f 0201 	mov.w	r2, #1
 8017186:	71da      	strb	r2, [r3, #7]
 8017188:	e050      	b.n	801722c <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    }
    
    else if (pdev->host.HC_Status[num] == HC_STALL) 
 801718a:	687a      	ldr	r2, [r7, #4]
 801718c:	683b      	ldr	r3, [r7, #0]
 801718e:	18d3      	adds	r3, r2, r3
 8017190:	f603 0368 	addw	r3, r3, #2152	; 0x868
 8017194:	7a1b      	ldrb	r3, [r3, #8]
 8017196:	b2db      	uxtb	r3, r3
 8017198:	2b05      	cmp	r3, #5
 801719a:	d108      	bne.n	80171ae <USB_OTG_USBH_handle_hc_n_In_ISR+0x416>
    {
      pdev->host.URB_State[num] = URB_STALL;
 801719c:	687a      	ldr	r2, [r7, #4]
 801719e:	683b      	ldr	r3, [r7, #0]
 80171a0:	18d3      	adds	r3, r2, r3
 80171a2:	f603 0378 	addw	r3, r3, #2168	; 0x878
 80171a6:	f04f 0204 	mov.w	r2, #4
 80171aa:	71da      	strb	r2, [r3, #7]
 80171ac:	e03e      	b.n	801722c <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    }   
    
    else if((pdev->host.HC_Status[num] == HC_XACTERR) ||
 80171ae:	687a      	ldr	r2, [r7, #4]
 80171b0:	683b      	ldr	r3, [r7, #0]
 80171b2:	18d3      	adds	r3, r2, r3
 80171b4:	f603 0368 	addw	r3, r3, #2152	; 0x868
 80171b8:	7a1b      	ldrb	r3, [r3, #8]
 80171ba:	b2db      	uxtb	r3, r3
 80171bc:	2b06      	cmp	r3, #6
 80171be:	d008      	beq.n	80171d2 <USB_OTG_USBH_handle_hc_n_In_ISR+0x43a>
            (pdev->host.HC_Status[num] == HC_DATATGLERR))
 80171c0:	687a      	ldr	r2, [r7, #4]
 80171c2:	683b      	ldr	r3, [r7, #0]
 80171c4:	18d3      	adds	r3, r2, r3
 80171c6:	f603 0368 	addw	r3, r3, #2152	; 0x868
 80171ca:	7a1b      	ldrb	r3, [r3, #8]
 80171cc:	b2db      	uxtb	r3, r3
    else if (pdev->host.HC_Status[num] == HC_STALL) 
    {
      pdev->host.URB_State[num] = URB_STALL;
    }   
    
    else if((pdev->host.HC_Status[num] == HC_XACTERR) ||
 80171ce:	2b08      	cmp	r3, #8
 80171d0:	d112      	bne.n	80171f8 <USB_OTG_USBH_handle_hc_n_In_ISR+0x460>
            (pdev->host.HC_Status[num] == HC_DATATGLERR))
    {
      pdev->host.ErrCnt[num] = 0;
 80171d2:	687a      	ldr	r2, [r7, #4]
 80171d4:	683b      	ldr	r3, [r7, #0]
 80171d6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80171da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80171de:	18d3      	adds	r3, r2, r3
 80171e0:	f04f 0200 	mov.w	r2, #0
 80171e4:	609a      	str	r2, [r3, #8]
      pdev->host.URB_State[num] = URB_ERROR;  
 80171e6:	687a      	ldr	r2, [r7, #4]
 80171e8:	683b      	ldr	r3, [r7, #0]
 80171ea:	18d3      	adds	r3, r2, r3
 80171ec:	f603 0378 	addw	r3, r3, #2168	; 0x878
 80171f0:	f04f 0203 	mov.w	r2, #3
 80171f4:	71da      	strb	r2, [r3, #7]
 80171f6:	e019      	b.n	801722c <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
      
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
 80171f8:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80171fc:	f003 030c 	and.w	r3, r3, #12
 8017200:	b2db      	uxtb	r3, r3
 8017202:	2b0c      	cmp	r3, #12
 8017204:	d112      	bne.n	801722c <USB_OTG_USBH_handle_hc_n_In_ISR+0x494>
    {
      pdev->host.hc[num].toggle_in ^= 1;
 8017206:	687a      	ldr	r2, [r7, #4]
 8017208:	683b      	ldr	r3, [r7, #0]
 801720a:	f103 0345 	add.w	r3, r3, #69	; 0x45
 801720e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017212:	18d3      	adds	r3, r2, r3
 8017214:	7a1b      	ldrb	r3, [r3, #8]
 8017216:	f083 0301 	eor.w	r3, r3, #1
 801721a:	b2da      	uxtb	r2, r3
 801721c:	6879      	ldr	r1, [r7, #4]
 801721e:	683b      	ldr	r3, [r7, #0]
 8017220:	f103 0345 	add.w	r3, r3, #69	; 0x45
 8017224:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017228:	18cb      	adds	r3, r1, r3
 801722a:	721a      	strb	r2, [r3, #8]
    }
    
    CLEAR_HC_INT(hcreg , chhltd);    
 801722c:	f04f 0300 	mov.w	r3, #0
 8017230:	61fb      	str	r3, [r7, #28]
 8017232:	69fb      	ldr	r3, [r7, #28]
 8017234:	f043 0302 	orr.w	r3, r3, #2
 8017238:	61fb      	str	r3, [r7, #28]
 801723a:	69fa      	ldr	r2, [r7, #28]
 801723c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801723e:	609a      	str	r2, [r3, #8]
 8017240:	e0aa      	b.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    
  }    
  else if (hcint.b.xacterr)
 8017242:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8017246:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801724a:	b2db      	uxtb	r3, r3
 801724c:	2b00      	cmp	r3, #0
 801724e:	d042      	beq.n	80172d6 <USB_OTG_USBH_handle_hc_n_In_ISR+0x53e>
  {
    UNMASK_HOST_INT_CHH (num);
 8017250:	687a      	ldr	r2, [r7, #4]
 8017252:	683b      	ldr	r3, [r7, #0]
 8017254:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017258:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801725c:	18d3      	adds	r3, r2, r3
 801725e:	689b      	ldr	r3, [r3, #8]
 8017260:	68db      	ldr	r3, [r3, #12]
 8017262:	61bb      	str	r3, [r7, #24]
 8017264:	69bb      	ldr	r3, [r7, #24]
 8017266:	f043 0302 	orr.w	r3, r3, #2
 801726a:	61bb      	str	r3, [r7, #24]
 801726c:	687a      	ldr	r2, [r7, #4]
 801726e:	683b      	ldr	r3, [r7, #0]
 8017270:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017274:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017278:	18d3      	adds	r3, r2, r3
 801727a:	689b      	ldr	r3, [r3, #8]
 801727c:	69ba      	ldr	r2, [r7, #24]
 801727e:	60da      	str	r2, [r3, #12]
    pdev->host.ErrCnt[num] ++;
 8017280:	687a      	ldr	r2, [r7, #4]
 8017282:	683b      	ldr	r3, [r7, #0]
 8017284:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8017288:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801728c:	18d3      	adds	r3, r2, r3
 801728e:	689b      	ldr	r3, [r3, #8]
 8017290:	f103 0201 	add.w	r2, r3, #1
 8017294:	6879      	ldr	r1, [r7, #4]
 8017296:	683b      	ldr	r3, [r7, #0]
 8017298:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 801729c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80172a0:	18cb      	adds	r3, r1, r3
 80172a2:	609a      	str	r2, [r3, #8]
    pdev->host.HC_Status[num] = HC_XACTERR;
 80172a4:	687a      	ldr	r2, [r7, #4]
 80172a6:	683b      	ldr	r3, [r7, #0]
 80172a8:	18d3      	adds	r3, r2, r3
 80172aa:	f603 0368 	addw	r3, r3, #2152	; 0x868
 80172ae:	f04f 0206 	mov.w	r2, #6
 80172b2:	721a      	strb	r2, [r3, #8]
    USB_OTG_HC_Halt(pdev, num);
 80172b4:	683b      	ldr	r3, [r7, #0]
 80172b6:	b2db      	uxtb	r3, r3
 80172b8:	6878      	ldr	r0, [r7, #4]
 80172ba:	4619      	mov	r1, r3
 80172bc:	f7fe f9a2 	bl	8015604 <USB_OTG_HC_Halt>
    CLEAR_HC_INT(hcreg , xacterr);    
 80172c0:	f04f 0300 	mov.w	r3, #0
 80172c4:	617b      	str	r3, [r7, #20]
 80172c6:	697b      	ldr	r3, [r7, #20]
 80172c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80172cc:	617b      	str	r3, [r7, #20]
 80172ce:	697a      	ldr	r2, [r7, #20]
 80172d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80172d2:	609a      	str	r2, [r3, #8]
 80172d4:	e060      	b.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    
  }
  else if (hcint.b.nak)  
 80172d6:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80172da:	f003 0310 	and.w	r3, r3, #16
 80172de:	b2db      	uxtb	r3, r3
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d059      	beq.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
  {  
    if(hcchar.b.eptype == EP_TYPE_INTR)
 80172e4:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80172e8:	f003 030c 	and.w	r3, r3, #12
 80172ec:	b2db      	uxtb	r3, r3
 80172ee:	2b0c      	cmp	r3, #12
 80172f0:	d11e      	bne.n	8017330 <USB_OTG_USBH_handle_hc_n_In_ISR+0x598>
    {
      UNMASK_HOST_INT_CHH (num);
 80172f2:	687a      	ldr	r2, [r7, #4]
 80172f4:	683b      	ldr	r3, [r7, #0]
 80172f6:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80172fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80172fe:	18d3      	adds	r3, r2, r3
 8017300:	689b      	ldr	r3, [r3, #8]
 8017302:	68db      	ldr	r3, [r3, #12]
 8017304:	613b      	str	r3, [r7, #16]
 8017306:	693b      	ldr	r3, [r7, #16]
 8017308:	f043 0302 	orr.w	r3, r3, #2
 801730c:	613b      	str	r3, [r7, #16]
 801730e:	687a      	ldr	r2, [r7, #4]
 8017310:	683b      	ldr	r3, [r7, #0]
 8017312:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017316:	ea4f 0383 	mov.w	r3, r3, lsl #2
 801731a:	18d3      	adds	r3, r2, r3
 801731c:	689b      	ldr	r3, [r3, #8]
 801731e:	693a      	ldr	r2, [r7, #16]
 8017320:	60da      	str	r2, [r3, #12]
      USB_OTG_HC_Halt(pdev, num);
 8017322:	683b      	ldr	r3, [r7, #0]
 8017324:	b2db      	uxtb	r3, r3
 8017326:	6878      	ldr	r0, [r7, #4]
 8017328:	4619      	mov	r1, r3
 801732a:	f7fe f96b 	bl	8015604 <USB_OTG_HC_Halt>
 801732e:	e01f      	b.n	8017370 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5d8>
    }
    else if  ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8017330:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8017334:	f003 030c 	and.w	r3, r3, #12
 8017338:	b2db      	uxtb	r3, r3
 801733a:	2b00      	cmp	r3, #0
 801733c:	d006      	beq.n	801734c <USB_OTG_USBH_handle_hc_n_In_ISR+0x5b4>
              (hcchar.b.eptype == EP_TYPE_BULK))
 801733e:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8017342:	f003 030c 	and.w	r3, r3, #12
 8017346:	b2db      	uxtb	r3, r3
    if(hcchar.b.eptype == EP_TYPE_INTR)
    {
      UNMASK_HOST_INT_CHH (num);
      USB_OTG_HC_Halt(pdev, num);
    }
    else if  ((hcchar.b.eptype == EP_TYPE_CTRL)||
 8017348:	2b08      	cmp	r3, #8
 801734a:	d111      	bne.n	8017370 <USB_OTG_USBH_handle_hc_n_In_ISR+0x5d8>
              (hcchar.b.eptype == EP_TYPE_BULK))
    {
      /* re-activate the channel  */
      hcchar.b.chen = 1;
 801734c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801734e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8017352:	663b      	str	r3, [r7, #96]	; 0x60
      hcchar.b.chdis = 0;
 8017354:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8017356:	f36f 739e 	bfc	r3, #30, #1
 801735a:	663b      	str	r3, [r7, #96]	; 0x60
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
 801735c:	687a      	ldr	r2, [r7, #4]
 801735e:	683b      	ldr	r3, [r7, #0]
 8017360:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017364:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017368:	18d3      	adds	r3, r2, r3
 801736a:	689b      	ldr	r3, [r3, #8]
 801736c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801736e:	601a      	str	r2, [r3, #0]
    }
    pdev->host.HC_Status[num] = HC_NAK;
 8017370:	687a      	ldr	r2, [r7, #4]
 8017372:	683b      	ldr	r3, [r7, #0]
 8017374:	18d3      	adds	r3, r2, r3
 8017376:	f603 0368 	addw	r3, r3, #2152	; 0x868
 801737a:	f04f 0203 	mov.w	r2, #3
 801737e:	721a      	strb	r2, [r3, #8]
    CLEAR_HC_INT(hcreg , nak);   
 8017380:	f04f 0300 	mov.w	r3, #0
 8017384:	60fb      	str	r3, [r7, #12]
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	f043 0310 	orr.w	r3, r3, #16
 801738c:	60fb      	str	r3, [r7, #12]
 801738e:	68fa      	ldr	r2, [r7, #12]
 8017390:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8017392:	609a      	str	r2, [r3, #8]
 8017394:	e000      	b.n	8017398 <USB_OTG_USBH_handle_hc_n_In_ISR+0x600>
    }
    else if(hcchar.b.eptype == EP_TYPE_INTR)
    {
      hcchar.b.oddfrm  = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[num]->HCCHAR, hcchar.d32); 
      pdev->host.URB_State[num] = URB_DONE;  
 8017396:	bf00      	nop
    pdev->host.HC_Status[num] = HC_NAK;
    CLEAR_HC_INT(hcreg , nak);   
  }
  
  
  return 1;
 8017398:	f04f 0301 	mov.w	r3, #1
  
}
 801739c:	4618      	mov	r0, r3
 801739e:	f107 0770 	add.w	r7, r7, #112	; 0x70
 80173a2:	46bd      	mov	sp, r7
 80173a4:	bd80      	pop	{r7, pc}
 80173a6:	bf00      	nop

080173a8 <USB_OTG_USBH_handle_hc_ISR>:
*         This function indicates that one or more host channels has a pending
* @param  pdev: Selected device
* @retval status 
*/
static uint32_t USB_OTG_USBH_handle_hc_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 80173a8:	b580      	push	{r7, lr}
 80173aa:	b086      	sub	sp, #24
 80173ac:	af00      	add	r7, sp, #0
 80173ae:	6078      	str	r0, [r7, #4]
  USB_OTG_HAINT_TypeDef        haint;
  USB_OTG_HCCHAR_TypeDef       hcchar;
  uint32_t i = 0;
 80173b0:	f04f 0300 	mov.w	r3, #0
 80173b4:	617b      	str	r3, [r7, #20]
  uint32_t retval = 0;
 80173b6:	f04f 0300 	mov.w	r3, #0
 80173ba:	613b      	str	r3, [r7, #16]
  
  /* Clear appropriate bits in HCINTn to clear the interrupt bit in
  * GINTSTS */
  
  haint.d32 = USB_OTG_ReadHostAllChannels_intr(pdev);
 80173bc:	6878      	ldr	r0, [r7, #4]
 80173be:	f7fd ffbe 	bl	801533e <USB_OTG_ReadHostAllChannels_intr>
 80173c2:	4603      	mov	r3, r0
 80173c4:	60fb      	str	r3, [r7, #12]
  
  for (i = 0; i < pdev->cfg.host_channels ; i++)
 80173c6:	f04f 0300 	mov.w	r3, #0
 80173ca:	617b      	str	r3, [r7, #20]
 80173cc:	e02d      	b.n	801742a <USB_OTG_USBH_handle_hc_ISR+0x82>
  {
    if (haint.b.chint & (1 << i))
 80173ce:	89bb      	ldrh	r3, [r7, #12]
 80173d0:	461a      	mov	r2, r3
 80173d2:	697b      	ldr	r3, [r7, #20]
 80173d4:	fa42 f303 	asr.w	r3, r2, r3
 80173d8:	f003 0301 	and.w	r3, r3, #1
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d020      	beq.n	8017422 <USB_OTG_USBH_handle_hc_ISR+0x7a>
    {
      hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[i]->HCCHAR);
 80173e0:	687a      	ldr	r2, [r7, #4]
 80173e2:	697b      	ldr	r3, [r7, #20]
 80173e4:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80173e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80173ec:	18d3      	adds	r3, r2, r3
 80173ee:	689b      	ldr	r3, [r3, #8]
 80173f0:	681b      	ldr	r3, [r3, #0]
 80173f2:	60bb      	str	r3, [r7, #8]
      
      if (hcchar.b.epdir)
 80173f4:	7a7b      	ldrb	r3, [r7, #9]
 80173f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80173fa:	b2db      	uxtb	r3, r3
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d008      	beq.n	8017412 <USB_OTG_USBH_handle_hc_ISR+0x6a>
      {
        retval |= USB_OTG_USBH_handle_hc_n_In_ISR (pdev, i);
 8017400:	6878      	ldr	r0, [r7, #4]
 8017402:	6979      	ldr	r1, [r7, #20]
 8017404:	f7ff fcc8 	bl	8016d98 <USB_OTG_USBH_handle_hc_n_In_ISR>
 8017408:	4603      	mov	r3, r0
 801740a:	693a      	ldr	r2, [r7, #16]
 801740c:	4313      	orrs	r3, r2
 801740e:	613b      	str	r3, [r7, #16]
 8017410:	e007      	b.n	8017422 <USB_OTG_USBH_handle_hc_ISR+0x7a>
      }
      else
      {
        retval |=  USB_OTG_USBH_handle_hc_n_Out_ISR (pdev, i);
 8017412:	6878      	ldr	r0, [r7, #4]
 8017414:	6979      	ldr	r1, [r7, #20]
 8017416:	f7ff f9df 	bl	80167d8 <USB_OTG_USBH_handle_hc_n_Out_ISR>
 801741a:	4603      	mov	r3, r0
 801741c:	693a      	ldr	r2, [r7, #16]
 801741e:	4313      	orrs	r3, r2
 8017420:	613b      	str	r3, [r7, #16]
  /* Clear appropriate bits in HCINTn to clear the interrupt bit in
  * GINTSTS */
  
  haint.d32 = USB_OTG_ReadHostAllChannels_intr(pdev);
  
  for (i = 0; i < pdev->cfg.host_channels ; i++)
 8017422:	697b      	ldr	r3, [r7, #20]
 8017424:	f103 0301 	add.w	r3, r3, #1
 8017428:	617b      	str	r3, [r7, #20]
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	781b      	ldrb	r3, [r3, #0]
 801742e:	461a      	mov	r2, r3
 8017430:	697b      	ldr	r3, [r7, #20]
 8017432:	429a      	cmp	r2, r3
 8017434:	d8cb      	bhi.n	80173ce <USB_OTG_USBH_handle_hc_ISR+0x26>
        retval |=  USB_OTG_USBH_handle_hc_n_Out_ISR (pdev, i);
      }
    }
  }
  
  return retval;
 8017436:	693b      	ldr	r3, [r7, #16]
}
 8017438:	4618      	mov	r0, r3
 801743a:	f107 0718 	add.w	r7, r7, #24
 801743e:	46bd      	mov	sp, r7
 8017440:	bd80      	pop	{r7, pc}
 8017442:	bf00      	nop

08017444 <USB_OTG_USBH_handle_rx_qlvl_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_rx_qlvl_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 8017444:	b580      	push	{r7, lr}
 8017446:	b088      	sub	sp, #32
 8017448:	af00      	add	r7, sp, #0
 801744a:	6078      	str	r0, [r7, #4]
  USB_OTG_GRXFSTS_TypeDef       grxsts;
  USB_OTG_GINTMSK_TypeDef       intmsk;
  USB_OTG_HCTSIZn_TypeDef       hctsiz; 
  USB_OTG_HCCHAR_TypeDef        hcchar;
  __IO uint8_t                  channelnum =0;  
 801744c:	f04f 0300 	mov.w	r3, #0
 8017450:	72fb      	strb	r3, [r7, #11]
  uint32_t                      count;    
  
  /* Disable the Rx Status Queue Level interrupt */
  intmsk.d32 = 0;
 8017452:	f04f 0300 	mov.w	r3, #0
 8017456:	617b      	str	r3, [r7, #20]
  intmsk.b.rxstsqlvl = 1;
 8017458:	697b      	ldr	r3, [r7, #20]
 801745a:	f043 0310 	orr.w	r3, r3, #16
 801745e:	617b      	str	r3, [r7, #20]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, 0);
 8017460:	687b      	ldr	r3, [r7, #4]
 8017462:	68db      	ldr	r3, [r3, #12]
 8017464:	687a      	ldr	r2, [r7, #4]
 8017466:	68d2      	ldr	r2, [r2, #12]
 8017468:	6991      	ldr	r1, [r2, #24]
 801746a:	697a      	ldr	r2, [r7, #20]
 801746c:	ea6f 0202 	mvn.w	r2, r2
 8017470:	400a      	ands	r2, r1
 8017472:	619a      	str	r2, [r3, #24]
  
  grxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRXSTSP);
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	68db      	ldr	r3, [r3, #12]
 8017478:	6a1b      	ldr	r3, [r3, #32]
 801747a:	61bb      	str	r3, [r7, #24]
  channelnum = grxsts.b.chnum;  
 801747c:	69bb      	ldr	r3, [r7, #24]
 801747e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017482:	b2db      	uxtb	r3, r3
 8017484:	72fb      	strb	r3, [r7, #11]
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR);
 8017486:	7afb      	ldrb	r3, [r7, #11]
 8017488:	b2db      	uxtb	r3, r3
 801748a:	687a      	ldr	r2, [r7, #4]
 801748c:	f103 0322 	add.w	r3, r3, #34	; 0x22
 8017490:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017494:	18d3      	adds	r3, r2, r3
 8017496:	689b      	ldr	r3, [r3, #8]
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	60fb      	str	r3, [r7, #12]
  
  switch (grxsts.b.pktsts)
 801749c:	69bb      	ldr	r3, [r7, #24]
 801749e:	f3c3 4343 	ubfx	r3, r3, #17, #4
 80174a2:	b2db      	uxtb	r3, r3
 80174a4:	2b02      	cmp	r3, #2
 80174a6:	f040 809c 	bne.w	80175e2 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x19e>
  {
  case GRXSTS_PKTSTS_IN:
    /* Read the data into the host buffer. */
    if ((grxsts.b.bcnt > 0) && (pdev->host.hc[channelnum].xfer_buff != (void  *)0))
 80174aa:	69bb      	ldr	r3, [r7, #24]
 80174ac:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80174b0:	b29b      	uxth	r3, r3
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	f340 8096 	ble.w	80175e4 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
 80174b8:	7afb      	ldrb	r3, [r7, #11]
 80174ba:	b2db      	uxtb	r3, r3
 80174bc:	687a      	ldr	r2, [r7, #4]
 80174be:	f103 0315 	add.w	r3, r3, #21
 80174c2:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80174c6:	18d3      	adds	r3, r2, r3
 80174c8:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	f000 8088 	beq.w	80175e4 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
    {  
      
      USB_OTG_ReadPacket(pdev, pdev->host.hc[channelnum].xfer_buff, grxsts.b.bcnt);
 80174d4:	7afb      	ldrb	r3, [r7, #11]
 80174d6:	b2db      	uxtb	r3, r3
 80174d8:	687a      	ldr	r2, [r7, #4]
 80174da:	f103 0315 	add.w	r3, r3, #21
 80174de:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80174e2:	18d3      	adds	r3, r2, r3
 80174e4:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 80174e8:	681a      	ldr	r2, [r3, #0]
 80174ea:	69bb      	ldr	r3, [r7, #24]
 80174ec:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80174f0:	b29b      	uxth	r3, r3
 80174f2:	6878      	ldr	r0, [r7, #4]
 80174f4:	4611      	mov	r1, r2
 80174f6:	461a      	mov	r2, r3
 80174f8:	f7fd fd9f 	bl	801503a <USB_OTG_ReadPacket>
      /*manage multiple Xfer */
      pdev->host.hc[grxsts.b.chnum].xfer_buff += grxsts.b.bcnt;           
 80174fc:	69bb      	ldr	r3, [r7, #24]
 80174fe:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017502:	b2db      	uxtb	r3, r3
 8017504:	69ba      	ldr	r2, [r7, #24]
 8017506:	f3c2 0203 	ubfx	r2, r2, #0, #4
 801750a:	b2d2      	uxtb	r2, r2
 801750c:	6879      	ldr	r1, [r7, #4]
 801750e:	f102 0215 	add.w	r2, r2, #21
 8017512:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8017516:	188a      	adds	r2, r1, r2
 8017518:	f202 52fc 	addw	r2, r2, #1532	; 0x5fc
 801751c:	6811      	ldr	r1, [r2, #0]
 801751e:	69ba      	ldr	r2, [r7, #24]
 8017520:	f3c2 120a 	ubfx	r2, r2, #4, #11
 8017524:	b292      	uxth	r2, r2
 8017526:	188a      	adds	r2, r1, r2
 8017528:	6879      	ldr	r1, [r7, #4]
 801752a:	f103 0315 	add.w	r3, r3, #21
 801752e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017532:	18cb      	adds	r3, r1, r3
 8017534:	f203 53fc 	addw	r3, r3, #1532	; 0x5fc
 8017538:	601a      	str	r2, [r3, #0]
      pdev->host.hc[grxsts.b.chnum].xfer_count  += grxsts.b.bcnt;
 801753a:	69bb      	ldr	r3, [r7, #24]
 801753c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017540:	b2db      	uxtb	r3, r3
 8017542:	69ba      	ldr	r2, [r7, #24]
 8017544:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8017548:	b2d2      	uxtb	r2, r2
 801754a:	6879      	ldr	r1, [r7, #4]
 801754c:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8017550:	188a      	adds	r2, r1, r2
 8017552:	f602 02a4 	addw	r2, r2, #2212	; 0x8a4
 8017556:	6811      	ldr	r1, [r2, #0]
 8017558:	69ba      	ldr	r2, [r7, #24]
 801755a:	f3c2 120a 	ubfx	r2, r2, #4, #11
 801755e:	b292      	uxth	r2, r2
 8017560:	188a      	adds	r2, r1, r2
 8017562:	6879      	ldr	r1, [r7, #4]
 8017564:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8017568:	18cb      	adds	r3, r1, r3
 801756a:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 801756e:	601a      	str	r2, [r3, #0]
      
      
      count = pdev->host.hc[channelnum].xfer_count;
 8017570:	7afb      	ldrb	r3, [r7, #11]
 8017572:	b2db      	uxtb	r3, r3
 8017574:	687a      	ldr	r2, [r7, #4]
 8017576:	ea4f 1343 	mov.w	r3, r3, lsl #5
 801757a:	18d3      	adds	r3, r2, r3
 801757c:	f603 03a4 	addw	r3, r3, #2212	; 0x8a4
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	61fb      	str	r3, [r7, #28]
      pdev->host.XferCnt[channelnum]  = count;
 8017584:	7afb      	ldrb	r3, [r7, #11]
 8017586:	b2db      	uxtb	r3, r3
 8017588:	687a      	ldr	r2, [r7, #4]
 801758a:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 801758e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8017592:	18d3      	adds	r3, r2, r3
 8017594:	69fa      	ldr	r2, [r7, #28]
 8017596:	605a      	str	r2, [r3, #4]
      
      hctsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[channelnum]->HCTSIZ);
 8017598:	7afb      	ldrb	r3, [r7, #11]
 801759a:	b2db      	uxtb	r3, r3
 801759c:	687a      	ldr	r2, [r7, #4]
 801759e:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80175a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80175a6:	18d3      	adds	r3, r2, r3
 80175a8:	689b      	ldr	r3, [r3, #8]
 80175aa:	691b      	ldr	r3, [r3, #16]
 80175ac:	613b      	str	r3, [r7, #16]
      if(hctsiz.b.pktcnt > 0)
 80175ae:	693b      	ldr	r3, [r7, #16]
 80175b0:	f3c3 43c9 	ubfx	r3, r3, #19, #10
 80175b4:	b29b      	uxth	r3, r3
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	dd14      	ble.n	80175e4 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
      {
        /* re-activate the channel when more packets are expected */
        hcchar.b.chen = 1;
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80175c0:	60fb      	str	r3, [r7, #12]
        hcchar.b.chdis = 0;
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	f36f 739e 	bfc	r3, #30, #1
 80175c8:	60fb      	str	r3, [r7, #12]
        USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR, hcchar.d32);
 80175ca:	7afb      	ldrb	r3, [r7, #11]
 80175cc:	b2db      	uxtb	r3, r3
 80175ce:	687a      	ldr	r2, [r7, #4]
 80175d0:	f103 0322 	add.w	r3, r3, #34	; 0x22
 80175d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80175d8:	18d3      	adds	r3, r2, r3
 80175da:	689b      	ldr	r3, [r3, #8]
 80175dc:	68fa      	ldr	r2, [r7, #12]
 80175de:	601a      	str	r2, [r3, #0]
      }
    }
    break;
 80175e0:	e000      	b.n	80175e4 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a0>
  case GRXSTS_PKTSTS_IN_XFER_COMP:
    
  case GRXSTS_PKTSTS_DATA_TOGGLE_ERR:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 80175e2:	e000      	b.n	80175e6 <USB_OTG_USBH_handle_rx_qlvl_ISR+0x1a2>
        hcchar.b.chen = 1;
        hcchar.b.chdis = 0;
        USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[channelnum]->HCCHAR, hcchar.d32);
      }
    }
    break;
 80175e4:	bf00      	nop
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  intmsk.b.rxstsqlvl = 1;
 80175e6:	697b      	ldr	r3, [r7, #20]
 80175e8:	f043 0310 	orr.w	r3, r3, #16
 80175ec:	617b      	str	r3, [r7, #20]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	68db      	ldr	r3, [r3, #12]
 80175f2:	687a      	ldr	r2, [r7, #4]
 80175f4:	68d2      	ldr	r2, [r2, #12]
 80175f6:	6991      	ldr	r1, [r2, #24]
 80175f8:	697a      	ldr	r2, [r7, #20]
 80175fa:	430a      	orrs	r2, r1
 80175fc:	619a      	str	r2, [r3, #24]
  return 1;
 80175fe:	f04f 0301 	mov.w	r3, #1
}
 8017602:	4618      	mov	r0, r3
 8017604:	f107 0720 	add.w	r7, r7, #32
 8017608:	46bd      	mov	sp, r7
 801760a:	bd80      	pop	{r7, pc}

0801760c <USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR>:
*/
#if defined ( __ICCARM__ ) /*!< IAR Compiler */
#pragma optimize = none
#endif /* __CC_ARM */
static uint32_t USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR (USB_OTG_CORE_HANDLE *pdev)
{
 801760c:	b480      	push	{r7}
 801760e:	b085      	sub	sp, #20
 8017610:	af00      	add	r7, sp, #0
 8017612:	6078      	str	r0, [r7, #4]
  USB_OTG_HCCHAR_TypeDef        hcchar; 
  
  
  
  
  hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[0]->HCCHAR);
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801761a:	681b      	ldr	r3, [r3, #0]
 801761c:	60bb      	str	r3, [r7, #8]
  hcchar.b.chen = 1;
 801761e:	68bb      	ldr	r3, [r7, #8]
 8017620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8017624:	60bb      	str	r3, [r7, #8]
  hcchar.b.chdis = 1;
 8017626:	68bb      	ldr	r3, [r7, #8]
 8017628:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801762c:	60bb      	str	r3, [r7, #8]
  USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[0]->HCCHAR, hcchar.d32);  
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017634:	68ba      	ldr	r2, [r7, #8]
 8017636:	601a      	str	r2, [r3, #0]
  
  gintsts.d32 = 0;
 8017638:	f04f 0300 	mov.w	r3, #0
 801763c:	60fb      	str	r3, [r7, #12]
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8017644:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	68db      	ldr	r3, [r3, #12]
 801764a:	68fa      	ldr	r2, [r7, #12]
 801764c:	615a      	str	r2, [r3, #20]
  
  return 1;
 801764e:	f04f 0301 	mov.w	r3, #1
}
 8017652:	4618      	mov	r0, r3
 8017654:	f107 0714 	add.w	r7, r7, #20
 8017658:	46bd      	mov	sp, r7
 801765a:	bc80      	pop	{r7}
 801765c:	4770      	bx	lr
 801765e:	bf00      	nop

08017660 <USBH_OTG_ISR_Handler>:
* @param  pdev: Selected device
* @retval status 
*/

uint32_t USBH_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 8017660:	b580      	push	{r7, lr}
 8017662:	b084      	sub	sp, #16
 8017664:	af00      	add	r7, sp, #0
 8017666:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t retval = 0;
 8017668:	f04f 0300 	mov.w	r3, #0
 801766c:	60fb      	str	r3, [r7, #12]
  
  gintsts.d32 = 0;
 801766e:	f04f 0300 	mov.w	r3, #0
 8017672:	60bb      	str	r3, [r7, #8]
  
  /* Check if HOST Mode */
  if (USB_OTG_IsHostMode(pdev))
 8017674:	6878      	ldr	r0, [r7, #4]
 8017676:	f7fd fe01 	bl	801527c <USB_OTG_IsHostMode>
 801767a:	4603      	mov	r3, r0
 801767c:	2b00      	cmp	r3, #0
 801767e:	d072      	beq.n	8017766 <USBH_OTG_ISR_Handler+0x106>
  {
    gintsts.d32 = USB_OTG_ReadCoreItr(pdev);
 8017680:	6878      	ldr	r0, [r7, #4]
 8017682:	f7fd fe00 	bl	8015286 <USB_OTG_ReadCoreItr>
 8017686:	4603      	mov	r3, r0
 8017688:	60bb      	str	r3, [r7, #8]
    if (!gintsts.d32)
 801768a:	68bb      	ldr	r3, [r7, #8]
 801768c:	2b00      	cmp	r3, #0
 801768e:	d102      	bne.n	8017696 <USBH_OTG_ISR_Handler+0x36>
    {
      return 0;
 8017690:	f04f 0300 	mov.w	r3, #0
 8017694:	e068      	b.n	8017768 <USBH_OTG_ISR_Handler+0x108>
    }
    
    if (gintsts.b.sofintr)
 8017696:	7a3b      	ldrb	r3, [r7, #8]
 8017698:	f003 0308 	and.w	r3, r3, #8
 801769c:	b2db      	uxtb	r3, r3
 801769e:	2b00      	cmp	r3, #0
 80176a0:	d006      	beq.n	80176b0 <USBH_OTG_ISR_Handler+0x50>
    {
      retval |= USB_OTG_USBH_handle_sof_ISR (pdev);
 80176a2:	6878      	ldr	r0, [r7, #4]
 80176a4:	f7fe fdea 	bl	801627c <USB_OTG_USBH_handle_sof_ISR>
 80176a8:	4603      	mov	r3, r0
 80176aa:	68fa      	ldr	r2, [r7, #12]
 80176ac:	4313      	orrs	r3, r2
 80176ae:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.rxstsqlvl)
 80176b0:	7a3b      	ldrb	r3, [r7, #8]
 80176b2:	f003 0310 	and.w	r3, r3, #16
 80176b6:	b2db      	uxtb	r3, r3
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d006      	beq.n	80176ca <USBH_OTG_ISR_Handler+0x6a>
    {
      retval |= USB_OTG_USBH_handle_rx_qlvl_ISR (pdev);
 80176bc:	6878      	ldr	r0, [r7, #4]
 80176be:	f7ff fec1 	bl	8017444 <USB_OTG_USBH_handle_rx_qlvl_ISR>
 80176c2:	4603      	mov	r3, r0
 80176c4:	68fa      	ldr	r2, [r7, #12]
 80176c6:	4313      	orrs	r3, r2
 80176c8:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.nptxfempty)
 80176ca:	7a3b      	ldrb	r3, [r7, #8]
 80176cc:	f003 0320 	and.w	r3, r3, #32
 80176d0:	b2db      	uxtb	r3, r3
 80176d2:	2b00      	cmp	r3, #0
 80176d4:	d006      	beq.n	80176e4 <USBH_OTG_ISR_Handler+0x84>
    {
      retval |= USB_OTG_USBH_handle_nptxfempty_ISR (pdev);
 80176d6:	6878      	ldr	r0, [r7, #4]
 80176d8:	f7fe fe0c 	bl	80162f4 <USB_OTG_USBH_handle_nptxfempty_ISR>
 80176dc:	4603      	mov	r3, r0
 80176de:	68fa      	ldr	r2, [r7, #12]
 80176e0:	4313      	orrs	r3, r2
 80176e2:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.ptxfempty)
 80176e4:	7afb      	ldrb	r3, [r7, #11]
 80176e6:	f003 0304 	and.w	r3, r3, #4
 80176ea:	b2db      	uxtb	r3, r3
 80176ec:	2b00      	cmp	r3, #0
 80176ee:	d006      	beq.n	80176fe <USBH_OTG_ISR_Handler+0x9e>
    {
      retval |= USB_OTG_USBH_handle_ptxfempty_ISR (pdev);
 80176f0:	6878      	ldr	r0, [r7, #4]
 80176f2:	f7fe fed7 	bl	80164a4 <USB_OTG_USBH_handle_ptxfempty_ISR>
 80176f6:	4603      	mov	r3, r0
 80176f8:	68fa      	ldr	r2, [r7, #12]
 80176fa:	4313      	orrs	r3, r2
 80176fc:	60fb      	str	r3, [r7, #12]
    }    
    
    if (gintsts.b.hcintr)
 80176fe:	7afb      	ldrb	r3, [r7, #11]
 8017700:	f003 0302 	and.w	r3, r3, #2
 8017704:	b2db      	uxtb	r3, r3
 8017706:	2b00      	cmp	r3, #0
 8017708:	d006      	beq.n	8017718 <USBH_OTG_ISR_Handler+0xb8>
    {
      retval |= USB_OTG_USBH_handle_hc_ISR (pdev);
 801770a:	6878      	ldr	r0, [r7, #4]
 801770c:	f7ff fe4c 	bl	80173a8 <USB_OTG_USBH_handle_hc_ISR>
 8017710:	4603      	mov	r3, r0
 8017712:	68fa      	ldr	r2, [r7, #12]
 8017714:	4313      	orrs	r3, r2
 8017716:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.portintr)
 8017718:	7afb      	ldrb	r3, [r7, #11]
 801771a:	f003 0301 	and.w	r3, r3, #1
 801771e:	b2db      	uxtb	r3, r3
 8017720:	2b00      	cmp	r3, #0
 8017722:	d006      	beq.n	8017732 <USBH_OTG_ISR_Handler+0xd2>
    {
      retval |= USB_OTG_USBH_handle_port_ISR (pdev);
 8017724:	6878      	ldr	r0, [r7, #4]
 8017726:	f7fe ff95 	bl	8016654 <USB_OTG_USBH_handle_port_ISR>
 801772a:	4603      	mov	r3, r0
 801772c:	68fa      	ldr	r2, [r7, #12]
 801772e:	4313      	orrs	r3, r2
 8017730:	60fb      	str	r3, [r7, #12]
    }
    
    if (gintsts.b.disconnect)
 8017732:	7afb      	ldrb	r3, [r7, #11]
 8017734:	f003 0320 	and.w	r3, r3, #32
 8017738:	b2db      	uxtb	r3, r3
 801773a:	2b00      	cmp	r3, #0
 801773c:	d006      	beq.n	801774c <USBH_OTG_ISR_Handler+0xec>
    {
      retval |= USB_OTG_USBH_handle_Disconnect_ISR (pdev);  
 801773e:	6878      	ldr	r0, [r7, #4]
 8017740:	f7fe fdba 	bl	80162b8 <USB_OTG_USBH_handle_Disconnect_ISR>
 8017744:	4603      	mov	r3, r0
 8017746:	68fa      	ldr	r2, [r7, #12]
 8017748:	4313      	orrs	r3, r2
 801774a:	60fb      	str	r3, [r7, #12]
      
    }
    
    if (gintsts.b.incomplisoout)
 801774c:	7abb      	ldrb	r3, [r7, #10]
 801774e:	f003 0320 	and.w	r3, r3, #32
 8017752:	b2db      	uxtb	r3, r3
 8017754:	2b00      	cmp	r3, #0
 8017756:	d006      	beq.n	8017766 <USBH_OTG_ISR_Handler+0x106>
    {
      retval |= USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR (pdev);
 8017758:	6878      	ldr	r0, [r7, #4]
 801775a:	f7ff ff57 	bl	801760c <USB_OTG_USBH_handle_IncompletePeriodicXfer_ISR>
 801775e:	4603      	mov	r3, r0
 8017760:	68fa      	ldr	r2, [r7, #12]
 8017762:	4313      	orrs	r3, r2
 8017764:	60fb      	str	r3, [r7, #12]
    }
    
    
  }
  return retval;
 8017766:	68fb      	ldr	r3, [r7, #12]
}
 8017768:	4618      	mov	r0, r3
 801776a:	f107 0710 	add.w	r7, r7, #16
 801776e:	46bd      	mov	sp, r7
 8017770:	bd80      	pop	{r7, pc}
 8017772:	bf00      	nop

08017774 <STM32_USBO_OTG_ISR_Handler>:
  *         
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
 8017774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* OTG interrupts */
  gintmsk_common.b.sessreqintr = 1;
  gintmsk_common.b.conidstschng = 1;
  gintmsk_common.b.otgintr = 1;
  
  gintsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 8017776:	68c3      	ldr	r3, [r0, #12]
  gintmsk.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
  return ((gintsts.d32 & gintmsk.d32 ) & gintmsk_common.d32);
 8017778:	4d45      	ldr	r5, [pc, #276]	; (8017890 <STM32_USBO_OTG_ISR_Handler+0x11c>)
  /* OTG interrupts */
  gintmsk_common.b.sessreqintr = 1;
  gintmsk_common.b.conidstschng = 1;
  gintmsk_common.b.otgintr = 1;
  
  gintsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 801777a:	695a      	ldr	r2, [r3, #20]
  gintmsk.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 801777c:	6999      	ldr	r1, [r3, #24]
  return ((gintsts.d32 & gintmsk.d32 ) & gintmsk_common.d32);
 801777e:	400a      	ands	r2, r1
 8017780:	4015      	ands	r5, r2
  *         
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
 8017782:	4604      	mov	r4, r0
  uint32_t retval = 0;
  USB_OTG_GINTSTS_TypeDef  gintsts ;
  gintsts.d32 = 0;

  gintsts.d32 = USB_OTG_Read_itr(pdev);
  if (gintsts.d32 == 0)
 8017784:	2d00      	cmp	r5, #0
 8017786:	f000 8081 	beq.w	801788c <STM32_USBO_OTG_ISR_Handler+0x118>
  {
    return 0;
  }
  if (gintsts.b.otgintr)
 801778a:	f002 0204 	and.w	r2, r2, #4
 801778e:	b2d1      	uxtb	r1, r2
 8017790:	2900      	cmp	r1, #0
 8017792:	d040      	beq.n	8017816 <STM32_USBO_OTG_ISR_Handler+0xa2>
  
  
  gotgint.d32 = 0;
  gotgctl.d32 = 0;
  
  gotgint.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGINT);
 8017794:	685e      	ldr	r6, [r3, #4]
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 8017796:	681a      	ldr	r2, [r3, #0]
  
  if (gotgint.b.sesenddet)
 8017798:	f006 0704 	and.w	r7, r6, #4
 801779c:	b2fa      	uxtb	r2, r7
 801779e:	b132      	cbz	r2, 80177ae <STM32_USBO_OTG_ISR_Handler+0x3a>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 80177a0:	681b      	ldr	r3, [r3, #0]
    
    
    if (USB_OTG_IsDeviceMode(pdev))
 80177a2:	f7fd fd64 	bl	801526e <USB_OTG_IsDeviceMode>
 80177a6:	b910      	cbnz	r0, 80177ae <STM32_USBO_OTG_ISR_Handler+0x3a>
    {

    }
    else if (USB_OTG_IsHostMode(pdev))
 80177a8:	4620      	mov	r0, r4
 80177aa:	f7fd fd67 	bl	801527c <USB_OTG_IsHostMode>

    }
  }

  /* ----> SRP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.sesreqsucstschng)
 80177ae:	f3c6 2707 	ubfx	r7, r6, #8, #8
 80177b2:	07f8      	lsls	r0, r7, #31
 80177b4:	d50e      	bpl.n	80177d4 <STM32_USBO_OTG_ISR_Handler+0x60>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 80177b6:	68e0      	ldr	r0, [r4, #12]
 80177b8:	6803      	ldr	r3, [r0, #0]
    if (gotgctl.b.sesreqscs) /* Session request success                                          */
 80177ba:	07d9      	lsls	r1, r3, #31
    {
      if (USB_OTG_IsDeviceMode(pdev))
 80177bc:	4620      	mov	r0, r4

  /* ----> SRP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.sesreqsucstschng)
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
    if (gotgctl.b.sesreqscs) /* Session request success                                          */
 80177be:	d507      	bpl.n	80177d0 <STM32_USBO_OTG_ISR_Handler+0x5c>
    {
      if (USB_OTG_IsDeviceMode(pdev))
 80177c0:	f7fd fd55 	bl	801526e <USB_OTG_IsDeviceMode>

      }
      /* Clear Session Request */
      gotgctl.d32 = 0;
      gotgctl.b.sesreq = 1;
      USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
 80177c4:	68e1      	ldr	r1, [r4, #12]
 80177c6:	680a      	ldr	r2, [r1, #0]
 80177c8:	f022 0002 	bic.w	r0, r2, #2
 80177cc:	6008      	str	r0, [r1, #0]
 80177ce:	e001      	b.n	80177d4 <STM32_USBO_OTG_ISR_Handler+0x60>
    }
    else /* Session request failure                                          */
    {
      if (USB_OTG_IsDeviceMode(pdev))
 80177d0:	f7fd fd4d 	bl	801526e <USB_OTG_IsDeviceMode>

      }
    }
  }
  /* ----> HNP SUCCESS or FAILURE INTERRUPT <---- */
  if (gotgint.b.hstnegsucstschng)
 80177d4:	f007 0702 	and.w	r7, r7, #2
 80177d8:	b2fb      	uxtb	r3, r7
 80177da:	b143      	cbz	r3, 80177ee <STM32_USBO_OTG_ISR_Handler+0x7a>
  {
    gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 80177dc:	68e1      	ldr	r1, [r4, #12]
 80177de:	680a      	ldr	r2, [r1, #0]

    if (gotgctl.b.hstnegscs)                                    /* Host negotiation success                                         */
 80177e0:	05d2      	lsls	r2, r2, #23
 80177e2:	d502      	bpl.n	80177ea <STM32_USBO_OTG_ISR_Handler+0x76>
    {
      if (USB_OTG_IsHostMode(pdev))                              /* The core AUTOMATICALLY sets the Host mode                        */
 80177e4:	4620      	mov	r0, r4
 80177e6:	f7fd fd49 	bl	801527c <USB_OTG_IsHostMode>
    }
    else                                                        /* Host negotiation failure */
    {

    }
    gotgint.b.hstnegsucstschng = 1;                             /* Ack "Host Negotiation Success Status Change" interrupt.          */
 80177ea:	f446 7600 	orr.w	r6, r6, #512	; 0x200
  }
  /* ----> HOST NEGOTIATION DETECTED INTERRUPT <---- */
  if (gotgint.b.hstnegdet)
 80177ee:	f3c6 4707 	ubfx	r7, r6, #16, #8
 80177f2:	f007 0002 	and.w	r0, r7, #2
 80177f6:	b2c3      	uxtb	r3, r0
 80177f8:	b113      	cbz	r3, 8017800 <STM32_USBO_OTG_ISR_Handler+0x8c>
  {
    if (USB_OTG_IsDeviceMode(pdev))                              /* The core AUTOMATICALLY sets the Host mode                        */
 80177fa:	4620      	mov	r0, r4
 80177fc:	f7fd fd37 	bl	801526e <USB_OTG_IsDeviceMode>

    }
  }
  if (gotgint.b.adevtoutchng)
  {}
  if (gotgint.b.debdone)
 8017800:	f007 0108 	and.w	r1, r7, #8
 8017804:	b2cf      	uxtb	r7, r1
 8017806:	b117      	cbz	r7, 801780e <STM32_USBO_OTG_ISR_Handler+0x9a>
  {
    USB_OTG_ResetPort(pdev);
 8017808:	4620      	mov	r0, r4
 801780a:	f7fd fd9b 	bl	8015344 <USB_OTG_ResetPort>
  }
  /* Clear OTG INT */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GOTGINT, gotgint.d32);
 801780e:	68e2      	ldr	r2, [r4, #12]
  {
    return 0;
  }
  if (gintsts.b.otgintr)
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
 8017810:	2001      	movs	r0, #1
  if (gotgint.b.debdone)
  {
    USB_OTG_ResetPort(pdev);
  }
  /* Clear OTG INT */
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GOTGINT, gotgint.d32);
 8017812:	6056      	str	r6, [r2, #4]
 8017814:	e000      	b.n	8017818 <STM32_USBO_OTG_ISR_Handler+0xa4>
  * @param  None
  * @retval : None
  */
uint32_t STM32_USBO_OTG_ISR_Handler(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t retval = 0;
 8017816:	4608      	mov	r0, r1
  }
  if (gintsts.b.otgintr)
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
  }
  if (gintsts.b.conidstschng)
 8017818:	f3c5 6307 	ubfx	r3, r5, #24, #8
 801781c:	f003 0110 	and.w	r1, r3, #16
 8017820:	b2ca      	uxtb	r2, r1
 8017822:	b312      	cbz	r2, 801786a <STM32_USBO_OTG_ISR_Handler+0xf6>
  gintsts.d32 = 0 ;
  gintmsk.d32 = 0 ;
  gotgctl.d32 = 0 ;
  gintmsk.b.sofintr = 1;
  
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, gintmsk.d32, 0);
 8017824:	68e0      	ldr	r0, [r4, #12]
 8017826:	6983      	ldr	r3, [r0, #24]
 8017828:	f023 0108 	bic.w	r1, r3, #8
 801782c:	6181      	str	r1, [r0, #24]
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
 801782e:	6802      	ldr	r2, [r0, #0]
  
  /* B-Device connector (Device Mode) */
  if (gotgctl.b.conidsts)
 8017830:	03d3      	lsls	r3, r2, #15
  {
    USB_OTG_DisableGlobalInt(pdev);
 8017832:	4620      	mov	r0, r4
  
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, gintmsk.d32, 0);
  gotgctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GOTGCTL);
  
  /* B-Device connector (Device Mode) */
  if (gotgctl.b.conidsts)
 8017834:	d509      	bpl.n	801784a <STM32_USBO_OTG_ISR_Handler+0xd6>
  {
    USB_OTG_DisableGlobalInt(pdev);
 8017836:	f7fd fcc5 	bl	80151c4 <USB_OTG_DisableGlobalInt>
    USB_OTG_CoreInitDev(pdev);
 801783a:	4620      	mov	r0, r4
 801783c:	f7fd ff38 	bl	80156b0 <USB_OTG_CoreInitDev>
    USB_OTG_EnableGlobalInt(pdev);
 8017840:	4620      	mov	r0, r4
 8017842:	f7fd fcb8 	bl	80151b6 <USB_OTG_EnableGlobalInt>
    pdev->otg.OTG_State = B_PERIPHERAL;
 8017846:	2004      	movs	r0, #4
 8017848:	e008      	b.n	801785c <STM32_USBO_OTG_ISR_Handler+0xe8>
  }
  else
  {
    USB_OTG_DisableGlobalInt(pdev);
 801784a:	f7fd fcbb 	bl	80151c4 <USB_OTG_DisableGlobalInt>
    USB_OTG_CoreInitHost(pdev);
 801784e:	4620      	mov	r0, r4
 8017850:	f7fd fd8e 	bl	8015370 <USB_OTG_CoreInitHost>
    USB_OTG_EnableGlobalInt(pdev);
 8017854:	4620      	mov	r0, r4
 8017856:	f7fd fcae 	bl	80151b6 <USB_OTG_EnableGlobalInt>
    pdev->otg.OTG_State = A_HOST;
 801785a:	2001      	movs	r0, #1
  }
  /* Set flag and clear interrupt */
  gintsts.b.conidstschng = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 801785c:	68e3      	ldr	r3, [r4, #12]
  else
  {
    USB_OTG_DisableGlobalInt(pdev);
    USB_OTG_CoreInitHost(pdev);
    USB_OTG_EnableGlobalInt(pdev);
    pdev->otg.OTG_State = A_HOST;
 801785e:	f884 0a90 	strb.w	r0, [r4, #2704]	; 0xa90
  }
  /* Set flag and clear interrupt */
  gintsts.b.conidstschng = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8017862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8017866:	6159      	str	r1, [r3, #20]
  {
    retval |= USB_OTG_HandleOTG_ISR(pdev);
  }
  if (gintsts.b.conidstschng)
  {
    retval |= USB_OTG_HandleConnectorIDStatusChange_ISR(pdev);
 8017868:	2001      	movs	r0, #1
  }
  if (gintsts.b.sessreqintr)
 801786a:	f3c5 6507 	ubfx	r5, r5, #24, #8
 801786e:	f005 0240 	and.w	r2, r5, #64	; 0x40
 8017872:	b2d5      	uxtb	r5, r2
 8017874:	b15d      	cbz	r5, 801788e <STM32_USBO_OTG_ISR_Handler+0x11a>


  gotgctl.d32 = 0;
  gintsts.d32 = 0;

  gotgctl.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GOTGCTL );
 8017876:	68e0      	ldr	r0, [r4, #12]
 8017878:	6803      	ldr	r3, [r0, #0]
  if (USB_OTG_IsDeviceMode(pdev) && (gotgctl.b.bsesvld))
 801787a:	4620      	mov	r0, r4
 801787c:	f7fd fcf7 	bl	801526e <USB_OTG_IsDeviceMode>
    
  }
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.sessreqintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 8017880:	68e3      	ldr	r3, [r4, #12]
 8017882:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8017886:	6159      	str	r1, [r3, #20]
  {
    retval |= USB_OTG_HandleConnectorIDStatusChange_ISR(pdev);
  }
  if (gintsts.b.sessreqintr)
  {
    retval |= USB_OTG_HandleSessionRequest_ISR(pdev);
 8017888:	2001      	movs	r0, #1
 801788a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  gintsts.d32 = 0;

  gintsts.d32 = USB_OTG_Read_itr(pdev);
  if (gintsts.d32 == 0)
  {
    return 0;
 801788c:	4628      	mov	r0, r5
  if (gintsts.b.sessreqintr)
  {
    retval |= USB_OTG_HandleSessionRequest_ISR(pdev);
  }
  return retval;
}
 801788e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017890:	50000004 	.word	0x50000004

08017894 <__libc_init_array>:
 8017894:	b538      	push	{r3, r4, r5, lr}
 8017896:	4d0e      	ldr	r5, [pc, #56]	; (80178d0 <__libc_init_array+0x3c>)
 8017898:	4b0e      	ldr	r3, [pc, #56]	; (80178d4 <__libc_init_array+0x40>)
 801789a:	1ae8      	subs	r0, r5, r3
 801789c:	1085      	asrs	r5, r0, #2
 801789e:	2400      	movs	r4, #0
 80178a0:	42ac      	cmp	r4, r5
 80178a2:	d005      	beq.n	80178b0 <__libc_init_array+0x1c>
 80178a4:	490b      	ldr	r1, [pc, #44]	; (80178d4 <__libc_init_array+0x40>)
 80178a6:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 80178aa:	4790      	blx	r2
 80178ac:	3401      	adds	r4, #1
 80178ae:	e7f7      	b.n	80178a0 <__libc_init_array+0xc>
 80178b0:	f7f9 fb7a 	bl	8010fa8 <_init>
 80178b4:	4908      	ldr	r1, [pc, #32]	; (80178d8 <__libc_init_array+0x44>)
 80178b6:	4a09      	ldr	r2, [pc, #36]	; (80178dc <__libc_init_array+0x48>)
 80178b8:	1a54      	subs	r4, r2, r1
 80178ba:	10a5      	asrs	r5, r4, #2
 80178bc:	2400      	movs	r4, #0
 80178be:	42ac      	cmp	r4, r5
 80178c0:	d005      	beq.n	80178ce <__libc_init_array+0x3a>
 80178c2:	4b05      	ldr	r3, [pc, #20]	; (80178d8 <__libc_init_array+0x44>)
 80178c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80178c8:	4780      	blx	r0
 80178ca:	3401      	adds	r4, #1
 80178cc:	e7f7      	b.n	80178be <__libc_init_array+0x2a>
 80178ce:	bd38      	pop	{r3, r4, r5, pc}
 80178d0:	08017f68 	.word	0x08017f68
 80178d4:	08017f68 	.word	0x08017f68
 80178d8:	08017f68 	.word	0x08017f68
 80178dc:	08017f68 	.word	0x08017f68

080178e0 <memcpy>:
 80178e0:	b510      	push	{r4, lr}
 80178e2:	2300      	movs	r3, #0
 80178e4:	4293      	cmp	r3, r2
 80178e6:	d003      	beq.n	80178f0 <memcpy+0x10>
 80178e8:	5ccc      	ldrb	r4, [r1, r3]
 80178ea:	54c4      	strb	r4, [r0, r3]
 80178ec:	3301      	adds	r3, #1
 80178ee:	e7f9      	b.n	80178e4 <memcpy+0x4>
 80178f0:	bd10      	pop	{r4, pc}

080178f2 <memset>:
 80178f2:	1882      	adds	r2, r0, r2
 80178f4:	4603      	mov	r3, r0
 80178f6:	4293      	cmp	r3, r2
 80178f8:	d002      	beq.n	8017900 <memset+0xe>
 80178fa:	f803 1b01 	strb.w	r1, [r3], #1
 80178fe:	e7fa      	b.n	80178f6 <memset+0x4>
 8017900:	4770      	bx	lr

08017902 <strlen>:
 8017902:	4603      	mov	r3, r0
 8017904:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017908:	2a00      	cmp	r2, #0
 801790a:	d1fb      	bne.n	8017904 <strlen+0x2>
 801790c:	1a18      	subs	r0, r3, r0
 801790e:	3801      	subs	r0, #1
 8017910:	4770      	bx	lr

08017912 <strncpy>:
 8017912:	b530      	push	{r4, r5, lr}
 8017914:	3901      	subs	r1, #1
 8017916:	4603      	mov	r3, r0
 8017918:	461c      	mov	r4, r3
 801791a:	b13a      	cbz	r2, 801792c <strncpy+0x1a>
 801791c:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8017920:	f803 5b01 	strb.w	r5, [r3], #1
 8017924:	3a01      	subs	r2, #1
 8017926:	461c      	mov	r4, r3
 8017928:	2d00      	cmp	r5, #0
 801792a:	d1f5      	bne.n	8017918 <strncpy+0x6>
 801792c:	1899      	adds	r1, r3, r2
 801792e:	428c      	cmp	r4, r1
 8017930:	d003      	beq.n	801793a <strncpy+0x28>
 8017932:	2200      	movs	r2, #0
 8017934:	f804 2b01 	strb.w	r2, [r4], #1
 8017938:	e7f9      	b.n	801792e <strncpy+0x1c>
 801793a:	bd30      	pop	{r4, r5, pc}
