
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:184.4-460.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

13. Executing SYNTH_ICE40 pass.

13.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

13.2. Executing HIERARCHY pass (managing design hierarchy).

13.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

13.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:106.4-183.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

13.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:74.4-83.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:186.4-272.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

13.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

13.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:292.4-524.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

13.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

13.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

13.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

13.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

13.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

13.2.14. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

13.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/bulk_endp.v:121.4-152.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

13.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:316.4-735.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

13.2.17. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.

13.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

13.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 11 unused modules.

13.3. Executing PROC pass (convert processes to netlists).

13.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:385$2713 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:354$2674 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:340$2670 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:307$2654 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:292$2649 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:201$2635 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:169$2619 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:121$2589 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:103$2587 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:186$1673 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:139$1658 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:87$1634 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:74$1624 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:58$1622 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:106$1606 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:106$1606 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:86$1604 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:68$1594 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1435 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1424 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1421 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1418 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1415 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1412 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1397 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1386 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1383 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1380 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1377 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1374 in module SB_DFFSR.
Marked 56 switch rules as full_case in process $proc$../hdl/demo/app.v:184$1019 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:136$1010 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:80$1002 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:86$2569 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$946 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:292$2088 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:260$2086 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:237$2073 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 89 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:316$2733 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:286$2731 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:267$2722 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Removed a total of 1 dead cases.

13.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 30 redundant assignments.
Promoted 150 assignments to connections.

13.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1441'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1430'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1423'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1403'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1396'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1392'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1385'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
  Set init value: \Q = 1'0
Found init rule in `\demo.$proc$../hdl/demo/demo.v:53$1201'.
  Set init value: \rstn_sync = 2'00

13.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
Found async reset \genblk1.u_gtex4_async_data.data_rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2670'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2649'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1634'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1622'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1594'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1421'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1415'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1383'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1377'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:136$1010'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:80$1002'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2569'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.

13.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
     1/18: $5$lookahead\in_fifo_q$2673[71:0]$2698
     2/18: $5$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584[71:0]$2697
     3/18: $5$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583[71:0]$2696
     4/18: $4$lookahead\in_fifo_q$2673[71:0]$2694
     5/18: $4$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584[71:0]$2693
     6/18: $4$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583[71:0]$2692
     7/18: $3$lookahead\in_fifo_q$2673[71:0]$2690
     8/18: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584[71:0]$2689
     9/18: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583[71:0]$2688
    10/18: $2$lookahead\in_fifo_q$2673[71:0]$2685
    11/18: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584[71:0]$2684
    12/18: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583[71:0]$2683
    13/18: $1$lookahead\in_fifo_q$2673[71:0]$2681
    14/18: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584[71:0]$2680
    15/18: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583[71:0]$2679
    16/18: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    17/18: $0\delay_in_cnt_q[1:0]
    18/18: $0\in_last_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2670'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2649'.
     1/1: $0\genblk1.u_gtex4_async_data.data_rstn_sq[1:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2582[71:0]$2603
     5/23: $3$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2581[71:0]$2602
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2582[71:0]$2597
    14/23: $2$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2581[71:0]$2596
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2582[71:0]$2594
    21/23: $1$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2581[71:0]$2593
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1634'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1624'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1622'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1594'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1441'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1435'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1430'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1424'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1423'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1421'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1418'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1415'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1412'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1410'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1408'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1403'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1397'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1396'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1392'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1385'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1383'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1377'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1370'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:53$1201'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:59$1200'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:184$1019'.
     1/214: $1\mem_addr_d[23:0] [23:16]
     2/214: $33\state_d[3:0]
     3/214: $7\ram_clke[0:0]
     4/214: $7\mem_valid_d[0:0]
     5/214: $18\byte_cnt_d[23:0]
     6/214: $5\wait_cnt_d[7:0]
     7/214: $6\ram_clke[0:0]
     8/214: $15\mem_addr_d[23:0]
     9/214: $6\mem_valid_d[0:0]
    10/214: $17\byte_cnt_d[23:0]
    11/214: $32\state_d[3:0]
    12/214: $14\mem_addr_d[23:0]
    13/214: $5\mem_valid_d[0:0]
    14/214: $5\ram_clke[0:0]
    15/214: $1\mem_addr_d[23:0] [15:8]
    16/214: $31\state_d[3:0]
    17/214: $4\rom_clke[0:0]
    18/214: $4\mem_valid_d[0:0]
    19/214: $16\byte_cnt_d[23:0]
    20/214: $4\wait_cnt_d[7:0]
    21/214: $3\rom_clke[0:0]
    22/214: $12\mem_addr_d[23:0]
    23/214: $3\mem_valid_d[0:0]
    24/214: $15\byte_cnt_d[23:0]
    25/214: $30\state_d[3:0]
    26/214: $11\mem_addr_d[23:0]
    27/214: $2\mem_valid_d[0:0]
    28/214: $2\rom_clke[0:0]
    29/214: $1\mem_addr_d[23:0] [7:0]
    30/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [6]
    31/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [5]
    32/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [4]
    33/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [3]
    34/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [2]
    35/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [1]
    36/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [0]
    37/214: $2\rev8$func$../hdl/demo/app.v:410$997.i[3:0]$1181
    38/214: $2\rev8$func$../hdl/demo/app.v:410$997.data[7:0]$1180
    39/214: $5\in_data[7:0]
    40/214: $29\state_d[3:0]
    41/214: $1\lfsr_d[23:0] [23:16]
    42/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [6]
    43/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [5]
    44/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [4]
    45/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [3]
    46/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [2]
    47/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [1]
    48/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [0]
    49/214: $2\rev8$func$../hdl/demo/app.v:400$996.i[3:0]$1175
    50/214: $2\rev8$func$../hdl/demo/app.v:400$996.data[7:0]$1174
    51/214: $4\in_data[7:0]
    52/214: $28\state_d[3:0]
    53/214: $1\byte_cnt_d[23:0] [15:8]
    54/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [6]
    55/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [5]
    56/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [4]
    57/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [3]
    58/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [2]
    59/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [1]
    60/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [0]
    61/214: $2\rev8$func$../hdl/demo/app.v:390$995.i[3:0]$1169
    62/214: $2\rev8$func$../hdl/demo/app.v:390$995.data[7:0]$1168
    63/214: $3\in_data[7:0]
    64/214: $27\state_d[3:0]
    65/214: $1\byte_cnt_d[23:0] [7:0]
    66/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [6]
    67/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [5]
    68/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [4]
    69/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [3]
    70/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [2]
    71/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [1]
    72/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [0]
    73/214: $2\rev8$func$../hdl/demo/app.v:380$994.i[3:0]$1163
    74/214: $2\rev8$func$../hdl/demo/app.v:380$994.data[7:0]$1162
    75/214: $2\in_data[7:0]
    76/214: $26\state_d[3:0]
    77/214: $1\byte_cnt_d[23:0] [23:16]
    78/214: $14\byte_cnt_d[23:0]
    79/214: $10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155
    80/214: $9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151
    81/214: $8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147
    82/214: $7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143
    83/214: $6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139
    84/214: $5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135
    85/214: $4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131
    86/214: $3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127
    87/214: $3\wait_cnt_d[7:0]
    88/214: $13\byte_cnt_d[23:0]
    89/214: $24\state_d[3:0]
    90/214: $3\crc32_d[31:0]
    91/214: $2\crc32$func$../hdl/demo/app.v:364$993.i[3:0]$1124
    92/214: $2\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1121
    93/214: $2\crc32$func$../hdl/demo/app.v:364$993.crc[31:0]$1123
    94/214: $2\crc32$func$../hdl/demo/app.v:364$993.data[7:0]$1122
    95/214: $2\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1167 [7]
    96/214: $12\byte_cnt_d[23:0]
    97/214: $10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114
    98/214: $9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110
    99/214: $8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106
   100/214: $7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102
   101/214: $6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098
   102/214: $5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094
   103/214: $4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090
   104/214: $3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086
   105/214: $2\wait_cnt_d[7:0]
   106/214: $11\byte_cnt_d[23:0]
   107/214: $22\state_d[3:0]
   108/214: $8\lfsr_d[23:0]
   109/214: $2\crc32_d[31:0]
   110/214: $2\crc32$func$../hdl/demo/app.v:352$992.i[3:0]$1083
   111/214: $2\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1080
   112/214: $2\crc32$func$../hdl/demo/app.v:352$992.crc[31:0]$1082
   113/214: $2\crc32$func$../hdl/demo/app.v:352$992.data[7:0]$1081
   114/214: $1\lfsr_d[23:0] [7:0]
   115/214: $21\state_d[3:0]
   116/214: $9\byte_cnt_d[23:16]
   117/214: $20\state_d[3:0]
   118/214: $7\lfsr_d[23:16]
   119/214: $19\state_d[3:0]
   120/214: $10\mem_addr_d[23:16]
   121/214: $18\state_d[3:0]
   122/214: $8\byte_cnt_d[23:16]
   123/214: $17\state_d[3:0]
   124/214: $7\byte_cnt_d[23:16]
   125/214: $16\state_d[3:0]
   126/214: $6\byte_cnt_d[23:16]
   127/214: $15\state_d[3:0]
   128/214: $6\out_ready[0:0]
   129/214: $9\mem_addr_d[23:16]
   130/214: $6\lfsr_d[23:16]
   131/214: $1\lfsr_d[23:0] [15:8]
   132/214: $14\state_d[3:0]
   133/214: $8\mem_addr_d[15:8]
   134/214: $13\state_d[3:0]
   135/214: $5\byte_cnt_d[15:8]
   136/214: $12\state_d[3:0]
   137/214: $4\byte_cnt_d[15:8]
   138/214: $11\state_d[3:0]
   139/214: $5\out_ready[0:0]
   140/214: $7\mem_addr_d[15:8]
   141/214: $4\lfsr_d[15:8]
   142/214: $16\mem_addr_d[23:0]
   143/214: $10\byte_cnt_d[23:16]
   144/214: $2\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1161 [7]
   145/214: $2\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1179 [7]
   146/214: $10\state_d[3:0]
   147/214: $3\wait_d[7:0]
   148/214: $9\state_d[3:0]
   149/214: $6\mem_addr_d[7:0]
   150/214: $8\state_d[3:0]
   151/214: $3\byte_cnt_d[7:0]
   152/214: $7\state_d[3:0]
   153/214: $2\byte_cnt_d[7:0]
   154/214: $6\state_d[3:0]
   155/214: $4\out_ready[0:0]
   156/214: $5\mem_addr_d[7:0]
   157/214: $2\wait_d[7:0]
   158/214: $2\lfsr_d[7:0]
   159/214: $23\state_d[3:0]
   160/214: $2\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1173 [7]
   161/214: $25\state_d[3:0]
   162/214: $3\lfsr_d[7:0]
   163/214: $5\state_d[3:0]
   164/214: $4\mem_addr_d[23:0]
   165/214: $4\ram_we[0:0]
   166/214: $4\ram_clke[0:0]
   167/214: $3\out_ready[0:0]
   168/214: $4\state_d[3:0]
   169/214: $3\ram_we[0:0]
   170/214: $3\ram_clke[0:0]
   171/214: $3\mem_addr_d[23:0]
   172/214: $3\in_valid[0:0]
   173/214: $2\ram_we[0:0]
   174/214: $2\ram_clke[0:0]
   175/214: $2\mem_addr_d[23:0]
   176/214: $2\out_ready[0:0]
   177/214: $2\in_valid[0:0]
   178/214: $3\state_d[3:0]
   179/214: $2\state_d[3:0]
   180/214: $1\state_d[3:0]
   181/214: $1\rev8$func$../hdl/demo/app.v:410$997.i[3:0]$1059
   182/214: $1\rev8$func$../hdl/demo/app.v:410$997.data[7:0]$1058
   183/214: $1\rev8$func$../hdl/demo/app.v:410$997.$result[7:0]$1057
   184/214: $1\rev8$func$../hdl/demo/app.v:400$996.i[3:0]$1056
   185/214: $1\rev8$func$../hdl/demo/app.v:400$996.data[7:0]$1055
   186/214: $1\rev8$func$../hdl/demo/app.v:400$996.$result[7:0]$1054
   187/214: $1\rev8$func$../hdl/demo/app.v:390$995.i[3:0]$1053
   188/214: $1\rev8$func$../hdl/demo/app.v:390$995.data[7:0]$1052
   189/214: $1\rev8$func$../hdl/demo/app.v:390$995.$result[7:0]$1051
   190/214: $1\rev8$func$../hdl/demo/app.v:380$994.i[3:0]$1050
   191/214: $1\rev8$func$../hdl/demo/app.v:380$994.data[7:0]$1049
   192/214: $1\rev8$func$../hdl/demo/app.v:380$994.$result[7:0]$1048
   193/214: $1\crc32$func$../hdl/demo/app.v:364$993.i[3:0]$1047
   194/214: $1\crc32$func$../hdl/demo/app.v:364$993.crc[31:0]$1046
   195/214: $1\crc32$func$../hdl/demo/app.v:364$993.data[7:0]$1045
   196/214: $1\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1044
   197/214: $1\crc32$func$../hdl/demo/app.v:352$992.i[3:0]$1043
   198/214: $1\crc32$func$../hdl/demo/app.v:352$992.crc[31:0]$1042
   199/214: $1\crc32$func$../hdl/demo/app.v:352$992.data[7:0]$1041
   200/214: $1\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1040
   201/214: $1\ram_we[0:0]
   202/214: $1\ram_clke[0:0]
   203/214: $1\rom_clke[0:0]
   204/214: $13\mem_addr_d[23:0]
   205/214: $1\mem_valid_d[0:0]
   206/214: $1\wait_cnt_d[7:0]
   207/214: $1\wait_d[7:0]
   208/214: $5\lfsr_d[15:8]
   209/214: $1\crc32_d[31:0]
   210/214: $1\cmd_d[7:0]
   211/214: $1\out_ready[0:0]
   212/214: $1\in_valid[0:0]
   213/214: $1\in_data[7:0]
   214/214: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:136$1010'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:80$1002'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2569'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2540'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2536'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2511'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2504'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
     1/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [7]
     2/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [5]
     3/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [4]
     4/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [3]
     5/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [2]
     6/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [1]
     7/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [0]
     8/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [7]
     9/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [4]
    10/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [3]
    11/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [2]
    12/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [1]
    13/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [0]
    14/285: $3\dataout_toggle_d[15:0] [15:1]
    15/285: $3\dataout_toggle_d[15:0] [0]
    16/285: $9\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2486
    17/285: $8\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2482
    18/285: $7\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2478
    19/285: $6\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2474
    20/285: $5\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2470
    21/285: $4\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2466
    22/285: $3\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2462
    23/285: $25\phy_state_d[3:0]
    24/285: $6\in_ready[0:0]
    25/285: $3\datain_toggle_d[15:0] [0]
    26/285: $5\in_ready[0:0]
    27/285: $5\tx_data[7:0]
    28/285: $10\pid_d[3:0]
    29/285: $23\phy_state_d[3:0]
    30/285: $4\tx_data[7:0]
    31/285: $9\pid_d[3:0]
    32/285: $4\in_ready[0:0]
    33/285: $22\phy_state_d[3:0]
    34/285: $3\tx_data[7:0]
    35/285: $8\pid_d[3:0]
    36/285: $3\in_ready[0:0]
    37/285: $2\data_d[15:0] [15:8]
    38/285: $9\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2425
    39/285: $8\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2421
    40/285: $7\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2417
    41/285: $6\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2413
    42/285: $5\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2409
    43/285: $4\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2405
    44/285: $3\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2401
    45/285: $7\pid_d[3:0]
    46/285: $14\dataout_toggle_d[15:0]
    47/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2391
    48/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2390
    49/285: $6\pid_d[3:0]
    50/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2388
    51/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2387
    52/285: $13\dataout_toggle_d[15:0]
    53/285: $15\out_eop[0:0]
    54/285: $12\dataout_toggle_d[15:0]
    55/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:434$2055[15:0]$2376
    56/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054[15:0]$2375
    57/285: $5\out_err[0:0]
    58/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2368
    59/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2367
    60/285: $11\dataout_toggle_d[15:0]
    61/285: $5\pid_d[3:0]
    62/285: $21\phy_state_d[3:0]
    63/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:434$2055[15:0]$2366
    64/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054[15:0]$2365
    65/285: $14\out_eop[0:0]
    66/285: $4\out_err[0:0]
    67/285: $11\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2362
    68/285: $10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358
    69/285: $9\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2354
    70/285: $8\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2350
    71/285: $7\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2346
    72/285: $6\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2342
    73/285: $5\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2338
    74/285: $4\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2334
    75/285: $3\out_valid[0:0]
    76/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2331
    77/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2330
    78/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:434$2055[15:0]$2329
    79/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054[15:0]$2328
    80/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2053.i[3:0]$2327
    81/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2053.crc[15:0]$2326
    82/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2053.data[7:0]$2325
    83/285: $3\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2324
    84/285: $13\out_eop[0:0]
    85/285: $3\out_err[0:0]
    86/285: $10\dataout_toggle_d[15:0]
    87/285: $4\pid_d[3:0]
    88/285: $20\phy_state_d[3:0]
    89/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2191 [6]
    90/285: $9\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2317
    91/285: $8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313
    92/285: $7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309
    93/285: $6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305
    94/285: $5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301
    95/285: $4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297
    96/285: $3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293
    97/285: $19\phy_state_d[3:0]
    98/285: $24\phy_state_d[3:0]
    99/285: $9\dataout_toggle_d[0:0]
   100/285: $13\datain_toggle_d[0:0]
   101/285: $18\phy_state_d[3:0]
   102/285: $11\out_eop[0:0]
   103/285: $8\dataout_toggle_d[0:0]
   104/285: $12\datain_toggle_d[0:0]
   105/285: $10\out_eop[0:0]
   106/285: $7\dataout_toggle_d[0:0]
   107/285: $11\datain_toggle_d[0:0]
   108/285: $17\phy_state_d[3:0]
   109/285: $5\frame_d[10:0]
   110/285: $9\out_eop[0:0]
   111/285: $6\dataout_toggle_d[0:0]
   112/285: $10\datain_toggle_d[0:0]
   113/285: $5\endp_d[3:0]
   114/285: $5\addr_d[6:0]
   115/285: $16\phy_state_d[3:0]
   116/285: $8\out_eop[0:0]
   117/285: $5\dataout_toggle_d[0:0]
   118/285: $9\datain_toggle_d[0:0]
   119/285: $4\frame_d[10:0]
   120/285: $4\endp_d[3:0]
   121/285: $4\addr_d[6:0]
   122/285: $15\phy_state_d[3:0]
   123/285: $14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282
   124/285: $13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278
   125/285: $12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274
   126/285: $11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270
   127/285: $10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266
   128/285: $9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262
   129/285: $8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258
   130/285: $7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254
   131/285: $6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250
   132/285: $5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246
   133/285: $4\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2242
   134/285: $7\out_eop[0:0]
   135/285: $4\dataout_toggle_d[0:0]
   136/285: $8\datain_toggle_d[0:0]
   137/285: $3\frame_d[10:0]
   138/285: $3\endp_d[3:0]
   139/285: $3\addr_d[6:0]
   140/285: $14\phy_state_d[3:0]
   141/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.i[2:0]$2239
   142/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2237 [3]
   143/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2237 [2]
   144/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2237 [1]
   145/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2237 [0]
   146/285: $12\out_eop[0:0]
   147/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.data[4:0]$2238
   148/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2050.i[3:0]$2236
   149/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2234
   150/285: $3\crc5$func$../../../usb_cdc/sie.v:397$2050.data[10:0]$2235
   151/285: $2\data_d[15:0] [7:0]
   152/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [5]
   153/285: $3\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2237 [4]
   154/285: $10\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2429
   155/285: $13\phy_state_d[3:0]
   156/285: $11\phy_state_d[3:0]
   157/285: $6\out_eop[0:0]
   158/285: $7\datain_toggle_d[15:0]
   159/285: $6$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2220
   160/285: $6$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2219
   161/285: $5$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2215
   162/285: $5$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2214
   163/285: $5\out_eop[0:0]
   164/285: $6\datain_toggle_d[15:0]
   165/285: $10\phy_state_d[3:0]
   166/285: $9\phy_state_d[3:0]
   167/285: $8\phy_state_d[3:0]
   168/285: $7\phy_state_d[3:0]
   169/285: $6\phy_state_d[3:0]
   170/285: $4$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2201
   171/285: $4$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2200
   172/285: $4\out_eop[0:0]
   173/285: $5\datain_toggle_d[15:0]
   174/285: $3$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2199
   175/285: $3$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2198
   176/285: $3\out_eop[0:0]
   177/285: $4\datain_toggle_d[15:0]
   178/285: $5\phy_state_d[3:0]
   179/285: $3\pid_d[3:0]
   180/285: $4\phy_state_d[3:0]
   181/285: $3\phy_state_d[3:0]
   182/285: $2\phy_state_d[3:0]
   183/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.i[3:0]$2193
   184/285: $2\rev8$func$../../../usb_cdc/sie.v:515$2061.data[7:0]$2192
   185/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2188 [6]
   186/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.i[3:0]$2190
   187/285: $2\rev8$func$../../../usb_cdc/sie.v:510$2060.data[7:0]$2189
   188/285: $3\datain_toggle_d[15:0] [15:1]
   189/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2059.i[3:0]$2187
   190/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2059.crc[15:0]$2186
   191/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2059.data[7:0]$2185
   192/285: $2\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2184
   193/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2058.i[3:0]$2183
   194/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2058.crc[15:0]$2182
   195/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2058.data[7:0]$2181
   196/285: $2\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2180
   197/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2179
   198/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2178
   199/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:434$2055[15:0]$2177
   200/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054[15:0]$2176
   201/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2053.i[3:0]$2175
   202/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2053.crc[15:0]$2174
   203/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2053.data[7:0]$2173
   204/285: $2\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2172
   205/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2052.i[3:0]$2171
   206/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2052.crc[15:0]$2170
   207/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2052.data[7:0]$2169
   208/285: $2\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2168
   209/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2051.i[2:0]$2167
   210/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2051.data[4:0]$2166
   211/285: $2\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2165
   212/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2050.i[3:0]$2164
   213/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2050.data[10:0]$2163
   214/285: $2\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2162
   215/285: $2$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2161
   216/285: $2$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2160
   217/285: $2\in_req[0:0]
   218/285: $2\in_ready[0:0]
   219/285: $2\tx_valid[0:0]
   220/285: $2\tx_data[7:0]
   221/285: $2\out_eop[0:0]
   222/285: $2\out_err[0:0]
   223/285: $2\out_valid[0:0]
   224/285: $2\in_byte_d[3:0]
   225/285: $10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321
   226/285: $10\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2490
   227/285: $2\crc16_d[15:0]
   228/285: $2\frame_d[10:0]
   229/285: $2\endp_d[3:0]
   230/285: $2\addr_d[6:0]
   231/285: $2\pid_d[3:0]
   232/285: $12\phy_state_d[3:0]
   233/285: $1\out_err[0:0]
   234/285: $1\phy_state_d[3:0]
   235/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2061.i[3:0]$2159
   236/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2061.data[7:0]$2158
   237/285: $1\rev8$func$../../../usb_cdc/sie.v:515$2061.$result[7:0]$2157
   238/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2060.i[3:0]$2156
   239/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2060.data[7:0]$2155
   240/285: $1\rev8$func$../../../usb_cdc/sie.v:510$2060.$result[7:0]$2154
   241/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2059.i[3:0]$2153
   242/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2059.crc[15:0]$2152
   243/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2059.data[7:0]$2151
   244/285: $1\crc16$func$../../../usb_cdc/sie.v:504$2059.$result[15:0]$2150
   245/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2058.i[3:0]$2149
   246/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2058.crc[15:0]$2148
   247/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2058.data[7:0]$2147
   248/285: $1\crc16$func$../../../usb_cdc/sie.v:454$2058.$result[15:0]$2146
   249/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:443$2057[15:0]$2145
   250/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056[15:0]$2144
   251/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:434$2055[15:0]$2143
   252/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054[15:0]$2142
   253/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2053.i[3:0]$2141
   254/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2053.crc[15:0]$2140
   255/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2053.data[7:0]$2139
   256/285: $1\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2138
   257/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2052.i[3:0]$2137
   258/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2052.crc[15:0]$2136
   259/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2052.data[7:0]$2135
   260/285: $1\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2134
   261/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2051.i[2:0]$2133
   262/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2051.data[4:0]$2132
   263/285: $1\rev5$func$../../../usb_cdc/sie.v:397$2051.$result[4:0]$2131
   264/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2050.i[3:0]$2130
   265/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2050.data[10:0]$2129
   266/285: $1\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2128
   267/285: $1$bitselwrite$data$../../../usb_cdc/sie.v:364$2049[15:0]$2127
   268/285: $1$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048[15:0]$2126
   269/285: $1\in_req[0:0]
   270/285: $1\in_ready[0:0]
   271/285: $1\tx_valid[0:0]
   272/285: $1\tx_data[7:0]
   273/285: $1\out_eop[0:0]
   274/285: $1\out_valid[0:0]
   275/285: $1\in_byte_d[3:0]
   276/285: $2\dataout_toggle_d[15:0]
   277/285: $2\datain_toggle_d[15:0]
   278/285: $1\crc16_d[15:0]
   279/285: $1\frame_d[10:0]
   280/285: $1\endp_d[3:0]
   281/285: $1\addr_d[6:0]
   282/285: $1\pid_d[3:0]
   283/285: $1\data_d[15:0]
   284/285: $1\dataout_toggle_d[1:1]
   285/285: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
     1/3: $0\out_eop_q[0:0]
     2/3: $0\out_err_q[0:0]
     3/3: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
     1/185: $8\out_toggle_reset[0:0]
     2/185: $8\in_toggle_reset[0:0]
     3/185: $8\dev_state_dd[1:0]
     4/185: $7\in_toggle_reset[0:0]
     5/185: $7\out_toggle_reset[0:0]
     6/185: $6\out_toggle_reset[0:0]
     7/185: $6\in_toggle_reset[0:0]
     8/185: $7\dev_state_dd[1:0]
     9/185: $6\dev_state_dd[1:0]
    10/185: $5\dev_state_dd[1:0]
    11/185: $5\addr_dd[6:0]
    12/185: $5\out_toggle_reset[0:0]
    13/185: $5\in_toggle_reset[0:0]
    14/185: $4\out_toggle_reset[0:0]
    15/185: $4\in_toggle_reset[0:0]
    16/185: $4\addr_dd[6:0]
    17/185: $4\dev_state_dd[1:0]
    18/185: $10\in_valid[0:0]
    19/185: $4\in_zlp[0:0]
    20/185: $15\state_d[2:0]
    21/185: $14\state_d[2:0]
    22/185: $9\in_valid[0:0]
    23/185: $9\in_data[7:0]
    24/185: $8\in_valid[0:0]
    25/185: $8\in_data[7:0]
    26/185: $7\in_valid[0:0]
    27/185: $7\in_data[7:0]
    28/185: $8\byte_cnt_d[6:0]
    29/185: $13\state_d[2:0]
    30/185: $12\state_d[2:0]
    31/185: $6\in_valid[0:0]
    32/185: $6\in_data[7:0]
    33/185: $7\byte_cnt_d[6:0]
    34/185: $11\state_d[2:0]
    35/185: $5\in_valid[0:0]
    36/185: $5\in_data[7:0]
    37/185: $6\byte_cnt_d[6:0]
    38/185: $4\in_valid[0:0]
    39/185: $4\in_data[7:0]
    40/185: $5\byte_cnt_d[6:0]
    41/185: $10\state_d[2:0]
    42/185: $9\state_d[2:0]
    43/185: $8\state_d[2:0]
    44/185: $7\state_d[2:0]
    45/185: $6\state_d[2:0]
    46/185: $65\req_d[3:0]
    47/185: $64\req_d[3:0]
    48/185: $63\req_d[3:0]
    49/185: $62\req_d[3:0]
    50/185: $10\max_length_d[6:0]
    51/185: $9\max_length_d[6:0]
    52/185: $61\req_d[3:0]
    53/185: $60\req_d[3:0]
    54/185: $59\req_d[3:0]
    55/185: $8\max_length_d[6:0]
    56/185: $58\req_d[3:0]
    57/185: $57\req_d[3:0]
    58/185: $56\req_d[3:0]
    59/185: $55\req_d[3:0]
    60/185: $7\max_length_d[6:0]
    61/185: $54\req_d[3:0]
    62/185: $53\req_d[3:0]
    63/185: $52\req_d[3:0]
    64/185: $6\max_length_d[6:0]
    65/185: $51\req_d[3:0]
    66/185: $50\req_d[3:0]
    67/185: $49\req_d[3:0]
    68/185: $48\req_d[3:0]
    69/185: $47\req_d[3:0]
    70/185: $46\req_d[3:0]
    71/185: $45\req_d[3:0]
    72/185: $44\req_d[3:0]
    73/185: $43\req_d[3:0]
    74/185: $42\req_d[3:0]
    75/185: $41\req_d[3:0]
    76/185: $40\req_d[3:0]
    77/185: $39\req_d[3:0]
    78/185: $38\req_d[3:0]
    79/185: $37\req_d[3:0]
    80/185: $36\req_d[3:0]
    81/185: $35\req_d[3:0]
    82/185: $34\req_d[3:0]
    83/185: $33\req_d[3:0]
    84/185: $32\req_d[3:0]
    85/185: $31\req_d[3:0]
    86/185: $30\req_d[3:0]
    87/185: $29\req_d[3:0]
    88/185: $28\req_d[3:0]
    89/185: $27\req_d[3:0]
    90/185: $8\dev_state_d[1:0]
    91/185: $26\req_d[3:0]
    92/185: $7\dev_state_d[1:0]
    93/185: $25\req_d[3:0]
    94/185: $7\addr_d[6:0]
    95/185: $24\req_d[3:0]
    96/185: $23\req_d[3:0]
    97/185: $22\req_d[3:0]
    98/185: $21\req_d[3:0]
    99/185: $20\req_d[3:0]
   100/185: $19\req_d[3:0]
   101/185: $18\req_d[3:0]
   102/185: $6\dev_state_d[1:0]
   103/185: $6\addr_d[6:0]
   104/185: $17\req_d[3:0]
   105/185: $16\req_d[3:0]
   106/185: $15\req_d[3:0]
   107/185: $14\req_d[3:0]
   108/185: $13\req_d[3:0]
   109/185: $12\req_d[3:0]
   110/185: $11\req_d[3:0]
   111/185: $10\req_d[3:0]
   112/185: $9\req_d[3:0]
   113/185: $8\req_d[3:0]
   114/185: $7\req_d[3:0]
   115/185: $6\req_d[3:0]
   116/185: $5\req_d[3:0]
   117/185: $5\rec_d[1:0]
   118/185: $5\class_d[0:0]
   119/185: $5\in_dir_d[0:0]
   120/185: $5\in_endp_d[0:0]
   121/185: $5\dev_state_d[1:0]
   122/185: $5\max_length_d[6:0]
   123/185: $5\addr_d[6:0]
   124/185: $4\in_endp_d[0:0]
   125/185: $4\dev_state_d[1:0]
   126/185: $4\req_d[3:0]
   127/185: $4\rec_d[1:0]
   128/185: $4\class_d[0:0]
   129/185: $4\in_dir_d[0:0]
   130/185: $4\max_length_d[6:0]
   131/185: $4\addr_d[6:0]
   132/185: $4\byte_cnt_d[6:0]
   133/185: $5\state_d[2:0]
   134/185: $3\out_toggle_reset[0:0]
   135/185: $3\in_toggle_reset[0:0]
   136/185: $3\in_valid[0:0]
   137/185: $3\in_zlp[0:0]
   138/185: $3\in_data[7:0]
   139/185: $3\in_endp_d[0:0]
   140/185: $3\addr_dd[6:0]
   141/185: $3\dev_state_dd[1:0]
   142/185: $3\dev_state_d[1:0]
   143/185: $3\req_d[3:0]
   144/185: $3\rec_d[1:0]
   145/185: $3\class_d[0:0]
   146/185: $3\in_dir_d[0:0]
   147/185: $3\max_length_d[6:0]
   148/185: $3\byte_cnt_d[6:0]
   149/185: $4\state_d[2:0]
   150/185: $3\addr_d[6:0]
   151/185: $3\state_d[2:0]
   152/185: $2\out_toggle_reset[0:0]
   153/185: $2\in_toggle_reset[0:0]
   154/185: $2\in_valid[0:0]
   155/185: $2\in_zlp[0:0]
   156/185: $2\in_data[7:0]
   157/185: $2\in_endp_d[0:0]
   158/185: $2\addr_dd[6:0]
   159/185: $2\dev_state_dd[1:0]
   160/185: $2\dev_state_d[1:0]
   161/185: $2\req_d[3:0]
   162/185: $2\rec_d[1:0]
   163/185: $2\class_d[0:0]
   164/185: $2\in_dir_d[0:0]
   165/185: $2\max_length_d[6:0]
   166/185: $2\byte_cnt_d[6:0]
   167/185: $2\addr_d[6:0]
   168/185: $2\state_d[2:0]
   169/185: $1\state_d[2:0]
   170/185: $1\out_toggle_reset[0:0]
   171/185: $1\in_toggle_reset[0:0]
   172/185: $1\in_valid[0:0]
   173/185: $1\in_zlp[0:0]
   174/185: $1\in_data[7:0]
   175/185: $1\in_endp_d[0:0]
   176/185: $1\addr_dd[6:0]
   177/185: $1\dev_state_dd[1:0]
   178/185: $1\dev_state_d[1:0]
   179/185: $1\req_d[3:0]
   180/185: $1\rec_d[1:0]
   181/185: $1\class_d[0:0]
   182/185: $1\in_dir_d[0:0]
   183/185: $1\max_length_d[6:0]
   184/185: $1\byte_cnt_d[6:0]
   185/185: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.
     1/2: $0\usb_reset_q[0:0]
     2/2: $0\dev_state_qq[1:0]

13.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_dd' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_d' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:145$2581' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:145$2582' from process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1624'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$992.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$992.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$992.crc' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$992.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$993.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$993.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$993.crc' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$993.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$994.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$994.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$994.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$995.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$995.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$995.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$996.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$996.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$996.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$997.$result' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$997.data' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$997.i' from process `\app.$proc$../hdl/demo/app.v:184$1019'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:364$2048' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:364$2049' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2050.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2050.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:397$2050.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2051.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2051.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:397$2051.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2052.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2052.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2052.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:425$2052.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2053.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2053.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2053.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:431$2053.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:434$2054' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:434$2055' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:443$2056' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:443$2057' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2058.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2058.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2058.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:454$2058.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2059.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2059.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2059.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:504$2059.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2060.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2060.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:510$2060.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2061.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2061.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:515$2061.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.

13.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
  created $adff cell `$procdff$14595' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
  created $adff cell `$procdff$14596' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14597' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14598' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_in_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14599' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14600' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$mask$../../../usb_cdc/bulk_endp.v:368$2583' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14601' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$bitselwrite$data$../../../usb_cdc/bulk_endp.v:368$2584' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14602' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$lookahead\in_fifo_q$2673' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
  created $adff cell `$procdff$14603' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2670'.
  created $adff cell `$procdff$14604' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
  created $adff cell `$procdff$14605' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_full_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
  created $adff cell `$procdff$14606' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\delay_out_cnt_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
  created $adff cell `$procdff$14607' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
  created $adff cell `$procdff$14608' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
  created $adff cell `$procdff$14609' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\genblk1.u_gtex4_async_data.data_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2649'.
  created $adff cell `$procdff$14610' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
  created $adff cell `$procdff$14611' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_first_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
  created $adff cell `$procdff$14612' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
  created $adff cell `$procdff$14613' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_req_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
  created $adff cell `$procdff$14614' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\in_valid_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
  created $adff cell `$procdff$14615' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_state_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
  created $adff cell `$procdff$14616' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_fifo_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
  created $adff cell `$procdff$14617' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
  created $adff cell `$procdff$14618' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_last_qq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
  created $adff cell `$procdff$14619' with positive edge clock and negative level reset.
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\out_nak_q' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
  created $adff cell `$procdff$14620' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14621' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14622' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14623' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14624' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14625' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14626' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14627' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14628' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
  created $adff cell `$procdff$14629' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1634'.
  created $adff cell `$procdff$14630' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1622'.
  created $adff cell `$procdff$14631' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1622'.
  created $adff cell `$procdff$14632' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14633' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14634' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14635' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14636' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14637' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
  created $adff cell `$procdff$14638' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1594'.
  created $adff cell `$procdff$14639' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442'.
  created $adff cell `$procdff$14640' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1435'.
  created $dff cell `$procdff$14641' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431'.
  created $adff cell `$procdff$14642' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1424'.
  created $dff cell `$procdff$14643' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1421'.
  created $adff cell `$procdff$14644' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1418'.
  created $dff cell `$procdff$14645' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1415'.
  created $adff cell `$procdff$14646' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1412'.
  created $dff cell `$procdff$14647' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1410'.
  created $dff cell `$procdff$14648' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1408'.
  created $dff cell `$procdff$14649' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404'.
  created $adff cell `$procdff$14650' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1397'.
  created $dff cell `$procdff$14651' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393'.
  created $adff cell `$procdff$14652' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1386'.
  created $dff cell `$procdff$14653' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1383'.
  created $adff cell `$procdff$14654' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1380'.
  created $dff cell `$procdff$14655' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1377'.
  created $adff cell `$procdff$14656' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1374'.
  created $dff cell `$procdff$14657' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1372'.
  created $dff cell `$procdff$14658' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1370'.
  created $dff cell `$procdff$14659' with positive edge clock.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:59$1200'.
  created $dff cell `$procdff$14660' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14661' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14662' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14663' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14664' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14665' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14666' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14667' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14668' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14669' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14670' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:136$1010'.
  created $adff cell `$procdff$14671' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:80$1002'.
  created $adff cell `$procdff$14672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2569'.
  created $adff cell `$procdff$14673' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2540'.
  created $dff cell `$procdff$14674' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2536'.
  created $dff cell `$procdff$14675' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2511'.
  created $dff cell `$procdff$14676' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2504'.
  created $dff cell `$procdff$14677' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
  created $adff cell `$procdff$14678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14685' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14686' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14687' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
  created $adff cell `$procdff$14688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
  created $adff cell `$procdff$14689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
  created $adff cell `$procdff$14690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
  created $adff cell `$procdff$14691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
  created $adff cell `$procdff$14702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.
  created $adff cell `$procdff$14703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.
  created $adff cell `$procdff$14704' with positive edge clock and negative level reset.

13.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

13.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:385$2713'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:354$2674'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:340$2670'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:307$2654'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:292$2649'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:201$2635'.
Found and cleaned up 6 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:169$2619'.
Found and cleaned up 5 empty switches in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:121$2589'.
Found and cleaned up 1 empty switch in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:103$2587'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:186$1673'.
Found and cleaned up 10 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:139$1658'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1634'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:87$1634'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1624'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:74$1624'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:58$1622'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:106$1606'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:86$1604'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1594'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:68$1594'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1442'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1441'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1435'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1435'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1431'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1430'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1424'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1424'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1423'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1421'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1420'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1418'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1418'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1417'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1415'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1414'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1412'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1412'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1410'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1410'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1409'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1408'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1407'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1404'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1403'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1397'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1397'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1396'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1393'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1392'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1386'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1386'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1385'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1383'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1382'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1380'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1380'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1379'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1377'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1376'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1374'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1374'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1373'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1372'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1372'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1371'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1370'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:53$1201'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:59$1200'.
Found and cleaned up 56 empty switches in `\app.$proc$../hdl/demo/app.v:184$1019'.
Removing empty process `app.$proc$../hdl/demo/app.v:184$1019'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:136$1010'.
Removing empty process `app.$proc$../hdl/demo/app.v:136$1010'.
Removing empty process `app.$proc$../hdl/demo/app.v:80$1002'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:86$2569'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2540'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2540'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2536'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2536'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2511'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2511'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2504'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2504'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$946'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:292$2088'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:260$2086'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:237$2073'.
Found and cleaned up 89 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:316$2733'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:286$2731'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:267$2722'.
Cleaned up 325 empty switches.

13.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
<suppressed ~60 debug messages>
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~59 debug messages>
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~146 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~118 debug messages>

13.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~14 debug messages>

13.5. Executing TRIBUF pass.

13.6. Executing DEMINOUT pass (demote inout ports to input or output).

13.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~31 debug messages>

13.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 649 unused cells and 3837 unused wires.
<suppressed ~663 debug messages>

13.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

13.10. Executing OPT pass (performing simple optimizations).

13.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3231 debug messages>
Removed a total of 1077 cells.

13.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4485: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4593: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3123: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3126: \u_usb_cdc.u_bulk_endp.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11057.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11078.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11105.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11120.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11135.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11153.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11199.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11201.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11216.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11237.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11246.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11267.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11303.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4574.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11370.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11395.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11421.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11431.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11463.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11484.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11486.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11600.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11613.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11632.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11680.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5922.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11709.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11712.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11722.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11748.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11777.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11797.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11812.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11817.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11837.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11857.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11928.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11955.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11981.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12010.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12012.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12052.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6000.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12071.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12074.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12077.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12092.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12094.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6017.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12139.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12165.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12167.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12171.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12194.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12220.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12226.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4923.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12249.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12258.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12281.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12285.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4419.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12291.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6072.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6074.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4421.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12311.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12332.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12336.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12383.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12408.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12410.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12442.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6172.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12467.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6192.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12471.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5051.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12495.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12526.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6214.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12532.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12538.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6237.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4437.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12556.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12609.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12613.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12635.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12641.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12664.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12666.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12694.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4537.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5088.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12700.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12725.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12727.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12769.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4539.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6302.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12795.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12876.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12936.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12940.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12971.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12997.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13006.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13030.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13042.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6390.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6392.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6414.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13066.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13091.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13097.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13122.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13156.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13178.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13180.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13209.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13213.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13266.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13268.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13272.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13297.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13299.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13303.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13329.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13331.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13333.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13335.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13341.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13362.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13364.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13398.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6586.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13402.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13408.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5229.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6607.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6609.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13429.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13454.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13458.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6651.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13464.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13480.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13482.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13484.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6669.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13510.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13581.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13614.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13620.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13658.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13662.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13701.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13731.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13737.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13772.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13788.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6778.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5329.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13820.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13902.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4475.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13929.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13953.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13956.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13974.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14046.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14080.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14083.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14122.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14150.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7023.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14164.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14167.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14170.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14235.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14241.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14244.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14260.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14293.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14332.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14335.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14346.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14368.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14379.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14510.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5588.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7098.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5604.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5606.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10066.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10158.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10218.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10640.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10710.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10748.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10761.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4507.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10772.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10790.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10793.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7401.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7418.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7472.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7487.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7512.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7719.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7874.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8015.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8018.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8339.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8493.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8596.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8673.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8753.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8782.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8822.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2971.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8958.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$2998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9034.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9611.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9631.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9648.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9648.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9834.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9931.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9957.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3146.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3155.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3191.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3194.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3218.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3230.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3292.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3374.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3376.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3465.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3482.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3487.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3530.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3587.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3620.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3686.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3695.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3697.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3713.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3786.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3849.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3858.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3868.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5700.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4517.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5702.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3965.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5721.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3989.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4025.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4037.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4055.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4137.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4153.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4160.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4163.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4200.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4254.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4265.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4317.
Removed 1449 multiplexer ports.
<suppressed ~208 debug messages>

13.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10607: $auto$opt_reduce.cc:134:opt_mux$14708
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10623: $auto$opt_reduce.cc:134:opt_mux$14710
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10715: { $flatten\u_usb_cdc.\u_sie.$procmux$10227_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2078_Y $auto$opt_reduce.cc:134:opt_mux$14712 $flatten\u_usb_cdc.\u_sie.$procmux$10224_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6317: $auto$opt_reduce.cc:134:opt_mux$14714
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7507: $auto$opt_reduce.cc:134:opt_mux$14716
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5836: $auto$opt_reduce.cc:134:opt_mux$14718
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9573: $auto$opt_reduce.cc:134:opt_mux$14720
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4485: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7057: { $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4608_CMP $flatten\u_app.$procmux$4499_CMP $flatten\u_app.$procmux$4403_CMP $auto$opt_reduce.cc:134:opt_mux$14722 }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4593: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7065: { $flatten\u_app.$procmux$4404_CMP $auto$opt_reduce.cc:134:opt_mux$14726 $auto$opt_reduce.cc:134:opt_mux$14724 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6030: $auto$opt_reduce.cc:134:opt_mux$14728
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3878: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1649_Y $auto$opt_reduce.cc:134:opt_mux$14730 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4259: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP $auto$opt_reduce.cc:134:opt_mux$14732 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4299: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP $auto$opt_reduce.cc:134:opt_mux$14734 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14713: { $flatten\u_app.$procmux$5587_CMP $flatten\u_app.$procmux$5605_CMP $flatten\u_app.$procmux$5642_CMP $flatten\u_app.$procmux$5681_CMP $flatten\u_app.$procmux$5722_CMP $flatten\u_app.$procmux$5765_CMP $flatten\u_app.$procmux$6150_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14727: { $flatten\u_app.$procmux$5587_CMP $flatten\u_app.$procmux$5605_CMP $flatten\u_app.$procmux$5642_CMP $flatten\u_app.$procmux$5681_CMP $flatten\u_app.$procmux$5722_CMP $flatten\u_app.$procmux$5765_CMP }
  Optimizing cells in module \demo.
Performed a total of 17 changes.

13.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~228 debug messages>
Removed a total of 76 cells.

13.10.6. Executing OPT_DFF pass (perform DFF optimizations).

13.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2565 unused wires.
<suppressed ~3 debug messages>

13.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

13.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4400: { $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4403_CMP $auto$opt_reduce.cc:134:opt_mux$14736 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4496: { $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4499_CMP $auto$opt_reduce.cc:134:opt_mux$14738 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4605: { $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4608_CMP $auto$opt_reduce.cc:134:opt_mux$14740 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4809: { $flatten\u_app.$procmux$4499_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP $auto$opt_reduce.cc:134:opt_mux$14742 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4926: { $flatten\u_app.$procmux$4608_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP $auto$opt_reduce.cc:134:opt_mux$14744 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5054: { $flatten\u_app.$procmux$4403_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP $auto$opt_reduce.cc:134:opt_mux$14746 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5800: $auto$opt_reduce.cc:134:opt_mux$14748
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5817: { $flatten\u_app.$procmux$5765_CMP $flatten\u_app.$procmux$5722_CMP $auto$opt_reduce.cc:134:opt_mux$14750 $flatten\u_app.$procmux$5605_CMP $flatten\u_app.$procmux$5587_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6013: $auto$opt_reduce.cc:134:opt_mux$14752
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6296: { $flatten\u_app.$procmux$6150_CMP $auto$opt_reduce.cc:134:opt_mux$14754 $flatten\u_app.$eq$../hdl/demo/app.v:377$1160_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6781: { $flatten\u_app.$procmux$6779_CMP $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$6454_CMP $flatten\u_app.$procmux$4608_CMP $flatten\u_app.$procmux$4499_CMP $flatten\u_app.$procmux$4403_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP $flatten\u_app.$procmux$5041_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4798_CMP $flatten\u_app.$procmux$4689_CMP $auto$opt_reduce.cc:134:opt_mux$14756 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6984: { $flatten\u_app.$procmux$6454_CMP $auto$opt_reduce.cc:134:opt_mux$14758 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6989: { $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP $auto$opt_reduce.cc:134:opt_mux$14760 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7057: { $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$4608_CMP $auto$opt_reduce.cc:134:opt_mux$14762 $auto$opt_reduce.cc:134:opt_mux$14722 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12060: $auto$opt_reduce.cc:134:opt_mux$14764
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12300: { $auto$opt_reduce.cc:134:opt_mux$14768 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP $auto$opt_reduce.cc:134:opt_mux$14766 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12548: $auto$opt_reduce.cc:134:opt_mux$14770
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12780: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP $auto$opt_reduce.cc:134:opt_mux$14772 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13054: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12935_CMP $auto$opt_reduce.cc:134:opt_mux$14774 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13421: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y $auto$opt_reduce.cc:134:opt_mux$14776 $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9978: { $flatten\u_usb_cdc.\u_sie.$procmux$9651_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9650_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4283: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2495_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP $auto$opt_reduce.cc:134:opt_mux$14778 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4299: { $auto$opt_reduce.cc:134:opt_mux$14780 $auto$opt_reduce.cc:134:opt_mux$14732 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14751: { $flatten\u_app.$procmux$5587_CMP $flatten\u_app.$procmux$5605_CMP $flatten\u_app.$procmux$5642_CMP $flatten\u_app.$procmux$5681_CMP $flatten\u_app.$procmux$5722_CMP $flatten\u_app.$procmux$5765_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14753: { $flatten\u_app.$procmux$5587_CMP $flatten\u_app.$procmux$5605_CMP $flatten\u_app.$procmux$5642_CMP $flatten\u_app.$procmux$5681_CMP $flatten\u_app.$procmux$5722_CMP $flatten\u_app.$procmux$5765_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14769: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11502_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14771: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11502_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y }
  Optimizing cells in module \demo.
Performed a total of 27 changes.

13.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.10.13. Executing OPT_DFF pass (perform DFF optimizations).

13.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

13.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.16. Rerunning OPT passes. (Maybe there is more to do..)

13.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~217 debug messages>

13.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.10.20. Executing OPT_DFF pass (perform DFF optimizations).

13.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.10.23. Finished OPT passes. (There is nothing left to do.)

13.11. Executing FSM pass (extract and optimize FSM).

13.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

13.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14616
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2601_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2600_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2601_Y \u_usb_cdc.u_bulk_endp.out_ready_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2600_Y $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] }
  transition:       2'00 4'--0- ->       2'00 3'000
  transition:       2'00 4'0-10 ->       2'00 3'000
  transition:       2'00 4'0011 ->       2'01 3'001
  transition:       2'00 4'0111 ->       2'10 3'010
  transition:       2'00 4'1-1- ->       2'00 3'000
  transition:       2'10 4'--0- ->       2'10 3'110
  transition:       2'10 4'0-10 ->       2'00 3'100
  transition:       2'10 4'0011 ->       2'01 3'101
  transition:       2'10 4'0111 ->       2'10 3'110
  transition:       2'10 4'1-1- ->       2'00 3'100
  transition:       2'01 4'--0- ->       2'01 3'001
  transition:       2'01 4'0-10 ->       2'00 3'000
  transition:       2'01 4'0011 ->       2'01 3'001
  transition:       2'01 4'0111 ->       2'10 3'010
  transition:       2'01 4'1-1- ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14699
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12358_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12583_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12816_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13094_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13513_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13899_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14764
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2789_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14766
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14768
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2878_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2875_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14770
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14772
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2853_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2831_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2823_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12935_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2798_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2804_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14776
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2797_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2786_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2745_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13542_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13653_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13692_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2773_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2768_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2765_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2762_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2754_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2749_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2782_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2744_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2745_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11502_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12935_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13899_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13692_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13653_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13542_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13513_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13094_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12816_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12358_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2878_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2875_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2853_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2831_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2823_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2804_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2798_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2797_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2789_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2786_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2782_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2773_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2768_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2765_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2762_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2754_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2749_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2744_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.out_valid_i $auto$opt_reduce.cc:134:opt_mux$14766 $auto$opt_reduce.cc:134:opt_mux$14768 $auto$opt_reduce.cc:134:opt_mux$14770 $auto$opt_reduce.cc:134:opt_mux$14776 $auto$opt_reduce.cc:134:opt_mux$14772 $auto$opt_reduce.cc:134:opt_mux$14764 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12935_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11502_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2745_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'00------------1-1--------0----------1-1-0---- ->     4'1000 15'000000001001000
  transition:     4'1000 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000000001001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000000001001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000000001001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000100000000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000100000000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000001000000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000001000000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'00------------1-1--------0----------1-1-0---- ->     4'0001 15'000000010000001
  transition:     4'0001 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000000010001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000000010000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000000010000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'00------------1-1--------0----------1-1-0---- ->     4'1001 15'000000100001001
  transition:     4'1001 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000000100001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000000100001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000000100001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000010000000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000010000000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14693
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11323_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: \u_usb_cdc.u_bulk_endp.out_valid_i
  found state code: 3'100
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2909_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2903_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2906_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2735_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2735_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11016_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11323_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CMP [0]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2719_Y
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2909_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2906_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2903_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endp.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11323_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11016_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2735_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2719_Y }
  transition:      3'000 11'-------0--- ->      3'000 9'100010000
  transition:      3'000 11'00-----1--- ->      3'000 9'100010000
  transition:      3'000 11'10-----1--- ->      3'010 9'100010100
  transition:      3'000 11'-1-----1--- ->      3'000 9'100010000
  transition:      3'100 11'-------0--- ->      3'100 9'000111000
  transition:      3'100 11'00-----1--- ->      3'000 9'000110000
  transition:      3'100 11'10-----1--- ->      3'010 9'000110100
  transition:      3'100 11'-1-----1--- ->      3'000 9'000110000
  transition:      3'010 11'-------0--- ->      3'010 9'010010100
  transition:      3'010 11'00----01--0 ->      3'001 9'010010010
  transition:      3'010 11'00--00110-0 ->      3'011 9'010010110
  transition:      3'010 11'00--10110-0 ->      3'100 9'010011000
  transition:      3'010 11'00---0111-0 ->      3'011 9'010010110
  transition:      3'010 11'00---111--0 ->      3'001 9'010010010
  transition:      3'010 11'00-----1--1 ->      3'010 9'010010100
  transition:      3'010 11'10-----1--- ->      3'010 9'010010100
  transition:      3'010 11'-1-----1--- ->      3'000 9'010010000
  transition:      3'001 11'-------0--- ->      3'001 9'000000011
  transition:      3'001 11'00-----1--- ->      3'001 9'000000011
  transition:      3'001 11'10-----1--- ->      3'010 9'000000101
  transition:      3'001 11'-1-----1--- ->      3'001 9'000000011
  transition:      3'011 11'-------0--- ->      3'011 9'001010110
  transition:      3'011 11'00-----1000 ->      3'100 9'001011000
  transition:      3'011 11'00-----1001 ->      3'011 9'001010110
  transition:      3'011 11'00-----101- ->      3'001 9'001010010
  transition:      3'011 11'00-0---11-0 ->      3'011 9'001010110
  transition:      3'011 11'00-1---1100 ->      3'100 9'001011000
  transition:      3'011 11'00-1---1110 ->      3'001 9'001010010
  transition:      3'011 11'00-----11-1 ->      3'001 9'001010010
  transition:      3'011 11'10-----1--- ->      3'010 9'001010100
  transition:      3'011 11'-1-----1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$14680
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10223_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10224_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10225_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2078_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10227_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2076_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10229_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2075_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10196_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10216_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2459_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2445_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2450_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2364_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2285_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2286_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2287_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2288_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2197_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9650_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9651_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2212_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2075_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2076_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2078_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10196_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10216_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10223_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10224_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10225_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10227_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10229_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10624_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10628_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$9651_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9650_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2459_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2450_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2445_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2364_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2288_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2287_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2286_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2285_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2212_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2197_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10628_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10624_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10229_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10227_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10225_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10224_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10223_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10216_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10196_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2078_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2076_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2075_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000000010001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000100001001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000100001010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0001000000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0010000000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0010000000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0000000100000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14624
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.rx_en
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1647_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1649_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3745_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3869_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1650_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1677_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1671_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1692_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1693_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1680_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1688_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1645_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1679_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1683_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1676_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3869_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3745_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1649_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1647_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1645_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1650_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1671_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1676_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1677_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1679_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1680_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1683_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1688_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1692_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1693_Y \u_usb_cdc.u_sie.rx_en }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1647_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1649_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3745_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3869_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1-----------0 ->      3'000 8'00000001
  transition:      3'000 13'1---0-------1 ->      3'000 8'00000001
  transition:      3'000 13'1---1-------1 ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1-----------0 ->      3'000 8'10000000
  transition:      3'100 13'1-----------1 ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1-----------0 ->      3'000 8'00000100
  transition:      3'010 13'1--0-0----001 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-0--011 ->      3'010 8'00010100
  transition:      3'010 13'1--0-0-1--011 ->      3'100 8'00100100
  transition:      3'010 13'1--0-0----1-1 ->      3'100 8'00100100
  transition:      3'010 13'10-1-0---0--1 ->      3'100 8'00100100
  transition:      3'010 13'11-1-0---0--1 ->      3'010 8'00010100
  transition:      3'010 13'1--1-0---1--1 ->      3'011 8'00011100
  transition:      3'010 13'1----1------1 ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1-----------0 ->      3'000 8'00000010
  transition:      3'001 13'1-----00----1 ->      3'001 8'00001010
  transition:      3'001 13'1-----010---1 ->      3'000 8'00000010
  transition:      3'001 13'1-----011---1 ->      3'010 8'00010010
  transition:      3'001 13'1-----1-----1 ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1-----------0 ->      3'000 8'01000000
  transition:      3'011 13'1-0---------1 ->      3'100 8'01100000
  transition:      3'011 13'1-1---------1 ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14633
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1607_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1585_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2495_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1615_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2495_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1585_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1607_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1615_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1585_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2495_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

13.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819' from module `\demo'.
  Merging pattern 13'1-----------0 and 13'1-----------1 from group (1 0 8'10000000).
  Merging pattern 13'1-----------1 and 13'1-----------0 from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14805' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14766.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14770.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14776.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14772.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14764.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781' from module `\demo'.

13.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 155 unused cells and 155 unused wires.
<suppressed ~162 debug messages>

13.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:362$2745_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12935_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:339$2735_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14805' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10196_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10216_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

13.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14805' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

13.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781 (\u_usb_cdc.u_bulk_endp.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_bulk_endp.out_ready_i
    2: $flatten\u_usb_cdc.\u_bulk_endp.$logic_or$../../../usb_cdc/bulk_endp.v:140$2601_Y
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.$eq$../../../usb_cdc/bulk_endp.v:140$2600_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-10   ->     0 1'0
      1:     0 4'--0-   ->     0 1'0
      2:     0 4'1-1-   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0011   ->     2 1'0
      5:     1 4'0-10   ->     0 1'1
      6:     1 4'1-1-   ->     0 1'1
      7:     1 4'0111   ->     1 1'1
      8:     1 4'--0-   ->     1 1'1
      9:     1 4'0011   ->     2 1'1
     10:     2 4'0-10   ->     0 1'0
     11:     2 4'1-1-   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'0011   ->     2 1'0
     14:     2 4'--0-   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$14768
    1: \u_usb_cdc.u_bulk_endp.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:355$2744_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:366$2749_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2752_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:370$2754_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:378$2762_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:382$2765_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:386$2768_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:390$2773_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:397$2782_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2786_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:413$2789_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:435$2797_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2798_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2804_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:488$2823_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:503$2831_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:507$2853_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2875_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2878_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12358_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12583_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12816_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13094_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13513_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13542_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13653_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13692_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13899_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:711$2924_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:717$2926_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:722$2928_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11361_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11502_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00000010
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00000010
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00000010
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00000010
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00000010
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00000010
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00000010
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00000010
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00000010
     40:     1 40'------------------------------------0---   ->     1 8'00000010
     41:     1 40'00--------------0-------------------1---   ->     1 8'00000010
     42:     1 40'10----------------------------------1---   ->     1 8'00000010
     43:     1 40'-1----------------------------------1---   ->     1 8'00000010
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00000010
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00000010
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00000010
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00000010
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00000010
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'01000000
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'01000000
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'01000000
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'01000000
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'01000000
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'01000000
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'01000000
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'01000000
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'01000000
     61:     2 40'------------------------------------0---   ->     2 8'01000000
     62:     2 40'00--------------0-------------------1---   ->     2 8'01000000
     63:     2 40'10----------------------------------1---   ->     2 8'01000000
     64:     2 40'-1----------------------------------1---   ->     2 8'01000000
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'01000000
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'01000000
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'00010000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'00010000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'00010000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'00010000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'00010000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'00010000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'00010000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'00010000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'00010000
     78:     3 40'------------------------------------0---   ->     3 8'00010000
     79:     3 40'00--------------0-------------------1---   ->     3 8'00010000
     80:     3 40'10----------------------------------1---   ->     3 8'00010000
     81:     3 40'-1----------------------------------1---   ->     3 8'00010000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'00010000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'00010000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'00010000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'00010000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'00010000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00000100
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00000100
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00000100
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00000100
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00000100
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00000100
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00000100
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00000100
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00000100
    135:     6 40'------------------------------------0---   ->     6 8'00000100
    136:     6 40'00--------------0-------------------1---   ->     6 8'00000100
    137:     6 40'10----------------------------------1---   ->     6 8'00000100
    138:     6 40'-1----------------------------------1---   ->     6 8'00000100
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00000100
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00000100
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00000100
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00000100
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00000100
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00000100
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'00001000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'00001000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'00001000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'00001000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'00001000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'00001000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'00001000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'00001000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'00001000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'00001000
    157:     7 40'------------------------------------0---   ->     7 8'00001000
    158:     7 40'00--------------0-------------------1---   ->     7 8'00001000
    159:     7 40'10----------------------------------1---   ->     7 8'00001000
    160:     7 40'-1----------------------------------1---   ->     7 8'00001000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'00001000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'00001000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'00001000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'00001000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'00001000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'00001000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00100000
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00100000
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00100000
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00100000
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00100000
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00100000
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00100000
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00100000
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00100000
    178:     8 40'------------------------------------0---   ->     8 8'00100000
    179:     8 40'00--------------0-------------------1---   ->     8 8'00100000
    180:     8 40'10----------------------------------1---   ->     8 8'00100000
    181:     8 40'-1----------------------------------1---   ->     8 8'00100000
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00100000
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00100000
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   10
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2903_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:639$2904_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:644$2906_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:657$2909_Y
    8: \u_usb_cdc.u_sie.out_err_q
    9: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:258$2719_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11016_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11323_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11775_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'------0---   ->     0 4'0000
      1:     0 10'00----1---   ->     0 4'0000
      2:     0 10'-1----1---   ->     0 4'0000
      3:     0 10'10----1---   ->     2 4'0000
      4:     1 10'00----1---   ->     0 4'0010
      5:     1 10'-1----1---   ->     0 4'0010
      6:     1 10'------0---   ->     1 4'0010
      7:     1 10'10----1---   ->     2 4'0010
      8:     2 10'-1----1---   ->     0 4'1000
      9:     2 10'00-10110-0   ->     1 4'1000
     10:     2 10'00----1--1   ->     2 4'1000
     11:     2 10'------0---   ->     2 4'1000
     12:     2 10'10----1---   ->     2 4'1000
     13:     2 10'00---01--0   ->     3 4'1000
     14:     2 10'00--111--0   ->     3 4'1000
     15:     2 10'00-00110-0   ->     4 4'1000
     16:     2 10'00--0111-0   ->     4 4'1000
     17:     3 10'10----1---   ->     2 4'0001
     18:     3 10'------0---   ->     3 4'0001
     19:     3 10'00----1---   ->     3 4'0001
     20:     3 10'-1----1---   ->     3 4'0001
     21:     4 10'-1----1---   ->     0 4'0100
     22:     4 10'00----1000   ->     1 4'0100
     23:     4 10'001---1100   ->     1 4'0100
     24:     4 10'10----1---   ->     2 4'0100
     25:     4 10'001---1110   ->     3 4'0100
     26:     4 10'00----11-1   ->     3 4'0100
     27:     4 10'00----101-   ->     3 4'0100
     28:     4 10'000---11-0   ->     4 4'0100
     29:     4 10'00----1001   ->     4 4'0100
     30:     4 10'------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14805' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$14805 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:338$2197_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:350$2212_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:397$2285_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2286_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:403$2287_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:404$2288_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:431$2364_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:466$2445_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:481$2450_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:496$2459_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$9650_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$9651_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2075_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:243$2076_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:244$2078_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10223_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10224_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10225_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10227_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10229_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10624_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10628_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000100000
      5:     1 16'10------------1-   ->     0 10'0000100000
      6:     1 16'-1------------1-   ->     0 10'0000100000
      7:     1 16'--------------0-   ->     1 10'0000100000
      8:     1 16'00---10-------1-   ->     4 10'0000100000
      9:     1 16'00---00-------1-   ->     7 10'0000100000
     10:     2 16'-0------------10   ->     0 10'0001000000
     11:     2 16'-1------------1-   ->     0 10'0001000000
     12:     2 16'--------------0-   ->     2 10'0001000000
     13:     2 16'-0------------11   ->     8 10'0001000000
     14:     3 16'-0------------10   ->     0 10'0010000000
     15:     3 16'-1------------1-   ->     0 10'0010000000
     16:     3 16'--------------0-   ->     3 10'0010000000
     17:     3 16'-0------------11   ->     9 10'0010000000
     18:     4 16'-1------------1-   ->     0 10'0000001000
     19:     4 16'--------------0-   ->     4 10'0000001000
     20:     4 16'-0------------1-   ->    10 10'0000001000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000010000
     37:     7 16'-0--1---------1-   ->     4 10'0000010000
     38:     7 16'--------------0-   ->     7 10'0000010000
     39:     7 16'-0--0---------1-   ->     7 10'0000010000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_sie.rx_en
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:235$1693_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:232$1692_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:224$1688_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:205$1683_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:204$1680_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:201$1679_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:201$1677_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:196$1676_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:177$1671_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1650_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:127$1645_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3869_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3745_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1649_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:128$1647_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1-----------0   ->     0 5'00001
      1:     0 13'1---0-------1   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1---1-------1   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1-----------0   ->     0 5'00100
      7:     2 13'1--0-0-1--011   ->     1 5'00100
      8:     2 13'1--0-0----1-1   ->     1 5'00100
      9:     2 13'10-1-0---0--1   ->     1 5'00100
     10:     2 13'1----1------1   ->     1 5'00100
     11:     2 13'1--0-0----001   ->     2 5'00100
     12:     2 13'1--0-0-0--011   ->     2 5'00100
     13:     2 13'11-1-0---0--1   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--1-0---1--1   ->     4 5'00100
     16:     3 13'1-----------0   ->     0 5'00010
     17:     3 13'1-----010---1   ->     0 5'00010
     18:     3 13'1-----1-----1   ->     0 5'00010
     19:     3 13'1-----011---1   ->     2 5'00010
     20:     3 13'1-----00----1   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1-----------0   ->     0 5'01000
     23:     4 13'1-1---------1   ->     0 5'01000
     24:     4 13'1-0---------1   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:139$1615_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:115$1607_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:530$2495_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4087_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4002_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:65$1585_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

13.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.out_state_q$14781' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$14784' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$14797' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$14805' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$14819' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$14826' from module `\demo'.

13.12. Executing OPT pass (performing simple optimizations).

13.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~43 debug messages>

13.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

13.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~209 debug messages>

13.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14638 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14637 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14636 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14635 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14634 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14629 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14628 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14627 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3924_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3924_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14627 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3924_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3924_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3924_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14626 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3929_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14625 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:207$1684_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14623 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14622 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14621 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14691 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14690 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14689 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14688 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14687 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14687 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16135 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14686 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14686 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16160 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14685 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14683 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14682 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14681 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14679 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14703 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14591_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14702 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14701 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14700 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14698 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14697 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14696 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14695 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14694 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14692 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14620 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14619 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14618 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14617 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2613_Y, Q = \u_usb_cdc.u_bulk_endp.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14615 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14612 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3102_Y, Q = \u_usb_cdc.u_bulk_endp.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14611 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14609 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3062_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14607 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14606 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2662_Y, Q = \u_usb_cdc.u_bulk_endp.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14605 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3086_Y, Q = \u_usb_cdc.u_bulk_endp.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14600 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3024_Y, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14599 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14598 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$procmux$3051_Y, Q = \u_usb_cdc.u_bulk_endp.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14597 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.$or$../../../usb_cdc/bulk_endp.v:0$2708_Y, Q = \u_usb_cdc.u_bulk_endp.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.$procdff$14595 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14675 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14674 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14677 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14676 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$14671 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14671 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14671 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14670 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14668 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$14667 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14667 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14667 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14666 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$14665 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$14664 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14663 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$14662 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14662 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14662 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14661 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).

13.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 143 unused cells and 356 unused wires.
<suppressed ~164 debug messages>

13.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~25 debug messages>

13.12.9. Rerunning OPT passes. (Maybe there is more to do..)

13.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~181 debug messages>

13.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

13.12.13. Executing OPT_DFF pass (perform DFF optimizations).

13.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 84 unused wires.
<suppressed ~1 debug messages>

13.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.16. Rerunning OPT passes. (Maybe there is more to do..)

13.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~186 debug messages>

13.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.12.20. Executing OPT_DFF pass (perform DFF optimizations).

13.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.12.23. Finished OPT passes. (There is nothing left to do.)

13.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15553 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15545 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15541 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15518 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15514 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15510 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15506 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15502 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15498 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15494 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15490 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15482 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15476 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15472 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15468 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15464 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15460 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15456 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15450 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15444 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15438 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15432 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15426 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15422 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15420 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15418 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15416 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15414 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15412 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15410 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15408 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15406 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15404 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15402 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15392 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15347 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15302 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15298 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16171 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15265 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15261 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16169 ($ne).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15241 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15233 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15208 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15192 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15188 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16148 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15155 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15151 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16146 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14837 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14846 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15549 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14853 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14868 ($eq).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2503 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$2510 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$2539 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$6757 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6703 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6626 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6563 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6470 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$6454_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6451 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$6150_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6126 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5979 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5874 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5858 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5800 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5784 ($mux).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5765_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5740 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5722_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5681_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5642_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5639 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5620 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5605_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5587_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5584 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5506 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5493 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5480 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5467 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5443 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5441 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5427 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5425 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5411 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5409 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5395 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5393 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5379 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5377 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5363 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5361 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5347 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5345 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5239 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5227 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5215 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5193 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5191 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5178 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5176 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5163 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5161 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5148 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5146 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5133 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5131 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5118 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5116 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5103 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5101 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5049 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4921 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4812_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4804 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4707_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4694 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4608_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4586 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4505 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4499_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4473 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4467 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4404_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4403_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:377$1160 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1156 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1152 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1148 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1144 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1140 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1136 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1132 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1119 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1119 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1115 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1111 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1107 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1103 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1099 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1095 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1091 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1087 ($xor).
Removed cell demo.$flatten\u_app.$procmux$7103 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:219$1064 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:219$1064 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1016 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1016 ($sub).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15569 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15573 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15581 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14923 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15680 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15688 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15632 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15643 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15647 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15651 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15655 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15684 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15659 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15667 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15615 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15619 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15676 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15623 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16090 ($ne).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15701 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15705 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15709 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15713 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15717 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15721 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15725 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15729 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15733 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15737 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15747 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15764 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15773 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15782 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15795 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15799 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15804 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15808 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15812 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16228 ($ne).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15840 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15844 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16230 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15860 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15873 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15878 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16234 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15998 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16051 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16304 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16323 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16342 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16364 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16384 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16388 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16414 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16422 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16431 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16448 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16471 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16475 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16482 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16493 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16504 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16524 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16526 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16539 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16541 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16554 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16556 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16563 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16565 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16567 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16569 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16571 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16573 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16575 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16579 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16583 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14980 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$14947 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16092 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16096 ($ne).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15565 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15561 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15557 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16144 ($ne).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2606 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2607 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2610 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2610 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2618 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2640 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2640 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645 ($sub).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shiftx$../../../usb_cdc/bulk_endp.v:0$2653 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2657 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2657 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2667 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2667 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2701 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2702 ($and).
Removed top 64 bits (of 72) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2705 ($shl).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$shl$../../../usb_cdc/bulk_endp.v:0$2705 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710 ($add).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3038 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3040 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3042 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3073 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3075 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3077 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3115 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3179 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.$procmux$3245 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15131 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2738 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2738 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:366$2748 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:378$2759 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:398$2775 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:399$2776 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:400$2778 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2780 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:437$2798 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:459$2804 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:569$2875 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:581$2878 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14537 ($mux).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2889 ($gt).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:638$2903 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2917 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2920 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11047 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11146 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277 ($mux).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16140 ($ne).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11448 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11524 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11951 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11979 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12117_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12358_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12583_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12816_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13086 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13094_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13148 ($mux).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13513_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15078 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13542_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13653_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13692_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16127 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14296 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14453 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2084 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2084 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:351$2208 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:364$2224 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2228 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10997 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2247 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2251 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10992 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2255 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2259 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2263 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10983 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2267 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2271 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2275 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2279 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:122$2283 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:398$2286 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:434$2380 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2384 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10928 ($mux).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2395 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10925 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:469$2442 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:497$2453 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492 ($add).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7209 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7232 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7235 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7243 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7246 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7254 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7257 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7265 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7268 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7276 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7279 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7287 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7290 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7298 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7301 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7523 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7526 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7537 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7540 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7551 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7554 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7565 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7568 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7579 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7582 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7593 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7596 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7607 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7610 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7814 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7817 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7819 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7822 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7942 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8047 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8049 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8052 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8064 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8066 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8069 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8081 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8083 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8086 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8098 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8100 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8103 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8115 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8117 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8120 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8132 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8134 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8137 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8149 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8151 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8154 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8166 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8168 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8171 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8334 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8348 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8385 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8388 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8400 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8403 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8415 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8418 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8430 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8433 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8445 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8448 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8460 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8463 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8475 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8478 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8525 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8556 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8643 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8671 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8723 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8748 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8842 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8864 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8970 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8989 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9086 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9088 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9091 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9105 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9107 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9110 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9124 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9126 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9129 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9143 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9145 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9148 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9162 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9164 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9167 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9181 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9183 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9186 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9200 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9202 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9205 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9219 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9221 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9224 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9238 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9240 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9243 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9257 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9259 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9262 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9274 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9276 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9278 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9281 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9308 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9324 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9651_CMP0 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15025 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10279 ($mux).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916 ($mux).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16112 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3632 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3584 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3567 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3474 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3439 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3420 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3297 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:196$1674 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:129$1650 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:126$1641 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1640 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1640 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1609 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1609 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:76$2549 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7925 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10138 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7772 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10064 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7643 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9852 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2398 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2398 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2398 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9700 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2229 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2229 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2229 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2395 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2397 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2397 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2397 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2226 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2228 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2228 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7812 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2385 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2385 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2385 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2382 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2384 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2384 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2227 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2227 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2221 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1016_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1119_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2607_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.$and$../../../usb_cdc/bulk_endp.v:0$2702_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2242.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2228_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2384_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2227_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2398_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$7812_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$9274_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2226_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2382_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600_Y.
Removed top 2 bits (of 3) from wire demo.led.

13.14. Executing PEEPOPT pass (run peephole optimizers).

13.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 240 unused wires.
<suppressed ~1 debug messages>

13.16. Executing SHARE pass (SAT-based resource sharing).

13.17. Executing TECHMAP pass (map to technology primitives).

13.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~62 debug messages>

13.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:219$1064 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:162$1016 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:357$1119 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2640 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2657 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2667 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2738 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2084 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1640 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1609 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1609.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1640.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2084.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2738.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2667.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2657.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2640.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:357$1119.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:162$1016.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:219$1064.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2889 ($gt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2893 ($gt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:611$2893: $auto$alumacc.cc:485:replace_alu$16637
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$gt$../../../usb_cdc/ctrl_endp.v:607$2889: $auto$alumacc.cc:485:replace_alu$16648
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:219$1064: $auto$alumacc.cc:485:replace_alu$16653
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:162$1016: $auto$alumacc.cc:485:replace_alu$16656
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:357$1119: $auto$alumacc.cc:485:replace_alu$16659
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$948: $auto$alumacc.cc:485:replace_alu$16662
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:149$2615: $auto$alumacc.cc:485:replace_alu$16665
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:214$2640: $auto$alumacc.cc:485:replace_alu$16668
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:317$2657: $auto$alumacc.cc:485:replace_alu$16671
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:329$2667: $auto$alumacc.cc:485:replace_alu$16674
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:362$2686: $auto$alumacc.cc:485:replace_alu$16677
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$add$../../../usb_cdc/bulk_endp.v:374$2710: $auto$alumacc.cc:485:replace_alu$16680
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645: $auto$alumacc.cc:485:replace_alu$16683
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659: $auto$alumacc.cc:485:replace_alu$16686
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:349$2738: $auto$alumacc.cc:485:replace_alu$16689
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:250$2084: $auto$alumacc.cc:485:replace_alu$16692
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:506$2492: $auto$alumacc.cc:485:replace_alu$16695
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:170$1666: $auto$alumacc.cc:485:replace_alu$16698
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:208$1685: $auto$alumacc.cc:485:replace_alu$16701
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:95$1640: $auto$alumacc.cc:485:replace_alu$16704
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:122$1612: $auto$alumacc.cc:485:replace_alu$16707
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:78$1600: $auto$alumacc.cc:485:replace_alu$16710
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:119$1609: $auto$alumacc.cc:485:replace_alu$16713
  created 23 $alu and 0 $macc cells.

13.21. Executing OPT pass (performing simple optimizations).

13.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

13.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~170 debug messages>

13.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4809: { $flatten\u_app.$procmux$4499_CMP $auto$opt_reduce.cc:134:opt_mux$16717 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4926: { $flatten\u_app.$procmux$4608_CMP $auto$opt_reduce.cc:134:opt_mux$16719 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5054: { $flatten\u_app.$procmux$4403_CMP $auto$opt_reduce.cc:134:opt_mux$16721 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6781: { $flatten\u_app.$procmux$6779_CMP $flatten\u_app.$procmux$4404_CMP $flatten\u_app.$procmux$6454_CMP $flatten\u_app.$procmux$4608_CMP $flatten\u_app.$procmux$4499_CMP $flatten\u_app.$procmux$4403_CMP $auto$opt_reduce.cc:134:opt_mux$16723 $flatten\u_app.$procmux$5041_CMP $flatten\u_app.$procmux$4914_CMP $flatten\u_app.$procmux$4798_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3878: $auto$opt_reduce.cc:134:opt_mux$14730
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16716: { $flatten\u_app.$procmux$4401_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16718: { $flatten\u_app.$procmux$4401_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16720: { $flatten\u_app.$procmux$4401_CMP $flatten\u_app.$procmux$4402_CMP $flatten\u_app.$procmux$4707_CMP $flatten\u_app.$procmux$4812_CMP }
  Optimizing cells in module \demo.
Performed a total of 8 changes.

13.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

13.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$16561 ($adffe) from module demo (D = \u_app.state_d, Q = \u_app.state_q).
Adding EN signal on $auto$ff.cc:262:slice$16546 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$16531 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$16516 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).

13.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 68 unused wires.
<suppressed ~1 debug messages>

13.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.9. Rerunning OPT passes. (Maybe there is more to do..)

13.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

13.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16743: { $auto$opt_dff.cc:197:make_patterns_logic$16740 $auto$opt_dff.cc:197:make_patterns_logic$16527 $auto$opt_dff.cc:197:make_patterns_logic$16525 $auto$opt_dff.cc:197:make_patterns_logic$16523 $auto$opt_dff.cc:197:make_patterns_logic$16517 $auto$opt_dff.cc:197:make_patterns_logic$16503 $auto$opt_dff.cc:197:make_patterns_logic$16474 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16733: { $auto$opt_dff.cc:197:make_patterns_logic$16730 $auto$opt_dff.cc:197:make_patterns_logic$16555 $auto$opt_dff.cc:197:make_patterns_logic$16553 $auto$opt_dff.cc:197:make_patterns_logic$16547 $auto$opt_dff.cc:197:make_patterns_logic$16527 $auto$opt_dff.cc:197:make_patterns_logic$16503 $auto$opt_dff.cc:197:make_patterns_logic$16474 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16728: { $auto$opt_dff.cc:197:make_patterns_logic$16725 $auto$opt_dff.cc:197:make_patterns_logic$16594 $auto$opt_dff.cc:197:make_patterns_logic$16588 $auto$opt_dff.cc:197:make_patterns_logic$16586 $auto$opt_dff.cc:197:make_patterns_logic$16584 $auto$opt_dff.cc:197:make_patterns_logic$16582 $auto$opt_dff.cc:197:make_patterns_logic$16578 $auto$opt_dff.cc:197:make_patterns_logic$16574 $auto$opt_dff.cc:197:make_patterns_logic$16572 $auto$opt_dff.cc:197:make_patterns_logic$16570 $auto$opt_dff.cc:197:make_patterns_logic$16568 $auto$opt_dff.cc:197:make_patterns_logic$16566 $auto$opt_dff.cc:197:make_patterns_logic$16564 $auto$opt_dff.cc:197:make_patterns_logic$16562 $auto$opt_dff.cc:197:make_patterns_logic$16527 $auto$opt_dff.cc:197:make_patterns_logic$16503 $auto$opt_dff.cc:197:make_patterns_logic$16474 $auto$opt_dff.cc:197:make_patterns_logic$16421 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16738: { $auto$opt_dff.cc:197:make_patterns_logic$16735 $auto$opt_dff.cc:197:make_patterns_logic$16540 $auto$opt_dff.cc:197:make_patterns_logic$16538 $auto$opt_dff.cc:197:make_patterns_logic$16532 $auto$opt_dff.cc:197:make_patterns_logic$16527 $auto$opt_dff.cc:197:make_patterns_logic$16503 $auto$opt_dff.cc:197:make_patterns_logic$16474 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10715: { $auto$opt_reduce.cc:134:opt_mux$14712 $auto$opt_reduce.cc:134:opt_mux$16745 }
  Optimizing cells in module \demo.
Performed a total of 5 changes.

13.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

13.21.13. Executing OPT_DFF pass (perform DFF optimizations).

13.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 4 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

13.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.16. Rerunning OPT passes. (Maybe there is more to do..)

13.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

13.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.21.20. Executing OPT_DFF pass (perform DFF optimizations).

13.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.21.23. Finished OPT passes. (There is nothing left to do.)

13.22. Executing MEMORY pass.

13.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

13.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

13.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

13.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

13.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

13.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

13.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

13.25. Executing TECHMAP pass (map to technology primitives).

13.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

13.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

13.26. Executing ICE40_BRAMINIT pass.

13.27. Executing OPT pass (performing simple optimizations).

13.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~313 debug messages>

13.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.27.3. Executing OPT_DFF pass (perform DFF optimizations).

13.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 333 unused wires.
<suppressed ~1 debug messages>

13.27.5. Finished fast OPT passes.

13.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

13.29. Executing OPT pass (performing simple optimizations).

13.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

13.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5084:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17261 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [25] $auto$opt_expr.cc:205:group_cell_inputs$17261 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17261 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [15] $auto$opt_expr.cc:205:group_cell_inputs$17261 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17261 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17261 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17261 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17261 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17261 [30] $auto$opt_expr.cc:205:group_cell_inputs$17261 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17261 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17261 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17261 [27] $auto$opt_expr.cc:205:group_cell_inputs$17261 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17261 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17261 [2] $auto$opt_expr.cc:205:group_cell_inputs$17261 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17261 [1] $auto$opt_expr.cc:205:group_cell_inputs$17261 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17261 [0] $auto$opt_expr.cc:205:group_cell_inputs$17261 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17261 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1155 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17261 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5099:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17232 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [25] $auto$opt_expr.cc:205:group_cell_inputs$17232 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17232 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [15] $auto$opt_expr.cc:205:group_cell_inputs$17232 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17232 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17232 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17232 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17232 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17232 [30] $auto$opt_expr.cc:205:group_cell_inputs$17232 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17232 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17232 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17232 [27] $auto$opt_expr.cc:205:group_cell_inputs$17232 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17232 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17232 [2] $auto$opt_expr.cc:205:group_cell_inputs$17232 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17232 [1] $auto$opt_expr.cc:205:group_cell_inputs$17232 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17232 [0] $auto$opt_expr.cc:205:group_cell_inputs$17232 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [31] $auto$opt_expr.cc:205:group_cell_inputs$17261 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [25] $auto$opt_expr.cc:205:group_cell_inputs$17261 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17261 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [15] $auto$opt_expr.cc:205:group_cell_inputs$17261 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17261 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17261 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17261 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17232 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17261 [13] $auto$opt_expr.cc:205:group_cell_inputs$17261 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [22] $auto$opt_expr.cc:205:group_cell_inputs$17261 [6] $auto$opt_expr.cc:205:group_cell_inputs$17261 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17261 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [7] $auto$opt_expr.cc:205:group_cell_inputs$17261 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [4] $auto$opt_expr.cc:205:group_cell_inputs$17261 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [31] $auto$opt_expr.cc:205:group_cell_inputs$17261 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [25] $auto$opt_expr.cc:205:group_cell_inputs$17261 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [21] $auto$opt_expr.cc:205:group_cell_inputs$17261 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [15] $auto$opt_expr.cc:205:group_cell_inputs$17261 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1151 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17232 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5114:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17203 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [25] $auto$opt_expr.cc:205:group_cell_inputs$17203 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17203 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [15] $auto$opt_expr.cc:205:group_cell_inputs$17203 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17203 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17203 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17203 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17203 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17203 [30] $auto$opt_expr.cc:205:group_cell_inputs$17203 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17203 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17203 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17203 [27] $auto$opt_expr.cc:205:group_cell_inputs$17203 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17203 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17203 [2] $auto$opt_expr.cc:205:group_cell_inputs$17203 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17203 [1] $auto$opt_expr.cc:205:group_cell_inputs$17203 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17203 [0] $auto$opt_expr.cc:205:group_cell_inputs$17203 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [31] $auto$opt_expr.cc:205:group_cell_inputs$17232 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [25] $auto$opt_expr.cc:205:group_cell_inputs$17232 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17232 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [15] $auto$opt_expr.cc:205:group_cell_inputs$17232 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17232 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17232 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17232 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17203 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17232 [13] $auto$opt_expr.cc:205:group_cell_inputs$17232 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [22] $auto$opt_expr.cc:205:group_cell_inputs$17232 [6] $auto$opt_expr.cc:205:group_cell_inputs$17232 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17232 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [7] $auto$opt_expr.cc:205:group_cell_inputs$17232 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [4] $auto$opt_expr.cc:205:group_cell_inputs$17232 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [31] $auto$opt_expr.cc:205:group_cell_inputs$17232 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [25] $auto$opt_expr.cc:205:group_cell_inputs$17232 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [21] $auto$opt_expr.cc:205:group_cell_inputs$17232 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [15] $auto$opt_expr.cc:205:group_cell_inputs$17232 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1147 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17203 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5129:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17174 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17174 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17174 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17174 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17174 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17174 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17174 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17174 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17174 [30] $auto$opt_expr.cc:205:group_cell_inputs$17174 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17174 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17174 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17174 [27] $auto$opt_expr.cc:205:group_cell_inputs$17174 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17174 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17174 [2] $auto$opt_expr.cc:205:group_cell_inputs$17174 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17174 [1] $auto$opt_expr.cc:205:group_cell_inputs$17174 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17174 [0] $auto$opt_expr.cc:205:group_cell_inputs$17174 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [31] $auto$opt_expr.cc:205:group_cell_inputs$17203 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [25] $auto$opt_expr.cc:205:group_cell_inputs$17203 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17203 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [15] $auto$opt_expr.cc:205:group_cell_inputs$17203 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17203 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17203 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17203 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17174 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17203 [13] $auto$opt_expr.cc:205:group_cell_inputs$17203 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [22] $auto$opt_expr.cc:205:group_cell_inputs$17203 [6] $auto$opt_expr.cc:205:group_cell_inputs$17203 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17203 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [7] $auto$opt_expr.cc:205:group_cell_inputs$17203 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [4] $auto$opt_expr.cc:205:group_cell_inputs$17203 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [31] $auto$opt_expr.cc:205:group_cell_inputs$17203 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [25] $auto$opt_expr.cc:205:group_cell_inputs$17203 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [21] $auto$opt_expr.cc:205:group_cell_inputs$17203 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [15] $auto$opt_expr.cc:205:group_cell_inputs$17203 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1143 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17174 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5144:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17145 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17145 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17145 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17145 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17145 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17145 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17145 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17145 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17145 [30] $auto$opt_expr.cc:205:group_cell_inputs$17145 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17145 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17145 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17145 [27] $auto$opt_expr.cc:205:group_cell_inputs$17145 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17145 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17145 [2] $auto$opt_expr.cc:205:group_cell_inputs$17145 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17145 [1] $auto$opt_expr.cc:205:group_cell_inputs$17145 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17145 [0] $auto$opt_expr.cc:205:group_cell_inputs$17145 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [31] $auto$opt_expr.cc:205:group_cell_inputs$17174 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17174 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17174 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17174 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17174 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17174 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17174 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17145 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17174 [13] $auto$opt_expr.cc:205:group_cell_inputs$17174 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [22] $auto$opt_expr.cc:205:group_cell_inputs$17174 [6] $auto$opt_expr.cc:205:group_cell_inputs$17174 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17174 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [7] $auto$opt_expr.cc:205:group_cell_inputs$17174 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [4] $auto$opt_expr.cc:205:group_cell_inputs$17174 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [31] $auto$opt_expr.cc:205:group_cell_inputs$17174 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [25] $auto$opt_expr.cc:205:group_cell_inputs$17174 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [21] $auto$opt_expr.cc:205:group_cell_inputs$17174 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [15] $auto$opt_expr.cc:205:group_cell_inputs$17174 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1139 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17145 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5159:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17116 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17116 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17116 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17116 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17116 [30] $auto$opt_expr.cc:205:group_cell_inputs$17116 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17116 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17116 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17116 [27] $auto$opt_expr.cc:205:group_cell_inputs$17116 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17116 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2] $auto$opt_expr.cc:205:group_cell_inputs$17116 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17116 [1] $auto$opt_expr.cc:205:group_cell_inputs$17116 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] $auto$opt_expr.cc:205:group_cell_inputs$17116 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [31] $auto$opt_expr.cc:205:group_cell_inputs$17145 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17145 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17145 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17145 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17145 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17145 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17145 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17145 [13] $auto$opt_expr.cc:205:group_cell_inputs$17145 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [22] $auto$opt_expr.cc:205:group_cell_inputs$17145 [6] $auto$opt_expr.cc:205:group_cell_inputs$17145 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17145 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [7] $auto$opt_expr.cc:205:group_cell_inputs$17145 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [4] $auto$opt_expr.cc:205:group_cell_inputs$17145 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [31] $auto$opt_expr.cc:205:group_cell_inputs$17145 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [25] $auto$opt_expr.cc:205:group_cell_inputs$17145 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [21] $auto$opt_expr.cc:205:group_cell_inputs$17145 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [15] $auto$opt_expr.cc:205:group_cell_inputs$17145 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1135 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17116 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5174:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17087 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17087 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17087 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17087 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17087 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17087 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17087 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17087 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17087 [30] $auto$opt_expr.cc:205:group_cell_inputs$17087 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17087 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17087 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17087 [27] $auto$opt_expr.cc:205:group_cell_inputs$17087 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17087 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17087 [2] $auto$opt_expr.cc:205:group_cell_inputs$17087 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17087 [1] $auto$opt_expr.cc:205:group_cell_inputs$17087 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17087 [0] $auto$opt_expr.cc:205:group_cell_inputs$17087 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17116 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17116 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17116 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17116 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17116 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17087 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17116 [13] $auto$opt_expr.cc:205:group_cell_inputs$17116 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [22] $auto$opt_expr.cc:205:group_cell_inputs$17116 [6] $auto$opt_expr.cc:205:group_cell_inputs$17116 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17116 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [7] $auto$opt_expr.cc:205:group_cell_inputs$17116 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [4] $auto$opt_expr.cc:205:group_cell_inputs$17116 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [31] $auto$opt_expr.cc:205:group_cell_inputs$17116 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [25] $auto$opt_expr.cc:205:group_cell_inputs$17116 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [21] $auto$opt_expr.cc:205:group_cell_inputs$17116 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [15] $auto$opt_expr.cc:205:group_cell_inputs$17116 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1131 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17087 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5189:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$16855 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$16855 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$16855 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$16855 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$16855 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$16855 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$16855 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17087 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17087 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17087 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17087 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17087 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17087 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17087 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16855 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17087 [13] $auto$opt_expr.cc:205:group_cell_inputs$17087 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [22] $auto$opt_expr.cc:205:group_cell_inputs$17087 [6] $auto$opt_expr.cc:205:group_cell_inputs$17087 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17087 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [7] $auto$opt_expr.cc:205:group_cell_inputs$17087 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [4] $auto$opt_expr.cc:205:group_cell_inputs$17087 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [31] $auto$opt_expr.cc:205:group_cell_inputs$17087 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [25] $auto$opt_expr.cc:205:group_cell_inputs$17087 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [21] $auto$opt_expr.cc:205:group_cell_inputs$17087 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [15] $auto$opt_expr.cc:205:group_cell_inputs$17087 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$993.$result[31:0]$1127 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5327:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17058 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [25] $auto$opt_expr.cc:205:group_cell_inputs$17058 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17058 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [15] $auto$opt_expr.cc:205:group_cell_inputs$17058 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17058 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17058 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17058 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17058 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17058 [30] $auto$opt_expr.cc:205:group_cell_inputs$17058 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17058 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17058 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17058 [27] $auto$opt_expr.cc:205:group_cell_inputs$17058 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17058 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17058 [2] $auto$opt_expr.cc:205:group_cell_inputs$17058 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17058 [1] $auto$opt_expr.cc:205:group_cell_inputs$17058 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17058 [0] $auto$opt_expr.cc:205:group_cell_inputs$17058 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17058 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1114 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17058 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5343:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17029 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [25] $auto$opt_expr.cc:205:group_cell_inputs$17029 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17029 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [15] $auto$opt_expr.cc:205:group_cell_inputs$17029 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17029 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17029 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17029 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17029 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17029 [30] $auto$opt_expr.cc:205:group_cell_inputs$17029 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17029 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17029 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17029 [27] $auto$opt_expr.cc:205:group_cell_inputs$17029 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17029 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17029 [2] $auto$opt_expr.cc:205:group_cell_inputs$17029 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17029 [1] $auto$opt_expr.cc:205:group_cell_inputs$17029 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17029 [0] $auto$opt_expr.cc:205:group_cell_inputs$17029 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [31] $auto$opt_expr.cc:205:group_cell_inputs$17058 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [25] $auto$opt_expr.cc:205:group_cell_inputs$17058 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17058 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [15] $auto$opt_expr.cc:205:group_cell_inputs$17058 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17058 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17058 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17058 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17029 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17058 [13] $auto$opt_expr.cc:205:group_cell_inputs$17058 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [22] $auto$opt_expr.cc:205:group_cell_inputs$17058 [6] $auto$opt_expr.cc:205:group_cell_inputs$17058 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17058 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [7] $auto$opt_expr.cc:205:group_cell_inputs$17058 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [4] $auto$opt_expr.cc:205:group_cell_inputs$17058 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [31] $auto$opt_expr.cc:205:group_cell_inputs$17058 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [25] $auto$opt_expr.cc:205:group_cell_inputs$17058 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [21] $auto$opt_expr.cc:205:group_cell_inputs$17058 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [15] $auto$opt_expr.cc:205:group_cell_inputs$17058 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1110 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17029 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5359:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [25] $auto$opt_expr.cc:205:group_cell_inputs$17000 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17000 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [15] $auto$opt_expr.cc:205:group_cell_inputs$17000 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17000 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17000 [30] $auto$opt_expr.cc:205:group_cell_inputs$17000 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17000 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17000 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17000 [27] $auto$opt_expr.cc:205:group_cell_inputs$17000 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17000 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2] $auto$opt_expr.cc:205:group_cell_inputs$17000 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17000 [1] $auto$opt_expr.cc:205:group_cell_inputs$17000 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] $auto$opt_expr.cc:205:group_cell_inputs$17000 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [31] $auto$opt_expr.cc:205:group_cell_inputs$17029 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [25] $auto$opt_expr.cc:205:group_cell_inputs$17029 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17029 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [15] $auto$opt_expr.cc:205:group_cell_inputs$17029 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17029 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17029 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17029 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17029 [13] $auto$opt_expr.cc:205:group_cell_inputs$17029 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [22] $auto$opt_expr.cc:205:group_cell_inputs$17029 [6] $auto$opt_expr.cc:205:group_cell_inputs$17029 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17029 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [7] $auto$opt_expr.cc:205:group_cell_inputs$17029 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [4] $auto$opt_expr.cc:205:group_cell_inputs$17029 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [31] $auto$opt_expr.cc:205:group_cell_inputs$17029 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [25] $auto$opt_expr.cc:205:group_cell_inputs$17029 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [21] $auto$opt_expr.cc:205:group_cell_inputs$17029 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [15] $auto$opt_expr.cc:205:group_cell_inputs$17029 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1106 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17000 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5375:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$16971 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16971 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$16971 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16971 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$16971 [30] $auto$opt_expr.cc:205:group_cell_inputs$16971 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$16971 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$16971 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$16971 [27] $auto$opt_expr.cc:205:group_cell_inputs$16971 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$16971 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2] $auto$opt_expr.cc:205:group_cell_inputs$16971 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$16971 [1] $auto$opt_expr.cc:205:group_cell_inputs$16971 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] $auto$opt_expr.cc:205:group_cell_inputs$16971 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [31] $auto$opt_expr.cc:205:group_cell_inputs$17000 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [25] $auto$opt_expr.cc:205:group_cell_inputs$17000 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17000 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [15] $auto$opt_expr.cc:205:group_cell_inputs$17000 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17000 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [13] $auto$opt_expr.cc:205:group_cell_inputs$17000 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [22] $auto$opt_expr.cc:205:group_cell_inputs$17000 [6] $auto$opt_expr.cc:205:group_cell_inputs$17000 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [7] $auto$opt_expr.cc:205:group_cell_inputs$17000 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [4] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [31] $auto$opt_expr.cc:205:group_cell_inputs$17000 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [25] $auto$opt_expr.cc:205:group_cell_inputs$17000 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [21] $auto$opt_expr.cc:205:group_cell_inputs$17000 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [15] $auto$opt_expr.cc:205:group_cell_inputs$17000 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1102 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$16971 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5391:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16942 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$16942 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16942 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$16942 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16942 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16942 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16942 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16942 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$16942 [30] $auto$opt_expr.cc:205:group_cell_inputs$16942 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$16942 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$16942 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$16942 [27] $auto$opt_expr.cc:205:group_cell_inputs$16942 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$16942 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$16942 [2] $auto$opt_expr.cc:205:group_cell_inputs$16942 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$16942 [1] $auto$opt_expr.cc:205:group_cell_inputs$16942 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$16942 [0] $auto$opt_expr.cc:205:group_cell_inputs$16942 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [31] $auto$opt_expr.cc:205:group_cell_inputs$16971 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$16971 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16971 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$16971 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16971 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16942 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16971 [13] $auto$opt_expr.cc:205:group_cell_inputs$16971 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [22] $auto$opt_expr.cc:205:group_cell_inputs$16971 [6] $auto$opt_expr.cc:205:group_cell_inputs$16971 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$16971 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [7] $auto$opt_expr.cc:205:group_cell_inputs$16971 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [4] $auto$opt_expr.cc:205:group_cell_inputs$16971 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [31] $auto$opt_expr.cc:205:group_cell_inputs$16971 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [25] $auto$opt_expr.cc:205:group_cell_inputs$16971 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [21] $auto$opt_expr.cc:205:group_cell_inputs$16971 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [15] $auto$opt_expr.cc:205:group_cell_inputs$16971 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1098 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$16942 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5407:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16913 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$16913 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16913 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$16913 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16913 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16913 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16913 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16913 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$16913 [30] $auto$opt_expr.cc:205:group_cell_inputs$16913 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$16913 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$16913 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$16913 [27] $auto$opt_expr.cc:205:group_cell_inputs$16913 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$16913 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$16913 [2] $auto$opt_expr.cc:205:group_cell_inputs$16913 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$16913 [1] $auto$opt_expr.cc:205:group_cell_inputs$16913 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$16913 [0] $auto$opt_expr.cc:205:group_cell_inputs$16913 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [31] $auto$opt_expr.cc:205:group_cell_inputs$16942 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$16942 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16942 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$16942 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16942 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16942 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16942 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16913 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16942 [13] $auto$opt_expr.cc:205:group_cell_inputs$16942 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [22] $auto$opt_expr.cc:205:group_cell_inputs$16942 [6] $auto$opt_expr.cc:205:group_cell_inputs$16942 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$16942 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [7] $auto$opt_expr.cc:205:group_cell_inputs$16942 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [4] $auto$opt_expr.cc:205:group_cell_inputs$16942 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [31] $auto$opt_expr.cc:205:group_cell_inputs$16942 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [25] $auto$opt_expr.cc:205:group_cell_inputs$16942 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [21] $auto$opt_expr.cc:205:group_cell_inputs$16942 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [15] $auto$opt_expr.cc:205:group_cell_inputs$16942 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1094 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$16913 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5423:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16884 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$16884 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16884 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$16884 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16884 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16884 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16884 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16884 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$16884 [30] $auto$opt_expr.cc:205:group_cell_inputs$16884 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$16884 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$16884 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$16884 [27] $auto$opt_expr.cc:205:group_cell_inputs$16884 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$16884 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$16884 [2] $auto$opt_expr.cc:205:group_cell_inputs$16884 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$16884 [1] $auto$opt_expr.cc:205:group_cell_inputs$16884 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$16884 [0] $auto$opt_expr.cc:205:group_cell_inputs$16884 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$16913 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$16913 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16913 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$16913 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16913 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16913 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16913 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16884 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16913 [13] $auto$opt_expr.cc:205:group_cell_inputs$16913 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [22] $auto$opt_expr.cc:205:group_cell_inputs$16913 [6] $auto$opt_expr.cc:205:group_cell_inputs$16913 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$16913 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [7] $auto$opt_expr.cc:205:group_cell_inputs$16913 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [4] $auto$opt_expr.cc:205:group_cell_inputs$16913 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [31] $auto$opt_expr.cc:205:group_cell_inputs$16913 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [25] $auto$opt_expr.cc:205:group_cell_inputs$16913 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [21] $auto$opt_expr.cc:205:group_cell_inputs$16913 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [15] $auto$opt_expr.cc:205:group_cell_inputs$16913 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1090 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$16884 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5439:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$16855 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$16855 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$16855 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$16855 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$16855 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$16855 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$16855 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$16884 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$16884 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$16884 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$16884 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$16884 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$16884 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$16884 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16855 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16884 [13] $auto$opt_expr.cc:205:group_cell_inputs$16884 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [22] $auto$opt_expr.cc:205:group_cell_inputs$16884 [6] $auto$opt_expr.cc:205:group_cell_inputs$16884 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$16884 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [7] $auto$opt_expr.cc:205:group_cell_inputs$16884 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [4] $auto$opt_expr.cc:205:group_cell_inputs$16884 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [31] $auto$opt_expr.cc:205:group_cell_inputs$16884 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [25] $auto$opt_expr.cc:205:group_cell_inputs$16884 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [21] $auto$opt_expr.cc:205:group_cell_inputs$16884 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [15] $auto$opt_expr.cc:205:group_cell_inputs$16884 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$992.$result[31:0]$1086 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$6013:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2503:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:231$2645_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:231$2646_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.$sub$../../../usb_cdc/bulk_endp.v:319$2659_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.$ternary$../../../usb_cdc/bulk_endp.v:319$2660_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12089:
      Old ports: A=7'0010010, B=7'1000011, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [4] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [6:5] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [3:1] } = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[6:0] [0] 4'0001 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10694:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [14] $auto$opt_expr.cc:205:group_cell_inputs$16848 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [1] $auto$opt_expr.cc:205:group_cell_inputs$16848 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16848 [14] $auto$opt_expr.cc:205:group_cell_inputs$16848 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16848 [13] $auto$opt_expr.cc:205:group_cell_inputs$16848 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16848 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2321 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16848 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7230:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [14] $auto$opt_expr.cc:205:group_cell_inputs$16841 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [1] $auto$opt_expr.cc:205:group_cell_inputs$16841 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16841 [14] $auto$opt_expr.cc:205:group_cell_inputs$16841 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16841 [13] $auto$opt_expr.cc:205:group_cell_inputs$16841 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16848 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [1] $auto$opt_expr.cc:205:group_cell_inputs$16848 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16841 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [15] $auto$opt_expr.cc:205:group_cell_inputs$16848 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [14] $auto$opt_expr.cc:205:group_cell_inputs$16848 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:431$2053.$result[15:0]$2358 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16841 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7241:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [14] $auto$opt_expr.cc:205:group_cell_inputs$16834 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [1] $auto$opt_expr.cc:205:group_cell_inputs$16834 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16834 [14] $auto$opt_expr.cc:205:group_cell_inputs$16834 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16834 [13] $auto$opt_expr.cc:205:group_cell_inputs$16834 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16841 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [1] $auto$opt_expr.cc:205:group_cell_inputs$16841 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16834 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [15] $auto$opt_expr.cc:205:group_cell_inputs$16841 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [14] $auto$opt_expr.cc:205:group_cell_inputs$16841 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2313 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16834 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7252:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [14] $auto$opt_expr.cc:205:group_cell_inputs$16827 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [1] $auto$opt_expr.cc:205:group_cell_inputs$16827 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16827 [14] $auto$opt_expr.cc:205:group_cell_inputs$16827 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16827 [13] $auto$opt_expr.cc:205:group_cell_inputs$16827 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16834 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [1] $auto$opt_expr.cc:205:group_cell_inputs$16834 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16827 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [15] $auto$opt_expr.cc:205:group_cell_inputs$16834 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [14] $auto$opt_expr.cc:205:group_cell_inputs$16834 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2309 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16827 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7263:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [14] $auto$opt_expr.cc:205:group_cell_inputs$16820 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [1] $auto$opt_expr.cc:205:group_cell_inputs$16820 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16820 [14] $auto$opt_expr.cc:205:group_cell_inputs$16820 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16820 [13] $auto$opt_expr.cc:205:group_cell_inputs$16820 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16827 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [1] $auto$opt_expr.cc:205:group_cell_inputs$16827 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16820 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [15] $auto$opt_expr.cc:205:group_cell_inputs$16827 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [14] $auto$opt_expr.cc:205:group_cell_inputs$16827 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2305 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16820 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7274:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [14] $auto$opt_expr.cc:205:group_cell_inputs$16813 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [1] $auto$opt_expr.cc:205:group_cell_inputs$16813 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16813 [14] $auto$opt_expr.cc:205:group_cell_inputs$16813 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16813 [13] $auto$opt_expr.cc:205:group_cell_inputs$16813 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16820 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [1] $auto$opt_expr.cc:205:group_cell_inputs$16820 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16813 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [15] $auto$opt_expr.cc:205:group_cell_inputs$16820 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [14] $auto$opt_expr.cc:205:group_cell_inputs$16820 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2301 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16813 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7285:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [14] $auto$opt_expr.cc:205:group_cell_inputs$16806 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [1] $auto$opt_expr.cc:205:group_cell_inputs$16806 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16806 [14] $auto$opt_expr.cc:205:group_cell_inputs$16806 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16806 [13] $auto$opt_expr.cc:205:group_cell_inputs$16806 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16813 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [1] $auto$opt_expr.cc:205:group_cell_inputs$16813 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16806 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [15] $auto$opt_expr.cc:205:group_cell_inputs$16813 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [14] $auto$opt_expr.cc:205:group_cell_inputs$16813 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2297 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16806 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7296:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16799 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$16799 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16806 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [1] $auto$opt_expr.cc:205:group_cell_inputs$16806 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16799 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [15] $auto$opt_expr.cc:205:group_cell_inputs$16806 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [14] $auto$opt_expr.cc:205:group_cell_inputs$16806 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:425$2052.$result[15:0]$2293 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7362:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7380:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7620:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9084:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16794 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [1] $auto$opt_expr.cc:205:group_cell_inputs$16794 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16794 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16794 [3] $auto$opt_expr.cc:205:group_cell_inputs$16794 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16794 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2282 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16794 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9103:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16789 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [1] $auto$opt_expr.cc:205:group_cell_inputs$16789 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16789 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16789 [3] $auto$opt_expr.cc:205:group_cell_inputs$16789 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [4] $auto$opt_expr.cc:205:group_cell_inputs$16794 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [1] $auto$opt_expr.cc:205:group_cell_inputs$16794 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16789 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16794 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [4] $auto$opt_expr.cc:205:group_cell_inputs$16794 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2278 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16789 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9122:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16784 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [1] $auto$opt_expr.cc:205:group_cell_inputs$16784 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16784 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16784 [3] $auto$opt_expr.cc:205:group_cell_inputs$16784 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [4] $auto$opt_expr.cc:205:group_cell_inputs$16789 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [1] $auto$opt_expr.cc:205:group_cell_inputs$16789 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16784 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16789 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [4] $auto$opt_expr.cc:205:group_cell_inputs$16789 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2274 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16784 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9141:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16779 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [1] $auto$opt_expr.cc:205:group_cell_inputs$16779 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16779 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16779 [3] $auto$opt_expr.cc:205:group_cell_inputs$16779 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [4] $auto$opt_expr.cc:205:group_cell_inputs$16784 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [1] $auto$opt_expr.cc:205:group_cell_inputs$16784 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16779 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16784 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [4] $auto$opt_expr.cc:205:group_cell_inputs$16784 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2270 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16779 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9160:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16774 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [1] $auto$opt_expr.cc:205:group_cell_inputs$16774 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16774 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16774 [3] $auto$opt_expr.cc:205:group_cell_inputs$16774 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [4] $auto$opt_expr.cc:205:group_cell_inputs$16779 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [1] $auto$opt_expr.cc:205:group_cell_inputs$16779 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16774 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16779 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [4] $auto$opt_expr.cc:205:group_cell_inputs$16779 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2266 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16774 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9179:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16769 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [1] $auto$opt_expr.cc:205:group_cell_inputs$16769 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16769 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16769 [3] $auto$opt_expr.cc:205:group_cell_inputs$16769 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [4] $auto$opt_expr.cc:205:group_cell_inputs$16774 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [1] $auto$opt_expr.cc:205:group_cell_inputs$16774 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16769 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16774 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [4] $auto$opt_expr.cc:205:group_cell_inputs$16774 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2262 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16769 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9198:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16764 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [1] $auto$opt_expr.cc:205:group_cell_inputs$16764 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16764 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16764 [3] $auto$opt_expr.cc:205:group_cell_inputs$16764 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [4] $auto$opt_expr.cc:205:group_cell_inputs$16769 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [1] $auto$opt_expr.cc:205:group_cell_inputs$16769 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16764 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16769 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [4] $auto$opt_expr.cc:205:group_cell_inputs$16769 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2258 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16764 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9217:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16759 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [1] $auto$opt_expr.cc:205:group_cell_inputs$16759 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16759 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16759 [3] $auto$opt_expr.cc:205:group_cell_inputs$16759 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [4] $auto$opt_expr.cc:205:group_cell_inputs$16764 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [1] $auto$opt_expr.cc:205:group_cell_inputs$16764 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16759 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16764 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [4] $auto$opt_expr.cc:205:group_cell_inputs$16764 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2254 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16759 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9236:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16754 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [1] $auto$opt_expr.cc:205:group_cell_inputs$16754 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16754 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16754 [3] $auto$opt_expr.cc:205:group_cell_inputs$16754 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [4] $auto$opt_expr.cc:205:group_cell_inputs$16759 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [1] $auto$opt_expr.cc:205:group_cell_inputs$16759 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16754 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16759 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [4] $auto$opt_expr.cc:205:group_cell_inputs$16759 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2250 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16754 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9255:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16749 [1] $auto$opt_expr.cc:205:group_cell_inputs$16749 [2] $auto$opt_expr.cc:205:group_cell_inputs$16749 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16749 [1] $auto$wreduce.cc:454:run$16615 [1] $auto$opt_expr.cc:205:group_cell_inputs$16749 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [4] $auto$opt_expr.cc:205:group_cell_inputs$16754 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [1] $auto$opt_expr.cc:205:group_cell_inputs$16754 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16749 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$16615 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16754 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [4] $auto$opt_expr.cc:205:group_cell_inputs$16754 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:397$2050.$result[4:0]$2246 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16749 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$9274:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16749 [1] $auto$wreduce.cc:454:run$16615 [1] $auto$opt_expr.cc:205:group_cell_inputs$16749 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$16749 [1:0]
      New connections: $auto$wreduce.cc:454:run$16615 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3567:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$16625 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16625 [7]
      New connections: $auto$wreduce.cc:454:run$16625 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3646:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$16625 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$16625 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3916:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$16628 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$16628 [2] $auto$wreduce.cc:454:run$16628 [0] }
      New connections: { $auto$wreduce.cc:454:run$16628 [5:3] $auto$wreduce.cc:454:run$16628 [1] } = { $auto$wreduce.cc:454:run$16628 [2] $auto$wreduce.cc:454:run$16628 [0] $auto$wreduce.cc:454:run$16628 [0] $auto$wreduce.cc:454:run$16628 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3953:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4021:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7413:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7428:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7712:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3646:
      Old ports: A=$auto$wreduce.cc:454:run$16625 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$16625 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7470:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7482:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
Performed a total of 54 changes.

13.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

13.29.6. Executing OPT_DFF pass (perform DFF optimizations).

13.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

13.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

13.29.9. Rerunning OPT passes. (Maybe there is more to do..)

13.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

13.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.13. Executing OPT_DFF pass (perform DFF optimizations).

13.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

13.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.16. Rerunning OPT passes. (Maybe there is more to do..)

13.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

13.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

13.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.29.20. Executing OPT_DFF pass (perform DFF optimizations).

13.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.29.23. Finished OPT passes. (There is nothing left to do.)

13.30. Executing ICE40_WRAPCARRY pass (wrap carries).

13.31. Executing TECHMAP pass (map to technology primitives).

13.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

13.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$274c8d34472ef950383656115be6e1c8ace5024c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port B: 1'0
  Constant input on bit 1 of port B: 1'0
  Constant input on bit 2 of port B: 1'0
Creating constmapped module `$paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2298 debug messages>

13.31.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>
Removed 0 unused cells and 15 unused wires.
Using template $paramod$constmap:3555643cddff0d795770d37b7b8c8a682ebe0767$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

13.31.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2109 debug messages>

13.31.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1007 debug messages>

13.32. Executing OPT pass (performing simple optimizations).

13.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~13716 debug messages>

13.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~11877 debug messages>
Removed a total of 3959 cells.

13.32.3. Executing OPT_DFF pass (perform DFF optimizations).

13.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3525 unused cells and 2872 unused wires.
<suppressed ~3526 debug messages>

13.32.5. Finished fast OPT passes.

13.33. Executing ICE40_OPT pass (performing simple optimizations).

13.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16637.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.max_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16648.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16648.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16653.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16656.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16659.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16662.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16665.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16668.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16674.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16680.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16683.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16683.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16683.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16686.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16686.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16686.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16689.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16692.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16695.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16698.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16701.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16707.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16713.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

13.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~99 debug messages>

13.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

13.33.4. Executing OPT_DFF pass (perform DFF optimizations).

13.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

13.33.6. Rerunning OPT passes. (Removed registers in this run.)

13.33.7. Running ICE40 specific optimizations.

13.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.33.10. Executing OPT_DFF pass (perform DFF optimizations).

13.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.33.12. Finished OPT passes. (There is nothing left to do.)

13.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

13.35. Executing TECHMAP pass (map to technology primitives).

13.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~574 debug messages>

13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16653.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16656.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16659.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16662.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16665.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16668.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16674.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16680.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16683.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16683.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16686.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16686.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16689.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16692.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16695.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16698.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16701.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16707.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16713.slice[0].carry ($lut).

13.38. Executing ICE40_OPT pass (performing simple optimizations).

13.38.1. Running ICE40 specific optimizations.

13.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~774 debug messages>

13.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1713 debug messages>
Removed a total of 571 cells.

13.38.4. Executing OPT_DFF pass (perform DFF optimizations).

13.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 3863 unused wires.
<suppressed ~1 debug messages>

13.38.6. Rerunning OPT passes. (Removed registers in this run.)

13.38.7. Running ICE40 specific optimizations.

13.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

13.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

13.38.10. Executing OPT_DFF pass (perform DFF optimizations).

13.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

13.38.12. Finished OPT passes. (There is nothing left to do.)

13.39. Executing TECHMAP pass (map to technology primitives).

13.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

13.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

13.40. Executing ABC pass (technology mapping using ABC).

13.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 5267 gates and 5953 wires to a netlist network with 684 inputs and 553 outputs.

13.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     909.
ABC: Participating nodes from both networks       =    2006.
ABC: Participating nodes from the first network   =     908. (  63.01 % of nodes)
ABC: Participating nodes from the second network  =    1098. (  76.20 % of nodes)
ABC: Node pairs (any polarity)                    =     908. (  63.01 % of names can be moved)
ABC: Node pairs (same polarity)                   =     789. (  54.75 % of names can be moved)
ABC: Total runtime =     0.16 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1440
ABC RESULTS:        internal signals:     4716
ABC RESULTS:           input signals:      684
ABC RESULTS:          output signals:      553
Removing temp directory.

13.41. Executing ICE40_WRAPCARRY pass (wrap carries).

13.42. Executing TECHMAP pass (map to technology primitives).

13.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

13.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 92 unused cells and 3080 unused wires.

13.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1515
  1-LUT               21
  2-LUT              298
  3-LUT              454
  4-LUT              742
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminating LUTs.
Number of LUTs:     1515
  1-LUT               21
  2-LUT              298
  3-LUT              454
  4-LUT              742
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Combining LUTs.
Number of LUTs:     1476
  1-LUT               21
  2-LUT              252
  3-LUT              429
  4-LUT              774
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminated 0 LUTs.
Combined 39 LUTs.
<suppressed ~8119 debug messages>

13.44. Executing TECHMAP pass (map to technology primitives).

13.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

13.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$ea374ad986719a61a7103d474299dbe36cbbb5d0\$lut for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$8fd377e04fda0b100c5acea5cc7d11b4ac9eb255\$lut for cells of type $lut.
Using template $paramod$91d39336894306a617d653c6f2055a1c552b81f2\$lut for cells of type $lut.
Using template $paramod$5a2996ce01b68c3a0fbb2579065cf11a71b097d8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$741454835b92cc3858d1b3335bcd81966bfe09bf\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$ae93f704140d3bfd22c46f899eab0552790ced99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$175104ad114973f30397e1a69eae08cff730fc58\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$c0ff3b97809d3f35d4f3eedc061a1f2697acc07c\$lut for cells of type $lut.
Using template $paramod$ad9afe568e97c0bb73618642f5dd77addc807716\$lut for cells of type $lut.
Using template $paramod$f3c41196998333cce580ca8bfdceaf3ad9cfa7aa\$lut for cells of type $lut.
Using template $paramod$0933d1fd2cc5c62d72d9aaeb32b8b8277fc59ca9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$49867e9c8af924ee11719e3461b11a6be0ebaa53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$f65ee35bb015c193ac754df333e0228f2afffa0c\$lut for cells of type $lut.
Using template $paramod$81cf2d4725061b911f80ee95ddc205ae2ed28b56\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b82dd4a20dbf0d54061c2335089cd4250464eb8a\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$eec2780047c2d2b3d56c3cb5e15b4352ebf8c313\$lut for cells of type $lut.
Using template $paramod$f240e8d6ae1c4b8a7008ce9f14aa76387ffdce87\$lut for cells of type $lut.
Using template $paramod$97d47401ff94287287892cb5c2bf49d5675bcb00\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$b7c08b3e56c034c48622a65b854ff95f0da654e6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$11781671c6bae59d79685e36100b1ce439cbbaf5\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$ef55f89c74d994c27b4ec4bac79af43e8b1d7e25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$9623e0f0380510818a89bf843cc0ec2e173b151d\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$da2f95476331ffa2143f8212db8aff730de806a0\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4417 debug messages>
Removed 0 unused cells and 3303 unused wires.

13.45. Executing AUTONAME pass.
Renamed 49131 objects in module demo (91 iterations).
<suppressed ~3018 debug messages>

13.46. Executing HIERARCHY pass (managing design hierarchy).

13.46.1. Analyzing design hierarchy..
Top module:  \demo

13.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

13.47. Printing statistics.

=== demo ===

   Number of wires:               1242
   Number of wire bits:           4394
   Number of public wires:        1242
   Number of public wire bits:    4394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2112
     SB_CARRY                       91
     SB_DFF                          2
     SB_DFFE                         4
     SB_DFFER                      451
     SB_DFFES                        7
     SB_DFFR                        68
     SB_DFFS                         4
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1476
     SB_RAM40_4K                     4
     SB_RGBA_DRV                     1

13.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

14. Executing JSON backend.

End of script. Logfile hash: df03a1221a, CPU: user 8.20s system 0.10s, MEM: 129.37 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 23% 46x opt_expr (2 sec), 12% 26x opt_clean (1 sec), ...
