vlib questa_lib/work
vlib questa_lib/msim

vlib questa_lib/msim/xilinx_vip
vlib questa_lib/msim/xpm
vlib questa_lib/msim/xil_defaultlib
vlib questa_lib/msim/xlslice_v1_0_4
vlib questa_lib/msim/generic_baseblocks_v2_1_2
vlib questa_lib/msim/axi_infrastructure_v1_1_0
vlib questa_lib/msim/axi_register_slice_v2_1_33
vlib questa_lib/msim/fifo_generator_v13_2_11
vlib questa_lib/msim/axi_data_fifo_v2_1_32
vlib questa_lib/msim/axi_crossbar_v2_1_34
vlib questa_lib/msim/axi_protocol_converter_v2_1_33
vlib questa_lib/msim/axi_clock_converter_v2_1_32
vlib questa_lib/msim/blk_mem_gen_v8_4_9
vlib questa_lib/msim/axi_dwidth_converter_v2_1_33
vlib questa_lib/msim/axi_lite_ipif_v3_0_4
vlib questa_lib/msim/lib_cdc_v1_0_3
vlib questa_lib/msim/interrupt_control_v3_1_5
vlib questa_lib/msim/axi_gpio_v2_0_35
vlib questa_lib/msim/xlconcat_v2_1_6
vlib questa_lib/msim/xlconstant_v1_1_9
vlib questa_lib/msim/lib_pkg_v1_0_4
vlib questa_lib/msim/axi_iic_v2_1_9
vlib questa_lib/msim/axi_intc_v4_1_20
vlib questa_lib/msim/lmb_v10_v3_0_14
vlib questa_lib/msim/lmb_bram_if_cntlr_v4_0_25
vlib questa_lib/msim/microblaze_v11_0_14
vlib questa_lib/msim/axi_bram_ctrl_v4_1_11
vlib questa_lib/msim/proc_sys_reset_v5_0_16
vlib questa_lib/msim/dist_mem_gen_v8_0_15
vlib questa_lib/msim/lib_srl_fifo_v1_0_4
vlib questa_lib/msim/lib_fifo_v1_0_20
vlib questa_lib/msim/axi_quad_spi_v3_2_32
vlib questa_lib/msim/axi_timer_v2_0_35
vlib questa_lib/msim/axi_uartlite_v2_0_37
vlib questa_lib/msim/mdm_v3_2_27
vlib questa_lib/msim/axi_vip_v1_1_19
vlib questa_lib/msim/processing_system7_vip_v1_0_21
vlib questa_lib/msim/axi_datamover_v5_1_35
vlib questa_lib/msim/axi_sg_v4_1_19
vlib questa_lib/msim/axi_dma_v7_1_34
vlib questa_lib/msim/axis_infrastructure_v1_1_1
vlib questa_lib/msim/axis_data_fifo_v2_0_15
vlib questa_lib/msim/lib_bmg_v1_0_18
vlib questa_lib/msim/axi_vdma_v6_3_21
vlib questa_lib/msim/axis_register_slice_v1_1_33
vlib questa_lib/msim/v_vid_in_axi4s_v5_0_5
vlib questa_lib/msim/v_tc_v6_2_9
vlib questa_lib/msim/v_tc_v6_1_14
vlib questa_lib/msim/v_vid_in_axi4s_v4_0_11
vlib questa_lib/msim/v_axi4s_vid_out_v4_0_19

vmap xilinx_vip questa_lib/msim/xilinx_vip
vmap xpm questa_lib/msim/xpm
vmap xil_defaultlib questa_lib/msim/xil_defaultlib
vmap xlslice_v1_0_4 questa_lib/msim/xlslice_v1_0_4
vmap generic_baseblocks_v2_1_2 questa_lib/msim/generic_baseblocks_v2_1_2
vmap axi_infrastructure_v1_1_0 questa_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_33 questa_lib/msim/axi_register_slice_v2_1_33
vmap fifo_generator_v13_2_11 questa_lib/msim/fifo_generator_v13_2_11
vmap axi_data_fifo_v2_1_32 questa_lib/msim/axi_data_fifo_v2_1_32
vmap axi_crossbar_v2_1_34 questa_lib/msim/axi_crossbar_v2_1_34
vmap axi_protocol_converter_v2_1_33 questa_lib/msim/axi_protocol_converter_v2_1_33
vmap axi_clock_converter_v2_1_32 questa_lib/msim/axi_clock_converter_v2_1_32
vmap blk_mem_gen_v8_4_9 questa_lib/msim/blk_mem_gen_v8_4_9
vmap axi_dwidth_converter_v2_1_33 questa_lib/msim/axi_dwidth_converter_v2_1_33
vmap axi_lite_ipif_v3_0_4 questa_lib/msim/axi_lite_ipif_v3_0_4
vmap lib_cdc_v1_0_3 questa_lib/msim/lib_cdc_v1_0_3
vmap interrupt_control_v3_1_5 questa_lib/msim/interrupt_control_v3_1_5
vmap axi_gpio_v2_0_35 questa_lib/msim/axi_gpio_v2_0_35
vmap xlconcat_v2_1_6 questa_lib/msim/xlconcat_v2_1_6
vmap xlconstant_v1_1_9 questa_lib/msim/xlconstant_v1_1_9
vmap lib_pkg_v1_0_4 questa_lib/msim/lib_pkg_v1_0_4
vmap axi_iic_v2_1_9 questa_lib/msim/axi_iic_v2_1_9
vmap axi_intc_v4_1_20 questa_lib/msim/axi_intc_v4_1_20
vmap lmb_v10_v3_0_14 questa_lib/msim/lmb_v10_v3_0_14
vmap lmb_bram_if_cntlr_v4_0_25 questa_lib/msim/lmb_bram_if_cntlr_v4_0_25
vmap microblaze_v11_0_14 questa_lib/msim/microblaze_v11_0_14
vmap axi_bram_ctrl_v4_1_11 questa_lib/msim/axi_bram_ctrl_v4_1_11
vmap proc_sys_reset_v5_0_16 questa_lib/msim/proc_sys_reset_v5_0_16
vmap dist_mem_gen_v8_0_15 questa_lib/msim/dist_mem_gen_v8_0_15
vmap lib_srl_fifo_v1_0_4 questa_lib/msim/lib_srl_fifo_v1_0_4
vmap lib_fifo_v1_0_20 questa_lib/msim/lib_fifo_v1_0_20
vmap axi_quad_spi_v3_2_32 questa_lib/msim/axi_quad_spi_v3_2_32
vmap axi_timer_v2_0_35 questa_lib/msim/axi_timer_v2_0_35
vmap axi_uartlite_v2_0_37 questa_lib/msim/axi_uartlite_v2_0_37
vmap mdm_v3_2_27 questa_lib/msim/mdm_v3_2_27
vmap axi_vip_v1_1_19 questa_lib/msim/axi_vip_v1_1_19
vmap processing_system7_vip_v1_0_21 questa_lib/msim/processing_system7_vip_v1_0_21
vmap axi_datamover_v5_1_35 questa_lib/msim/axi_datamover_v5_1_35
vmap axi_sg_v4_1_19 questa_lib/msim/axi_sg_v4_1_19
vmap axi_dma_v7_1_34 questa_lib/msim/axi_dma_v7_1_34
vmap axis_infrastructure_v1_1_1 questa_lib/msim/axis_infrastructure_v1_1_1
vmap axis_data_fifo_v2_0_15 questa_lib/msim/axis_data_fifo_v2_0_15
vmap lib_bmg_v1_0_18 questa_lib/msim/lib_bmg_v1_0_18
vmap axi_vdma_v6_3_21 questa_lib/msim/axi_vdma_v6_3_21
vmap axis_register_slice_v1_1_33 questa_lib/msim/axis_register_slice_v1_1_33
vmap v_vid_in_axi4s_v5_0_5 questa_lib/msim/v_vid_in_axi4s_v5_0_5
vmap v_tc_v6_2_9 questa_lib/msim/v_tc_v6_2_9
vmap v_tc_v6_1_14 questa_lib/msim/v_tc_v6_1_14
vmap v_vid_in_axi4s_v4_0_11 questa_lib/msim/v_vid_in_axi4s_v4_0_11
vmap v_axi4s_vid_out_v4_0_19 questa_lib/msim/v_axi4s_vid_out_v4_0_19

vlog -work xilinx_vip  -incr -mfcu  -sv -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L xilinx_vip "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2024.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr -mfcu  -sv -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L xilinx_vip "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm  -93  \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/377e/hdl/address_remap_v1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_address_remap_0_0/sim/base_address_remap_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmDes.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmSer.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/audio_direct_path.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/d_axi_pdm_v1_2_S_AXI.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_des.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_rxtx.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/pdm_ser.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/hdl/audio_direct_v1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_audio_direct_0_0/sim/base_audio_direct_0_0.v" \

vlog -work xlslice_v1_0_4  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_audio_path_sel_0/sim/base_audio_path_sel_0.v" \

vlog -work generic_baseblocks_v2_1_2  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_33  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_11  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/6080/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_11  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/6080/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_11  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/6080/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_32  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_34  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/a7e3/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_0/sim/base_axi_interconnect_0_imp_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_2/sim/base_axi_interconnect_0_imp_s00_regslice_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s01_regslice_0/sim/base_axi_interconnect_0_imp_s01_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s02_regslice_0/sim/base_axi_interconnect_0_imp_s02_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_2/sim/base_axi_interconnect_0_imp_m00_regslice_2.v" \

vlog -work axi_protocol_converter_v2_1_33  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_pc_0/sim/base_axi_interconnect_0_imp_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_0/sim/base_axi_mem_intercon_imp_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_s00_regslice_2/sim/base_axi_mem_intercon_imp_s00_regslice_2.v" \

vlog -work axi_clock_converter_v2_1_32  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/a4e8/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work blk_mem_gen_v8_4_9  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/5ec1/simulation/blk_mem_gen_v8_4.v" \

vlog -work axi_dwidth_converter_v2_1_33  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/d794/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/sim/base_axi_mem_intercon_imp_auto_us_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_s01_regslice_2/sim/base_axi_mem_intercon_imp_s01_regslice_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_m00_regslice_2/sim/base_axi_mem_intercon_imp_m00_regslice_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_0/sim/base_axi_mem_intercon_imp_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/sim/base_axi_protocol_convert_0_0.v" \

vcom -work axi_lite_ipif_v3_0_4  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work lib_cdc_v1_0_3  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work interrupt_control_v3_1_5  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_35  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_btns_gpio_0/sim/base_btns_gpio_0.vhd" \

vlog -work xlconcat_v2_1_6  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/6120/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_arduino_0/sim/base_concat_arduino_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/sim/base_concat_interrupts_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_pmoda_0/sim/base_concat_pmoda_0.v" \

vlog -work xlconstant_v1_1_9  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_10bit_0_0/sim/base_constant_10bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/sim/base_constant_8bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/10e3/dff_en_reset_vector.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/sim/base_dff_en_reset_vector_0_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/sim/base_arduino_gpio_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_ck_gpio_0/sim/base_ck_gpio_0.vhd" \

vcom -work lib_pkg_v1_0_4  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/8c68/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work axi_iic_v2_1_9  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/2eec/hdl/axi_iic_v2_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_iic_direct_0/sim/base_iic_direct_0.vhd" \

vcom -work axi_intc_v4_1_20  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/99b7/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_intc_0/sim/base_intc_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_0/sim/base_intr_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_0/sim/base_intr_concat_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_0_0/sim/base_io_switch_0_0.v" \

vcom -work lmb_v10_v3_0_14  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/sim/base_dlmb_v10_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/sim/base_ilmb_v10_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_0/sim/base_lmb_bram_0.v" \

vcom -work lmb_bram_if_cntlr_v4_0_25  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/sim/base_lmb_bram_if_cntlr_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_0/sim/base_logic_1_0.v" \

vcom -work microblaze_v11_0_14  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/a243/hdl/microblaze_v11_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_0/sim/base_mb_0.vhd" \

vcom -work axi_bram_ctrl_v4_1_11  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/df79/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/sim/base_mb_bram_ctrl_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_0/sim/base_microblaze_0_axi_periph_imp_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_tier2_xbar_0_0/sim/base_microblaze_0_axi_periph_imp_tier2_xbar_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_tier2_xbar_1_0/sim/base_microblaze_0_axi_periph_imp_tier2_xbar_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_tier2_xbar_2_0/sim/base_microblaze_0_axi_periph_imp_tier2_xbar_2_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_3/sim/base_microblaze_0_axi_periph_imp_s00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_3/sim/base_microblaze_0_axi_periph_imp_m00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_3/sim/base_microblaze_0_axi_periph_imp_m01_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_3/sim/base_microblaze_0_axi_periph_imp_m02_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_3/sim/base_microblaze_0_axi_periph_imp_m03_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_3/sim/base_microblaze_0_axi_periph_imp_m04_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_3/sim/base_microblaze_0_axi_periph_imp_m05_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_3/sim/base_microblaze_0_axi_periph_imp_m06_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_3/sim/base_microblaze_0_axi_periph_imp_m07_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_0/sim/base_microblaze_0_axi_periph_imp_m08_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_0/sim/base_microblaze_0_axi_periph_imp_m09_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_0/sim/base_microblaze_0_axi_periph_imp_m10_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_0/sim/base_microblaze_0_axi_periph_imp_m11_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/sim/base_microblaze_0_axi_periph_imp_m12_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/sim/base_microblaze_0_axi_periph_imp_m13_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/sim/base_microblaze_0_axi_periph_imp_m14_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/sim/base_microblaze_0_axi_periph_imp_m15_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m16_regslice_0/sim/base_microblaze_0_axi_periph_imp_m16_regslice_0.v" \

vcom -work proc_sys_reset_v5_0_16  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/sim/base_rst_clk_wiz_1_100M_0.vhd" \

vlog -work dist_mem_gen_v8_0_15  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa7e/simulation/dist_mem_gen_v8_0.v" \

vcom -work lib_srl_fifo_v1_0_4  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_fifo_v1_0_20  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work axi_quad_spi_v3_2_32  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_spi_direct_0/sim/base_spi_direct_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_spi_shared_0/sim/base_spi_shared_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/sim/base_mb3_timer_capture_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/sim/base_mb3_timer_capture_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/sim/base_mb3_timer_capture_2_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/sim/base_mb3_timer_capture_3_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/sim/base_mb3_timer_capture_4_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/sim/base_mb3_timer_capture_5_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/sim/base_mb3_timer_capture_6_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/sim/base_mb3_timer_capture_7_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_generate_0/sim/base_mb3_timer_generate_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_pwm_0/sim/base_mb3_timer_pwm_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/sim/base_mb3_timers_interrupt_0.v" \

vcom -work axi_timer_v2_0_35  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/906c/hdl/axi_timer_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_0_0/sim/base_timer_0_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_1_0/sim/base_timer_1_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_2_0/sim/base_timer_2_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_3_0/sim/base_timer_3_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_4_0/sim/base_timer_4_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_5_0/sim/base_timer_5_0.vhd" \

vcom -work axi_uartlite_v2_0_37  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/9a87/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_uartlite_0/sim/base_uartlite_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_conv_funs_pkg.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_proc_common_pkg.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_ipif_pkg.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_family_support.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_family.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_soft_reset.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/base_xadc_0_pselect_f.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_address_decoder.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_slave_attachment.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/base_xadc_0_interrupt_control.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/base_xadc_0_axi_lite_ipif.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0_xadc_core_drp.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0_axi_xadc.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_iop_interrupts_0/sim/base_iop_interrupts_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/sim/base_dff_en_reset_vector_0_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_gpio_0/sim/base_gpio_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_iic_0/sim/base_iic_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_intc_1/sim/base_intc_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_1/sim/base_intr_1.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_1/sim/base_intr_concat_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_1/sim/base_io_switch_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/sim/base_dlmb_v10_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/sim/base_ilmb_v10_1.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_1/sim/base_lmb_bram_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/sim/base_lmb_bram_if_cntlr_1.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_1/sim/base_logic_1_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_1/sim/base_mb_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/sim/base_mb_bram_ctrl_1.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_1/sim/base_microblaze_0_axi_periph_imp_xbar_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/sim/base_microblaze_0_axi_periph_imp_s00_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/sim/base_microblaze_0_axi_periph_imp_m00_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/sim/base_microblaze_0_axi_periph_imp_m01_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/sim/base_microblaze_0_axi_periph_imp_m02_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/sim/base_microblaze_0_axi_periph_imp_m03_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/sim/base_microblaze_0_axi_periph_imp_m04_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/sim/base_microblaze_0_axi_periph_imp_m05_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/sim/base_microblaze_0_axi_periph_imp_m06_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/sim/base_microblaze_0_axi_periph_imp_m07_regslice_4.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/sim/base_rst_clk_wiz_1_100M_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_spi_0/sim/base_spi_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_6/sim/base_timer_6.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/sim/base_dff_en_reset_vector_0_2.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_gpio_1/sim/base_gpio_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_iic_1/sim/base_iic_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_intc_2/sim/base_intc_2.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_2/sim/base_intr_2.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_2/sim/base_intr_concat_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_2/sim/base_io_switch_2.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_dlmb_v10_2/sim/base_dlmb_v10_2.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_ilmb_v10_2/sim/base_ilmb_v10_2.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_2/sim/base_lmb_bram_2.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/sim/base_lmb_bram_if_cntlr_2.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_2/sim/base_logic_1_2.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_2/sim/base_mb_2.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_2/sim/base_mb_bram_ctrl_2.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_2/sim/base_microblaze_0_axi_periph_imp_xbar_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/sim/base_microblaze_0_axi_periph_imp_s00_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/sim/base_microblaze_0_axi_periph_imp_m00_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/sim/base_microblaze_0_axi_periph_imp_m01_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/sim/base_microblaze_0_axi_periph_imp_m02_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/sim/base_microblaze_0_axi_periph_imp_m03_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/sim/base_microblaze_0_axi_periph_imp_m04_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/sim/base_microblaze_0_axi_periph_imp_m05_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/sim/base_microblaze_0_axi_periph_imp_m06_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/sim/base_microblaze_0_axi_periph_imp_m07_regslice_5.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/sim/base_rst_clk_wiz_1_100M_2.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_spi_1/sim/base_spi_1.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_timer_7/sim/base_timer_7.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_leds_gpio_0/sim/base_leds_gpio_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_3/sim/base_logic_1_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_intr_ack_0/sim/base_mb_iop_arduino_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_reset_0/sim/base_mb_iop_arduino_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_intr_ack_0/sim/base_mb_iop_pmoda_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_reset_0/sim/base_mb_iop_pmoda_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_intr_ack_0/sim/base_mb_iop_pmodb_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_reset_0/sim/base_mb_iop_pmodb_reset_0.v" \

vcom -work mdm_v3_2_27  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/da3a/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_mdm_1_0/sim/base_mdm_1_0.vhd" \

vlog -work axi_vip_v1_1_19  -incr -mfcu  -sv -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L xilinx_vip "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/8c45/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_21  -incr -mfcu  -sv -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L xilinx_vip "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/sim/base_ps7_0_axi_periph_imp_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_s00_regslice_0/sim/base_ps7_0_axi_periph_imp_s00_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_7/sim/base_ps7_0_axi_periph_imp_auto_pc_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m00_regslice_0/sim/base_ps7_0_axi_periph_imp_m00_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_0/sim/base_ps7_0_axi_periph_imp_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m01_regslice_0/sim/base_ps7_0_axi_periph_imp_m01_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m02_regslice_0/sim/base_ps7_0_axi_periph_imp_m02_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m03_regslice_0/sim/base_ps7_0_axi_periph_imp_m03_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m04_regslice_0/sim/base_ps7_0_axi_periph_imp_m04_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m05_regslice_0/sim/base_ps7_0_axi_periph_imp_m05_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_1/sim/base_ps7_0_axi_periph_imp_auto_pc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m06_regslice_0/sim/base_ps7_0_axi_periph_imp_m06_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_2/sim/base_ps7_0_axi_periph_imp_auto_pc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m07_regslice_0/sim/base_ps7_0_axi_periph_imp_m07_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_3/sim/base_ps7_0_axi_periph_imp_auto_pc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m08_regslice_0/sim/base_ps7_0_axi_periph_imp_m08_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_4/sim/base_ps7_0_axi_periph_imp_auto_pc_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m09_regslice_0/sim/base_ps7_0_axi_periph_imp_m09_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_5/sim/base_ps7_0_axi_periph_imp_auto_pc_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m10_regslice_0/sim/base_ps7_0_axi_periph_imp_m10_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_6/sim/base_ps7_0_axi_periph_imp_auto_pc_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_xbar_0/sim/base_ps7_0_axi_periph_1_imp_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_s00_regslice_0/sim/base_ps7_0_axi_periph_1_imp_s00_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_auto_pc_0/sim/base_ps7_0_axi_periph_1_imp_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_m00_regslice_0/sim/base_ps7_0_axi_periph_1_imp_m00_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_m01_regslice_0/sim/base_ps7_0_axi_periph_1_imp_m01_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_m02_regslice_0/sim/base_ps7_0_axi_periph_1_imp_m02_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_m03_regslice_0/sim/base_ps7_0_axi_periph_1_imp_m03_regslice_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/sim/base_rgbleds_gpio_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/sim/base_rst_ps7_0_fclk0_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/sim/base_rst_ps7_0_fclk1_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/sim/base_rst_ps7_0_fclk3_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/sim/base_slice_arduino_direct_iic_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_gpio_0/sim/base_slice_arduino_gpio_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_pmoda_gpio_0/sim/base_slice_pmoda_gpio_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_switches_gpio_0/sim/base_switches_gpio_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_system_interrupts_0/sim/base_system_interrupts_0.vhd" \

vcom -work axi_datamover_v5_1_35  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_19  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/fc5d/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_34  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/sim/base_axi_dma_0_0.vhd" \

vlog -work axis_infrastructure_v1_1_1  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_data_fifo_v2_0_15  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/2b6a/hdl/axis_data_fifo_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/sim/base_axis_data_fifo_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/sim/base_constant_tkeep_tstrb_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog/trace_cntrl_64.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/sim/base_trace_cntrl_64_0_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/sim/base_axi_dma_0_1.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/sim/base_axis_data_fifo_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/sim/base_constant_tkeep_tstrb_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog/trace_cntrl_32.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/sim/base_trace_cntrl_32_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_1/sim/base_axi_interconnect_0_imp_xbar_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_3/sim/base_axi_interconnect_0_imp_s00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_pc_1/sim/base_axi_interconnect_0_imp_auto_pc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_3/sim/base_axi_interconnect_0_imp_m00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m01_regslice_0/sim/base_axi_interconnect_0_imp_m01_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_0/sim/base_axi_interconnect_0_imp_auto_cc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m02_regslice_0/sim/base_axi_interconnect_0_imp_m02_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_1/sim/base_axi_interconnect_0_imp_auto_cc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m03_regslice_0/sim/base_axi_interconnect_0_imp_m03_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m04_regslice_0/sim/base_axi_interconnect_0_imp_m04_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m05_regslice_0/sim/base_axi_interconnect_0_imp_m05_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m06_regslice_0/sim/base_axi_interconnect_0_imp_m06_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_2/sim/base_axi_interconnect_0_imp_auto_cc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m07_regslice_0/sim/base_axi_interconnect_0_imp_m07_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_3/sim/base_axi_interconnect_0_imp_auto_cc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m08_regslice_0/sim/base_axi_interconnect_0_imp_m08_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m09_regslice_0/sim/base_axi_interconnect_0_imp_m09_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_1/sim/base_axi_mem_intercon_imp_xbar_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_s00_regslice_3/sim/base_axi_mem_intercon_imp_s00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_s01_regslice_3/sim/base_axi_mem_intercon_imp_s01_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_1/sim/base_axi_mem_intercon_imp_auto_us_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_m00_regslice_3/sim/base_axi_mem_intercon_imp_m00_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_1/sim/base_axi_mem_intercon_imp_auto_pc_1.v" \

vcom -work lib_bmg_v1_0_18  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/cd15/hdl/lib_bmg_v1_0_rfs.vhd" \

vlog -work axi_vdma_v6_3_21  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_21  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_vdma_0/sim/base_axi_vdma_0.vhd" \

vlog -work axis_register_slice_v1_1_33  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/259d/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog/color_convert.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/sim/base_axi_gpio_hdmiin_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncBase.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/EEPROM_8b.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TWI_SlaveCtl.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/GlitchFilter.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncAsync.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/DVI_Constants.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/SyncAsyncReset.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/PhaseAlign.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/InputSERDES.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/ChannelBond.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/ResyncToBUFG.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Decoder.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/TMDS_Clocking.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/269e/src/dvi2rgb.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/sim/base_dvi2rgb_0_0.vhd" \

vlog -work v_vid_in_axi4s_v5_0_5  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/89ea/hdl/v_vid_in_axi4s_v5_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \

vcom -work v_tc_v6_2_9  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/1b22/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_vtc_in_0/sim/base_vtc_in_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog/pixel_pack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/9097/src/axi_dynclk.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_dynclk_0/sim/base_axi_dynclk_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/sim/base_hdmi_out_hpd_video_0.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/ClockGen.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/OutputSERDES.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/TMDS_Encoder.vhd" \
"../../../../base.gen/sources_1/bd/base/ipshared/bd5a/src/rgb2dvi.vhd" \
"../../../../base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/sim/base_rgb2dvi_0_0.vhd" \

vcom -work v_tc_v6_1_14  -93  \
"../../../../base.gen/sources_1/bd/base/ipshared/fd54/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_11  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_19  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/e4ff/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_vtc_out_0/sim/base_vtc_out_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog/pixel_unpack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/sim/base_proc_sys_reset_pixelclk_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_vdma_0_0/sim/base_axi_vdma_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/86fe/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/eccb/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/e372/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/6548/hdl" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/9bca/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/4f3d/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ipshared/bc2b/hdl/verilog" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/drivers/trace_cntrl_64_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/drivers/trace_cntrl_32_v1_4/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/drivers/pixel_pack_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/drivers/color_convert_v1_0/src" "+incdir+../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/drivers/pixel_unpack_v1_0/src" "+incdir+C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e99b/packer.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e99b/pixel_generator.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_generator_0_0/sim/base_pixel_generator_0_0.v" \
"../../../../base.gen/sources_1/bd/base/sim/base.v" \

vlog -work xil_defaultlib \
"glbl.v"

