--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7095 paths analyzed, 941 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.128ns.
--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (SLICE_X24Y104.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   write_fifo/inputFull
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X24Y114.D4     net (fanout=2)        2.691   write_fifo/inputFull
    SLICE_X24Y114.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       writeFifoInputValid2
    SLICE_X13Y106.D6     net (fanout=1)        3.157   writeFifoInputValid2
    SLICE_X13Y106.D      Tilo                  0.259   write_fifo/inputFull
                                                       writeFifoInputValid3
    SLICE_X12Y106.C2     net (fanout=2)        0.414   writeFifoInputValid
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                     10.074ns (1.441ns logic, 8.633ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_11 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_11 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.DQ      Tcko                  0.408   consumer_timer/count<11>
                                                       consumer_timer/count_11
    SLICE_X22Y34.A1      net (fanout=2)        0.895   consumer_timer/count<11>
    SLICE_X22Y34.BMUX    Topab                 0.370   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_4
                                                       consumer_timer/Mmux_tick_out_3_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.965ns (1.364ns logic, 8.601ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_22 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.928ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.547 - 0.601)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_22 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.CQ      Tcko                  0.408   consumer_timer/count<23>
                                                       consumer_timer/count_22
    SLICE_X22Y34.D1      net (fanout=2)        0.835   consumer_timer/count<22>
    SLICE_X22Y34.BMUX    Topdb                 0.393   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_6
                                                       consumer_timer/Mmux_tick_out_4_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.335   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.928ns (1.387ns logic, 8.541ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (SLICE_X24Y104.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   write_fifo/inputFull
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X24Y114.D4     net (fanout=2)        2.691   write_fifo/inputFull
    SLICE_X24Y114.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       writeFifoInputValid2
    SLICE_X13Y106.D6     net (fanout=1)        3.157   writeFifoInputValid2
    SLICE_X13Y106.D      Tilo                  0.259   write_fifo/inputFull
                                                       writeFifoInputValid3
    SLICE_X12Y106.C2     net (fanout=2)        0.414   writeFifoInputValid
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                     10.054ns (1.421ns logic, 8.633ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_11 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_11 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.DQ      Tcko                  0.408   consumer_timer/count<11>
                                                       consumer_timer/count_11
    SLICE_X22Y34.A1      net (fanout=2)        0.895   consumer_timer/count<11>
    SLICE_X22Y34.BMUX    Topab                 0.370   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_4
                                                       consumer_timer/Mmux_tick_out_3_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.945ns (1.344ns logic, 8.601ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_22 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.908ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.547 - 0.601)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_22 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.CQ      Tcko                  0.408   consumer_timer/count<23>
                                                       consumer_timer/count_22
    SLICE_X22Y34.D1      net (fanout=2)        0.835   consumer_timer/count<22>
    SLICE_X22Y34.BMUX    Topdb                 0.393   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_6
                                                       consumer_timer/Mmux_tick_out_4_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.315   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.908ns (1.367ns logic, 8.541ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6 (SLICE_X24Y104.CE), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.230 - 0.249)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y106.BQ     Tcko                  0.391   write_fifo/inputFull
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X24Y114.D4     net (fanout=2)        2.691   write_fifo/inputFull
    SLICE_X24Y114.D      Tilo                  0.205   comm_fpga_fx2/state_FSM_FFd4
                                                       writeFifoInputValid2
    SLICE_X13Y106.D6     net (fanout=1)        3.157   writeFifoInputValid2
    SLICE_X13Y106.D      Tilo                  0.259   write_fifo/inputFull
                                                       writeFifoInputValid3
    SLICE_X12Y106.C2     net (fanout=2)        0.414   writeFifoInputValid
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.314   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    -------------------------------------------------  ---------------------------
    Total                                     10.053ns (1.420ns logic, 8.633ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_11 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.944ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (0.547 - 0.605)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_11 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.DQ      Tcko                  0.408   consumer_timer/count<11>
                                                       consumer_timer/count_11
    SLICE_X22Y34.A1      net (fanout=2)        0.895   consumer_timer/count<11>
    SLICE_X22Y34.BMUX    Topab                 0.370   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_4
                                                       consumer_timer/Mmux_tick_out_3_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.314   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.944ns (1.343ns logic, 8.601ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               consumer_timer/count_22 (FF)
  Destination:          write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.547 - 0.601)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: consumer_timer/count_22 to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y35.CQ      Tcko                  0.408   consumer_timer/count<23>
                                                       consumer_timer/count_22
    SLICE_X22Y34.D1      net (fanout=2)        0.835   consumer_timer/count<22>
    SLICE_X22Y34.BMUX    Topdb                 0.393   writeFifoOutputReady
                                                       consumer_timer/Mmux_tick_out_6
                                                       consumer_timer/Mmux_tick_out_4_f7
                                                       consumer_timer/Mmux_tick_out_2_f8
    SLICE_X12Y106.C5     net (fanout=19)       5.335   writeFifoOutputReady
    SLICE_X12Y106.CMUX   Tilo                  0.251   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1<6>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/Mxor_cntr_en_xo<0>1
    SLICE_X24Y104.CE     net (fanout=2)        2.371   write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en
    SLICE_X24Y104.CLK    Tceck                 0.314   fifoCount<15>
                                                       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.907ns (1.366ns logic, 8.541ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.BQ      Tcko                  0.200   count<3>
                                                       count_1
    RAMB8_X2Y48.DIADI1   net (fanout=2)        0.129   count<1>
    RAMB8_X2Y48.CLKAWRCLKTrckd_DIA   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.DQ      Tcko                  0.200   count<3>
                                                       count_3
    RAMB8_X2Y48.DIADI9   net (fanout=2)        0.129   count<3>
    RAMB8_X2Y48.CLKAWRCLKTrckd_DIA   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y48.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y97.BQ      Tcko                  0.200   count<7>
                                                       count_5
    RAMB8_X2Y48.DIBDI1   net (fanout=2)        0.129   count<5>
    RAMB8_X2Y48.CLKAWRCLKTrckd_DIB   (-Th)     0.053   read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.147ns logic, 0.129ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y48.CLKAWRCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y48.CLKBRDCLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.182ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y72.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Clock Path Skew:      -2.648ns (0.278 - 2.926)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A1      net (fanout=3)        2.469   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (2.144ns logic, 3.355ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.277ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.482 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.A       Treg                  1.060   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y72.B6      net (fanout=1)        0.306   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y72.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A4      net (fanout=9)        1.178   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.907ns logic, 2.370ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.047ns (Levels of Logic = 2)
  Clock Path Skew:      0.174ns (0.482 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X30Y72.B2      net (fanout=2)        0.689   Inst_SysCon/RstQ<96>
    SLICE_X30Y72.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A4      net (fanout=9)        1.178   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.047ns (1.294ns logic, 2.753ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y72.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.444ns (Levels of Logic = 1)
  Clock Path Skew:      -2.648ns (0.278 - 2.926)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A1      net (fanout=3)        2.469   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (2.089ns logic, 3.355ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.222ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (0.482 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.A       Treg                  1.060   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y72.B6      net (fanout=1)        0.306   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y72.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A4      net (fanout=9)        1.178   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.222ns (1.852ns logic, 2.370ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.992ns (Levels of Logic = 2)
  Clock Path Skew:      0.174ns (0.482 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.AQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X30Y72.B2      net (fanout=2)        0.689   Inst_SysCon/RstQ<96>
    SLICE_X30Y72.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A4      net (fanout=9)        1.178   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y72.CE      net (fanout=1)        0.886   Inst_SysCon/_n0155_inv
    SLICE_X30Y72.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.239ns logic, 2.753ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X30Y82.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.838ns (Levels of Logic = 2)
  Clock Path Skew:      -1.839ns (0.100 - 1.939)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y81.C2      net (fanout=3)        2.447   Inst_SysCon/DcmProgDone
    SLICE_X31Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X31Y82.A4      net (fanout=5)        0.456   Inst_SysCon/state__n0159_inv1
    SLICE_X31Y82.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X30Y82.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X30Y82.CLK     Tsrck                 0.448   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (2.466ns logic, 3.372ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y82.AQ      Tcko                  0.447   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X31Y82.A3      net (fanout=10)       1.025   Inst_SysCon/bitCount<0>
    SLICE_X31Y82.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X30Y82.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X30Y82.CLK     Tsrck                 0.448   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.154ns logic, 1.494ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.739ns (1.033 - 0.294)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.AQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X31Y81.C5      net (fanout=2)        0.946   Inst_SysCon/prevRes<0>
    SLICE_X31Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X31Y82.A4      net (fanout=5)        0.456   Inst_SysCon/state__n0159_inv1
    SLICE_X31Y82.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X30Y82.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X30Y82.CLK     Tsrck                 0.448   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.413ns logic, 1.871ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X31Y82.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.217ns (0.353 - 0.136)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.CQ      Tcko                  0.198   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X31Y82.C5      net (fanout=7)        0.182   Inst_SysCon/state_FSM_FFd3
    SLICE_X31Y82.CLK     Tah         (-Th)    -0.215   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_DcmProgReg[9]_loadReg[9]_mux_16_OUT<1>3
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.413ns logic, 0.182ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X49Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstDbncQ_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstDbncQ_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y39.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X49Y39.DX      net (fanout=2)        0.142   Inst_SysCon/RstDbncQ_7
    SLICE_X49Y39.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_8
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X30Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.402ns (0.511 - 0.109)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.234   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X30Y81.B6      net (fanout=2)        0.381   Inst_SysCon/prevRes<2>
    SLICE_X30Y81.CLK     Tah         (-Th)    -0.197   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7-In1
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.431ns logic, 0.381ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.693ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_13 (SLICE_X2Y76.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.629ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.597 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C3       net (fanout=3)        2.013   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A2       net (fanout=1)        0.596   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (3.119ns logic, 3.510ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.BQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X3Y66.D3       net (fanout=3)        1.159   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (1.351ns logic, 2.994ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y65.DQ      Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.081   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.351ns logic, 2.916ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_15 (SLICE_X2Y76.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.626ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.597 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C3       net (fanout=3)        2.013   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A2       net (fanout=1)        0.596   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.439   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_15
    -------------------------------------------------  ---------------------------
    Total                                      6.626ns (3.116ns logic, 3.510ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.342ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.BQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X3Y66.D3       net (fanout=3)        1.159   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.439   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_15
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.348ns logic, 2.994ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y65.DQ      Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.081   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.439   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_15
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.348ns logic, 2.916ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_14 (SLICE_X2Y76.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.618ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.597 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C3       net (fanout=3)        2.013   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A2       net (fanout=1)        0.596   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (3.108ns logic, 3.510ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.334ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.152 - 0.153)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_1 to Inst_FBCtl/pa_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.BQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_1
    SLICE_X3Y66.D3       net (fanout=3)        1.159   Inst_FBCtl/pa_wr_addr<1>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.340ns logic, 2.994ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y65.DQ      Tcko                  0.447   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.081   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A6       net (fanout=1)        0.934   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y76.SR       net (fanout=6)        0.901   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y76.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<15>
                                                       Inst_FBCtl/pa_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (1.340ns logic, 2.916ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.CQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_11
                                                       Inst_FBCtl/p1_wr_data_10
    MCB_X0Y1.P1WRDATA10  net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_10
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (SLICE_X1Y66.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA2/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA2/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA2/RstQ_3 to Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.CQ       Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X1Y66.DX       net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA2/RstQ_3
    SLICE_X1Y66.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA2/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X11Y52.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.CQ      Tcko                  0.198   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X11Y52.DX      net (fanout=1)        0.136   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X11Y52.CLK     Tckdi       (-Th)    -0.059   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.868ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_13 (SLICE_X4Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.795ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.288   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.795ns (3.135ns logic, 3.660ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.059ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.236 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y64.D3       net (fanout=3)        1.139   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.327ns logic, 2.732ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.591 - 0.628)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D5       net (fanout=38)       1.080   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.000ns (1.327ns logic, 2.673ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_12 (SLICE_X4Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.288   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (3.124ns logic, 3.660ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.048ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.236 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y64.D3       net (fanout=3)        1.139   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (1.316ns logic, 2.732ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.591 - 0.628)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D5       net (fanout=38)       1.080   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      3.989ns (1.316ns logic, 2.673ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_14 (SLICE_X4Y74.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.591 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y70.C3       net (fanout=3)        2.288   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y70.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.761ns (3.101ns logic, 3.660ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.236 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y64.D3       net (fanout=3)        1.139   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.293ns logic, 2.732ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.591 - 0.628)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y62.DQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D5       net (fanout=38)       1.080   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X5Y64.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A6       net (fanout=1)        0.672   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y70.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y74.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y74.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.293ns logic, 2.673ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y47.BQ       Tcko                  0.200   Inst_FBCtl/p2_wr_data_3
                                                       Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_1
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2WRDATA14  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.105ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X13Y19.B2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.481 - 0.527)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y6.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X17Y13.C2      net (fanout=10)       1.327   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X17Y13.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X12Y21.A5      net (fanout=4)        1.078   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y21.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X13Y19.C3      net (fanout=1)        0.611   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X13Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X13Y19.B2      net (fanout=1)        1.038   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X13Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.453ns logic, 4.054ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.241 - 0.250)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/sclCnt_1 to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.AMUX    Tshcko                0.488   Inst_camctlB/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/sclCnt_1
    SLICE_X11Y21.B1      net (fanout=4)        0.625   Inst_camctlB/Inst_TWICtl/sclCnt<1>
    SLICE_X11Y21.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31
                                                       Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor<4>111
    SLICE_X11Y21.C4      net (fanout=6)        0.312   Inst_camctlB/Inst_TWICtl/Mcount_sclCnt_xor<4>11
    SLICE_X11Y21.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In41
    SLICE_X11Y21.D5      net (fanout=13)       0.252   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In4
    SLICE_X11Y21.DMUX    Tilo                  0.313   Inst_camctlB/Inst_TWICtl/state_FSM_FFd4-In31
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In31
    SLICE_X13Y19.C4      net (fanout=2)        0.845   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In3
    SLICE_X13Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X13Y19.B2      net (fanout=1)        1.038   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X13Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.900ns logic, 3.072ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.938ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X17Y13.C5      net (fanout=5)        0.775   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X17Y13.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X12Y21.A5      net (fanout=4)        1.078   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X12Y21.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X13Y19.C3      net (fanout=1)        0.611   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X13Y19.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X13Y19.B2      net (fanout=1)        1.038   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X13Y19.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (1.436ns logic, 3.502ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_0 (SLICE_X13Y22.A4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.374ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.CQ      Tcko                  0.391   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_3
    SLICE_X14Y24.D4      net (fanout=20)       1.562   Inst_camctlB/initA<3>
    SLICE_X14Y24.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X12Y20.C1      net (fanout=7)        1.086   Inst_camctlB/_n0130<32>
    SLICE_X12Y20.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X12Y20.A3      net (fanout=2)        0.836   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X12Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.A4      net (fanout=1)        0.564   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.CLK     Tas                   0.322   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.374ns (1.326ns logic, 4.048ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.CMUX    Tshcko                0.461   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_4
    SLICE_X14Y24.D5      net (fanout=20)       1.255   Inst_camctlB/initA<4>
    SLICE_X14Y24.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X12Y20.C1      net (fanout=7)        1.086   Inst_camctlB/_n0130<32>
    SLICE_X12Y20.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X12Y20.A3      net (fanout=2)        0.836   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X12Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.A4      net (fanout=1)        0.564   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.CLK     Tas                   0.322   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.396ns logic, 3.741ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.948ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.233 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BMUX    Tshcko                0.461   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_2
    SLICE_X14Y24.D3      net (fanout=21)       1.066   Inst_camctlB/initA<2>
    SLICE_X14Y24.D       Tilo                  0.203   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X12Y20.C1      net (fanout=7)        1.086   Inst_camctlB/_n0130<32>
    SLICE_X12Y20.C       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X12Y20.A3      net (fanout=2)        0.836   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X12Y20.A       Tilo                  0.205   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.A4      net (fanout=1)        0.564   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X13Y22.CLK     Tas                   0.322   Inst_camctlB/initFb<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      4.948ns (1.396ns logic, 3.552ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X45Y14.B1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.243ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y11.B3      net (fanout=11)       1.473   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y11.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X46Y16.A2      net (fanout=4)        0.959   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y16.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y14.C1      net (fanout=1)        0.794   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.B1      net (fanout=1)        0.581   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X45Y14.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.436ns logic, 3.807ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.848ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.242 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.408   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y11.B4      net (fanout=7)        1.061   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y11.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X46Y16.A2      net (fanout=4)        0.959   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y16.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y14.C1      net (fanout=1)        0.794   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.B1      net (fanout=1)        0.581   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X45Y14.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.848ns (1.453ns logic, 3.395ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.721ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.489 - 0.488)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.CQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y11.B2      net (fanout=5)        0.895   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y11.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X46Y16.A2      net (fanout=4)        0.959   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y16.A       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X45Y14.C1      net (fanout=1)        0.794   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X45Y14.B1      net (fanout=1)        0.581   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X45Y14.CLK     Tas                   0.322   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.492ns logic, 3.229ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM29 (SLICE_X48Y20.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_3 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM29 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_3 to Inst_camctlA/Mram_CamInitRAM29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y20.CQ      Tcko                  0.198   Inst_camctlA/initA<3>
                                                       Inst_camctlA/initA_3
    SLICE_X48Y20.D5      net (fanout=20)       0.116   Inst_camctlA/initA<3>
    SLICE_X48Y20.CLK     Tah         (-Th)     0.057   Inst_camctlA/_n0130<28>
                                                       Inst_camctlA/Mram_CamInitRAM29
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.141ns logic, 0.116ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM1 (SLICE_X14Y24.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Mram_CamInitRAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.198   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X14Y24.D1      net (fanout=22)       0.359   Inst_camctlB/initA<0>
    SLICE_X14Y24.CLK     Tah         (-Th)     0.293   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (-0.095ns logic, 0.359ns route)
                                                       (-36.0% logic, 136.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM18 (SLICE_X14Y24.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Mram_CamInitRAM18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.198   Inst_camctlB/initA<3>
                                                       Inst_camctlB/initA_0
    SLICE_X14Y24.D1      net (fanout=22)       0.359   Inst_camctlB/initA<0>
    SLICE_X14Y24.CLK     Tah         (-Th)     0.293   Inst_camctlB/_n0130<32>
                                                       Inst_camctlB/Mram_CamInitRAM18
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (-0.095ns logic, 0.359ns route)
                                                       (-36.0% logic, 136.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11964 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.791ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (SLICE_X22Y91.A1), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.633ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X19Y91.D3      net (fanout=9)        1.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.A1      net (fanout=7)        2.163   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (1.402ns logic, 6.231ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.475ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X19Y91.D4      net (fanout=7)        1.303   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.A1      net (fanout=7)        2.163   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (1.402ns logic, 6.073ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.240 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y80.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y91.B1      net (fanout=7)        2.048   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y91.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X21Y91.A5      net (fanout=1)        0.187   N253
    SLICE_X21Y91.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X12Y100.C6     net (fanout=8)        1.580   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.A1      net (fanout=7)        2.163   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (1.403ns logic, 5.978ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (SLICE_X22Y91.C2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.361ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X19Y91.D3      net (fanout=9)        1.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.C2      net (fanout=7)        1.891   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.361ns (1.402ns logic, 5.959ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X19Y91.D4      net (fanout=7)        1.303   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.C2      net (fanout=7)        1.891   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.402ns logic, 5.801ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.109ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.240 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y80.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y91.B1      net (fanout=7)        2.048   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y91.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X21Y91.A5      net (fanout=1)        0.187   N253
    SLICE_X21Y91.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X12Y100.C6     net (fanout=8)        1.580   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y91.C2      net (fanout=7)        1.891   N119
    SLICE_X22Y91.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (1.403ns logic, 5.706ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X22Y92.A2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.242 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.CQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X19Y91.D3      net (fanout=9)        1.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y92.A2      net (fanout=7)        1.886   N119
    SLICE_X22Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (1.402ns logic, 5.954ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.198ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.242 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X19Y91.D4      net (fanout=7)        1.303   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X19Y91.DMUX    Tilo                  0.313   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X18Y91.C1      net (fanout=2)        0.791   N276
    SLICE_X18Y91.C       Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X12Y100.C2     net (fanout=5)        1.816   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y92.A2      net (fanout=7)        1.886   N119
    SLICE_X22Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (1.402ns logic, 5.796ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      7.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y80.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<2>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y91.B1      net (fanout=7)        2.048   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y91.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26_SW0
    SLICE_X21Y91.A5      net (fanout=1)        0.187   N253
    SLICE_X21Y91.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X12Y100.C6     net (fanout=8)        1.580   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X12Y100.C      Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X22Y92.A2      net (fanout=7)        1.886   N119
    SLICE_X22Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (1.403ns logic, 5.701ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.BQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_1
    MCB_X0Y1.UIADDR1     net (fanout=1)        0.229   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.198ns logic, 0.229ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11 (SLICE_X15Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y76.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
    SLICE_X15Y76.A6      net (fanout=7)        0.021   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
    SLICE_X15Y76.CLK     Tah         (-Th)    -0.215   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11_glue_set
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIADDR0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y82.AQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3_0
    MCB_X0Y1.UIADDR0     net (fanout=4)        0.248   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_xilinx3<0>
    MCB_X0Y1.UICLK       Tmcbckd_UIADDR(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.198ns logic, 0.248ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X10Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.960ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.496 - 0.489)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.AMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.448   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.437ns logic, 3.448ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.018ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.496 - 0.506)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y94.BQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    OLOGIC_X12Y118.D2    net (fanout=1)        2.663   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<1>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.036   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.355ns logic, 2.663ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      2.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.496 - 0.506)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y94.CQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2
    OLOGIC_X12Y118.D3    net (fanout=1)        2.510   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<2>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.033   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.358ns logic, 2.510ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X8Y100.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.907 - 0.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.AQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_0
    SLICE_X8Y100.A6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<0>
    SLICE_X8Y100.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.390ns logic, 0.113ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (SLICE_X8Y100.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.907 - 0.869)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.BQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_1
    SLICE_X8Y100.B5      net (fanout=1)        0.166   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<1>
    SLICE_X8Y100.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.390ns logic, 0.166ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X8Y100.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.907 - 0.871)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8 to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y98.CQ       Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_8
    SLICE_X8Y100.D5      net (fanout=1)        0.175   Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d<8>
    SLICE_X8Y100.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.390ns logic, 0.175ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1/CK
  Location pin: SLICE_X8Y100.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 1113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.988ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X23Y97.A2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X15Y55.A1      net (fanout=13)       1.238   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y97.A2      net (fanout=10)       3.664   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y97.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (1.194ns logic, 5.641ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X15Y55.A2      net (fanout=14)       1.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y97.A2      net (fanout=10)       3.664   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y97.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.194ns logic, 5.637ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.559 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y55.D1      net (fanout=13)       1.432   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y55.D       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C5      net (fanout=3)        0.467   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y97.A2      net (fanout=10)       3.664   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y97.CLK     Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.703ns (1.140ns logic, 5.563ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (SLICE_X22Y96.B2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X15Y55.A1      net (fanout=13)       1.238   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.B2      net (fanout=10)       3.677   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (1.161ns logic, 5.654ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X15Y55.A2      net (fanout=14)       1.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.B2      net (fanout=10)       3.677   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.161ns logic, 5.650ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.683ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y55.D1      net (fanout=13)       1.432   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y55.D       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C5      net (fanout=3)        0.467   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.B2      net (fanout=10)       3.677   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (1.107ns logic, 5.576ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (SLICE_X22Y96.A2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.792ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X15Y55.A1      net (fanout=13)       1.238   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.A2      net (fanout=10)       3.654   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (1.161ns logic, 5.631ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.CQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_3
    SLICE_X15Y55.A2      net (fanout=14)       1.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
    SLICE_X15Y55.A       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/Maccum_cnt_t_1_lut<2>1
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C1      net (fanout=2)        0.739   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.A2      net (fanout=10)       3.654   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.788ns (1.161ns logic, 5.627ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.560 - 0.620)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X12Y55.D1      net (fanout=13)       1.432   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X12Y55.D       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C5      net (fanout=3)        0.467   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X12Y55.C       Tilo                  0.205   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y96.A2      net (fanout=10)       3.654   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y96.CLK     Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out12
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (1.107ns logic, 5.553ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd (SLICE_X22Y70.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/hs (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/hs to Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y69.AQ      Tcko                  0.234   Inst_VideoTimingCtl/hs
                                                       Inst_VideoTimingCtl/hs
    SLICE_X22Y70.CI      net (fanout=1)        0.113   Inst_VideoTimingCtl/hs
    SLICE_X22Y70.CLK     Tdh         (-Th)    -0.050   Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mshreg_c0_dd
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.284ns logic, 0.113ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/vs (SLICE_X24Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/vs (FF)
  Destination:          Inst_VideoTimingCtl/vs (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/vs to Inst_VideoTimingCtl/vs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y69.AQ      Tcko                  0.200   Inst_VideoTimingCtl/vs
                                                       Inst_VideoTimingCtl/vs
    SLICE_X24Y69.A6      net (fanout=2)        0.022   Inst_VideoTimingCtl/vs
    SLICE_X24Y69.CLK     Tah         (-Th)    -0.190   Inst_VideoTimingCtl/vs
                                                       Inst_VideoTimingCtl/vs_rstpot
                                                       Inst_VideoTimingCtl/vs
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd (SLICE_X22Y70.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/vde (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/vde to Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y69.DMUX    Tshcko                0.266   Inst_VideoTimingCtl/hs
                                                       Inst_VideoTimingCtl/vde
    SLICE_X22Y70.AI      net (fanout=2)        0.127   Inst_VideoTimingCtl/vde
    SLICE_X22Y70.CLK     Tdh         (-Th)    -0.030   Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.296ns logic, 0.127ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X22Y70.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.179ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (1.123ns logic, 1.817ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_11 (SLICE_X45Y6.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<3> (PAD)
  Destination:          Inst_camctlA/D_O_11 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Delay:     1.784ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<3> to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.887   CAMA_D_I<3>
                                                       CAMA_D_I<3>
                                                       CAMA_D_I_3_IBUF
                                                       ProtoComp202.IMUX.4
    SLICE_X45Y6.D3       net (fanout=1)        1.756   CAMA_D_I_3_IBUF
    SLICE_X45Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT31
                                                       Inst_camctlA/D_O_11
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (1.123ns logic, 1.756ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X45Y6.CLK      net (fanout=32)       0.697   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.822ns logic, 0.962ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.876ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.059ns logic, 1.817ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.229ns (Levels of Logic = 1)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp202.IMUX.27
    SLICE_X33Y9.AX       net (fanout=1)        2.055   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y9.CLK      Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.174ns logic, 2.055ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y9.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp202.IMUX.8
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp202.IMUX.6
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.076ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.719   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.111ns logic, 1.719ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=31)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_1 (SLICE_X18Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<1> (PAD)
  Destination:          Inst_camctlB/D_O_1 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<1> to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V5.I                 Tiopi                 0.887   CAMB_D_I<1>
                                                       CAMB_D_I<1>
                                                       CAMB_D_I_1_IBUF
                                                       ProtoComp202.IMUX.16
    SLICE_X18Y9.B5       net (fanout=1)        1.716   CAMB_D_I_1_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT81
                                                       Inst_camctlB/D_O_1
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.111ns logic, 1.716ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=31)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.719   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.041ns logic, 1.719ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=31)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp202.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.240ns logic, 2.057ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=31)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.074ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.360ns (Levels of Logic = 1)
  Clock Path Delay:     3.511ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp202.IMUX.28
    SLICE_X18Y16.AX      net (fanout=1)        2.184   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y16.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.176ns logic, 2.184ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y16.CLK     net (fanout=31)       1.249   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.519ns logic, 1.992ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_15 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.115ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_15 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.424ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp202.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.241   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlB/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.367ns logic, 2.057ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=31)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      8.182ns|      8.554ns|            0|            0|          360|        26039|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      7.920ns|            0|            0|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      3.960ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      6.988ns|          N/A|            0|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.105ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      7.791ns|          N/A|            0|            0|        11964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.024(R)|      FAST  |   -0.114(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.120(R)|      FAST  |   -0.225(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.076(R)|      FAST  |   -0.092(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    1.073(R)|      FAST  |   -0.039(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.986(R)|      FAST  |   -0.006(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.724(R)|      FAST  |    0.176(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.874(R)|      FAST  |   -0.026(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    6.693|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.868|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    8.182|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.128|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.511; Ideal Clock Offset To Actual Clock 2.924; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.024(R)|      FAST  |   -0.114(R)|      SLOW  |    0.226|    6.364|       -3.069|
CAMA_D_I<1>       |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |    0.169|    6.435|       -3.133|
CAMA_D_I<2>       |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |    0.213|    6.444|       -3.116|
CAMA_D_I<3>       |    1.120(R)|      FAST  |   -0.225(R)|      SLOW  |    0.130|    6.475|       -3.173|
CAMA_D_I<4>       |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |    0.071|    6.557|       -3.243|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.643(R)|      FAST  |    0.332(R)|      SLOW  |    0.607|    5.918|       -2.656|
CAMA_LV_I         |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |    0.435|    6.130|       -2.848|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.179|         -  |       0.332|         -  |    0.071|    5.918|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.338; Ideal Clock Offset To Actual Clock 2.907; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.076(R)|      FAST  |   -0.092(R)|      SLOW  |    0.174|    6.342|       -3.084|
CAMB_D_I<1>       |    1.073(R)|      FAST  |   -0.039(R)|      SLOW  |    0.177|    6.289|       -3.056|
CAMB_D_I<2>       |    0.986(R)|      FAST  |   -0.006(R)|      SLOW  |    0.264|    6.256|       -2.996|
CAMB_D_I<3>       |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |    0.331|    6.128|       -2.899|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |    0.367|    6.130|       -2.882|
CAMB_D_I<7>       |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |    0.497|    5.988|       -2.746|
CAMB_FV_I         |    0.724(R)|      FAST  |    0.176(R)|      SLOW  |    0.526|    6.074|       -2.774|
CAMB_LV_I         |    0.874(R)|      FAST  |   -0.026(R)|      SLOW  |    0.376|    6.276|       -2.950|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.076|         -  |       0.262|         -  |    0.174|    5.988|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39522 paths, 0 nets, and 8059 connections

Design statistics:
   Minimum period:  10.128ns{1}   (Maximum frequency:  98.736MHz)
   Minimum input required time before clock:   1.179ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  2 16:04:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 482 MB



