/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [16:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[67] ? in_data[17] : in_data[36];
  assign celloutsig_1_2z = in_data[181] ? in_data[165] : celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z;
  assign celloutsig_1_4z = in_data[188] ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_1_5z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_1_6z = celloutsig_1_5z ? celloutsig_1_4z : in_data[160];
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_4z ? celloutsig_1_7z : celloutsig_1_1z;
  assign celloutsig_0_3z = celloutsig_0_0z ? in_data[43] : celloutsig_0_0z;
  assign celloutsig_1_9z = celloutsig_1_7z ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_1_10z = celloutsig_1_3z ? celloutsig_1_9z : celloutsig_1_8z;
  assign celloutsig_1_13z = celloutsig_1_10z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_1_16z = celloutsig_1_10z ? celloutsig_1_8z : celloutsig_1_1z;
  assign celloutsig_1_18z = in_data[168] ? celloutsig_1_16z : celloutsig_1_6z;
  assign celloutsig_1_19z = celloutsig_1_1z ? celloutsig_1_13z : celloutsig_1_9z;
  assign celloutsig_0_5z = celloutsig_0_0z ? in_data[62] : celloutsig_0_3z;
  assign celloutsig_0_6z = in_data[88] ? in_data[56] : celloutsig_0_5z;
  assign celloutsig_0_8z = in_data[18] ? celloutsig_0_6z : _00_;
  assign celloutsig_0_9z = in_data[14] ? celloutsig_0_8z : celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_9z;
  assign celloutsig_0_11z = celloutsig_0_9z ? celloutsig_0_9z : _01_;
  assign celloutsig_0_12z = in_data[85] ? celloutsig_0_11z : celloutsig_0_5z;
  assign celloutsig_0_21z = _04_ ? in_data[48] : celloutsig_0_12z;
  assign celloutsig_0_22z = celloutsig_0_6z ? celloutsig_0_10z : celloutsig_0_9z;
  assign celloutsig_1_0z = in_data[153] ? in_data[182] : in_data[141];
  assign celloutsig_1_1z = in_data[182] ? in_data[126] : celloutsig_1_0z;
  reg [16:0] _32_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _32_ <= 17'h00000;
    else _32_ <= { in_data[14:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z };
  assign { _05_[16:15], _03_, _05_[13], _00_, _05_[11:7], _02_, _04_, _05_[4], _01_, _05_[2:0] } = _32_;
  assign { _05_[14], _05_[12], _05_[6:5], _05_[3] } = { _03_, _00_, _02_, _04_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
