Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system.qsys --block-symbol-file --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading frequency_meter_Nios_display/Nios_display_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding freq [altera_avalon_pio 16.0]
Progress: Parameterizing module freq
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding lcd_data [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_e [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_e
Progress: Adding lcd_rs [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_rw [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rw
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_display_system.freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_display_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_display_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\Documents\GitHub\frequency_meter_Nios_display\Nios_display_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading frequency_meter_Nios_display/Nios_display_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding freq [altera_avalon_pio 16.0]
Progress: Parameterizing module freq
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.0]
Progress: Parameterizing module key
Progress: Adding lcd_data [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_e [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_e
Progress: Adding lcd_rs [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_rw [altera_avalon_pio 16.0]
Progress: Parameterizing module lcd_rw
Progress: Adding led [altera_avalon_pio 16.0]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Progress: Parameterizing module sdram
Progress: Adding sw [altera_avalon_pio 16.0]
Progress: Parameterizing module sw
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 15.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_display_system.freq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_display_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_display_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_display_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Nios_display_system: Generating Nios_display_system "Nios_display_system" for QUARTUS_SYNTH
Info: freq: Starting RTL generation for module 'Nios_display_system_freq'
Info: freq:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_freq --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0001_freq_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0001_freq_gen//Nios_display_system_freq_component_configuration.pl  --do_build_sim=0  ]
Info: freq: Done RTL generation for module 'Nios_display_system_freq'
Info: freq: "Nios_display_system" instantiated altera_avalon_pio "freq"
Info: jtag_uart_0: Starting RTL generation for module 'Nios_display_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_display_system_jtag_uart_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0002_jtag_uart_0_gen//Nios_display_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Nios_display_system_jtag_uart_0'
Info: jtag_uart_0: "Nios_display_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'Nios_display_system_key'
Info: key:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_key --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0003_key_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0003_key_gen//Nios_display_system_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'Nios_display_system_key'
Info: key: "Nios_display_system" instantiated altera_avalon_pio "key"
Info: lcd_data: Starting RTL generation for module 'Nios_display_system_lcd_data'
Info: lcd_data:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_lcd_data --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0004_lcd_data_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0004_lcd_data_gen//Nios_display_system_lcd_data_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_data: Done RTL generation for module 'Nios_display_system_lcd_data'
Info: lcd_data: "Nios_display_system" instantiated altera_avalon_pio "lcd_data"
Info: lcd_e: Starting RTL generation for module 'Nios_display_system_lcd_e'
Info: lcd_e:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_lcd_e --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0005_lcd_e_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0005_lcd_e_gen//Nios_display_system_lcd_e_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_e: Done RTL generation for module 'Nios_display_system_lcd_e'
Info: lcd_e: "Nios_display_system" instantiated altera_avalon_pio "lcd_e"
Info: led: Starting RTL generation for module 'Nios_display_system_led'
Info: led:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_led --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0006_led_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0006_led_gen//Nios_display_system_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'Nios_display_system_led'
Info: led: "Nios_display_system" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "Nios_display_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Nios_display_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_display_system_onchip_memory2_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0007_onchip_memory2_0_gen//Nios_display_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Nios_display_system_onchip_memory2_0'
Info: onchip_memory2_0: "Nios_display_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'Nios_display_system_sdram'
Info: sdram:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Nios_display_system_sdram --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0008_sdram_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0008_sdram_gen//Nios_display_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'Nios_display_system_sdram'
Info: sdram: "Nios_display_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sw: Starting RTL generation for module 'Nios_display_system_sw'
Info: sw:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_display_system_sw --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0009_sw_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0009_sw_gen//Nios_display_system_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'Nios_display_system_sw'
Info: sw: "Nios_display_system" instantiated altera_avalon_pio "sw"
Info: sys_sdram_pll_0: "Nios_display_system" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: sysid_qsys_0: "Nios_display_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'Nios_display_system_timer_0'
Info: timer_0:   Generation command is [exec C:/Altera/16.0/quartus/bin64//perl/bin/perl.exe -I C:/Altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios_display_system_timer_0 --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0011_timer_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0011_timer_0_gen//Nios_display_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'Nios_display_system_timer_0'
Info: timer_0: "Nios_display_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_display_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_display_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_display_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios_display_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/Altera/16.0/quartus/bin64//eperlcmd.exe -I C:/Altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_display_system_nios2_gen2_0_cpu --dir=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0014_cpu_gen/ --quartus_bindir=C:/Altera/16.0/quartus/bin64/ --verilog --config=C:/Users/petry/AppData/Local/Temp/alt8502_6676790439662409941.dir/0014_cpu_gen//Nios_display_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.08.29 02:22:19 (*) Starting Nios II generation
Info: cpu: # 2020.08.29 02:22:19 (*)   Checking for plaintext license.
Info: cpu: # 2020.08.29 02:22:20 (*)   Plaintext license not found.
Info: cpu: # 2020.08.29 02:22:20 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.08.29 02:22:21 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.08.29 02:22:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.08.29 02:22:22 (*)   Creating all objects for CPU
Info: cpu: # 2020.08.29 02:22:22 (*)     Testbench
Info: cpu: # 2020.08.29 02:22:22 (*)     Instruction decoding
Info: cpu: # 2020.08.29 02:22:22 (*)       Instruction fields
Info: cpu: # 2020.08.29 02:22:22 (*)       Instruction decodes
Info: cpu: # 2020.08.29 02:22:23 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.08.29 02:22:23 (*)       Instruction controls
Info: cpu: # 2020.08.29 02:22:23 (*)     Pipeline frontend
Info: cpu: # 2020.08.29 02:22:23 (*)     Pipeline backend
Info: cpu: # 2020.08.29 02:22:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.08.29 02:22:30 (*)   Creating encrypted RTL
Info: cpu: # 2020.08.29 02:22:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_display_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/Nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: Nios_display_system: Done "Nios_display_system" with 45 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
