// Seed: 77577184
module module_0;
  wire id_1 = id_1;
  supply0 id_2 = 1;
  wire id_3;
  initial id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_4[1 : 1] = 1'd0;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    output supply1 id_3
);
  assign id_3 = 1;
  assign id_1 = 1'd0;
  assign id_3 = 1;
  not (id_1, id_2);
  assign id_3 = 1;
  module_0();
endmodule
