
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c

# Written on Sun Feb 27 15:54:02 2022

##### DESIGN INFO #######################################################

Top View:                "versa_ecp5"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                      Ending                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pll_xclk_base|CLKOS2_inferred_clock           |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pll_xclk_base|CLKOS_inferred_clock            |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pcie_x1_top_phy|PCLK_inferred_clock           |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pcie_refclk|refclko_inferred_clock            |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pcie_x1_top_pcs|tx_pclk_inferred_clock        |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        pcie_x1_top_pcs|rx_pclk_inferred_clock        |     3.571            |     No paths         |     No paths         |     No paths                         
System                                        clock_gen_ECP5UM|s_rtl_xclk_derived_clock     |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      pll_xclk_base|CLKOS2_inferred_clock           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      pcie_x1_top_phy|PCLK_inferred_clock           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      pcie_x1_top_pcs|rx_pclk_inferred_clock        |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_by_2_inferred_clock      clock_gen_ECP5UM|s_rtl_xclk_derived_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_xclk_base|CLKOS2_inferred_clock           System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
pll_xclk_base|CLKOS2_inferred_clock           pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_xclk_base|CLKOS2_inferred_clock           pll_xclk_base|CLKOS2_inferred_clock           |     3.571            |     No paths         |     No paths         |     No paths                         
pll_xclk_base|CLKOS_inferred_clock            pll_xclk_base|CLKOS_inferred_clock            |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_inferred_clock           System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_inferred_clock           pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_inferred_clock           pcie_x1_top_phy|PCLK_inferred_clock           |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_phy|PCLK_inferred_clock           pcie_x1_top_pcs|rx_pclk_inferred_clock        |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_refclk|refclko_inferred_clock            System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_refclk|refclko_inferred_clock            pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_refclk|refclko_inferred_clock            pcie_x1_top_phy|PCLK_inferred_clock           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_refclk|refclko_inferred_clock            pcie_refclk|refclko_inferred_clock            |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_refclk|refclko_inferred_clock            pcie_x1_top_pcs|tx_pclk_inferred_clock        |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_pcs|tx_pclk_inferred_clock        pcie_refclk|refclko_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_pcs|tx_pclk_inferred_clock        pcie_x1_top_pcs|tx_pclk_inferred_clock        |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_pcs|rx_pclk_inferred_clock        System                                        |     3.571            |     No paths         |     No paths         |     No paths                         
pcie_x1_top_pcs|rx_pclk_inferred_clock        pcie_x1_top_phy|PCLK_inferred_clock           |     Diff grp         |     No paths         |     No paths         |     No paths                         
pcie_x1_top_pcs|rx_pclk_inferred_clock        pcie_x1_top_pcs|rx_pclk_inferred_clock        |     3.571            |     No paths         |     No paths         |     No paths                         
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     pcie_x1_top_phy|PCLK_by_2_inferred_clock      |     Diff grp         |     No paths         |     No paths         |     No paths                         
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     clock_gen_ECP5UM|s_rtl_xclk_derived_clock     |     3.571            |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DL_UP
p:GPIO_LED_0
p:GPIO_LED_1
p:GPIO_LED_2
p:GPIO_SW4_1
p:GPIO_SW4_2
p:HDIN0_N
p:HDIN0_P
p:HDOUT0_N
p:HDOUT0_P
p:LTSSM_0
p:LTSSM_1
p:LTSSM_2
p:LTSSM_3
p:PERST_N
p:REFCLK_N
p:REFCLK_P
p:SEGL_A
p:SEGL_B
p:SEGL_C
p:SEGL_D
p:SEGL_DP
p:SEGL_E
p:SEGL_K
p:SEGL_P
p:SF_CS_N
p:SF_MISO
p:SF_MOSI
p:UART_RX_0
p:UART_RX_1
p:UART_RX_2
p:UART_RX_3
p:UART_RX_4
p:UART_TX_0
p:UART_TX_1
p:UART_TX_2
p:UART_TX_3
p:UART_TX_4


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
