// Seed: 1534797350
module module_0 (
    output logic id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply1 id_6
);
  assign module_1.id_0 = 0;
  always @(posedge !id_2) id_0 = id_3;
  wire id_8;
endmodule
module module_0 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    input wand id_11,
    output logic id_12,
    inout wire id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    input tri module_1,
    output tri0 id_19,
    input uwire id_20,
    input wor id_21,
    output tri1 id_22,
    output supply0 id_23
);
  wire id_25;
  always @(posedge id_15 - -1) begin : LABEL_0
    id_12 = (-1) < -1;
  end
  logic id_26;
  parameter id_27 = 1;
  logic id_28;
  module_0 modCall_1 (
      id_12,
      id_0,
      id_14,
      id_11,
      id_10,
      id_2,
      id_16
  );
  logic [1 : 1] id_29;
  assign id_28 = id_2;
endmodule
