
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b24  08012f20  08012f20  00013f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014a44  08014a44  00016094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014a44  08014a44  00015a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014a4c  08014a4c  00016094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014a4c  08014a4c  00015a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014a50  08014a50  00015a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08014a54  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000611c  20000094  08014ae8  00016094  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200061b0  08014ae8  000161b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00039b05  00000000  00000000  000160c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007237  00000000  00000000  0004fbc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003058  00000000  00000000  00056e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000025bb  00000000  00000000  00059e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000091e2  00000000  00000000  0005c413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038254  00000000  00000000  000655f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119371  00000000  00000000  0009d849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b6bba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000dbec  00000000  00000000  001b6c00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001c47ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012f08 	.word	0x08012f08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	08012f08 	.word	0x08012f08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d013      	beq.n	80005ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d00b      	beq.n	80005ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005d4:	e000      	b.n	80005d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d0f9      	beq.n	80005d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005e2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	b2d2      	uxtb	r2, r2
 80005ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005ec:	687b      	ldr	r3, [r7, #4]
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
	...

080005fc <program_alarm_RTC>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void program_alarm_RTC(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b092      	sub	sp, #72	@ 0x48
 8000600:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	222c      	movs	r2, #44	@ 0x2c
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f011 fc28 	bl	8011e60 <memset>
  RTC_TimeTypeDef sTime = {0};
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]

  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000624:	f107 0308 	add.w	r3, r7, #8
 8000628:	2200      	movs	r2, #0
 800062a:	4619      	mov	r1, r3
 800062c:	481f      	ldr	r0, [pc, #124]	@ (80006ac <program_alarm_RTC+0xb0>)
 800062e:	f006 ffc4 	bl	80075ba <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN); // Necesario para desbloquear registros
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	2200      	movs	r2, #0
 8000636:	4619      	mov	r1, r3
 8000638:	481c      	ldr	r0, [pc, #112]	@ (80006ac <program_alarm_RTC+0xb0>)
 800063a:	f007 f8a1 	bl	8007780 <HAL_RTC_GetDate>

  sAlarm.AlarmTime.Seconds = sTime.Seconds;
 800063e:	7abb      	ldrb	r3, [r7, #10]
 8000640:	77bb      	strb	r3, [r7, #30]
  sAlarm.AlarmTime.Minutes = sTime.Minutes + 1; // +1 Minutos
 8000642:	7a7b      	ldrb	r3, [r7, #9]
 8000644:	3301      	adds	r3, #1
 8000646:	b2db      	uxtb	r3, r3
 8000648:	777b      	strb	r3, [r7, #29]
  sAlarm.AlarmTime.Hours = sTime.Hours;
 800064a:	7a3b      	ldrb	r3, [r7, #8]
 800064c:	773b      	strb	r3, [r7, #28]

  if (sAlarm.AlarmTime.Minutes >= 60) {
 800064e:	7f7b      	ldrb	r3, [r7, #29]
 8000650:	2b3b      	cmp	r3, #59	@ 0x3b
 8000652:	d907      	bls.n	8000664 <program_alarm_RTC+0x68>
    sAlarm.AlarmTime.Minutes -= 60;
 8000654:	7f7b      	ldrb	r3, [r7, #29]
 8000656:	3b3c      	subs	r3, #60	@ 0x3c
 8000658:	b2db      	uxtb	r3, r3
 800065a:	777b      	strb	r3, [r7, #29]
    sAlarm.AlarmTime.Hours += 1;
 800065c:	7f3b      	ldrb	r3, [r7, #28]
 800065e:	3301      	adds	r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	773b      	strb	r3, [r7, #28]
  }
  if (sAlarm.AlarmTime.Hours >= 24) {
 8000664:	7f3b      	ldrb	r3, [r7, #28]
 8000666:	2b17      	cmp	r3, #23
 8000668:	d903      	bls.n	8000672 <program_alarm_RTC+0x76>
    sAlarm.AlarmTime.Hours -= 24;
 800066a:	7f3b      	ldrb	r3, [r7, #28]
 800066c:	3b18      	subs	r3, #24
 800066e:	b2db      	uxtb	r3, r3
 8000670:	773b      	strb	r3, [r7, #28]
  }

  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY; 
 8000672:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000676:	633b      	str	r3, [r7, #48]	@ 0x30
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000678:	2300      	movs	r3, #0
 800067a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sAlarm.AlarmDateWeekDay = 1;
 8000680:	2301      	movs	r3, #1
 8000682:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
  sAlarm.Alarm = RTC_ALARM_A;
 8000686:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK) {
 800068c:	f107 031c 	add.w	r3, r7, #28
 8000690:	2200      	movs	r2, #0
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <program_alarm_RTC+0xb0>)
 8000696:	f007 f8c1 	bl	800781c <HAL_RTC_SetAlarm_IT>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <program_alarm_RTC+0xa8>
    Error_Handler();
 80006a0:	f000 ff22 	bl	80014e8 <Error_Handler>
  }
}
 80006a4:	bf00      	nop
 80006a6:	3748      	adds	r7, #72	@ 0x48
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	20000180 	.word	0x20000180

080006b0 <wifi_start>:

static int wifi_start(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b086      	sub	sp, #24
 80006b4:	af04      	add	r7, sp, #16
	uint8_t  MAC_Addr[6];
 /*Initialize and use WIFI module */
  if(WIFI_Init() ==  WIFI_STATUS_OK)
 80006b6:	f003 fc3b 	bl	8003f30 <WIFI_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d123      	bne.n	8000708 <wifi_start+0x58>
  {
    LOG(("ES-WIFI Initialized.\r\n"));
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <wifi_start+0x64>)
 80006c2:	f011 fa6b 	bl	8011b9c <puts>
    if(WIFI_GetMAC_Address(MAC_Addr) == WIFI_STATUS_OK)
 80006c6:	463b      	mov	r3, r7
 80006c8:	4618      	mov	r0, r3
 80006ca:	f003 fc7f 	bl	8003fcc <WIFI_GetMAC_Address>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d113      	bne.n	80006fc <wifi_start+0x4c>
    {
      LOG(("> eS-WiFi module MAC Address : %02X:%02X:%02X:%02X:%02X:%02X\r\n",
 80006d4:	783b      	ldrb	r3, [r7, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	787b      	ldrb	r3, [r7, #1]
 80006da:	461c      	mov	r4, r3
 80006dc:	78bb      	ldrb	r3, [r7, #2]
 80006de:	461d      	mov	r5, r3
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	793a      	ldrb	r2, [r7, #4]
 80006e4:	7979      	ldrb	r1, [r7, #5]
 80006e6:	9102      	str	r1, [sp, #8]
 80006e8:	9201      	str	r2, [sp, #4]
 80006ea:	9300      	str	r3, [sp, #0]
 80006ec:	462b      	mov	r3, r5
 80006ee:	4622      	mov	r2, r4
 80006f0:	4601      	mov	r1, r0
 80006f2:	4809      	ldr	r0, [pc, #36]	@ (8000718 <wifi_start+0x68>)
 80006f4:	f011 f9ea 	bl	8011acc <iprintf>
  }
  else
  {
    return -1;
  }
  return 0;
 80006f8:	2300      	movs	r3, #0
 80006fa:	e007      	b.n	800070c <wifi_start+0x5c>
      LOG(("> ERROR : CANNOT get MAC address\r\n"));
 80006fc:	4807      	ldr	r0, [pc, #28]	@ (800071c <wifi_start+0x6c>)
 80006fe:	f011 fa4d 	bl	8011b9c <puts>
      return -1;
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	e001      	b.n	800070c <wifi_start+0x5c>
    return -1;
 8000708:	f04f 33ff 	mov.w	r3, #4294967295
}
 800070c:	4618      	mov	r0, r3
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bdb0      	pop	{r4, r5, r7, pc}
 8000714:	08012f58 	.word	0x08012f58
 8000718:	08012f70 	.word	0x08012f70
 800071c:	08012fb0 	.word	0x08012fb0

08000720 <wifi_connect>:



int wifi_connect(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af02      	add	r7, sp, #8

  wifi_start();
 8000726:	f7ff ffc3 	bl	80006b0 <wifi_start>

  LOG(("\nConnecting to %s, %s\r\n",SSID,PASSWORD));
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <wifi_connect+0x70>)
 800072c:	4919      	ldr	r1, [pc, #100]	@ (8000794 <wifi_connect+0x74>)
 800072e:	481a      	ldr	r0, [pc, #104]	@ (8000798 <wifi_connect+0x78>)
 8000730:	f011 f9cc 	bl	8011acc <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFISECURITY) == WIFI_STATUS_OK)
 8000734:	2203      	movs	r2, #3
 8000736:	4916      	ldr	r1, [pc, #88]	@ (8000790 <wifi_connect+0x70>)
 8000738:	4816      	ldr	r0, [pc, #88]	@ (8000794 <wifi_connect+0x74>)
 800073a:	f003 fc25 	bl	8003f88 <WIFI_Connect>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d11d      	bne.n	8000780 <wifi_connect+0x60>
  {
    if(WIFI_GetIP_Address(IP_Addr) == WIFI_STATUS_OK)
 8000744:	4815      	ldr	r0, [pc, #84]	@ (800079c <wifi_connect+0x7c>)
 8000746:	f003 fc57 	bl	8003ff8 <WIFI_GetIP_Address>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d111      	bne.n	8000774 <wifi_connect+0x54>
    {
      LOG(("> es-wifi module connected: got IP Address : %d.%d.%d.%d\r\n",
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <wifi_connect+0x7c>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	4619      	mov	r1, r3
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <wifi_connect+0x7c>)
 8000758:	785b      	ldrb	r3, [r3, #1]
 800075a:	461a      	mov	r2, r3
 800075c:	4b0f      	ldr	r3, [pc, #60]	@ (800079c <wifi_connect+0x7c>)
 800075e:	789b      	ldrb	r3, [r3, #2]
 8000760:	4618      	mov	r0, r3
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <wifi_connect+0x7c>)
 8000764:	78db      	ldrb	r3, [r3, #3]
 8000766:	9300      	str	r3, [sp, #0]
 8000768:	4603      	mov	r3, r0
 800076a:	480d      	ldr	r0, [pc, #52]	@ (80007a0 <wifi_connect+0x80>)
 800076c:	f011 f9ae 	bl	8011acc <iprintf>
  else
  {
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
     return -1;
  }
  return 0;
 8000770:	2300      	movs	r3, #0
 8000772:	e00a      	b.n	800078a <wifi_connect+0x6a>
		  LOG((" ERROR : es-wifi module CANNOT get IP address\r\n"));
 8000774:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <wifi_connect+0x84>)
 8000776:	f011 fa11 	bl	8011b9c <puts>
      return -1;
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	e004      	b.n	800078a <wifi_connect+0x6a>
		 LOG(("ERROR : es-wifi module NOT connected\r\n"));
 8000780:	4809      	ldr	r0, [pc, #36]	@ (80007a8 <wifi_connect+0x88>)
 8000782:	f011 fa0b 	bl	8011b9c <puts>
     return -1;
 8000786:	f04f 33ff 	mov.w	r3, #4294967295
}
 800078a:	4618      	mov	r0, r3
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	08012fd4 	.word	0x08012fd4
 8000794:	08012fe0 	.word	0x08012fe0
 8000798:	08012fe8 	.word	0x08012fe8
 800079c:	20000814 	.word	0x20000814
 80007a0:	08013000 	.word	0x08013000
 80007a4:	0801303c 	.word	0x0801303c
 80007a8:	0801306c 	.word	0x0801306c

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b0:	f003 fc78 	bl	80040a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b4:	f000 f87a 	bl	80008ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b8:	f000 fad6 	bl	8000d68 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80007bc:	f000 f8da 	bl	8000974 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80007c0:	f000 f910 	bl	80009e4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80007c4:	f000 f94e 	bl	8000a64 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80007c8:	f000 fa02 	bl	8000bd0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80007cc:	f000 fa3e 	bl	8000c4c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80007d0:	f000 fa6c 	bl	8000cac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007d4:	f000 fa9a 	bl	8000d0c <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80007d8:	f000 f96a 	bl	8000ab0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 80007dc:	4823      	ldr	r0, [pc, #140]	@ (800086c <main+0xc0>)
 80007de:	f011 f9dd 	bl	8011b9c <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e8:	4821      	ldr	r0, [pc, #132]	@ (8000870 <main+0xc4>)
 80007ea:	f004 f9cf 	bl	8004b8c <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 80007ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007f2:	f003 fc8f 	bl	8004114 <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80007f6:	2201      	movs	r2, #1
 80007f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007fc:	481c      	ldr	r0, [pc, #112]	@ (8000870 <main+0xc4>)
 80007fe:	f004 f9c5 	bl	8004b8c <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 8000802:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000806:	f003 fc85 	bl	8004114 <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 800080a:	481a      	ldr	r0, [pc, #104]	@ (8000874 <main+0xc8>)
 800080c:	f011 f9c6 	bl	8011b9c <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000810:	f00d fdf4 	bl	800e3fc <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of qMqttTx */
  qMqttTxHandle = osMessageQueueNew (2, 160, &qMqttTx_attributes);
 8000814:	4a18      	ldr	r2, [pc, #96]	@ (8000878 <main+0xcc>)
 8000816:	21a0      	movs	r1, #160	@ 0xa0
 8000818:	2002      	movs	r0, #2
 800081a:	f00d ffb5 	bl	800e788 <osMessageQueueNew>
 800081e:	4603      	mov	r3, r0
 8000820:	4a16      	ldr	r2, [pc, #88]	@ (800087c <main+0xd0>)
 8000822:	6013      	str	r3, [r2, #0]

  /* creation of qCmdRx */
  qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 8000824:	4a16      	ldr	r2, [pc, #88]	@ (8000880 <main+0xd4>)
 8000826:	2101      	movs	r1, #1
 8000828:	2005      	movs	r0, #5
 800082a:	f00d ffad 	bl	800e788 <osMessageQueueNew>
 800082e:	4603      	mov	r3, r0
 8000830:	4a14      	ldr	r2, [pc, #80]	@ (8000884 <main+0xd8>)
 8000832:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of WifiTask */
  WifiTaskHandle = osThreadNew(StartWifiTask, NULL, &WifiTask_attributes);
 8000834:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <main+0xdc>)
 8000836:	2100      	movs	r1, #0
 8000838:	4814      	ldr	r0, [pc, #80]	@ (800088c <main+0xe0>)
 800083a:	f00d fe29 	bl	800e490 <osThreadNew>
 800083e:	4603      	mov	r3, r0
 8000840:	4a13      	ldr	r2, [pc, #76]	@ (8000890 <main+0xe4>)
 8000842:	6013      	str	r3, [r2, #0]

  /* creation of MQTT_Task */
  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);
 8000844:	4a13      	ldr	r2, [pc, #76]	@ (8000894 <main+0xe8>)
 8000846:	2100      	movs	r1, #0
 8000848:	4813      	ldr	r0, [pc, #76]	@ (8000898 <main+0xec>)
 800084a:	f00d fe21 	bl	800e490 <osThreadNew>
 800084e:	4603      	mov	r3, r0
 8000850:	4a12      	ldr	r2, [pc, #72]	@ (800089c <main+0xf0>)
 8000852:	6013      	str	r3, [r2, #0]

  /* creation of task_envRead */
  task_envReadHandle = osThreadNew(task_envReadFunc, NULL, &task_envRead_attributes);
 8000854:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <main+0xf4>)
 8000856:	2100      	movs	r1, #0
 8000858:	4812      	ldr	r0, [pc, #72]	@ (80008a4 <main+0xf8>)
 800085a:	f00d fe19 	bl	800e490 <osThreadNew>
 800085e:	4603      	mov	r3, r0
 8000860:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <main+0xfc>)
 8000862:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000864:	f00d fdee 	bl	800e444 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <main+0xbc>
 800086c:	08013094 	.word	0x08013094
 8000870:	48001000 	.word	0x48001000
 8000874:	080130c8 	.word	0x080130c8
 8000878:	08014624 	.word	0x08014624
 800087c:	20000808 	.word	0x20000808
 8000880:	0801463c 	.word	0x0801463c
 8000884:	2000080c 	.word	0x2000080c
 8000888:	080145b8 	.word	0x080145b8
 800088c:	08001181 	.word	0x08001181
 8000890:	200007fc 	.word	0x200007fc
 8000894:	080145dc 	.word	0x080145dc
 8000898:	080011e9 	.word	0x080011e9
 800089c:	20000800 	.word	0x20000800
 80008a0:	08014600 	.word	0x08014600
 80008a4:	08001311 	.word	0x08001311
 80008a8:	20000804 	.word	0x20000804

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b096      	sub	sp, #88	@ 0x58
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0314 	add.w	r3, r7, #20
 80008b6:	2244      	movs	r2, #68	@ 0x44
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f011 fad0 	bl	8011e60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	463b      	mov	r3, r7
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80008d2:	f005 f92d 	bl	8005b30 <HAL_PWREx_ControlVoltageScaling>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008dc:	f000 fe04 	bl	80014e8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008e0:	f005 f908 	bl	8005af4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008e4:	4b22      	ldr	r3, [pc, #136]	@ (8000970 <SystemClock_Config+0xc4>)
 80008e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80008ea:	4a21      	ldr	r2, [pc, #132]	@ (8000970 <SystemClock_Config+0xc4>)
 80008ec:	f023 0318 	bic.w	r3, r3, #24
 80008f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 80008f4:	231c      	movs	r3, #28
 80008f6:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008fc:	2301      	movs	r3, #1
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000900:	2301      	movs	r3, #1
 8000902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000908:	2360      	movs	r3, #96	@ 0x60
 800090a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090c:	2302      	movs	r3, #2
 800090e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000910:	2301      	movs	r3, #1
 8000912:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000914:	2301      	movs	r3, #1
 8000916:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000918:	2328      	movs	r3, #40	@ 0x28
 800091a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800091c:	2307      	movs	r3, #7
 800091e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000920:	2302      	movs	r3, #2
 8000922:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000924:	2302      	movs	r3, #2
 8000926:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	4618      	mov	r0, r3
 800092e:	f005 fa21 	bl	8005d74 <HAL_RCC_OscConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000938:	f000 fdd6 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800093c:	230f      	movs	r3, #15
 800093e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000940:	2303      	movs	r3, #3
 8000942:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	2104      	movs	r1, #4
 8000954:	4618      	mov	r0, r3
 8000956:	f005 fde9 	bl	800652c <HAL_RCC_ClockConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000960:	f000 fdc2 	bl	80014e8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000964:	f006 fb22 	bl	8006fac <HAL_RCCEx_EnableMSIPLLMode>
}
 8000968:	bf00      	nop
 800096a:	3758      	adds	r7, #88	@ 0x58
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000

08000974 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000978:	4b18      	ldr	r3, [pc, #96]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800097a:	4a19      	ldr	r2, [pc, #100]	@ (80009e0 <MX_DFSDM1_Init+0x6c>)
 800097c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800097e:	4b17      	ldr	r3, [pc, #92]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000980:	2201      	movs	r2, #1
 8000982:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000984:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 800098a:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800098c:	2202      	movs	r2, #2
 800098e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000996:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 8000998:	2200      	movs	r2, #0
 800099a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800099c:	4b0f      	ldr	r3, [pc, #60]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 800099e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80009a2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80009a4:	4b0d      	ldr	r3, [pc, #52]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80009aa:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009ac:	2204      	movs	r2, #4
 80009ae:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80009b0:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80009b6:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80009bc:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009be:	2200      	movs	r2, #0
 80009c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80009c8:	4804      	ldr	r0, [pc, #16]	@ (80009dc <MX_DFSDM1_Init+0x68>)
 80009ca:	f003 fcdb 	bl	8004384 <HAL_DFSDM_ChannelInit>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80009d4:	f000 fd88 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	200000b0 	.word	0x200000b0
 80009e0:	40016020 	.word	0x40016020

080009e4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009ea:	4a1c      	ldr	r2, [pc, #112]	@ (8000a5c <MX_I2C2_Init+0x78>)
 80009ec:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80009ee:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009f0:	4a1b      	ldr	r2, [pc, #108]	@ (8000a60 <MX_I2C2_Init+0x7c>)
 80009f2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009f4:	4b18      	ldr	r3, [pc, #96]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <MX_I2C2_Init+0x74>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a06:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a12:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a1e:	480e      	ldr	r0, [pc, #56]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a20:	f004 f8e4 	bl	8004bec <HAL_I2C_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a2a:	f000 fd5d 	bl	80014e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4809      	ldr	r0, [pc, #36]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a32:	f004 fe95 	bl	8005760 <HAL_I2CEx_ConfigAnalogFilter>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a3c:	f000 fd54 	bl	80014e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a40:	2100      	movs	r1, #0
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_I2C2_Init+0x74>)
 8000a44:	f004 fed7 	bl	80057f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a4e:	f000 fd4b 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200000e8 	.word	0x200000e8
 8000a5c:	40005800 	.word	0x40005800
 8000a60:	10d19ce4 	.word	0x10d19ce4

08000a64 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000a68:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a6a:	4a10      	ldr	r2, [pc, #64]	@ (8000aac <MX_QUADSPI_Init+0x48>)
 8000a6c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a70:	2202      	movs	r2, #2
 8000a72:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a7c:	2210      	movs	r2, #16
 8000a7e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000a80:	4b09      	ldr	r3, [pc, #36]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a82:	2217      	movs	r2, #23
 8000a84:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000a92:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <MX_QUADSPI_Init+0x44>)
 8000a94:	f005 f8b2 	bl	8005bfc <HAL_QSPI_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000a9e:	f000 fd23 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	2000013c 	.word	0x2000013c
 8000aac:	a0001000 	.word	0xa0001000

08000ab0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b092      	sub	sp, #72	@ 0x48
 8000ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000ab6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	222c      	movs	r2, #44	@ 0x2c
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f011 f9c5 	bl	8011e60 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ad6:	4b3c      	ldr	r3, [pc, #240]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8000bcc <MX_RTC_Init+0x11c>)
 8000ada:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000adc:	4b3a      	ldr	r3, [pc, #232]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000ae2:	4b39      	ldr	r3, [pc, #228]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000ae4:	227f      	movs	r2, #127	@ 0x7f
 8000ae6:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ae8:	4b37      	ldr	r3, [pc, #220]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000aea:	22ff      	movs	r2, #255	@ 0xff
 8000aec:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000aee:	4b36      	ldr	r3, [pc, #216]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000af4:	4b34      	ldr	r3, [pc, #208]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000afa:	4b33      	ldr	r3, [pc, #204]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b00:	4b31      	ldr	r3, [pc, #196]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b06:	4830      	ldr	r0, [pc, #192]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b08:	f006 fc32 	bl	8007370 <HAL_RTC_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000b12:	f000 fce9 	bl	80014e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000b30:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b34:	2201      	movs	r2, #1
 8000b36:	4619      	mov	r1, r3
 8000b38:	4823      	ldr	r0, [pc, #140]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b3a:	f006 fca1 	bl	8007480 <HAL_RTC_SetTime>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000b44:	f000 fcd0 	bl	80014e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000b54:	2301      	movs	r3, #1
 8000b56:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000b60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b64:	2201      	movs	r2, #1
 8000b66:	4619      	mov	r1, r3
 8000b68:	4817      	ldr	r0, [pc, #92]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000b6a:	f006 fd82 	bl	8007672 <HAL_RTC_SetDate>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000b74:	f000 fcb8 	bl	80014e8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000ba2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2201      	movs	r2, #1
 8000bac:	4619      	mov	r1, r3
 8000bae:	4806      	ldr	r0, [pc, #24]	@ (8000bc8 <MX_RTC_Init+0x118>)
 8000bb0:	f006 fe34 	bl	800781c <HAL_RTC_SetAlarm_IT>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000bba:	f000 fc95 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000bbe:	bf00      	nop
 8000bc0:	3748      	adds	r7, #72	@ 0x48
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000180 	.word	0x20000180
 8000bcc:	40002800 	.word	0x40002800

08000bd0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8000c48 <MX_SPI3_Init+0x78>)
 8000bd8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000bda:	4b1a      	ldr	r3, [pc, #104]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000be0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000be2:	4b18      	ldr	r3, [pc, #96]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000be8:	4b16      	ldr	r3, [pc, #88]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000bee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bf0:	4b14      	ldr	r3, [pc, #80]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bf6:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000bfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c02:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c04:	4b0f      	ldr	r3, [pc, #60]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c10:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c16:	4b0b      	ldr	r3, [pc, #44]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c1e:	2207      	movs	r2, #7
 8000c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c22:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c2a:	2208      	movs	r2, #8
 8000c2c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c2e:	4805      	ldr	r0, [pc, #20]	@ (8000c44 <MX_SPI3_Init+0x74>)
 8000c30:	f007 f850 	bl	8007cd4 <HAL_SPI_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c3a:	f000 fc55 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200001a4 	.word	0x200001a4
 8000c48:	40003c00 	.word	0x40003c00

08000c4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c50:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c52:	4a15      	ldr	r2, [pc, #84]	@ (8000ca8 <MX_USART1_UART_Init+0x5c>)
 8000c54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c5e:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c72:	220c      	movs	r2, #12
 8000c74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c76:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c82:	4b08      	ldr	r3, [pc, #32]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c8e:	4805      	ldr	r0, [pc, #20]	@ (8000ca4 <MX_USART1_UART_Init+0x58>)
 8000c90:	f008 fe12 	bl	80098b8 <HAL_UART_Init>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c9a:	f000 fc25 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000208 	.word	0x20000208
 8000ca8:	40013800 	.word	0x40013800

08000cac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cb0:	4b14      	ldr	r3, [pc, #80]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cb2:	4a15      	ldr	r2, [pc, #84]	@ (8000d08 <MX_USART3_UART_Init+0x5c>)
 8000cb4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cb6:	4b13      	ldr	r3, [pc, #76]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cee:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <MX_USART3_UART_Init+0x58>)
 8000cf0:	f008 fde2 	bl	80098b8 <HAL_UART_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000cfa:	f000 fbf5 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	20000290 	.word	0x20000290
 8000d08:	40004800 	.word	0x40004800

08000d0c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d10:	4b14      	ldr	r3, [pc, #80]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d12:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d1a:	2206      	movs	r2, #6
 8000d1c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d1e:	4b11      	ldr	r3, [pc, #68]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d20:	2202      	movs	r2, #2
 8000d22:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d26:	2202      	movs	r2, #2
 8000d28:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d30:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d36:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000d3c:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d42:	4b08      	ldr	r3, [pc, #32]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000d48:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d4e:	4805      	ldr	r0, [pc, #20]	@ (8000d64 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d50:	f004 fd9d 	bl	800588e <HAL_PCD_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000d5a:	f000 fbc5 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000318 	.word	0x20000318

08000d68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6e:	f107 0314 	add.w	r3, r7, #20
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d7e:	4bbd      	ldr	r3, [pc, #756]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d82:	4abc      	ldr	r2, [pc, #752]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d8a:	4bba      	ldr	r3, [pc, #744]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d96:	4bb7      	ldr	r3, [pc, #732]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9a:	4ab6      	ldr	r2, [pc, #728]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000d9c:	f043 0304 	orr.w	r3, r3, #4
 8000da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da2:	4bb4      	ldr	r3, [pc, #720]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4bb1      	ldr	r3, [pc, #708]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db2:	4ab0      	ldr	r2, [pc, #704]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dba:	4bae      	ldr	r3, [pc, #696]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4bab      	ldr	r3, [pc, #684]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dca:	4aaa      	ldr	r2, [pc, #680]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dcc:	f043 0302 	orr.w	r3, r3, #2
 8000dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd2:	4ba8      	ldr	r3, [pc, #672]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dde:	4ba5      	ldr	r3, [pc, #660]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de2:	4aa4      	ldr	r2, [pc, #656]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000de4:	f043 0308 	orr.w	r3, r3, #8
 8000de8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dea:	4ba2      	ldr	r3, [pc, #648]	@ (8001074 <MX_GPIO_Init+0x30c>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dee:	f003 0308 	and.w	r3, r3, #8
 8000df2:	603b      	str	r3, [r7, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000dfc:	489e      	ldr	r0, [pc, #632]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000dfe:	f003 fec5 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000e08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e0c:	f003 febe 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000e10:	2200      	movs	r2, #0
 8000e12:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000e16:	4899      	ldr	r0, [pc, #612]	@ (800107c <MX_GPIO_Init+0x314>)
 8000e18:	f003 feb8 	bl	8004b8c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000e22:	4897      	ldr	r0, [pc, #604]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000e24:	f003 feb2 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e2e:	4894      	ldr	r0, [pc, #592]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000e30:	f003 feac 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e34:	2200      	movs	r2, #0
 8000e36:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000e3a:	4892      	ldr	r0, [pc, #584]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000e3c:	f003 fea6 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2120      	movs	r1, #32
 8000e44:	488d      	ldr	r0, [pc, #564]	@ (800107c <MX_GPIO_Init+0x314>)
 8000e46:	f003 fea1 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	488a      	ldr	r0, [pc, #552]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e50:	f003 fe9c 	bl	8004b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e54:	f240 1315 	movw	r3, #277	@ 0x115
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4882      	ldr	r0, [pc, #520]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e6e:	f003 fbd7 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000e72:	236a      	movs	r3, #106	@ 0x6a
 8000e74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	4619      	mov	r1, r3
 8000e86:	487c      	ldr	r0, [pc, #496]	@ (8001078 <MX_GPIO_Init+0x310>)
 8000e88:	f003 fbca 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOTON_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin;
 8000e8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e92:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOTON_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4878      	ldr	r0, [pc, #480]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000ea4:	f003 fbbc 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000ea8:	233f      	movs	r3, #63	@ 0x3f
 8000eaa:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000eac:	230b      	movs	r3, #11
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4872      	ldr	r0, [pc, #456]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8000ebc:	f003 fbb0 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ede:	f003 fb9f 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000ee2:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efe:	f003 fb8f 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000f02:	2308      	movs	r3, #8
 8000f04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000f12:	2301      	movs	r3, #1
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f20:	f003 fb7e 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000f24:	2310      	movs	r3, #16
 8000f26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f28:	230b      	movs	r3, #11
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f3a:	f003 fb71 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000f3e:	23e0      	movs	r3, #224	@ 0xe0
 8000f40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f4e:	2305      	movs	r3, #5
 8000f50:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	4619      	mov	r1, r3
 8000f58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f5c:	f003 fb60 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000f60:	2301      	movs	r3, #1
 8000f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f64:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4841      	ldr	r0, [pc, #260]	@ (800107c <MX_GPIO_Init+0x314>)
 8000f76:	f003 fb53 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f7e:	230b      	movs	r3, #11
 8000f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	483b      	ldr	r0, [pc, #236]	@ (800107c <MX_GPIO_Init+0x314>)
 8000f8e:	f003 fb47 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin UserLabel_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|UserLabel_Pin
 8000f92:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000f96:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa4:	f107 0314 	add.w	r3, r7, #20
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4834      	ldr	r0, [pc, #208]	@ (800107c <MX_GPIO_Init+0x314>)
 8000fac:	f003 fb38 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000fb0:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000fb4:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fb6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	482e      	ldr	r0, [pc, #184]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000fc8:	f003 fb2a 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000fcc:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4826      	ldr	r0, [pc, #152]	@ (8001080 <MX_GPIO_Init+0x318>)
 8000fe6:	f003 fb1b 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000fea:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	4820      	ldr	r0, [pc, #128]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8001004:	f003 fb0c 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001008:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800100e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4619      	mov	r1, r3
 800101e:	4819      	ldr	r0, [pc, #100]	@ (8001084 <MX_GPIO_Init+0x31c>)
 8001020:	f003 fafe 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001024:	2302      	movs	r3, #2
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001030:	2303      	movs	r3, #3
 8001032:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001034:	2305      	movs	r3, #5
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4619      	mov	r1, r3
 800103e:	4810      	ldr	r0, [pc, #64]	@ (8001080 <MX_GPIO_Init+0x318>)
 8001040:	f003 faee 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001044:	2378      	movs	r3, #120	@ 0x78
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001048:	2302      	movs	r3, #2
 800104a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001054:	2307      	movs	r3, #7
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001058:	f107 0314 	add.w	r3, r7, #20
 800105c:	4619      	mov	r1, r3
 800105e:	4808      	ldr	r0, [pc, #32]	@ (8001080 <MX_GPIO_Init+0x318>)
 8001060:	f003 fade 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8001064:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106a:	2312      	movs	r3, #18
 800106c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	e00a      	b.n	8001088 <MX_GPIO_Init+0x320>
 8001072:	bf00      	nop
 8001074:	40021000 	.word	0x40021000
 8001078:	48001000 	.word	0x48001000
 800107c:	48000400 	.word	0x48000400
 8001080:	48000c00 	.word	0x48000c00
 8001084:	48000800 	.word	0x48000800
 8001088:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800108a:	2303      	movs	r3, #3
 800108c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800108e:	2304      	movs	r3, #4
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	480f      	ldr	r0, [pc, #60]	@ (80010d8 <MX_GPIO_Init+0x370>)
 800109a:	f003 fac1 	bl	8004620 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2105      	movs	r1, #5
 80010a2:	2007      	movs	r0, #7
 80010a4:	f003 f936 	bl	8004314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80010a8:	2007      	movs	r0, #7
 80010aa:	f003 f94f 	bl	800434c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2105      	movs	r1, #5
 80010b2:	2017      	movs	r0, #23
 80010b4:	f003 f92e 	bl	8004314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80010b8:	2017      	movs	r0, #23
 80010ba:	f003 f947 	bl	800434c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2105      	movs	r1, #5
 80010c2:	2028      	movs	r0, #40	@ 0x28
 80010c4:	f003 f926 	bl	8004314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010c8:	2028      	movs	r0, #40	@ 0x28
 80010ca:	f003 f93f 	bl	800434c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010ce:	bf00      	nop
 80010d0:	3728      	adds	r7, #40	@ 0x28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	48000400 	.word	0x48000400

080010dc <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	e009      	b.n	8001102 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	1c5a      	adds	r2, r3, #1
 80010f2:	60ba      	str	r2, [r7, #8]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fa58 	bl	80005ac <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	3301      	adds	r3, #1
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	697a      	ldr	r2, [r7, #20]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	429a      	cmp	r2, r3
 8001108:	dbf1      	blt.n	80010ee <_write+0x12>
	}
	return len;
 800110a:	687b      	ldr	r3, [r7, #4]
}
 800110c:	4618      	mov	r0, r3
 800110e:	3718      	adds	r7, #24
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <SPI3_IRQHandler+0x10>)
 800111a:	f007 fbd9 	bl	80088d0 <HAL_SPI_IRQHandler>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000c5c 	.word	0x20000c5c

08001128 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d003      	beq.n	8001140 <HAL_GPIO_EXTI_Callback+0x18>
 8001138:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_EXTI_Callback+0x1e>
      osThreadFlagsSet(task_envReadHandle, FLAG_BTN_EVENT);
      break;
    }
    default:
    {
      break;
 800113e:	e009      	b.n	8001154 <HAL_GPIO_EXTI_Callback+0x2c>
      SPI_WIFI_ISR();
 8001140:	f002 fb78 	bl	8003834 <SPI_WIFI_ISR>
      break;
 8001144:	e006      	b.n	8001154 <HAL_GPIO_EXTI_Callback+0x2c>
      osThreadFlagsSet(task_envReadHandle, FLAG_BTN_EVENT);
 8001146:	4b05      	ldr	r3, [pc, #20]	@ (800115c <HAL_GPIO_EXTI_Callback+0x34>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2102      	movs	r1, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f00d fa31 	bl	800e5b4 <osThreadFlagsSet>
      break;
 8001152:	bf00      	nop
    }
  }
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000804 	.word	0x20000804

08001160 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
    // 1. Avisar a la tarea principal (Igual que con el botón)
    // Usamos la misma bandera o una distinta ("FLAG_RTC_WAKEUP")
    osThreadFlagsSet(task_envReadHandle, FLAG_DATA_READY); 
 8001168:	4b04      	ldr	r3, [pc, #16]	@ (800117c <HAL_RTC_AlarmAEventCallback+0x1c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2101      	movs	r1, #1
 800116e:	4618      	mov	r0, r3
 8001170:	f00d fa20 	bl	800e5b4 <osThreadFlagsSet>
}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000804 	.word	0x20000804

08001180 <StartWifiTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartWifiTask */
void StartWifiTask(void *argument)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	int ret;
	LOG(("--- [WIFI] Tarea iniciada --- \r\n"));
 8001188:	4812      	ldr	r0, [pc, #72]	@ (80011d4 <StartWifiTask+0x54>)
 800118a:	f010 fd07 	bl	8011b9c <puts>

  /* Infinite loop */
  for(;;)
  {
	  if (WIFI_IS_CONNECTED == 0)
 800118e:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <StartWifiTask+0x58>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	d117      	bne.n	80011c8 <StartWifiTask+0x48>
	  {
		  LOG(("[WIFI] Llamando a wifi_connect()...\r\n"));
 8001198:	4810      	ldr	r0, [pc, #64]	@ (80011dc <StartWifiTask+0x5c>)
 800119a:	f010 fcff 	bl	8011b9c <puts>

		  // LLAMADA A TU FUNCIÓN (Línea 142 del main.c)
		  // Esta función ya usa el SSID "Manolo" definido arriba.
		  ret = wifi_connect();
 800119e:	f7ff fabf 	bl	8000720 <wifi_connect>
 80011a2:	60f8      	str	r0, [r7, #12]

		  if (ret == 0)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d106      	bne.n	80011b8 <StartWifiTask+0x38>
		  {
			  LOG(("[WIFI] Conexion Exitosa.\r\n"));
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <StartWifiTask+0x60>)
 80011ac:	f010 fcf6 	bl	8011b9c <puts>
			  WIFI_IS_CONNECTED = 1; // Bandera global para MQTT
 80011b0:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <StartWifiTask+0x58>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	701a      	strb	r2, [r3, #0]
 80011b6:	e7ea      	b.n	800118e <StartWifiTask+0xe>
		  }
		  else
		  {
			  	LOG(("[WIFI] Fallo al conectar. Reintentando en 5s...\r\n"));
 80011b8:	480a      	ldr	r0, [pc, #40]	@ (80011e4 <StartWifiTask+0x64>)
 80011ba:	f010 fcef 	bl	8011b9c <puts>
			  osDelay(pdMS_TO_TICKS(5000));
 80011be:	f241 3088 	movw	r0, #5000	@ 0x1388
 80011c2:	f00d fac6 	bl	800e752 <osDelay>
 80011c6:	e7e2      	b.n	800118e <StartWifiTask+0xe>

	  }
	  else
	  {
		 // Ya estamos conectados. Dormimos para no saturar la CPU.
		 osDelay(pdMS_TO_TICKS(1000));
 80011c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011cc:	f00d fac1 	bl	800e752 <osDelay>
	  if (WIFI_IS_CONNECTED == 0)
 80011d0:	e7dd      	b.n	800118e <StartWifiTask+0xe>
 80011d2:	bf00      	nop
 80011d4:	08013100 	.word	0x08013100
 80011d8:	20000810 	.word	0x20000810
 80011dc:	08013120 	.word	0x08013120
 80011e0:	08013148 	.word	0x08013148
 80011e4:	08013164 	.word	0x08013164

080011e8 <MQTT_TaskFun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MQTT_TaskFun */
void MQTT_TaskFun(void *argument)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b0c6      	sub	sp, #280	@ 0x118
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80011f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80011f6:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN MQTT_TaskFun */

	NetworkContext_t xNetworkContext = { 0 };
 80011f8:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
	TransportStatus_t xTransportStatus;

	MqttMsg_t msg_out;
	osStatus_t qStatus;

	LOG(("--- [MQTT] Tarea Iniciada ---\r\n"));
 8001202:	4839      	ldr	r0, [pc, #228]	@ (80012e8 <MQTT_TaskFun+0x100>)
 8001204:	f010 fcca 	bl	8011b9c <puts>

  /* Infinite loop */
	for(;;)
	  {
		  // 1. ESPERAR A WIFI
		  while (WIFI_IS_CONNECTED == 0) {
 8001208:	e003      	b.n	8001212 <MQTT_TaskFun+0x2a>
			osDelay(pdMS_TO_TICKS(500));
 800120a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800120e:	f00d faa0 	bl	800e752 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 8001212:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <MQTT_TaskFun+0x104>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0f6      	beq.n	800120a <MQTT_TaskFun+0x22>
		  }

		  // 2. CONECTAR AL BROKER
		  LOG(("[MQTT] Conectando al Broker...\r\n"));
 800121c:	4834      	ldr	r0, [pc, #208]	@ (80012f0 <MQTT_TaskFun+0x108>)
 800121e:	f010 fcbd 	bl	8011b9c <puts>

		  // Llamada original. Devuelve TransportStatus_t
		  xTransportStatus = prvConnectToServer(&xNetworkContext);
 8001222:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f964 	bl	80014f4 <prvConnectToServer>
 800122c:	4603      	mov	r3, r0
 800122e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

		  if (xTransportStatus != PLAINTEXT_TRANSPORT_SUCCESS) {
 8001232:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001236:	2b01      	cmp	r3, #1
 8001238:	d007      	beq.n	800124a <MQTT_TaskFun+0x62>
			// NOTA: Si prvConnectToServer falla, el codigo original tiene un osDelay de 10s dentro
			// así que tardará en volver aquí.
			LOG(("[MQTT] Error TCP. Reintentando...\r\n"));
 800123a:	482e      	ldr	r0, [pc, #184]	@ (80012f4 <MQTT_TaskFun+0x10c>)
 800123c:	f010 fcae 	bl	8011b9c <puts>
			osDelay(pdMS_TO_TICKS(2000));
 8001240:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001244:	f00d fa85 	bl	800e752 <osDelay>
			continue;
 8001248:	e04c      	b.n	80012e4 <MQTT_TaskFun+0xfc>

		  // 3. CONECTAR CAPA MQTT
		  // ATENCION: Esta funcion devuelve VOID en la librería original.
		  // Si falla internamente, ejecuta configASSERT() y resetea la placa.
		  // Es el comportamiento esperado del codigo del profesor.
		  prvCreateMQTTConnectionWithBroker(&xMQTTContext, &xNetworkContext);
 800124a:	f507 7282 	add.w	r2, r7, #260	@ 0x104
 800124e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001252:	4611      	mov	r1, r2
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f999 	bl	800158c <prvCreateMQTTConnectionWithBroker>

		  // Si llegamos aquí, asumimos que estamos conectados
		  LOG(("[MQTT] Loop de transmision activo.\r\n"));
 800125a:	4827      	ldr	r0, [pc, #156]	@ (80012f8 <MQTT_TaskFun+0x110>)
 800125c:	f010 fc9e 	bl	8011b9c <puts>
		  NET_MQTT_OK = 1;
 8001260:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <MQTT_TaskFun+0x114>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]

		  // 4. BUCLE DE TRANSMISIÓN
		  while (WIFI_IS_CONNECTED == 1)
 8001266:	e02e      	b.n	80012c6 <MQTT_TaskFun+0xde>
		  {
			qStatus = osMessageQueueGet(qMqttTxHandle, &msg_out, NULL, pdMS_TO_TICKS(100));
 8001268:	4b25      	ldr	r3, [pc, #148]	@ (8001300 <MQTT_TaskFun+0x118>)
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	f107 0108 	add.w	r1, r7, #8
 8001270:	2364      	movs	r3, #100	@ 0x64
 8001272:	2200      	movs	r2, #0
 8001274:	f00d fb5c 	bl	800e930 <osMessageQueueGet>
 8001278:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

			if (qStatus == osOK)
 800127c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001280:	2b00      	cmp	r3, #0
 8001282:	d110      	bne.n	80012a6 <MQTT_TaskFun+0xbe>
			{
			  LOG(("[MQTT] Enviando Topic: %s...\r\n", msg_out.topic));
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	4619      	mov	r1, r3
 800128a:	481e      	ldr	r0, [pc, #120]	@ (8001304 <MQTT_TaskFun+0x11c>)
 800128c:	f010 fc1e 	bl	8011acc <iprintf>
			  prvMQTTPublishToTopic(&xMQTTContext, msg_out.topic, msg_out.payload);
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	f103 0220 	add.w	r2, r3, #32
 8001298:	f107 0108 	add.w	r1, r7, #8
 800129c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80012a0:	4618      	mov	r0, r3
 80012a2:	f000 f9f3 	bl	800168c <prvMQTTPublishToTopic>
			}

			// KeepAlive
			MQTTStatus_t xStat = MQTT_ProcessLoop(&xMQTTContext);
 80012a6:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80012aa:	4618      	mov	r0, r3
 80012ac:	f00b f8d2 	bl	800c454 <MQTT_ProcessLoop>
 80012b0:	4603      	mov	r3, r0
 80012b2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f

			if (xStat != MQTTSuccess)
 80012b6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <MQTT_TaskFun+0xde>
			{
				 LOG(("[MQTT] Error KeepAlive. Desconectando...\r\n"));
 80012be:	4812      	ldr	r0, [pc, #72]	@ (8001308 <MQTT_TaskFun+0x120>)
 80012c0:	f010 fc6c 	bl	8011b9c <puts>
				 break;
 80012c4:	e004      	b.n	80012d0 <MQTT_TaskFun+0xe8>
		  while (WIFI_IS_CONNECTED == 1)
 80012c6:	4b09      	ldr	r3, [pc, #36]	@ (80012ec <MQTT_TaskFun+0x104>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d0cb      	beq.n	8001268 <MQTT_TaskFun+0x80>
			}
		  }

		  // 5. LIMPIEZA
		  NET_MQTT_OK = 0;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MQTT_TaskFun+0x114>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
		  LOG(("[MQTT] Reiniciando ciclo de conexion...\r\n"));
 80012d6:	480d      	ldr	r0, [pc, #52]	@ (800130c <MQTT_TaskFun+0x124>)
 80012d8:	f010 fc60 	bl	8011b9c <puts>
		  osDelay(pdMS_TO_TICKS(1000));
 80012dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e0:	f00d fa37 	bl	800e752 <osDelay>
		  while (WIFI_IS_CONNECTED == 0) {
 80012e4:	e795      	b.n	8001212 <MQTT_TaskFun+0x2a>
 80012e6:	bf00      	nop
 80012e8:	08013198 	.word	0x08013198
 80012ec:	20000810 	.word	0x20000810
 80012f0:	080131b8 	.word	0x080131b8
 80012f4:	080131d8 	.word	0x080131d8
 80012f8:	080131fc 	.word	0x080131fc
 80012fc:	20000811 	.word	0x20000811
 8001300:	20000808 	.word	0x20000808
 8001304:	08013220 	.word	0x08013220
 8001308:	08013240 	.word	0x08013240
 800130c:	0801326c 	.word	0x0801326c

08001310 <task_envReadFunc>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_envReadFunc */
void task_envReadFunc(void *argument)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b0b4      	sub	sp, #208	@ 0xd0
 8001314:	af04      	add	r7, sp, #16
 8001316:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_envReadFunc */

  uint32_t id_msg = 0;    //Id del mensaje
 8001318:	2300      	movs	r3, #0
 800131a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  int16_t temp_int;  //Temperatura en un entero
  uint8_t hum;         //Humedad
  uint32_t flag;      //Bandera activada
  MqttMsg_t msg;      //Mensaje MQTT

  if ( BSP_TSENSOR_Init() == TSENSOR_OK )
 800131e:	f002 fddd 	bl	8003edc <BSP_TSENSOR_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d103      	bne.n	8001330 <task_envReadFunc+0x20>
  {
    printf("Sensor de temperatura inicializado correctamente.\r\n");
 8001328:	485b      	ldr	r0, [pc, #364]	@ (8001498 <task_envReadFunc+0x188>)
 800132a:	f010 fc37 	bl	8011b9c <puts>
 800132e:	e002      	b.n	8001336 <task_envReadFunc+0x26>
  }
  else
  {
    printf("Error en la inicialización del sensor de temperatura.\r\n");
 8001330:	485a      	ldr	r0, [pc, #360]	@ (800149c <task_envReadFunc+0x18c>)
 8001332:	f010 fc33 	bl	8011b9c <puts>
  }

  if ( BSP_HSENSOR_Init() == HSENSOR_OK )
 8001336:	f002 fda3 	bl	8003e80 <BSP_HSENSOR_Init>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d103      	bne.n	8001348 <task_envReadFunc+0x38>
  {
    printf("Sensor de humedad inicializado correctamente.\r\n");
 8001340:	4857      	ldr	r0, [pc, #348]	@ (80014a0 <task_envReadFunc+0x190>)
 8001342:	f010 fc2b 	bl	8011b9c <puts>
 8001346:	e002      	b.n	800134e <task_envReadFunc+0x3e>
  }
  else
  {
    printf("Error en la inicialización del sensor de humedad.\r\n");
 8001348:	4856      	ldr	r0, [pc, #344]	@ (80014a4 <task_envReadFunc+0x194>)
 800134a:	f010 fc27 	bl	8011b9c <puts>
  }

  program_alarm_RTC();
 800134e:	f7ff f955 	bl	80005fc <program_alarm_RTC>

  /* Infinite loop */
  for(;;)
  {
    
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 8001352:	f04f 32ff 	mov.w	r2, #4294967295
 8001356:	2100      	movs	r1, #0
 8001358:	2003      	movs	r0, #3
 800135a:	f00d f979 	bl	800e650 <osThreadFlagsWait>
 800135e:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4

    if ( flag == FLAG_DATA_READY )
 8001362:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001366:	2b01      	cmp	r3, #1
 8001368:	d105      	bne.n	8001376 <task_envReadFunc+0x66>
    {
      reason = 0;   //El mensaje se envía por timeout
 800136a:	2300      	movs	r3, #0
 800136c:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
      program_alarm_RTC(); //Reinicio del temporizador
 8001370:	f7ff f944 	bl	80005fc <program_alarm_RTC>
 8001374:	e00a      	b.n	800138c <task_envReadFunc+0x7c>
    }
    else if ( flag == FLAG_BTN_EVENT )
 8001376:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800137a:	2b02      	cmp	r3, #2
 800137c:	d103      	bne.n	8001386 <task_envReadFunc+0x76>
    {
      reason = 1;   //El mensaje se envía por solicitud directa (botón)
 800137e:	2301      	movs	r3, #1
 8001380:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8001384:	e002      	b.n	800138c <task_envReadFunc+0x7c>
    }
    else
    {
      reason = 2;   //El mensaje no debería haberse enviado. Aquí no se debería entrar nunca
 8001386:	2302      	movs	r3, #2
 8001388:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
    }

    temp = BSP_TSENSOR_ReadTemp();
 800138c:	f002 fdc2 	bl	8003f14 <BSP_TSENSOR_ReadTemp>
 8001390:	ed87 0a2c 	vstr	s0, [r7, #176]	@ 0xb0
    temp_int = (int16_t) (temp*10);
 8001394:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8001398:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800139c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013a4:	ee17 3a90 	vmov	r3, s15
 80013a8:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
    hum = (uint8_t) BSP_HSENSOR_ReadHumidity();
 80013ac:	f002 fd88 	bl	8003ec0 <BSP_HSENSOR_ReadHumidity>
 80013b0:	eef0 7a40 	vmov.f32	s15, s0
 80013b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b8:	edc7 7a00 	vstr	s15, [r7]
 80013bc:	783b      	ldrb	r3, [r7, #0]
 80013be:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad

    if( (temp_int >= 200) && (Alert_Flag == 0) )
 80013c2:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 80013c6:	2bc7      	cmp	r3, #199	@ 0xc7
 80013c8:	dd1d      	ble.n	8001406 <task_envReadFunc+0xf6>
 80013ca:	4b37      	ldr	r3, [pc, #220]	@ (80014a8 <task_envReadFunc+0x198>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d119      	bne.n	8001406 <task_envReadFunc+0xf6>
    {
    	Alert_Flag = 1;
 80013d2:	4b35      	ldr	r3, [pc, #212]	@ (80014a8 <task_envReadFunc+0x198>)
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
    	snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 80013d8:	f107 030c 	add.w	r3, r7, #12
 80013dc:	4a33      	ldr	r2, [pc, #204]	@ (80014ac <task_envReadFunc+0x19c>)
 80013de:	2120      	movs	r1, #32
 80013e0:	4618      	mov	r0, r3
 80013e2:	f010 fbe3 	bl	8011bac <sniprintf>
    	snprintf(msg.payload, sizeof(msg.payload), "MODO::CONTINUO");
 80013e6:	f107 030c 	add.w	r3, r7, #12
 80013ea:	3320      	adds	r3, #32
 80013ec:	4a30      	ldr	r2, [pc, #192]	@ (80014b0 <task_envReadFunc+0x1a0>)
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	4618      	mov	r0, r3
 80013f2:	f010 fbdb 	bl	8011bac <sniprintf>
    	osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 80013f6:	4b2f      	ldr	r3, [pc, #188]	@ (80014b4 <task_envReadFunc+0x1a4>)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	f107 010c 	add.w	r1, r7, #12
 80013fe:	2364      	movs	r3, #100	@ 0x64
 8001400:	2200      	movs	r2, #0
 8001402:	f00d fa35 	bl	800e870 <osMessageQueuePut>
    }

    if( (temp_int < 200) && (Alert_Flag == 1) )
 8001406:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 800140a:	2bc7      	cmp	r3, #199	@ 0xc7
 800140c:	dc1d      	bgt.n	800144a <task_envReadFunc+0x13a>
 800140e:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <task_envReadFunc+0x198>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d119      	bne.n	800144a <task_envReadFunc+0x13a>
    {
    	Alert_Flag = 0;
 8001416:	4b24      	ldr	r3, [pc, #144]	@ (80014a8 <task_envReadFunc+0x198>)
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]
        snprintf(msg.topic, sizeof(msg.topic), pcAlertTopic);
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4a22      	ldr	r2, [pc, #136]	@ (80014ac <task_envReadFunc+0x19c>)
 8001422:	2120      	movs	r1, #32
 8001424:	4618      	mov	r0, r3
 8001426:	f010 fbc1 	bl	8011bac <sniprintf>
        snprintf(msg.payload, sizeof(msg.payload), "MODO::NORMAL");
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	3320      	adds	r3, #32
 8001430:	4a21      	ldr	r2, [pc, #132]	@ (80014b8 <task_envReadFunc+0x1a8>)
 8001432:	2180      	movs	r1, #128	@ 0x80
 8001434:	4618      	mov	r0, r3
 8001436:	f010 fbb9 	bl	8011bac <sniprintf>
        osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 800143a:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <task_envReadFunc+0x1a4>)
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	f107 010c 	add.w	r1, r7, #12
 8001442:	2364      	movs	r3, #100	@ 0x64
 8001444:	2200      	movs	r2, #0
 8001446:	f00d fa13 	bl	800e870 <osMessageQueuePut>
    }

    snprintf(msg.topic, sizeof(msg.topic), pcTempTopic);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	4a1b      	ldr	r2, [pc, #108]	@ (80014bc <task_envReadFunc+0x1ac>)
 8001450:	2120      	movs	r1, #32
 8001452:	4618      	mov	r0, r3
 8001454:	f010 fbaa 	bl	8011bac <sniprintf>
    snprintf(msg.payload, sizeof(msg.payload),
 8001458:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 800145c:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8001460:	f897 10ad 	ldrb.w	r1, [r7, #173]	@ 0xad
 8001464:	f107 000c 	add.w	r0, r7, #12
 8001468:	3020      	adds	r0, #32
 800146a:	9102      	str	r1, [sp, #8]
 800146c:	9201      	str	r2, [sp, #4]
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001474:	4a12      	ldr	r2, [pc, #72]	@ (80014c0 <task_envReadFunc+0x1b0>)
 8001476:	2180      	movs	r1, #128	@ 0x80
 8001478:	f010 fb98 	bl	8011bac <sniprintf>
                 id_msg,
                 reason,
                 temp_int,
                 hum);
    
    osMessageQueuePut(qMqttTxHandle, &msg, 0, pdMS_TO_TICKS(100));
 800147c:	4b0d      	ldr	r3, [pc, #52]	@ (80014b4 <task_envReadFunc+0x1a4>)
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	f107 010c 	add.w	r1, r7, #12
 8001484:	2364      	movs	r3, #100	@ 0x64
 8001486:	2200      	movs	r2, #0
 8001488:	f00d f9f2 	bl	800e870 <osMessageQueuePut>
    id_msg++;
 800148c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001490:	3301      	adds	r3, #1
 8001492:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    flag = osThreadFlagsWait( FLAG_BTN_EVENT | FLAG_DATA_READY, osFlagsWaitAny, osWaitForever);
 8001496:	e75c      	b.n	8001352 <task_envReadFunc+0x42>
 8001498:	08013298 	.word	0x08013298
 800149c:	080132cc 	.word	0x080132cc
 80014a0:	08013304 	.word	0x08013304
 80014a4:	08013334 	.word	0x08013334
 80014a8:	20000812 	.word	0x20000812
 80014ac:	08013368 	.word	0x08013368
 80014b0:	08013374 	.word	0x08013374
 80014b4:	20000808 	.word	0x20000808
 80014b8:	08013384 	.word	0x08013384
 80014bc:	08013394 	.word	0x08013394
 80014c0:	0801339c 	.word	0x0801339c

080014c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a04      	ldr	r2, [pc, #16]	@ (80014e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d101      	bne.n	80014da <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014d6:	f002 fdfd 	bl	80040d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40001000 	.word	0x40001000

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	bf00      	nop
 80014f2:	e7fd      	b.n	80014f0 <Error_Handler+0x8>

080014f4 <prvConnectToServer>:
 */
static uint32_t ulGlobalEntryTimeMs;


TransportStatus_t prvConnectToServer( NetworkContext_t * pxNetworkContext )
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af02      	add	r7, sp, #8
 80014fa:	6078      	str	r0, [r7, #4]
   TransportStatus_t xNetworkStatus;
   uint8_t ret;
   uint8_t ipaddr[4]=MQTT_BROKER_ENDPOINT_IP;
 80014fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001578 <prvConnectToServer+0x84>)
 80014fe:	60bb      	str	r3, [r7, #8]

    /* Attempt to connect to MQTT broker. */
    do
    {
        /* Establish a TCP connection with the MQTT broker. */
        LOG( ( "Create a TCP connection to %s:%d.\n",
 8001500:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001504:	491d      	ldr	r1, [pc, #116]	@ (800157c <prvConnectToServer+0x88>)
 8001506:	481e      	ldr	r0, [pc, #120]	@ (8001580 <prvConnectToServer+0x8c>)
 8001508:	f010 fae0 	bl	8011acc <iprintf>
                   MQTT_BROKER_ENDPOINT,
                   MQTT_BROKER_PORT ) );
        ret=WIFI_OpenClientConnection(SOCKET, WIFI_TCP_PROTOCOL, "mqtt", ipaddr , MQTT_BROKER_PORT, 0);
 800150c:	f107 0308 	add.w	r3, r7, #8
 8001510:	2200      	movs	r2, #0
 8001512:	9201      	str	r2, [sp, #4]
 8001514:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001518:	9200      	str	r2, [sp, #0]
 800151a:	4a1a      	ldr	r2, [pc, #104]	@ (8001584 <prvConnectToServer+0x90>)
 800151c:	2100      	movs	r1, #0
 800151e:	2000      	movs	r0, #0
 8001520:	f002 fd86 	bl	8004030 <WIFI_OpenClientConnection>
 8001524:	4603      	mov	r3, r0
 8001526:	73bb      	strb	r3, [r7, #14]
        if((ret != WIFI_STATUS_OK) && (ret != 1)) {
 8001528:	7bbb      	ldrb	r3, [r7, #14]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d00c      	beq.n	8001548 <prvConnectToServer+0x54>
 800152e:	7bbb      	ldrb	r3, [r7, #14]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d009      	beq.n	8001548 <prvConnectToServer+0x54>
            LOG(("Error in opening MQTT connection: %d\n",ret));
 8001534:	7bbb      	ldrb	r3, [r7, #14]
 8001536:	4619      	mov	r1, r3
 8001538:	4813      	ldr	r0, [pc, #76]	@ (8001588 <prvConnectToServer+0x94>)
 800153a:	f010 fac7 	bl	8011acc <iprintf>
            osDelay(pdMS_TO_TICKS(10000));
 800153e:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001542:	f00d f906 	bl	800e752 <osDelay>
 8001546:	e00f      	b.n	8001568 <prvConnectToServer+0x74>
		} else {
	        pxNetworkContext->socket = SOCKET;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
	        pxNetworkContext->socket_open=1;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2201      	movs	r2, #1
 8001552:	705a      	strb	r2, [r3, #1]
	        memcpy(pxNetworkContext->ipaddr,ipaddr,4*sizeof(uint8_t));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3302      	adds	r3, #2
 8001558:	68ba      	ldr	r2, [r7, #8]
 800155a:	601a      	str	r2, [r3, #0]
	        pxNetworkContext->remote_port=MQTT_BROKER_PORT;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f240 725b 	movw	r2, #1883	@ 0x75b
 8001562:	80da      	strh	r2, [r3, #6]
	        xNetworkStatus = PLAINTEXT_TRANSPORT_SUCCESS;
 8001564:	2301      	movs	r3, #1
 8001566:	73fb      	strb	r3, [r7, #15]
		}


    } while( ( xNetworkStatus != PLAINTEXT_TRANSPORT_SUCCESS ) );
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d1c8      	bne.n	8001500 <prvConnectToServer+0xc>

    return PLAINTEXT_TRANSPORT_SUCCESS;
 800156e:	2301      	movs	r3, #1
}
 8001570:	4618      	mov	r0, r3
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	31b22436 	.word	0x31b22436
 800157c:	080133dc 	.word	0x080133dc
 8001580:	080133f0 	.word	0x080133f0
 8001584:	08013414 	.word	0x08013414
 8001588:	0801341c 	.word	0x0801341c

0800158c <prvCreateMQTTConnectionWithBroker>:

void prvCreateMQTTConnectionWithBroker( MQTTContext_t * pxMQTTContext,
                                               NetworkContext_t * pxNetworkContext )
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b094      	sub	sp, #80	@ 0x50
 8001590:	af02      	add	r7, sp, #8
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
    MQTTStatus_t xResult;
    MQTTConnectInfo_t xConnectInfo;
    bool xSessionPresent;
    TransportInterface_t xTransport;
    HAL_Delay(50);
 8001596:	2032      	movs	r0, #50	@ 0x32
 8001598:	f002 fdbc 	bl	8004114 <HAL_Delay>

    /* Fill in Transport Interface send and receive function pointers. */
    init_transport_from_socket( pxNetworkContext->socket, 1,
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	7818      	ldrb	r0, [r3, #0]
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	2101      	movs	r1, #1
 80015a8:	f00c febe 	bl	800e328 <init_transport_from_socket>
                                     pxNetworkContext,
                                     &xTransport );
    /* Initialize MQTT library. */
    xResult = MQTT_Init( pxMQTTContext,
 80015ac:	f107 010c 	add.w	r1, r7, #12
 80015b0:	4b30      	ldr	r3, [pc, #192]	@ (8001674 <prvCreateMQTTConnectionWithBroker+0xe8>)
 80015b2:	9300      	str	r3, [sp, #0]
 80015b4:	4b30      	ldr	r3, [pc, #192]	@ (8001678 <prvCreateMQTTConnectionWithBroker+0xec>)
 80015b6:	4a31      	ldr	r2, [pc, #196]	@ (800167c <prvCreateMQTTConnectionWithBroker+0xf0>)
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f00a fd2f 	bl	800c01c <MQTT_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                         &xTransport,
                         prvGetTimeMs,
                         prvEventCallback,
                         &xBuffer );

    configASSERT( xResult == MQTTSuccess );
 80015c4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d00b      	beq.n	80015e4 <prvCreateMQTTConnectionWithBroker+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80015cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015d0:	f383 8811 	msr	BASEPRI, r3
 80015d4:	f3bf 8f6f 	isb	sy
 80015d8:	f3bf 8f4f 	dsb	sy
 80015dc:	643b      	str	r3, [r7, #64]	@ 0x40
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80015de:	bf00      	nop
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <prvCreateMQTTConnectionWithBroker+0x54>
    LOG(("MQTT initialized\n"));
 80015e4:	4826      	ldr	r0, [pc, #152]	@ (8001680 <prvCreateMQTTConnectionWithBroker+0xf4>)
 80015e6:	f010 fad9 	bl	8011b9c <puts>

    /* Many fields not used in this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xConnectInfo, 0x00, sizeof( xConnectInfo ) );
 80015ea:	f107 0320 	add.w	r3, r7, #32
 80015ee:	221c      	movs	r2, #28
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f010 fc34 	bl	8011e60 <memset>

    /* Start with a clean session i.e. direct the MQTT broker to discard any
     * previous session data. Also, establishing a connection with clean
     * session will ensure that the broker does not store any data when this
     * client gets disconnected. */
    xConnectInfo.cleanSession = true;
 80015f8:	2301      	movs	r3, #1
 80015fa:	f887 3020 	strb.w	r3, [r7, #32]

    /* The client identifier is used to uniquely identify this MQTT client to
     * the MQTT broker. In a production device the identifier can be something
     * unique, such as a device serial number. */
    xConnectInfo.pClientIdentifier = MQTTCLIENT_IDENTIFIER;
 80015fe:	4b21      	ldr	r3, [pc, #132]	@ (8001684 <prvCreateMQTTConnectionWithBroker+0xf8>)
 8001600:	627b      	str	r3, [r7, #36]	@ 0x24
    xConnectInfo.clientIdentifierLength = ( uint16_t ) strlen(
 8001602:	2317      	movs	r3, #23
 8001604:	853b      	strh	r3, [r7, #40]	@ 0x28
                                                  MQTTCLIENT_IDENTIFIER );
    xConnectInfo.pUserName=mqttUserName;
 8001606:	2300      	movs	r3, #0
 8001608:	62fb      	str	r3, [r7, #44]	@ 0x2c
    xConnectInfo.userNameLength=strlen(mqttUserName);
 800160a:	2000      	movs	r0, #0
 800160c:	f7fe fde0 	bl	80001d0 <strlen>
 8001610:	4603      	mov	r3, r0
 8001612:	b29b      	uxth	r3, r3
 8001614:	863b      	strh	r3, [r7, #48]	@ 0x30
    xConnectInfo.pPassword=mqttPass;
 8001616:	2300      	movs	r3, #0
 8001618:	637b      	str	r3, [r7, #52]	@ 0x34
    xConnectInfo.passwordLength=strlen(mqttPass);
 800161a:	2000      	movs	r0, #0
 800161c:	f7fe fdd8 	bl	80001d0 <strlen>
 8001620:	4603      	mov	r3, r0
 8001622:	b29b      	uxth	r3, r3
 8001624:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Set MQTT keep-alive period. It is the responsibility of the application
     * to ensure that the interval between Control Packets being sent does not
     * exceed the Keep Alive value.  In the absence of sending any other
     * Control Packets, the Client MUST send a PINGREQ Packet. */
    xConnectInfo.keepAliveSeconds = 60U;
 8001626:	233c      	movs	r3, #60	@ 0x3c
 8001628:	847b      	strh	r3, [r7, #34]	@ 0x22

    /* Send MQTT CONNECT packet to broker. LWT is not used in this demo, so it
     * is passed as NULL. */
    xResult = MQTT_Connect( pxMQTTContext,
 800162a:	f107 0120 	add.w	r1, r7, #32
 800162e:	f107 031f 	add.w	r3, r7, #31
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001638:	2200      	movs	r2, #0
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f00a fd43 	bl	800c0c6 <MQTT_Connect>
 8001640:	4603      	mov	r3, r0
 8001642:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                            &xConnectInfo,
                            NULL,
                            10000U,
                            &xSessionPresent );
    configASSERT( xResult == MQTTSuccess );
 8001646:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00b      	beq.n	8001666 <prvCreateMQTTConnectionWithBroker+0xda>
	__asm volatile
 800164e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001652:	f383 8811 	msr	BASEPRI, r3
 8001656:	f3bf 8f6f 	isb	sy
 800165a:	f3bf 8f4f 	dsb	sy
 800165e:	63fb      	str	r3, [r7, #60]	@ 0x3c
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	e7fd      	b.n	8001662 <prvCreateMQTTConnectionWithBroker+0xd6>
    LOG(("MQTT connected to broker\n"));
 8001666:	4808      	ldr	r0, [pc, #32]	@ (8001688 <prvCreateMQTTConnectionWithBroker+0xfc>)
 8001668:	f010 fa98 	bl	8011b9c <puts>

}
 800166c:	bf00      	nop
 800166e:	3748      	adds	r7, #72	@ 0x48
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000000 	.word	0x20000000
 8001678:	08001819 	.word	0x08001819
 800167c:	080017e9 	.word	0x080017e9
 8001680:	08013444 	.word	0x08013444
 8001684:	08013458 	.word	0x08013458
 8001688:	08013470 	.word	0x08013470

0800168c <prvMQTTPublishToTopic>:

void prvMQTTPublishToTopic( MQTTContext_t * pxMQTTContext, char * topic, void * payload )
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b08a      	sub	sp, #40	@ 0x28
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
    MQTTStatus_t xResult;
    MQTTPublishInfo_t xMQTTPublishInfo;

    /* Some fields are not used by this demo so start with everything at 0. */
    ( void ) memset( ( void * ) &xMQTTPublishInfo, 0x00, sizeof(
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	2214      	movs	r2, #20
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f010 fbdd 	bl	8011e60 <memset>
                                                        xMQTTPublishInfo ) );

    /* This demo uses QoS0. */
    xMQTTPublishInfo.qos = MQTTQoS0;
 80016a6:	2300      	movs	r3, #0
 80016a8:	743b      	strb	r3, [r7, #16]
    xMQTTPublishInfo.retain = false;
 80016aa:	2300      	movs	r3, #0
 80016ac:	747b      	strb	r3, [r7, #17]
    xMQTTPublishInfo.pTopicName = topic;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	617b      	str	r3, [r7, #20]
    xMQTTPublishInfo.topicNameLength = ( uint16_t ) strlen( topic );
 80016b2:	68b8      	ldr	r0, [r7, #8]
 80016b4:	f7fe fd8c 	bl	80001d0 <strlen>
 80016b8:	4603      	mov	r3, r0
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	833b      	strh	r3, [r7, #24]
    xMQTTPublishInfo.pPayload = payload;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	61fb      	str	r3, [r7, #28]
    xMQTTPublishInfo.payloadLength = strlen( payload );
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7fe fd84 	bl	80001d0 <strlen>
 80016c8:	4603      	mov	r3, r0
 80016ca:	623b      	str	r3, [r7, #32]

    /* Send PUBLISH packet. Packet ID is not used for a QoS0 publish. */
    xResult = MQTT_Publish( pxMQTTContext, &xMQTTPublishInfo, 0U );
 80016cc:	f107 0310 	add.w	r3, r7, #16
 80016d0:	2200      	movs	r2, #0
 80016d2:	4619      	mov	r1, r3
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	f00a fdae 	bl	800c236 <MQTT_Publish>
 80016da:	4603      	mov	r3, r0
 80016dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(xResult==MQTTSuccess) LOG(("Published to topic %s: %s\n",topic,payload));
 80016e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d104      	bne.n	80016f2 <prvMQTTPublishToTopic+0x66>
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	4803      	ldr	r0, [pc, #12]	@ (80016fc <prvMQTTPublishToTopic+0x70>)
 80016ee:	f010 f9ed 	bl	8011acc <iprintf>
    //configASSERT( xResult == MQTTSuccess );
}
 80016f2:	bf00      	nop
 80016f4:	3728      	adds	r7, #40	@ 0x28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	0801348c 	.word	0x0801348c

08001700 <prvMQTTProcessIncomingPublish>:

    } while( xFailedSubscribeToTopic == true  );
}

void prvMQTTProcessIncomingPublish( MQTTPublishInfo_t *pxPublishInfo )
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b0c2      	sub	sp, #264	@ 0x108
 8001704:	af00      	add	r7, sp, #0
 8001706:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800170a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800170e:	6018      	str	r0, [r3, #0]
	char buffer1[128];
	char buffer2[128];
    const char * pTopicName;

	// pPayload no termina en \0, hay que copiarlo en un buffer para imprimirlo. Lo mismo con pTopicName
	memcpy(buffer1,pxPublishInfo->pPayload,min(127,pxPublishInfo->payloadLength));
 8001710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001714:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68d9      	ldr	r1, [r3, #12]
 800171c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001720:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	2b7f      	cmp	r3, #127	@ 0x7f
 800172a:	bf28      	it	cs
 800172c:	237f      	movcs	r3, #127	@ 0x7f
 800172e:	461a      	mov	r2, r3
 8001730:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001734:	4618      	mov	r0, r3
 8001736:	f010 fcf2 	bl	801211e <memcpy>
	buffer1[min(1023,pxPublishInfo->payloadLength)]='\0';
 800173a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800173e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800174a:	4293      	cmp	r3, r2
 800174c:	bf28      	it	cs
 800174e:	4613      	movcs	r3, r2
 8001750:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8001754:	443b      	add	r3, r7
 8001756:	2200      	movs	r2, #0
 8001758:	f803 2c80 	strb.w	r2, [r3, #-128]
	memcpy(buffer2,pxPublishInfo->pTopicName,min(127,pxPublishInfo->topicNameLength));
 800175c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001760:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6859      	ldr	r1, [r3, #4]
 8001768:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800176c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	891b      	ldrh	r3, [r3, #8]
 8001774:	2b7f      	cmp	r3, #127	@ 0x7f
 8001776:	bf28      	it	cs
 8001778:	237f      	movcs	r3, #127	@ 0x7f
 800177a:	b29b      	uxth	r3, r3
 800177c:	461a      	mov	r2, r3
 800177e:	f107 0308 	add.w	r3, r7, #8
 8001782:	4618      	mov	r0, r3
 8001784:	f010 fccb 	bl	801211e <memcpy>
	buffer2[min(1023,pxPublishInfo->topicNameLength)]='\0';
 8001788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800178c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	891b      	ldrh	r3, [r3, #8]
 8001794:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001798:	4293      	cmp	r3, r2
 800179a:	bf28      	it	cs
 800179c:	4613      	movcs	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80017a6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017aa:	2100      	movs	r1, #0
 80017ac:	5499      	strb	r1, [r3, r2]

	LOG(("Topic \"%s\": publicado \"%s\"\n",buffer2,buffer1));
 80017ae:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80017b2:	f107 0308 	add.w	r3, r7, #8
 80017b6:	4619      	mov	r1, r3
 80017b8:	480a      	ldr	r0, [pc, #40]	@ (80017e4 <prvMQTTProcessIncomingPublish+0xe4>)
 80017ba:	f010 f987 	bl	8011acc <iprintf>

  // Actuar localmente sobre los LEDs o alguna otra cosa
	if(buffer1[0]=='1') BSP_LED_On(LED2);
 80017be:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80017c2:	2b31      	cmp	r3, #49	@ 0x31
 80017c4:	d102      	bne.n	80017cc <prvMQTTProcessIncomingPublish+0xcc>
 80017c6:	2000      	movs	r0, #0
 80017c8:	f002 f9de 	bl	8003b88 <BSP_LED_On>
	if(buffer1[0]=='0') BSP_LED_Off(LED2);
 80017cc:	f897 3088 	ldrb.w	r3, [r7, #136]	@ 0x88
 80017d0:	2b30      	cmp	r3, #48	@ 0x30
 80017d2:	d102      	bne.n	80017da <prvMQTTProcessIncomingPublish+0xda>
 80017d4:	2000      	movs	r0, #0
 80017d6:	f002 f9ed 	bl	8003bb4 <BSP_LED_Off>

}
 80017da:	bf00      	nop
 80017dc:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	080134fc 	.word	0x080134fc

080017e8 <prvGetTimeMs>:

uint32_t prvGetTimeMs( void )
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
#define MILLISECONDS_PER_TICK                             ( 1000 / configTICK_RATE_HZ )
    TickType_t xTickCount = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
    uint32_t ulTimeMs = 0UL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	603b      	str	r3, [r7, #0]

    /* Get the current tick count. */
    xTickCount = xTaskGetTickCount();
 80017f6:	f00e faa9 	bl	800fd4c <xTaskGetTickCount>
 80017fa:	6078      	str	r0, [r7, #4]

    /* Convert the ticks to milliseconds. */
    ulTimeMs = ( uint32_t ) xTickCount * MILLISECONDS_PER_TICK;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	603b      	str	r3, [r7, #0]

    /* Reduce ulGlobalEntryTimeMs from obtained time so as to always return the
     * elapsed time in the application. */
    ulTimeMs = ( uint32_t ) ( ulTimeMs - ulGlobalEntryTimeMs );
 8001800:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <prvGetTimeMs+0x2c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	603b      	str	r3, [r7, #0]

    return ulTimeMs;
 800180a:	683b      	ldr	r3, [r7, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000c00 	.word	0x20000c00

08001818 <prvEventCallback>:

void prvEventCallback( MQTTContext_t * pxMQTTContext,
                              MQTTPacketInfo_t * pxPacketInfo,
                              MQTTDeserializedInfo_t * pxDeserializedInfo )
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
    /* The MQTT context is not used for this demo. */
    ( void ) pxMQTTContext;

    if( ( pxPacketInfo->type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800182c:	2b30      	cmp	r3, #48	@ 0x30
 800182e:	d104      	bne.n	800183a <prvEventCallback+0x22>
    {
    	// procesar un paquete PUBLISH recibido,
    	//por ejemplo llamando a la función prvMQTTProcessIncomingPublish, que hay que desarrollar
      prvMQTTProcessIncomingPublish( pxDeserializedInfo->pPublishInfo );
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff63 	bl	8001700 <prvMQTTProcessIncomingPublish>
    {
       // también se podría hacer algo con otros paquetes si fuera necesario
    	 //prvMQTTProcessResponse( pxPacketInfo, pxDeserializedInfo->packetIdentifier );
    }

}
 800183a:	bf00      	nop
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184a:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <HAL_MspInit+0x4c>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800184e:	4a10      	ldr	r2, [pc, #64]	@ (8001890 <HAL_MspInit+0x4c>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6613      	str	r3, [r2, #96]	@ 0x60
 8001856:	4b0e      	ldr	r3, [pc, #56]	@ (8001890 <HAL_MspInit+0x4c>)
 8001858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001862:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <HAL_MspInit+0x4c>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	4a0a      	ldr	r2, [pc, #40]	@ (8001890 <HAL_MspInit+0x4c>)
 8001868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186c:	6593      	str	r3, [r2, #88]	@ 0x58
 800186e:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <HAL_MspInit+0x4c>)
 8001870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001876:	603b      	str	r3, [r7, #0]
 8001878:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	210f      	movs	r1, #15
 800187e:	f06f 0001 	mvn.w	r0, #1
 8001882:	f002 fd47 	bl	8004314 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b0ac      	sub	sp, #176	@ 0xb0
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018a0:	2200      	movs	r2, #0
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	605a      	str	r2, [r3, #4]
 80018a6:	609a      	str	r2, [r3, #8]
 80018a8:	60da      	str	r2, [r3, #12]
 80018aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2288      	movs	r2, #136	@ 0x88
 80018b2:	2100      	movs	r1, #0
 80018b4:	4618      	mov	r0, r3
 80018b6:	f010 fad3 	bl	8011e60 <memset>
  if(DFSDM1_Init == 0)
 80018ba:	4b25      	ldr	r3, [pc, #148]	@ (8001950 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d142      	bne.n	8001948 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80018c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80018c8:	2300      	movs	r3, #0
 80018ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ce:	f107 0314 	add.w	r3, r7, #20
 80018d2:	4618      	mov	r0, r3
 80018d4:	f005 f880 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80018de:	f7ff fe03 	bl	80014e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80018e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80018e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80018e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ee:	4b19      	ldr	r3, [pc, #100]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80018f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018fa:	4b16      	ldr	r3, [pc, #88]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	4a15      	ldr	r2, [pc, #84]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001900:	f043 0310 	orr.w	r3, r3, #16
 8001904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001906:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	f003 0310 	and.w	r3, r3, #16
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001912:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001916:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800192c:	2306      	movs	r3, #6
 800192e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001932:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001936:	4619      	mov	r1, r3
 8001938:	4807      	ldr	r0, [pc, #28]	@ (8001958 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800193a:	f002 fe71 	bl	8004620 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800193e:	4b04      	ldr	r3, [pc, #16]	@ (8001950 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	4a02      	ldr	r2, [pc, #8]	@ (8001950 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001946:	6013      	str	r3, [r2, #0]
  }

}
 8001948:	bf00      	nop
 800194a:	37b0      	adds	r7, #176	@ 0xb0
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	20000c04 	.word	0x20000c04
 8001954:	40021000 	.word	0x40021000
 8001958:	48001000 	.word	0x48001000

0800195c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b0ac      	sub	sp, #176	@ 0xb0
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001964:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
 8001970:	60da      	str	r2, [r3, #12]
 8001972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	2288      	movs	r2, #136	@ 0x88
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f010 fa6f 	bl	8011e60 <memset>
  if(hi2c->Instance==I2C2)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a21      	ldr	r2, [pc, #132]	@ (8001a0c <HAL_I2C_MspInit+0xb0>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d13b      	bne.n	8001a04 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800198c:	2380      	movs	r3, #128	@ 0x80
 800198e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001990:	2300      	movs	r3, #0
 8001992:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	4618      	mov	r0, r3
 800199a:	f005 f81d 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019a4:	f7ff fda0 	bl	80014e8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ac:	4a18      	ldr	r2, [pc, #96]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019ae:	f043 0302 	orr.w	r3, r3, #2
 80019b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b4:	4b16      	ldr	r3, [pc, #88]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80019c0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80019c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019c8:	2312      	movs	r3, #18
 80019ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ce:	2301      	movs	r3, #1
 80019d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d4:	2303      	movs	r3, #3
 80019d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80019da:	2304      	movs	r3, #4
 80019dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019e4:	4619      	mov	r1, r3
 80019e6:	480b      	ldr	r0, [pc, #44]	@ (8001a14 <HAL_I2C_MspInit+0xb8>)
 80019e8:	f002 fe1a 	bl	8004620 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019ec:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f0:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80019f8:	4b05      	ldr	r3, [pc, #20]	@ (8001a10 <HAL_I2C_MspInit+0xb4>)
 80019fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001a04:	bf00      	nop
 8001a06:	37b0      	adds	r7, #176	@ 0xb0
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40005800 	.word	0x40005800
 8001a10:	40021000 	.word	0x40021000
 8001a14:	48000400 	.word	0x48000400

08001a18 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a0b      	ldr	r2, [pc, #44]	@ (8001a54 <HAL_I2C_MspDeInit+0x3c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d10f      	bne.n	8001a4a <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <HAL_I2C_MspDeInit+0x40>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <HAL_I2C_MspDeInit+0x40>)
 8001a30:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a34:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001a36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a3a:	4808      	ldr	r0, [pc, #32]	@ (8001a5c <HAL_I2C_MspDeInit+0x44>)
 8001a3c:	f002 ff9a 	bl	8004974 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001a40:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a44:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <HAL_I2C_MspDeInit+0x44>)
 8001a46:	f002 ff95 	bl	8004974 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40005800 	.word	0x40005800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	48000400 	.word	0x48000400

08001a60 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a17      	ldr	r2, [pc, #92]	@ (8001adc <HAL_QSPI_MspInit+0x7c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d128      	bne.n	8001ad4 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001a82:	4b17      	ldr	r3, [pc, #92]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001a84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a86:	4a16      	ldr	r2, [pc, #88]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a8c:	6513      	str	r3, [r2, #80]	@ 0x50
 8001a8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9e:	4a10      	ldr	r2, [pc, #64]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001aa0:	f043 0310 	orr.w	r3, r3, #16
 8001aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <HAL_QSPI_MspInit+0x80>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aaa:	f003 0310 	and.w	r3, r3, #16
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001ab2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001ab6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ac8:	f107 0314 	add.w	r3, r7, #20
 8001acc:	4619      	mov	r1, r3
 8001ace:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <HAL_QSPI_MspInit+0x84>)
 8001ad0:	f002 fda6 	bl	8004620 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001ad4:	bf00      	nop
 8001ad6:	3728      	adds	r7, #40	@ 0x28
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	a0001000 	.word	0xa0001000
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	48001000 	.word	0x48001000

08001ae8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b0a4      	sub	sp, #144	@ 0x90
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001af0:	f107 0308 	add.w	r3, r7, #8
 8001af4:	2288      	movs	r2, #136	@ 0x88
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f010 f9b1 	bl	8011e60 <memset>
  if(hrtc->Instance==RTC)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a14      	ldr	r2, [pc, #80]	@ (8001b54 <HAL_RTC_MspInit+0x6c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d120      	bne.n	8001b4a <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b0c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001b0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b16:	f107 0308 	add.w	r3, r7, #8
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f004 ff5c 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001b26:	f7ff fcdf 	bl	80014e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b58 <HAL_RTC_MspInit+0x70>)
 8001b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b30:	4a09      	ldr	r2, [pc, #36]	@ (8001b58 <HAL_RTC_MspInit+0x70>)
 8001b32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2105      	movs	r1, #5
 8001b3e:	2029      	movs	r0, #41	@ 0x29
 8001b40:	f002 fbe8 	bl	8004314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001b44:	2029      	movs	r0, #41	@ 0x29
 8001b46:	f002 fc01 	bl	800434c <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3790      	adds	r7, #144	@ 0x90
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40002800 	.word	0x40002800
 8001b58:	40021000 	.word	0x40021000

08001b5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b64:	f107 0314 	add.w	r3, r7, #20
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]
 8001b72:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1b      	ldr	r2, [pc, #108]	@ (8001be8 <HAL_SPI_MspInit+0x8c>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d130      	bne.n	8001be0 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b82:	4a1a      	ldr	r2, [pc, #104]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001b84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b8a:	4b18      	ldr	r3, [pc, #96]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b92:	613b      	str	r3, [r7, #16]
 8001b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b96:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9a:	4a14      	ldr	r2, [pc, #80]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001b9c:	f043 0304 	orr.w	r3, r3, #4
 8001ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ba2:	4b12      	ldr	r3, [pc, #72]	@ (8001bec <HAL_SPI_MspInit+0x90>)
 8001ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba6:	f003 0304 	and.w	r3, r3, #4
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001bae:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bc0:	2306      	movs	r3, #6
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4809      	ldr	r0, [pc, #36]	@ (8001bf0 <HAL_SPI_MspInit+0x94>)
 8001bcc:	f002 fd28 	bl	8004620 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2105      	movs	r1, #5
 8001bd4:	2033      	movs	r0, #51	@ 0x33
 8001bd6:	f002 fb9d 	bl	8004314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001bda:	2033      	movs	r0, #51	@ 0x33
 8001bdc:	f002 fbb6 	bl	800434c <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001be0:	bf00      	nop
 8001be2:	3728      	adds	r7, #40	@ 0x28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40003c00 	.word	0x40003c00
 8001bec:	40021000 	.word	0x40021000
 8001bf0:	48000800 	.word	0x48000800

08001bf4 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI3)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	@ (8001c2c <HAL_SPI_MspDeInit+0x38>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d10d      	bne.n	8001c22 <HAL_SPI_MspDeInit+0x2e>
  {
    /* USER CODE BEGIN SPI3_MspDeInit 0 */

    /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001c06:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <HAL_SPI_MspDeInit+0x3c>)
 8001c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c0a:	4a09      	ldr	r2, [pc, #36]	@ (8001c30 <HAL_SPI_MspDeInit+0x3c>)
 8001c0c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001c10:	6593      	str	r3, [r2, #88]	@ 0x58
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    HAL_GPIO_DeInit(GPIOC, INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin);
 8001c12:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001c16:	4807      	ldr	r0, [pc, #28]	@ (8001c34 <HAL_SPI_MspDeInit+0x40>)
 8001c18:	f002 feac 	bl	8004974 <HAL_GPIO_DeInit>

    /* SPI3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(SPI3_IRQn);
 8001c1c:	2033      	movs	r0, #51	@ 0x33
 8001c1e:	f002 fba3 	bl	8004368 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN SPI3_MspDeInit 1 */

    /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40003c00 	.word	0x40003c00
 8001c30:	40021000 	.word	0x40021000
 8001c34:	48000800 	.word	0x48000800

08001c38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b0ae      	sub	sp, #184	@ 0xb8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c50:	f107 031c 	add.w	r3, r7, #28
 8001c54:	2288      	movs	r2, #136	@ 0x88
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f010 f901 	bl	8011e60 <memset>
  if(huart->Instance==USART1)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a42      	ldr	r2, [pc, #264]	@ (8001d6c <HAL_UART_MspInit+0x134>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d13b      	bne.n	8001ce0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	4618      	mov	r0, r3
 8001c76:	f004 feaf 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c80:	f7ff fc32 	bl	80014e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c84:	4b3a      	ldr	r3, [pc, #232]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c88:	4a39      	ldr	r2, [pc, #228]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001c8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c90:	4b37      	ldr	r3, [pc, #220]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001c92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c9c:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca0:	4a33      	ldr	r2, [pc, #204]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001ca2:	f043 0302 	orr.w	r3, r3, #2
 8001ca6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca8:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001cb4:	23c0      	movs	r3, #192	@ 0xc0
 8001cb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ccc:	2307      	movs	r3, #7
 8001cce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4826      	ldr	r0, [pc, #152]	@ (8001d74 <HAL_UART_MspInit+0x13c>)
 8001cda:	f002 fca1 	bl	8004620 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001cde:	e040      	b.n	8001d62 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a24      	ldr	r2, [pc, #144]	@ (8001d78 <HAL_UART_MspInit+0x140>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d13b      	bne.n	8001d62 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001cea:	2304      	movs	r3, #4
 8001cec:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 fe6e 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001d02:	f7ff fbf1 	bl	80014e8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d06:	4b1a      	ldr	r3, [pc, #104]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0a:	4a19      	ldr	r2, [pc, #100]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d10:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d12:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d1e:	4b14      	ldr	r3, [pc, #80]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d22:	4a13      	ldr	r2, [pc, #76]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d24:	f043 0308 	orr.w	r3, r3, #8
 8001d28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d2a:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <HAL_UART_MspInit+0x138>)
 8001d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001d36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d50:	2307      	movs	r3, #7
 8001d52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d56:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4807      	ldr	r0, [pc, #28]	@ (8001d7c <HAL_UART_MspInit+0x144>)
 8001d5e:	f002 fc5f 	bl	8004620 <HAL_GPIO_Init>
}
 8001d62:	bf00      	nop
 8001d64:	37b8      	adds	r7, #184	@ 0xb8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40013800 	.word	0x40013800
 8001d70:	40021000 	.word	0x40021000
 8001d74:	48000400 	.word	0x48000400
 8001d78:	40004800 	.word	0x40004800
 8001d7c:	48000c00 	.word	0x48000c00

08001d80 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b0ac      	sub	sp, #176	@ 0xb0
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d98:	f107 0314 	add.w	r3, r7, #20
 8001d9c:	2288      	movs	r2, #136	@ 0x88
 8001d9e:	2100      	movs	r1, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f010 f85d 	bl	8011e60 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001dae:	d17c      	bne.n	8001eaa <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001db0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001db4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001db6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001dba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001dc6:	2318      	movs	r3, #24
 8001dc8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001dca:	2307      	movs	r3, #7
 8001dcc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001dce:	2302      	movs	r3, #2
 8001dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001dd6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001dda:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 fdf9 	bl	80069d8 <HAL_RCCEx_PeriphCLKConfig>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001dec:	f7ff fb7c 	bl	80014e8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df0:	4b30      	ldr	r3, [pc, #192]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df4:	4a2f      	ldr	r2, [pc, #188]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001e08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e20:	4619      	mov	r1, r3
 8001e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e26:	f002 fbfb 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001e2a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001e2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e44:	230a      	movs	r3, #10
 8001e46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e54:	f002 fbe4 	bl	8004620 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e58:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e5c:	4a15      	ldr	r2, [pc, #84]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e5e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e64:	4b13      	ldr	r3, [pc, #76]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e70:	4b10      	ldr	r3, [pc, #64]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d114      	bne.n	8001ea6 <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e80:	4a0c      	ldr	r2, [pc, #48]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e86:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e88:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001e94:	f003 fea2 	bl	8005bdc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e98:	4b06      	ldr	r3, [pc, #24]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9c:	4a05      	ldr	r2, [pc, #20]	@ (8001eb4 <HAL_PCD_MspInit+0x134>)
 8001e9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ea2:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001ea4:	e001      	b.n	8001eaa <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001ea6:	f003 fe99 	bl	8005bdc <HAL_PWREx_EnableVddUSB>
}
 8001eaa:	bf00      	nop
 8001eac:	37b0      	adds	r7, #176	@ 0xb0
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000

08001eb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b08e      	sub	sp, #56	@ 0x38
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ec6:	4b34      	ldr	r3, [pc, #208]	@ (8001f98 <HAL_InitTick+0xe0>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eca:	4a33      	ldr	r2, [pc, #204]	@ (8001f98 <HAL_InitTick+0xe0>)
 8001ecc:	f043 0310 	orr.w	r3, r3, #16
 8001ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed2:	4b31      	ldr	r3, [pc, #196]	@ (8001f98 <HAL_InitTick+0xe0>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed6:	f003 0310 	and.w	r3, r3, #16
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ede:	f107 0210 	add.w	r2, r7, #16
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f004 fce3 	bl	80068b4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d103      	bne.n	8001f00 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ef8:	f004 fcb0 	bl	800685c <HAL_RCC_GetPCLK1Freq>
 8001efc:	6378      	str	r0, [r7, #52]	@ 0x34
 8001efe:	e004      	b.n	8001f0a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f00:	f004 fcac 	bl	800685c <HAL_RCC_GetPCLK1Freq>
 8001f04:	4603      	mov	r3, r0
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0c:	4a23      	ldr	r2, [pc, #140]	@ (8001f9c <HAL_InitTick+0xe4>)
 8001f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f12:	0c9b      	lsrs	r3, r3, #18
 8001f14:	3b01      	subs	r3, #1
 8001f16:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f1a:	4a22      	ldr	r2, [pc, #136]	@ (8001fa4 <HAL_InitTick+0xec>)
 8001f1c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f1e:	4b20      	ldr	r3, [pc, #128]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f24:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f26:	4a1e      	ldr	r2, [pc, #120]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f2a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f32:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f38:	4b19      	ldr	r3, [pc, #100]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001f3e:	4818      	ldr	r0, [pc, #96]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f40:	f007 f9fb 	bl	800933a <HAL_TIM_Base_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f4a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d11b      	bne.n	8001f8a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f52:	4813      	ldr	r0, [pc, #76]	@ (8001fa0 <HAL_InitTick+0xe8>)
 8001f54:	f007 fa52 	bl	80093fc <HAL_TIM_Base_Start_IT>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f5e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d111      	bne.n	8001f8a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f66:	2036      	movs	r0, #54	@ 0x36
 8001f68:	f002 f9f0 	bl	800434c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b0f      	cmp	r3, #15
 8001f70:	d808      	bhi.n	8001f84 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f72:	2200      	movs	r2, #0
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	2036      	movs	r0, #54	@ 0x36
 8001f78:	f002 f9cc 	bl	8004314 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa8 <HAL_InitTick+0xf0>)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6013      	str	r3, [r2, #0]
 8001f82:	e002      	b.n	8001f8a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f8a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3738      	adds	r7, #56	@ 0x38
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	431bde83 	.word	0x431bde83
 8001fa0:	20000c08 	.word	0x20000c08
 8001fa4:	40001000 	.word	0x40001000
 8001fa8:	2000002c 	.word	0x2000002c

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <HardFault_Handler+0x4>

08001fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <MemManage_Handler+0x4>

08001fc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <BusFault_Handler+0x4>

08001fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <UsageFault_Handler+0x4>

08001fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 8001fe6:	2002      	movs	r0, #2
 8001fe8:	f002 fde8 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001ff4:	2020      	movs	r0, #32
 8001ff6:	f002 fde1 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001ffa:	2040      	movs	r0, #64	@ 0x40
 8001ffc:	f002 fdde 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8002000:	2080      	movs	r0, #128	@ 0x80
 8002002:	f002 fddb 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002006:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800200a:	f002 fdd7 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}

08002012 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002012:	b580      	push	{r7, lr}
 8002014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002016:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800201a:	f002 fdcf 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800201e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002022:	f002 fdcb 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 8002026:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800202a:	f002 fdc7 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800202e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002032:	f002 fdc3 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002036:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800203a:	f002 fdbf 	bl	8004bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800203e:	bf00      	nop
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <RTC_Alarm_IRQHandler+0x10>)
 800204a:	f005 fd23 	bl	8007a94 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000180 	.word	0x20000180

08002058 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800205c:	4802      	ldr	r0, [pc, #8]	@ (8002068 <TIM6_DAC_IRQHandler+0x10>)
 800205e:	f007 fa3d 	bl	80094dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000c08 	.word	0x20000c08

0800206c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  return 1;
 8002070:	2301      	movs	r3, #1
}
 8002072:	4618      	mov	r0, r3
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <_kill>:

int _kill(int pid, int sig)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002086:	f010 f81d 	bl	80120c4 <__errno>
 800208a:	4603      	mov	r3, r0
 800208c:	2216      	movs	r2, #22
 800208e:	601a      	str	r2, [r3, #0]
  return -1;
 8002090:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002094:	4618      	mov	r0, r3
 8002096:	3708      	adds	r7, #8
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}

0800209c <_exit>:

void _exit (int status)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020a4:	f04f 31ff 	mov.w	r1, #4294967295
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ffe7 	bl	800207c <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ae:	bf00      	nop
 80020b0:	e7fd      	b.n	80020ae <_exit+0x12>

080020b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b086      	sub	sp, #24
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	60f8      	str	r0, [r7, #12]
 80020ba:	60b9      	str	r1, [r7, #8]
 80020bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
 80020c2:	e00a      	b.n	80020da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020c4:	f3af 8000 	nop.w
 80020c8:	4601      	mov	r1, r0
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	1c5a      	adds	r2, r3, #1
 80020ce:	60ba      	str	r2, [r7, #8]
 80020d0:	b2ca      	uxtb	r2, r1
 80020d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	3301      	adds	r3, #1
 80020d8:	617b      	str	r3, [r7, #20]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	429a      	cmp	r2, r3
 80020e0:	dbf0      	blt.n	80020c4 <_read+0x12>
  }

  return len;
 80020e2:	687b      	ldr	r3, [r7, #4]
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3718      	adds	r7, #24
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <_close>:
  }
  return len;
}

int _close(int file)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002114:	605a      	str	r2, [r3, #4]
  return 0;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_isatty>:

int _isatty(int file)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800212c:	2301      	movs	r3, #1
}
 800212e:	4618      	mov	r0, r3
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800213a:	b480      	push	{r7}
 800213c:	b085      	sub	sp, #20
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002146:	2300      	movs	r3, #0
}
 8002148:	4618      	mov	r0, r3
 800214a:	3714      	adds	r7, #20
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800215c:	4a14      	ldr	r2, [pc, #80]	@ (80021b0 <_sbrk+0x5c>)
 800215e:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <_sbrk+0x60>)
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002168:	4b13      	ldr	r3, [pc, #76]	@ (80021b8 <_sbrk+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d102      	bne.n	8002176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002170:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <_sbrk+0x64>)
 8002172:	4a12      	ldr	r2, [pc, #72]	@ (80021bc <_sbrk+0x68>)
 8002174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002176:	4b10      	ldr	r3, [pc, #64]	@ (80021b8 <_sbrk+0x64>)
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4413      	add	r3, r2
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	429a      	cmp	r2, r3
 8002182:	d207      	bcs.n	8002194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002184:	f00f ff9e 	bl	80120c4 <__errno>
 8002188:	4603      	mov	r3, r0
 800218a:	220c      	movs	r2, #12
 800218c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800218e:	f04f 33ff 	mov.w	r3, #4294967295
 8002192:	e009      	b.n	80021a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002194:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <_sbrk+0x64>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800219a:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	4a05      	ldr	r2, [pc, #20]	@ (80021b8 <_sbrk+0x64>)
 80021a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021a6:	68fb      	ldr	r3, [r7, #12]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20018000 	.word	0x20018000
 80021b4:	00000400 	.word	0x00000400
 80021b8:	20000c54 	.word	0x20000c54
 80021bc:	200061b0 	.word	0x200061b0

080021c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021c4:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <SystemInit+0x20>)
 80021c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ca:	4a05      	ldr	r2, [pc, #20]	@ (80021e0 <SystemInit+0x20>)
 80021cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800221c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021e8:	f7ff ffea 	bl	80021c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021ec:	480c      	ldr	r0, [pc, #48]	@ (8002220 <LoopForever+0x6>)
  ldr r1, =_edata
 80021ee:	490d      	ldr	r1, [pc, #52]	@ (8002224 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002228 <LoopForever+0xe>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021f4:	e002      	b.n	80021fc <LoopCopyDataInit>

080021f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021fa:	3304      	adds	r3, #4

080021fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002200:	d3f9      	bcc.n	80021f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002202:	4a0a      	ldr	r2, [pc, #40]	@ (800222c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002204:	4c0a      	ldr	r4, [pc, #40]	@ (8002230 <LoopForever+0x16>)
  movs r3, #0
 8002206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002208:	e001      	b.n	800220e <LoopFillZerobss>

0800220a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800220a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800220c:	3204      	adds	r2, #4

0800220e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800220e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002210:	d3fb      	bcc.n	800220a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002212:	f00f ff5d 	bl	80120d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002216:	f7fe fac9 	bl	80007ac <main>

0800221a <LoopForever>:

LoopForever:
    b LoopForever
 800221a:	e7fe      	b.n	800221a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800221c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002224:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002228:	08014a54 	.word	0x08014a54
  ldr r2, =_sbss
 800222c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002230:	200061b0 	.word	0x200061b0

08002234 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002234:	e7fe      	b.n	8002234 <ADC1_2_IRQHandler>

08002236 <Hex2Num>:
  * @param  a: character to convert
  * @retval integer value.
  */

static  uint8_t Hex2Num(char a)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	71fb      	strb	r3, [r7, #7]
    if (a >= '0' && a <= '9') {                             /* Char is num */
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b2f      	cmp	r3, #47	@ 0x2f
 8002244:	d906      	bls.n	8002254 <Hex2Num+0x1e>
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	2b39      	cmp	r3, #57	@ 0x39
 800224a:	d803      	bhi.n	8002254 <Hex2Num+0x1e>
        return a - '0';
 800224c:	79fb      	ldrb	r3, [r7, #7]
 800224e:	3b30      	subs	r3, #48	@ 0x30
 8002250:	b2db      	uxtb	r3, r3
 8002252:	e014      	b.n	800227e <Hex2Num+0x48>
    } else if (a >= 'a' && a <= 'f') {                      /* Char is lowercase character A - Z (hex) */
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	2b60      	cmp	r3, #96	@ 0x60
 8002258:	d906      	bls.n	8002268 <Hex2Num+0x32>
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	2b66      	cmp	r3, #102	@ 0x66
 800225e:	d803      	bhi.n	8002268 <Hex2Num+0x32>
        return (a - 'a') + 10;
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	3b57      	subs	r3, #87	@ 0x57
 8002264:	b2db      	uxtb	r3, r3
 8002266:	e00a      	b.n	800227e <Hex2Num+0x48>
    } else if (a >= 'A' && a <= 'F') {                      /* Char is uppercase character A - Z (hex) */
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	2b40      	cmp	r3, #64	@ 0x40
 800226c:	d906      	bls.n	800227c <Hex2Num+0x46>
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	2b46      	cmp	r3, #70	@ 0x46
 8002272:	d803      	bhi.n	800227c <Hex2Num+0x46>
        return (a - 'A') + 10;
 8002274:	79fb      	ldrb	r3, [r7, #7]
 8002276:	3b37      	subs	r3, #55	@ 0x37
 8002278:	b2db      	uxtb	r3, r3
 800227a:	e000      	b.n	800227e <Hex2Num+0x48>
    }

    return 0;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <ParseHexNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval Hex value.
  */
static uint32_t ParseHexNumber(char* ptr, uint8_t* cnt)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b084      	sub	sp, #16
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	6039      	str	r1, [r7, #0]
    uint32_t sum = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	60fb      	str	r3, [r7, #12]
    uint8_t i = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	72fb      	strb	r3, [r7, #11]

    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 800229c:	e012      	b.n	80022c4 <ParseHexNumber+0x3a>
        sum <<= 4;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	60fb      	str	r3, [r7, #12]
        sum += Hex2Num(*ptr);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff ffc4 	bl	8002236 <Hex2Num>
 80022ae:	4603      	mov	r3, r0
 80022b0:	461a      	mov	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	4413      	add	r3, r2
 80022b6:	60fb      	str	r3, [r7, #12]
        ptr++;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3301      	adds	r3, #1
 80022bc:	607b      	str	r3, [r7, #4]
        i++;
 80022be:	7afb      	ldrb	r3, [r7, #11]
 80022c0:	3301      	adds	r3, #1
 80022c2:	72fb      	strb	r3, [r7, #11]
    while (CHARISHEXNUM(*ptr)) {                    		/* Parse number */
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	2b2f      	cmp	r3, #47	@ 0x2f
 80022ca:	d903      	bls.n	80022d4 <ParseHexNumber+0x4a>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b39      	cmp	r3, #57	@ 0x39
 80022d2:	d9e4      	bls.n	800229e <ParseHexNumber+0x14>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b60      	cmp	r3, #96	@ 0x60
 80022da:	d903      	bls.n	80022e4 <ParseHexNumber+0x5a>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b66      	cmp	r3, #102	@ 0x66
 80022e2:	d9dc      	bls.n	800229e <ParseHexNumber+0x14>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b40      	cmp	r3, #64	@ 0x40
 80022ea:	d903      	bls.n	80022f4 <ParseHexNumber+0x6a>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b46      	cmp	r3, #70	@ 0x46
 80022f2:	d9d4      	bls.n	800229e <ParseHexNumber+0x14>
    }

    if (cnt != NULL) {                               		/* Save number of characters used for number */
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <ParseHexNumber+0x76>
        *cnt = i;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	7afa      	ldrb	r2, [r7, #11]
 80022fe:	701a      	strb	r2, [r3, #0]
    }
    return sum;                                        		/* Return number */
 8002300:	68fb      	ldr	r3, [r7, #12]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(char* ptr, uint8_t* cnt)
{
 800230a:	b480      	push	{r7}
 800230c:	b085      	sub	sp, #20
 800230e:	af00      	add	r7, sp, #0
 8002310:	6078      	str	r0, [r7, #4]
 8002312:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0, i = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	2300      	movs	r3, #0
 800231a:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800231c:	2300      	movs	r3, #0
 800231e:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                		/* Check for minus character */
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2b2d      	cmp	r3, #45	@ 0x2d
 8002326:	d119      	bne.n	800235c <ParseNumber+0x52>
        minus = 1;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	3301      	adds	r3, #1
 8002330:	607b      	str	r3, [r7, #4]
        i++;
 8002332:	7bbb      	ldrb	r3, [r7, #14]
 8002334:	3301      	adds	r3, #1
 8002336:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 8002338:	e010      	b.n	800235c <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800233a:	68ba      	ldr	r2, [r7, #8]
 800233c:	4613      	mov	r3, r2
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	461a      	mov	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	3b30      	subs	r3, #48	@ 0x30
 800234c:	4413      	add	r3, r2
 800234e:	60bb      	str	r3, [r7, #8]
        ptr++;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3301      	adds	r3, #1
 8002354:	607b      	str	r3, [r7, #4]
        i++;
 8002356:	7bbb      	ldrb	r3, [r7, #14]
 8002358:	3301      	adds	r3, #1
 800235a:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                        		/* Parse number */
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b2f      	cmp	r3, #47	@ 0x2f
 8002362:	d903      	bls.n	800236c <ParseNumber+0x62>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	2b39      	cmp	r3, #57	@ 0x39
 800236a:	d9e6      	bls.n	800233a <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                		/* Save number of characters used for number */
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d002      	beq.n	8002378 <ParseNumber+0x6e>
        *cnt = i;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	7bba      	ldrb	r2, [r7, #14]
 8002376:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                    		/* Minus detected */
 8002378:	7bfb      	ldrb	r3, [r7, #15]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <ParseNumber+0x7a>
        return 0 - sum;
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	425b      	negs	r3, r3
 8002382:	e000      	b.n	8002386 <ParseNumber+0x7c>
    }
    return sum;                                       		/* Return number */
 8002384:	68bb      	ldr	r3, [r7, #8]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <ParseMAC>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to MAC array
  * @retval None.
  */
static void ParseMAC(char* ptr, uint8_t* arr)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b084      	sub	sp, #16
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
 800239a:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 800239c:	2300      	movs	r3, #0
 800239e:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80023a0:	e019      	b.n	80023d6 <ParseMAC+0x44>
    hexcnt = 1;
 80023a2:	2301      	movs	r3, #1
 80023a4:	73bb      	strb	r3, [r7, #14]
    if(*ptr != ':')
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	2b3a      	cmp	r3, #58	@ 0x3a
 80023ac:	d00e      	beq.n	80023cc <ParseMAC+0x3a>
    {
      arr[hexnum++] = ParseHexNumber(ptr, &hexcnt);
 80023ae:	f107 030e 	add.w	r3, r7, #14
 80023b2:	4619      	mov	r1, r3
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f7ff ff68 	bl	800228a <ParseHexNumber>
 80023ba:	4601      	mov	r1, r0
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	1c5a      	adds	r2, r3, #1
 80023c0:	73fa      	strb	r2, [r7, #15]
 80023c2:	461a      	mov	r2, r3
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	4413      	add	r3, r2
 80023c8:	b2ca      	uxtb	r2, r1
 80023ca:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 80023cc:	7bbb      	ldrb	r3, [r7, #14]
 80023ce:	461a      	mov	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4413      	add	r3, r2
 80023d4:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1e1      	bne.n	80023a2 <ParseMAC+0x10>
  }
}
 80023de:	bf00      	nop
 80023e0:	bf00      	nop
 80023e2:	3710      	adds	r7, #16
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <ParseIP>:
  * @param  ptr: pointer to string
  * @param  arr: pointer to IP array
  * @retval None.
  */
static  void ParseIP(char* ptr, uint8_t* arr)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	6039      	str	r1, [r7, #0]
  uint8_t hexnum = 0, hexcnt;
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]

  while(* ptr) {
 80023f6:	e019      	b.n	800242c <ParseIP+0x44>
    hexcnt = 1;
 80023f8:	2301      	movs	r3, #1
 80023fa:	73bb      	strb	r3, [r7, #14]
    if(*ptr != '.')
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b2e      	cmp	r3, #46	@ 0x2e
 8002402:	d00e      	beq.n	8002422 <ParseIP+0x3a>
    {
      arr[hexnum++] = ParseNumber(ptr, &hexcnt);
 8002404:	f107 030e 	add.w	r3, r7, #14
 8002408:	4619      	mov	r1, r3
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff ff7d 	bl	800230a <ParseNumber>
 8002410:	4601      	mov	r1, r0
 8002412:	7bfb      	ldrb	r3, [r7, #15]
 8002414:	1c5a      	adds	r2, r3, #1
 8002416:	73fa      	strb	r2, [r7, #15]
 8002418:	461a      	mov	r2, r3
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	4413      	add	r3, r2
 800241e:	b2ca      	uxtb	r2, r1
 8002420:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + hexcnt;
 8002422:	7bbb      	ldrb	r3, [r7, #14]
 8002424:	461a      	mov	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	607b      	str	r3, [r7, #4]
  while(* ptr) {
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1e1      	bne.n	80023f8 <ParseIP+0x10>
  }
}
 8002434:	bf00      	nop
 8002436:	bf00      	nop
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
	...

08002440 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  ptr: pointer to string
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj,uint8_t *pdata)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	3302      	adds	r3, #2
 8002452:	4934      	ldr	r1, [pc, #208]	@ (8002524 <AT_ParseInfo+0xe4>)
 8002454:	4618      	mov	r0, r3
 8002456:	f00f fd1f 	bl	8011e98 <strtok>
 800245a:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 800245c:	e05a      	b.n	8002514 <AT_ParseInfo+0xd4>
    switch (num++) {
 800245e:	7afb      	ldrb	r3, [r7, #11]
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	72fa      	strb	r2, [r7, #11]
 8002464:	2b06      	cmp	r3, #6
 8002466:	d84f      	bhi.n	8002508 <AT_ParseInfo+0xc8>
 8002468:	a201      	add	r2, pc, #4	@ (adr r2, 8002470 <AT_ParseInfo+0x30>)
 800246a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246e:	bf00      	nop
 8002470:	0800248d 	.word	0x0800248d
 8002474:	0800249b 	.word	0x0800249b
 8002478:	080024ab 	.word	0x080024ab
 800247c:	080024bb 	.word	0x080024bb
 8002480:	080024cb 	.word	0x080024cb
 8002484:	080024db 	.word	0x080024db
 8002488:	080024ef 	.word	0x080024ef
    case 0:
      strncpy((char *)Obj->Product_ID,  ptr, ES_WIFI_PRODUCT_ID_SIZE);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2220      	movs	r2, #32
 8002490:	68f9      	ldr	r1, [r7, #12]
 8002492:	4618      	mov	r0, r3
 8002494:	f00f fcec 	bl	8011e70 <strncpy>
      break;
 8002498:	e037      	b.n	800250a <AT_ParseInfo+0xca>

    case 1:
      strncpy((char *)Obj->FW_Rev,  ptr, ES_WIFI_FW_REV_SIZE );
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3320      	adds	r3, #32
 800249e:	2218      	movs	r2, #24
 80024a0:	68f9      	ldr	r1, [r7, #12]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f00f fce4 	bl	8011e70 <strncpy>
      break;
 80024a8:	e02f      	b.n	800250a <AT_ParseInfo+0xca>

    case 2:
      strncpy((char *)Obj->API_Rev,  ptr, ES_WIFI_API_REV_SIZE);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3338      	adds	r3, #56	@ 0x38
 80024ae:	2210      	movs	r2, #16
 80024b0:	68f9      	ldr	r1, [r7, #12]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f00f fcdc 	bl	8011e70 <strncpy>
      break;
 80024b8:	e027      	b.n	800250a <AT_ParseInfo+0xca>

    case 3:
      strncpy((char *)Obj->Stack_Rev,  ptr, ES_WIFI_STACK_REV_SIZE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	3348      	adds	r3, #72	@ 0x48
 80024be:	2210      	movs	r2, #16
 80024c0:	68f9      	ldr	r1, [r7, #12]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f00f fcd4 	bl	8011e70 <strncpy>
      break;
 80024c8:	e01f      	b.n	800250a <AT_ParseInfo+0xca>

    case 4:
      strncpy((char *)Obj->RTOS_Rev,  ptr, ES_WIFI_RTOS_REV_SIZE);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	3358      	adds	r3, #88	@ 0x58
 80024ce:	2210      	movs	r2, #16
 80024d0:	68f9      	ldr	r1, [r7, #12]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f00f fccc 	bl	8011e70 <strncpy>
      break;
 80024d8:	e017      	b.n	800250a <AT_ParseInfo+0xca>

    case 5:
      Obj->CPU_Clock = ParseNumber(ptr, NULL);
 80024da:	2100      	movs	r1, #0
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f7ff ff14 	bl	800230a <ParseNumber>
 80024e2:	4603      	mov	r3, r0
 80024e4:	461a      	mov	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 80024ec:	e00d      	b.n	800250a <AT_ParseInfo+0xca>

    case 6:
      ptr = strtok(ptr, "\r");
 80024ee:	490e      	ldr	r1, [pc, #56]	@ (8002528 <AT_ParseInfo+0xe8>)
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f00f fcd1 	bl	8011e98 <strtok>
 80024f6:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name,  ptr, ES_WIFI_PRODUCT_NAME_SIZE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3368      	adds	r3, #104	@ 0x68
 80024fc:	2220      	movs	r2, #32
 80024fe:	68f9      	ldr	r1, [r7, #12]
 8002500:	4618      	mov	r0, r3
 8002502:	f00f fcb5 	bl	8011e70 <strncpy>
      break;
 8002506:	e000      	b.n	800250a <AT_ParseInfo+0xca>

    default: break;
 8002508:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800250a:	4906      	ldr	r1, [pc, #24]	@ (8002524 <AT_ParseInfo+0xe4>)
 800250c:	2000      	movs	r0, #0
 800250e:	f00f fcc3 	bl	8011e98 <strtok>
 8002512:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1a1      	bne.n	800245e <AT_ParseInfo+0x1e>
  }
}
 800251a:	bf00      	nop
 800251c:	bf00      	nop
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	08013604 	.word	0x08013604
 8002528:	08013608 	.word	0x08013608

0800252c <AT_ParseConnSettings>:
  * @param  NetSettings: settings
  * @param  pdata: pointer to data
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 8002536:	2300      	movs	r3, #0
 8002538:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	3302      	adds	r3, #2
 800253e:	4952      	ldr	r1, [pc, #328]	@ (8002688 <AT_ParseConnSettings+0x15c>)
 8002540:	4618      	mov	r0, r3
 8002542:	f00f fca9 	bl	8011e98 <strtok>
 8002546:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 8002548:	e095      	b.n	8002676 <AT_ParseConnSettings+0x14a>
    switch (num++) {
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	73fa      	strb	r2, [r7, #15]
 8002550:	2b0b      	cmp	r3, #11
 8002552:	d87f      	bhi.n	8002654 <AT_ParseConnSettings+0x128>
 8002554:	a201      	add	r2, pc, #4	@ (adr r2, 800255c <AT_ParseConnSettings+0x30>)
 8002556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800255a:	bf00      	nop
 800255c:	0800258d 	.word	0x0800258d
 8002560:	0800259b 	.word	0x0800259b
 8002564:	080025ab 	.word	0x080025ab
 8002568:	080025bf 	.word	0x080025bf
 800256c:	080025d3 	.word	0x080025d3
 8002570:	080025e7 	.word	0x080025e7
 8002574:	080025f5 	.word	0x080025f5
 8002578:	08002603 	.word	0x08002603
 800257c:	08002611 	.word	0x08002611
 8002580:	0800261f 	.word	0x0800261f
 8002584:	0800262d 	.word	0x0800262d
 8002588:	08002641 	.word	0x08002641
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, ES_WIFI_MAX_SSID_NAME_SIZE + 1);
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2221      	movs	r2, #33	@ 0x21
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	4618      	mov	r0, r3
 8002594:	f00f fc6c 	bl	8011e70 <strncpy>
      break;
 8002598:	e05d      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 1:
      strncpy((char *)NetSettings->pswd,  ptr, ES_WIFI_MAX_PSWD_NAME_SIZE + 1);
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	3321      	adds	r3, #33	@ 0x21
 800259e:	2221      	movs	r2, #33	@ 0x21
 80025a0:	68b9      	ldr	r1, [r7, #8]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f00f fc64 	bl	8011e70 <strncpy>
      break;
 80025a8:	e055      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 2:
        NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80025aa:	2100      	movs	r1, #0
 80025ac:	68b8      	ldr	r0, [r7, #8]
 80025ae:	f7ff feac 	bl	800230a <ParseNumber>
 80025b2:	4603      	mov	r3, r0
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 80025bc:	e04b      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 3:
      NetSettings->DHCP_IsEnabled = ParseNumber(ptr, NULL);
 80025be:	2100      	movs	r1, #0
 80025c0:	68b8      	ldr	r0, [r7, #8]
 80025c2:	f7ff fea2 	bl	800230a <ParseNumber>
 80025c6:	4603      	mov	r3, r0
 80025c8:	b2da      	uxtb	r2, r3
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 80025d0:	e041      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 80025d2:	2100      	movs	r1, #0
 80025d4:	68b8      	ldr	r0, [r7, #8]
 80025d6:	f7ff fe98 	bl	800230a <ParseNumber>
 80025da:	4603      	mov	r3, r0
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 80025e4:	e037      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr);
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	3348      	adds	r3, #72	@ 0x48
 80025ea:	4619      	mov	r1, r3
 80025ec:	68b8      	ldr	r0, [r7, #8]
 80025ee:	f7ff fefb 	bl	80023e8 <ParseIP>
      break;
 80025f2:	e030      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	334c      	adds	r3, #76	@ 0x4c
 80025f8:	4619      	mov	r1, r3
 80025fa:	68b8      	ldr	r0, [r7, #8]
 80025fc:	f7ff fef4 	bl	80023e8 <ParseIP>
      break;
 8002600:	e029      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	3350      	adds	r3, #80	@ 0x50
 8002606:	4619      	mov	r1, r3
 8002608:	68b8      	ldr	r0, [r7, #8]
 800260a:	f7ff feed 	bl	80023e8 <ParseIP>
      break;
 800260e:	e022      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 8:
      ParseIP(ptr, NetSettings->DNS1);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	3354      	adds	r3, #84	@ 0x54
 8002614:	4619      	mov	r1, r3
 8002616:	68b8      	ldr	r0, [r7, #8]
 8002618:	f7ff fee6 	bl	80023e8 <ParseIP>
      break;
 800261c:	e01b      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 9:
      ParseIP(ptr, NetSettings->DNS2);
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	3358      	adds	r3, #88	@ 0x58
 8002622:	4619      	mov	r1, r3
 8002624:	68b8      	ldr	r0, [r7, #8]
 8002626:	f7ff fedf 	bl	80023e8 <ParseIP>
      break;
 800262a:	e014      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 10:
      NetSettings->JoinRetries = ParseNumber(ptr, NULL);
 800262c:	2100      	movs	r1, #0
 800262e:	68b8      	ldr	r0, [r7, #8]
 8002630:	f7ff fe6b 	bl	800230a <ParseNumber>
 8002634:	4603      	mov	r3, r0
 8002636:	b2da      	uxtb	r2, r3
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 800263e:	e00a      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    case 11:
      NetSettings->AutoConnect = ParseNumber(ptr, NULL);
 8002640:	2100      	movs	r1, #0
 8002642:	68b8      	ldr	r0, [r7, #8]
 8002644:	f7ff fe61 	bl	800230a <ParseNumber>
 8002648:	4603      	mov	r3, r0
 800264a:	b2da      	uxtb	r2, r3
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8002652:	e000      	b.n	8002656 <AT_ParseConnSettings+0x12a>

    default:
      break;
 8002654:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002656:	490c      	ldr	r1, [pc, #48]	@ (8002688 <AT_ParseConnSettings+0x15c>)
 8002658:	2000      	movs	r0, #0
 800265a:	f00f fc1d 	bl	8011e98 <strtok>
 800265e:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d007      	beq.n	8002676 <AT_ParseConnSettings+0x14a>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	3b01      	subs	r3, #1
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b2c      	cmp	r3, #44	@ 0x2c
 800266e:	d102      	bne.n	8002676 <AT_ParseConnSettings+0x14a>
    { /* Ignore empty fields */
      num++;
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	3301      	adds	r3, #1
 8002674:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b00      	cmp	r3, #0
 800267a:	f47f af66 	bne.w	800254a <AT_ParseConnSettings+0x1e>
    }
  }
}
 800267e:	bf00      	nop
 8002680:	bf00      	nop
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	08013604 	.word	0x08013604

0800268c <AT_ParseIsConnected>:
  * @param  pdata: pointer to data
  * @param  isConnected: pointer to result
  * @retval None.
  */
static void AT_ParseIsConnected(char *pdata, uint8_t *isConnected)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  *isConnected = (pdata[2] == '1') ? 1 : 0;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3302      	adds	r3, #2
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b31      	cmp	r3, #49	@ 0x31
 800269e:	bf0c      	ite	eq
 80026a0:	2301      	moveq	r3, #1
 80026a2:	2300      	movne	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	461a      	mov	r2, r3
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	701a      	strb	r2, [r3, #0]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <AT_ExecuteCommand>:
  * @param  cmd: pointer to command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pdata)
{
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  int ret = 0;
 80026c4:	2300      	movs	r3, #0
 80026c6:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	82fb      	strh	r3, [r7, #22]
  LOCK_WIFI();

  ret = Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 80026d2:	68b8      	ldr	r0, [r7, #8]
 80026d4:	f7fd fd7c 	bl	80001d0 <strlen>
 80026d8:	4603      	mov	r3, r0
 80026da:	b299      	uxth	r1, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 80026e2:	461a      	mov	r2, r3
 80026e4:	68b8      	ldr	r0, [r7, #8]
 80026e6:	47a0      	blx	r4
 80026e8:	4603      	mov	r3, r0
 80026ea:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	dd3e      	ble.n	8002770 <AT_ExecuteCommand+0xb8>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80026fe:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	4798      	blx	r3
 8002706:	4603      	mov	r3, r0
 8002708:	82fb      	strh	r3, [r7, #22]
    if((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 800270a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800270e:	2b00      	cmp	r3, #0
 8002710:	dd27      	ble.n	8002762 <AT_ExecuteCommand+0xaa>
 8002712:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002716:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800271a:	dc22      	bgt.n	8002762 <AT_ExecuteCommand+0xaa>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 800271c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002720:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8002724:	d105      	bne.n	8002732 <AT_ExecuteCommand+0x7a>
      {
        // ES_WIFI_DATA_SIZE maybe too small !!
        recv_len--;
 8002726:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800272a:	b29b      	uxth	r3, r3
 800272c:	3b01      	subs	r3, #1
 800272e:	b29b      	uxth	r3, r3
 8002730:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8002732:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	4413      	add	r3, r2
 800273a:	2200      	movs	r2, #0
 800273c:	701a      	strb	r2, [r3, #0]
      if(strstr((char *)pdata, AT_OK_STRING))
 800273e:	490f      	ldr	r1, [pc, #60]	@ (800277c <AT_ExecuteCommand+0xc4>)
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f00f fc05 	bl	8011f50 <strstr>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <AT_ExecuteCommand+0x98>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 800274c:	2300      	movs	r3, #0
 800274e:	e010      	b.n	8002772 <AT_ExecuteCommand+0xba>
      }
      else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002750:	490b      	ldr	r1, [pc, #44]	@ (8002780 <AT_ExecuteCommand+0xc8>)
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f00f fbfc 	bl	8011f50 <strstr>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <AT_ExecuteCommand+0xaa>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800275e:	2305      	movs	r3, #5
 8002760:	e007      	b.n	8002772 <AT_ExecuteCommand+0xba>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002762:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002766:	f113 0f04 	cmn.w	r3, #4
 800276a:	d101      	bne.n	8002770 <AT_ExecuteCommand+0xb8>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 800276c:	2306      	movs	r3, #6
 800276e:	e000      	b.n	8002772 <AT_ExecuteCommand+0xba>
    }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002770:	2304      	movs	r3, #4
}
 8002772:	4618      	mov	r0, r3
 8002774:	371c      	adds	r7, #28
 8002776:	46bd      	mov	sp, r7
 8002778:	bd90      	pop	{r4, r7, pc}
 800277a:	bf00      	nop
 800277c:	08013618 	.word	0x08013618
 8002780:	08013624 	.word	0x08013624

08002784 <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */

static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd, uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
 8002790:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8002796:	2300      	movs	r3, #0
 8002798:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 800279a:	2300      	movs	r3, #0
 800279c:	827b      	strh	r3, [r7, #18]
  uint16_t n ;

  LOCK_WIFI();
  cmd_len = strlen((char*)cmd);
 800279e:	68b8      	ldr	r0, [r7, #8]
 80027a0:	f7fd fd16 	bl	80001d0 <strlen>
 80027a4:	4603      	mov	r3, r0
 80027a6:	827b      	strh	r3, [r7, #18]

  /* can send only even number of byte on first send */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 80027a8:	8a7b      	ldrh	r3, [r7, #18]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <AT_RequestSendData+0x32>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e053      	b.n	800285e <AT_RequestSendData+0xda>
  n=Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80027c2:	8a79      	ldrh	r1, [r7, #18]
 80027c4:	68b8      	ldr	r0, [r7, #8]
 80027c6:	4798      	blx	r3
 80027c8:	4603      	mov	r3, r0
 80027ca:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 80027cc:	8a3a      	ldrh	r2, [r7, #16]
 80027ce:	8a7b      	ldrh	r3, [r7, #18]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d143      	bne.n	800285c <AT_RequestSendData+0xd8>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80027e0:	8879      	ldrh	r1, [r7, #2]
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	4798      	blx	r3
 80027e6:	4603      	mov	r3, r0
 80027e8:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 80027ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80027ee:	887b      	ldrh	r3, [r7, #2]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d131      	bne.n	8002858 <AT_RequestSendData+0xd4>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 8002800:	2100      	movs	r1, #0
 8002802:	6a38      	ldr	r0, [r7, #32]
 8002804:	4798      	blx	r3
 8002806:	4603      	mov	r3, r0
 8002808:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 800280a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800280e:	2b00      	cmp	r3, #0
 8002810:	dd19      	ble.n	8002846 <AT_RequestSendData+0xc2>
      {
        *(pdata+recv_len) = 0;
 8002812:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002816:	6a3a      	ldr	r2, [r7, #32]
 8002818:	4413      	add	r3, r2
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 800281e:	4912      	ldr	r1, [pc, #72]	@ (8002868 <AT_RequestSendData+0xe4>)
 8002820:	6a38      	ldr	r0, [r7, #32]
 8002822:	f00f fb95 	bl	8011f50 <strstr>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <AT_RequestSendData+0xac>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	e016      	b.n	800285e <AT_RequestSendData+0xda>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002830:	490e      	ldr	r1, [pc, #56]	@ (800286c <AT_RequestSendData+0xe8>)
 8002832:	6a38      	ldr	r0, [r7, #32]
 8002834:	f00f fb8c 	bl	8011f50 <strstr>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <AT_RequestSendData+0xbe>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800283e:	2305      	movs	r3, #5
 8002840:	e00d      	b.n	800285e <AT_RequestSendData+0xda>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8002842:	2302      	movs	r3, #2
 8002844:	e00b      	b.n	800285e <AT_RequestSendData+0xda>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002846:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800284a:	f113 0f04 	cmn.w	r3, #4
 800284e:	d101      	bne.n	8002854 <AT_RequestSendData+0xd0>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8002850:	2306      	movs	r3, #6
 8002852:	e004      	b.n	800285e <AT_RequestSendData+0xda>
      }
      return ES_WIFI_STATUS_ERROR;
 8002854:	2302      	movs	r3, #2
 8002856:	e002      	b.n	800285e <AT_RequestSendData+0xda>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8002858:	2302      	movs	r3, #2
 800285a:	e000      	b.n	800285e <AT_RequestSendData+0xda>
    }
  }
  return ES_WIFI_STATUS_IO_ERROR;
 800285c:	2304      	movs	r3, #4
}
 800285e:	4618      	mov	r0, r3
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	08013618 	.word	0x08013618
 800286c:	08013624 	.word	0x08013624

08002870 <AT_RequestReceiveData>:
  * @param  Reqlen : requested Data length.
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t* cmd, char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8002870:	b590      	push	{r4, r7, lr}
 8002872:	b087      	sub	sp, #28
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002884:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();
  if(Obj->fops.IO_Send(cmd, strlen((char*)cmd), Obj->Timeout) > 0)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 800288c:	68b8      	ldr	r0, [r7, #8]
 800288e:	f7fd fc9f 	bl	80001d0 <strlen>
 8002892:	4603      	mov	r3, r0
 8002894:	b299      	uxth	r1, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	@ 0x6a0
 800289c:	461a      	mov	r2, r3
 800289e:	68b8      	ldr	r0, [r7, #8]
 80028a0:	47a0      	blx	r4
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	dd6f      	ble.n	8002988 <AT_RequestReceiveData+0x118>
  {
    len = Obj->fops.IO_Receive(p, 0 , Obj->Timeout);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	f8d2 26a0 	ldr.w	r2, [r2, #1696]	@ 0x6a0
 80028b4:	2100      	movs	r1, #0
 80028b6:	6938      	ldr	r0, [r7, #16]
 80028b8:	4798      	blx	r3
 80028ba:	4603      	mov	r3, r0
 80028bc:	617b      	str	r3, [r7, #20]
    if ((p[0]!='\r') || (p[1]!='\n'))
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b0d      	cmp	r3, #13
 80028c4:	d104      	bne.n	80028d0 <AT_RequestReceiveData+0x60>
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	3301      	adds	r3, #1
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	2b0a      	cmp	r3, #10
 80028ce:	d001      	beq.n	80028d4 <AT_RequestReceiveData+0x64>
    {
     return  ES_WIFI_STATUS_IO_ERROR;
 80028d0:	2304      	movs	r3, #4
 80028d2:	e05a      	b.n	800298a <AT_RequestReceiveData+0x11a>
    }
    len-=2;
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	3b02      	subs	r3, #2
 80028d8:	617b      	str	r3, [r7, #20]
    p+=2;
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	3302      	adds	r3, #2
 80028de:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	2b07      	cmp	r3, #7
 80028e4:	d94a      	bls.n	800297c <AT_RequestReceiveData+0x10c>
    {
     while(len && (p[len-1]==0x15)) len--;
 80028e6:	e002      	b.n	80028ee <AT_RequestReceiveData+0x7e>
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d006      	beq.n	8002902 <AT_RequestReceiveData+0x92>
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	3b01      	subs	r3, #1
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4413      	add	r3, r2
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b15      	cmp	r3, #21
 8002900:	d0f2      	beq.n	80028e8 <AT_RequestReceiveData+0x78>
     p[len] = '\0';
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	4413      	add	r3, r2
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
     if(strstr( (char*) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	3b08      	subs	r3, #8
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	4413      	add	r3, r2
 8002914:	491f      	ldr	r1, [pc, #124]	@ (8002994 <AT_RequestReceiveData+0x124>)
 8002916:	4618      	mov	r0, r3
 8002918:	f00f fb1a 	bl	8011f50 <strstr>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d016      	beq.n	8002950 <AT_RequestReceiveData+0xe0>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	b29b      	uxth	r3, r3
 8002926:	3b08      	subs	r3, #8
 8002928:	b29a      	uxth	r2, r3
 800292a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800292c:	801a      	strh	r2, [r3, #0]
	   if (*ReadData > Reqlen)
 800292e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	429a      	cmp	r2, r3
 8002936:	d202      	bcs.n	800293e <AT_RequestReceiveData+0xce>
       {
         *ReadData = Reqlen;
 8002938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800293a:	887a      	ldrh	r2, [r7, #2]
 800293c:	801a      	strh	r2, [r3, #0]
       }
       memcpy(pdata, p, *ReadData);
 800293e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002940:	881b      	ldrh	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	6939      	ldr	r1, [r7, #16]
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f00f fbe9 	bl	801211e <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	e01c      	b.n	800298a <AT_RequestReceiveData+0x11a>
     }
     else if(memcmp((char *)p + len - AT_DELIMETER_LEN , AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	3b04      	subs	r3, #4
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4413      	add	r3, r2
 8002958:	2204      	movs	r2, #4
 800295a:	490f      	ldr	r1, [pc, #60]	@ (8002998 <AT_RequestReceiveData+0x128>)
 800295c:	4618      	mov	r0, r3
 800295e:	f00f fa55 	bl	8011e0c <memcmp>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d104      	bne.n	8002972 <AT_RequestReceiveData+0x102>
     {
       *ReadData = 0;
 8002968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800296a:	2200      	movs	r2, #0
 800296c:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 800296e:	2305      	movs	r3, #5
 8002970:	e00b      	b.n	800298a <AT_RequestReceiveData+0x11a>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8002972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002974:	2200      	movs	r2, #0
 8002976:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002978:	2305      	movs	r3, #5
 800297a:	e006      	b.n	800298a <AT_RequestReceiveData+0x11a>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f113 0f04 	cmn.w	r3, #4
 8002982:	d101      	bne.n	8002988 <AT_RequestReceiveData+0x118>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8002984:	2306      	movs	r3, #6
 8002986:	e000      	b.n	800298a <AT_RequestReceiveData+0x11a>
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002988:	2304      	movs	r3, #4
}
 800298a:	4618      	mov	r0, r3
 800298c:	371c      	adds	r7, #28
 800298e:	46bd      	mov	sp, r7
 8002990:	bd90      	pop	{r4, r7, pc}
 8002992:	bf00      	nop
 8002994:	08013618 	.word	0x08013618
 8002998:	0801362c 	.word	0x0801362c

0800299c <ES_WIFI_Init>:
  * @brief  Initialize WIFI module.
  * @param  Obj: pointer to module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t  ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80029a4:	2302      	movs	r3, #2
 80029a6:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029ae:	f8c3 26a0 	str.w	r2, [r3, #1696]	@ 0x6a0

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 80029b8:	2000      	movs	r0, #0
 80029ba:	4798      	blx	r3
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d113      	bne.n	80029ea <ES_WIFI_Init+0x4e>
  {
    ret = AT_ExecuteCommand(Obj,(uint8_t*)"I?\r\n", Obj->CmdData);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029c8:	461a      	mov	r2, r3
 80029ca:	490a      	ldr	r1, [pc, #40]	@ (80029f4 <ES_WIFI_Init+0x58>)
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff fe73 	bl	80026b8 <AT_ExecuteCommand>
 80029d2:	4603      	mov	r3, r0
 80029d4:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 80029d6:	7bfb      	ldrb	r3, [r7, #15]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d106      	bne.n	80029ea <ES_WIFI_Init+0x4e>
    {
      AT_ParseInfo (Obj, Obj->CmdData);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80029e2:	4619      	mov	r1, r3
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff fd2b 	bl	8002440 <AT_ParseInfo>
    }
  }
  UNLOCK_WIFI();
  return ret;
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	08013634 	.word	0x08013634

080029f8 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func  IO_Receive)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
 8002a04:	603b      	str	r3, [r7, #0]
  if(!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00b      	beq.n	8002a24 <ES_WIFI_RegisterBusIO+0x2c>
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d008      	beq.n	8002a24 <ES_WIFI_RegisterBusIO+0x2c>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d005      	beq.n	8002a24 <ES_WIFI_RegisterBusIO+0x2c>
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d002      	beq.n	8002a24 <ES_WIFI_RegisterBusIO+0x2c>
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d101      	bne.n	8002a28 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002a24:	2302      	movs	r3, #2
 8002a26:	e014      	b.n	8002a52 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
	...

08002a60 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char* SSID,
                                         const char* Password,
                                         ES_WIFI_SecurityType_t SecType)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
 8002a6c:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C1=%s\r", SSID);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	4932      	ldr	r1, [pc, #200]	@ (8002b40 <ES_WIFI_Connect+0xe0>)
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f00f f8cd 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	68f8      	ldr	r0, [r7, #12]
 8002a8e:	f7ff fe13 	bl	80026b8 <AT_ExecuteCommand>
 8002a92:	4603      	mov	r3, r0
 8002a94:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002a96:	7dfb      	ldrb	r3, [r7, #23]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d14b      	bne.n	8002b34 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char*)Obj->CmdData,"C2=%s\r", Password);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	4927      	ldr	r1, [pc, #156]	@ (8002b44 <ES_WIFI_Connect+0xe4>)
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f00f f8b6 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ab8:	461a      	mov	r2, r3
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f7ff fdfc 	bl	80026b8 <AT_ExecuteCommand>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002ac4:	7dfb      	ldrb	r3, [r7, #23]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d134      	bne.n	8002b34 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	78fa      	ldrb	r2, [r7, #3]
 8002ace:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char*)Obj->CmdData,"C3=%d\r", (uint8_t)SecType);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	491b      	ldr	r1, [pc, #108]	@ (8002b48 <ES_WIFI_Connect+0xe8>)
 8002adc:	4618      	mov	r0, r3
 8002ade:	f00f f89b 	bl	8011c18 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002aee:	461a      	mov	r2, r3
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f7ff fde1 	bl	80026b8 <AT_ExecuteCommand>
 8002af6:	4603      	mov	r3, r0
 8002af8:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002afa:	7dfb      	ldrb	r3, [r7, #23]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d119      	bne.n	8002b34 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char*)Obj->CmdData,"C0\r");
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b06:	4911      	ldr	r1, [pc, #68]	@ (8002b4c <ES_WIFI_Connect+0xec>)
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f00f f885 	bl	8011c18 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f7ff fdcb 	bl	80026b8 <AT_ExecuteCommand>
 8002b22:	4603      	mov	r3, r0
 8002b24:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002b26:	7dfb      	ldrb	r3, [r7, #23]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d103      	bne.n	8002b34 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002b34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3718      	adds	r7, #24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	0801364c 	.word	0x0801364c
 8002b44:	08013654 	.word	0x08013654
 8002b48:	0801365c 	.word	0x0801365c
 8002b4c:	08013664 	.word	0x08013664

08002b50 <ES_WIFI_IsConnected>:
/**
  * @brief  Check whether the module is connected to an access point.
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret ;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"CS\r");
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b5e:	4911      	ldr	r1, [pc, #68]	@ (8002ba4 <ES_WIFI_IsConnected+0x54>)
 8002b60:	4618      	mov	r0, r3
 8002b62:	f00f f859 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002b72:	461a      	mov	r2, r3
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff fd9f 	bl	80026b8 <AT_ExecuteCommand>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d108      	bne.n	8002b96 <ES_WIFI_IsConnected+0x46>
  {
    AT_ParseIsConnected((char *)Obj->CmdData, &(Obj->NetSettings.IsConnected));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	33d2      	adds	r3, #210	@ 0xd2
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4610      	mov	r0, r2
 8002b92:	f7ff fd7b 	bl	800268c <AT_ParseIsConnected>
  }
  UNLOCK_WIFI();
  return Obj->NetSettings.IsConnected;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3710      	adds	r7, #16
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	08013668 	.word	0x08013668

08002ba8 <ES_WIFI_GetNetworkSettings>:
  * @param  Obj: pointer to module handle
  * @param  Pointer to network setting structure.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"C?\r");
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002bb6:	4910      	ldr	r1, [pc, #64]	@ (8002bf8 <ES_WIFI_GetNetworkSettings+0x50>)
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f00f f82d 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002bca:	461a      	mov	r2, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff fd73 	bl	80026b8 <AT_ExecuteCommand>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d108      	bne.n	8002bee <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	338d      	adds	r3, #141	@ 0x8d
 8002be6:	4619      	mov	r1, r3
 8002be8:	4610      	mov	r0, r2
 8002bea:	f7ff fc9f 	bl	800252c <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();
  return ret;
 8002bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	08013670 	.word	0x08013670

08002bfc <ES_WIFI_GetMACAddress>:
  * @param  Obj: pointer to module handle
  * @param  mac: pointer to the MAC address array.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetMACAddress(ES_WIFIObject_t *Obj, uint8_t *mac)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret ;
  char *ptr;
  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"Z5\r");
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c0c:	4912      	ldr	r1, [pc, #72]	@ (8002c58 <ES_WIFI_GetMACAddress+0x5c>)
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f00f f802 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c20:	461a      	mov	r2, r3
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f7ff fd48 	bl	80026b8 <AT_ExecuteCommand>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	73fb      	strb	r3, [r7, #15]
  if(ret == ES_WIFI_STATUS_OK)
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10c      	bne.n	8002c4c <ES_WIFI_GetMACAddress+0x50>
  {
    ptr = strtok((char *)(Obj->CmdData + 2), "\r\n");
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002c38:	3302      	adds	r3, #2
 8002c3a:	4908      	ldr	r1, [pc, #32]	@ (8002c5c <ES_WIFI_GetMACAddress+0x60>)
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f00f f92b 	bl	8011e98 <strtok>
 8002c42:	60b8      	str	r0, [r7, #8]
    ParseMAC(ptr, mac) ;
 8002c44:	6839      	ldr	r1, [r7, #0]
 8002c46:	68b8      	ldr	r0, [r7, #8]
 8002c48:	f7ff fba3 	bl	8002392 <ParseMAC>
  }
  UNLOCK_WIFI();
  return ret;
 8002c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	080136c0 	.word	0x080136c0
 8002c5c:	080136c4 	.word	0x080136c4

08002c60 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af02      	add	r7, sp, #8
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	781b      	ldrb	r3, [r3, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d003      	beq.n	8002c7e <ES_WIFI_StartClientConnection+0x1e>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b03      	cmp	r3, #3
 8002c7c:	d105      	bne.n	8002c8a <ES_WIFI_StartClientConnection+0x2a>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	885b      	ldrh	r3, [r3, #2]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d101      	bne.n	8002c8a <ES_WIFI_StartClientConnection+0x2a>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e0c1      	b.n	8002e0e <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	785b      	ldrb	r3, [r3, #1]
 8002c94:	461a      	mov	r2, r3
 8002c96:	4960      	ldr	r1, [pc, #384]	@ (8002e18 <ES_WIFI_StartClientConnection+0x1b8>)
 8002c98:	f00e ffbe 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ca8:	461a      	mov	r2, r3
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff fd04 	bl	80026b8 <AT_ExecuteCommand>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d114      	bne.n	8002ce4 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4955      	ldr	r1, [pc, #340]	@ (8002e1c <ES_WIFI_StartClientConnection+0x1bc>)
 8002cc8:	f00e ffa6 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cd8:	461a      	mov	r2, r3
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7ff fcec 	bl	80026b8 <AT_ExecuteCommand>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d114      	bne.n	8002d14 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	889b      	ldrh	r3, [r3, #4]
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	494a      	ldr	r1, [pc, #296]	@ (8002e20 <ES_WIFI_StartClientConnection+0x1c0>)
 8002cf8:	f00e ff8e 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d08:	461a      	mov	r2, r3
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7ff fcd4 	bl	80026b8 <AT_ExecuteCommand>
 8002d10:	4603      	mov	r3, r0
 8002d12:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d11c      	bne.n	8002d54 <ES_WIFI_StartClientConnection+0xf4>
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <ES_WIFI_StartClientConnection+0xca>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b03      	cmp	r3, #3
 8002d28:	d114      	bne.n	8002d54 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	885b      	ldrh	r3, [r3, #2]
 8002d34:	461a      	mov	r2, r3
 8002d36:	493b      	ldr	r1, [pc, #236]	@ (8002e24 <ES_WIFI_StartClientConnection+0x1c4>)
 8002d38:	f00e ff6e 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002d48:	461a      	mov	r2, r3
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff fcb4 	bl	80026b8 <AT_ExecuteCommand>
 8002d50:	4603      	mov	r3, r0
 8002d52:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8002d54:	7bfb      	ldrb	r3, [r7, #15]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d128      	bne.n	8002dac <ES_WIFI_StartClientConnection+0x14c>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <ES_WIFI_StartClientConnection+0x10a>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b03      	cmp	r3, #3
 8002d68:	d120      	bne.n	8002dac <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	799b      	ldrb	r3, [r3, #6]
 8002d74:	4619      	mov	r1, r3
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	79db      	ldrb	r3, [r3, #7]
 8002d7a:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002d80:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8002d86:	9301      	str	r3, [sp, #4]
 8002d88:	9200      	str	r2, [sp, #0]
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	460a      	mov	r2, r1
 8002d8e:	4926      	ldr	r1, [pc, #152]	@ (8002e28 <ES_WIFI_StartClientConnection+0x1c8>)
 8002d90:	f00e ff42 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002da0:	461a      	mov	r2, r3
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7ff fc88 	bl	80026b8 <AT_ExecuteCommand>
 8002da8:	4603      	mov	r3, r0
 8002daa:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8002dac:	7bfb      	ldrb	r3, [r7, #15]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d116      	bne.n	8002de0 <ES_WIFI_StartClientConnection+0x180>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d112      	bne.n	8002de0 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dc0:	491a      	ldr	r1, [pc, #104]	@ (8002e2c <ES_WIFI_StartClientConnection+0x1cc>)
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f00e ff28 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f7ff fc6e 	bl	80026b8 <AT_ExecuteCommand>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d112      	bne.n	8002e0c <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002dec:	4910      	ldr	r1, [pc, #64]	@ (8002e30 <ES_WIFI_StartClientConnection+0x1d0>)
 8002dee:	4618      	mov	r0, r3
 8002df0:	f00e ff12 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e00:	461a      	mov	r2, r3
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f7ff fc58 	bl	80026b8 <AT_ExecuteCommand>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8002e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd90      	pop	{r4, r7, pc}
 8002e16:	bf00      	nop
 8002e18:	08013728 	.word	0x08013728
 8002e1c:	08013730 	.word	0x08013730
 8002e20:	08013738 	.word	0x08013738
 8002e24:	08013740 	.word	0x08013740
 8002e28:	08013748 	.word	0x08013748
 8002e2c:	08013758 	.word	0x08013758
 8002e30:	08013760 	.word	0x08013760

08002e34 <ES_WIFI_SendData>:
  * @param  pdata: pointer to data
  * @param  len : length of the data to be sent
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen , uint16_t *SentLen , uint32_t Timeout)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af02      	add	r7, sp, #8
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	460b      	mov	r3, r1
 8002e42:	72fb      	strb	r3, [r7, #11]
 8002e44:	4613      	mov	r3, r2
 8002e46:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d102      	bne.n	8002e58 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 8002e52:	2301      	movs	r3, #1
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	e001      	b.n	8002e5c <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5a:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();
  if(Reqlen >= ES_WIFI_PAYLOAD_SIZE ) Reqlen= ES_WIFI_PAYLOAD_SIZE;
 8002e5c:	893b      	ldrh	r3, [r7, #8]
 8002e5e:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002e62:	d302      	bcc.n	8002e6a <ES_WIFI_SendData+0x36>
 8002e64:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002e68:	813b      	strh	r3, [r7, #8]

  *SentLen = Reqlen;
 8002e6a:	6a3b      	ldr	r3, [r7, #32]
 8002e6c:	893a      	ldrh	r2, [r7, #8]
 8002e6e:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e76:	7afa      	ldrb	r2, [r7, #11]
 8002e78:	4942      	ldr	r1, [pc, #264]	@ (8002f84 <ES_WIFI_SendData+0x150>)
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f00e fecc 	bl	8011c18 <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff fc12 	bl	80026b8 <AT_ExecuteCommand>
 8002e94:	4603      	mov	r3, r0
 8002e96:	74fb      	strb	r3, [r7, #19]
  if(ret == ES_WIFI_STATUS_OK)
 8002e98:	7cfb      	ldrb	r3, [r7, #19]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d15e      	bne.n	8002f5c <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	4938      	ldr	r1, [pc, #224]	@ (8002f88 <ES_WIFI_SendData+0x154>)
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f00e feb5 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff fbfb 	bl	80026b8 <AT_ExecuteCommand>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8002ec6:	7cfb      	ldrb	r3, [r7, #19]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d13d      	bne.n	8002f48 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData,"S3=%04d\r",Reqlen);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ed2:	893a      	ldrh	r2, [r7, #8]
 8002ed4:	492d      	ldr	r1, [pc, #180]	@ (8002f8c <ES_WIFI_SendData+0x158>)
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f00e fe9e 	bl	8011c18 <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ee8:	893a      	ldrh	r2, [r7, #8]
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	4613      	mov	r3, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f7ff fc47 	bl	8002784 <AT_RequestSendData>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	74fb      	strb	r3, [r7, #19]

      if(ret == ES_WIFI_STATUS_OK)
 8002efa:	7cfb      	ldrb	r3, [r7, #19]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d119      	bne.n	8002f34 <ES_WIFI_SendData+0x100>
      {
        if(strstr((char *)Obj->CmdData,"-1\r\n"))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f06:	4922      	ldr	r1, [pc, #136]	@ (8002f90 <ES_WIFI_SendData+0x15c>)
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f00f f821 	bl	8011f50 <strstr>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d02c      	beq.n	8002f6e <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8002f14:	f640 024c 	movw	r2, #2124	@ 0x84c
 8002f18:	491e      	ldr	r1, [pc, #120]	@ (8002f94 <ES_WIFI_SendData+0x160>)
 8002f1a:	481f      	ldr	r0, [pc, #124]	@ (8002f98 <ES_WIFI_SendData+0x164>)
 8002f1c:	f00e fdd6 	bl	8011acc <iprintf>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f26:	4619      	mov	r1, r3
 8002f28:	481c      	ldr	r0, [pc, #112]	@ (8002f9c <ES_WIFI_SendData+0x168>)
 8002f2a:	f00e fdcf 	bl	8011acc <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	74fb      	strb	r3, [r7, #19]
 8002f32:	e01c      	b.n	8002f6e <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8002f34:	f640 0252 	movw	r2, #2130	@ 0x852
 8002f38:	4916      	ldr	r1, [pc, #88]	@ (8002f94 <ES_WIFI_SendData+0x160>)
 8002f3a:	4817      	ldr	r0, [pc, #92]	@ (8002f98 <ES_WIFI_SendData+0x164>)
 8002f3c:	f00e fdc6 	bl	8011acc <iprintf>
 8002f40:	4817      	ldr	r0, [pc, #92]	@ (8002fa0 <ES_WIFI_SendData+0x16c>)
 8002f42:	f00e fe2b 	bl	8011b9c <puts>
 8002f46:	e012      	b.n	8002f6e <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8002f48:	f640 0257 	movw	r2, #2135	@ 0x857
 8002f4c:	4911      	ldr	r1, [pc, #68]	@ (8002f94 <ES_WIFI_SendData+0x160>)
 8002f4e:	4812      	ldr	r0, [pc, #72]	@ (8002f98 <ES_WIFI_SendData+0x164>)
 8002f50:	f00e fdbc 	bl	8011acc <iprintf>
 8002f54:	4813      	ldr	r0, [pc, #76]	@ (8002fa4 <ES_WIFI_SendData+0x170>)
 8002f56:	f00e fe21 	bl	8011b9c <puts>
 8002f5a:	e008      	b.n	8002f6e <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8002f5c:	f640 025c 	movw	r2, #2140	@ 0x85c
 8002f60:	490c      	ldr	r1, [pc, #48]	@ (8002f94 <ES_WIFI_SendData+0x160>)
 8002f62:	480d      	ldr	r0, [pc, #52]	@ (8002f98 <ES_WIFI_SendData+0x164>)
 8002f64:	f00e fdb2 	bl	8011acc <iprintf>
 8002f68:	480f      	ldr	r0, [pc, #60]	@ (8002fa8 <ES_WIFI_SendData+0x174>)
 8002f6a:	f00e fe17 	bl	8011b9c <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 8002f6e:	7cfb      	ldrb	r3, [r7, #19]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d102      	bne.n	8002f7a <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	2200      	movs	r2, #0
 8002f78:	801a      	strh	r2, [r3, #0]
  }
  UNLOCK_WIFI();
  return ret;
 8002f7a:	7cfb      	ldrb	r3, [r7, #19]
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	3718      	adds	r7, #24
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	08013728 	.word	0x08013728
 8002f88:	080138e4 	.word	0x080138e4
 8002f8c:	080138ec 	.word	0x080138ec
 8002f90:	080138f8 	.word	0x080138f8
 8002f94:	080137b8 	.word	0x080137b8
 8002f98:	080137d8 	.word	0x080137d8
 8002f9c:	08013900 	.word	0x08013900
 8002fa0:	0801391c 	.word	0x0801391c
 8002fa4:	08013938 	.word	0x08013938
 8002fa8:	0801394c 	.word	0x0801394c

08002fac <ES_WIFI_ReceiveData>:
  * @param  pdata: pointer to data
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *Receivedlen, uint32_t Timeout)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b088      	sub	sp, #32
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	607a      	str	r2, [r7, #4]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	460b      	mov	r3, r1
 8002fba:	72fb      	strb	r3, [r7, #11]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d102      	bne.n	8002fd0 <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	617b      	str	r3, [r7, #20]
 8002fce:	e001      	b.n	8002fd4 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8002fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd2:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if(Reqlen <= ES_WIFI_PAYLOAD_SIZE )
 8002fd4:	893b      	ldrh	r3, [r7, #8]
 8002fd6:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002fda:	f200 808b 	bhi.w	80030f4 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fe4:	7afa      	ldrb	r2, [r7, #11]
 8002fe6:	4946      	ldr	r1, [pc, #280]	@ (8003100 <ES_WIFI_ReceiveData+0x154>)
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f00e fe15 	bl	8011c18 <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fb5b 	bl	80026b8 <AT_ExecuteCommand>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]

    if(ret == ES_WIFI_STATUS_OK)
 8003006:	7cfb      	ldrb	r3, [r7, #19]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d165      	bne.n	80030d8 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003012:	893a      	ldrh	r2, [r7, #8]
 8003014:	493b      	ldr	r1, [pc, #236]	@ (8003104 <ES_WIFI_ReceiveData+0x158>)
 8003016:	4618      	mov	r0, r3
 8003018:	f00e fdfe 	bl	8011c18 <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003028:	461a      	mov	r2, r3
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f7ff fb44 	bl	80026b8 <AT_ExecuteCommand>
 8003030:	4603      	mov	r3, r0
 8003032:	74fb      	strb	r3, [r7, #19]
      if(ret == ES_WIFI_STATUS_OK)
 8003034:	7cfb      	ldrb	r3, [r7, #19]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d141      	bne.n	80030be <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003040:	697a      	ldr	r2, [r7, #20]
 8003042:	4931      	ldr	r1, [pc, #196]	@ (8003108 <ES_WIFI_ReceiveData+0x15c>)
 8003044:	4618      	mov	r0, r3
 8003046:	f00e fde7 	bl	8011c18 <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003056:	461a      	mov	r2, r3
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f7ff fb2d 	bl	80026b8 <AT_ExecuteCommand>
 800305e:	4603      	mov	r3, r0
 8003060:	74fb      	strb	r3, [r7, #19]
        if(ret == ES_WIFI_STATUS_OK)
 8003062:	7cfb      	ldrb	r3, [r7, #19]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d120      	bne.n	80030aa <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800306e:	4927      	ldr	r1, [pc, #156]	@ (800310c <ES_WIFI_ReceiveData+0x160>)
 8003070:	4618      	mov	r0, r3
 8003072:	f00e fdd1 	bl	8011c18 <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800307c:	893a      	ldrh	r2, [r7, #8]
 800307e:	6a3b      	ldr	r3, [r7, #32]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	4613      	mov	r3, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f7ff fbf2 	bl	8002870 <AT_RequestReceiveData>
 800308c:	4603      	mov	r3, r0
 800308e:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8003090:	7cfb      	ldrb	r3, [r7, #19]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d02e      	beq.n	80030f4 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData  failed\n");
 8003096:	f640 02ed 	movw	r2, #2285	@ 0x8ed
 800309a:	491d      	ldr	r1, [pc, #116]	@ (8003110 <ES_WIFI_ReceiveData+0x164>)
 800309c:	481d      	ldr	r0, [pc, #116]	@ (8003114 <ES_WIFI_ReceiveData+0x168>)
 800309e:	f00e fd15 	bl	8011acc <iprintf>
 80030a2:	481d      	ldr	r0, [pc, #116]	@ (8003118 <ES_WIFI_ReceiveData+0x16c>)
 80030a4:	f00e fd7a 	bl	8011b9c <puts>
 80030a8:	e024      	b.n	80030f4 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("setting timeout failed\n");
 80030aa:	f640 02f2 	movw	r2, #2290	@ 0x8f2
 80030ae:	4918      	ldr	r1, [pc, #96]	@ (8003110 <ES_WIFI_ReceiveData+0x164>)
 80030b0:	4818      	ldr	r0, [pc, #96]	@ (8003114 <ES_WIFI_ReceiveData+0x168>)
 80030b2:	f00e fd0b 	bl	8011acc <iprintf>
 80030b6:	4819      	ldr	r0, [pc, #100]	@ (800311c <ES_WIFI_ReceiveData+0x170>)
 80030b8:	f00e fd70 	bl	8011b9c <puts>
 80030bc:	e01a      	b.n	80030f4 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("setting requested len failed\n");
 80030be:	f640 02f7 	movw	r2, #2295	@ 0x8f7
 80030c2:	4913      	ldr	r1, [pc, #76]	@ (8003110 <ES_WIFI_ReceiveData+0x164>)
 80030c4:	4813      	ldr	r0, [pc, #76]	@ (8003114 <ES_WIFI_ReceiveData+0x168>)
 80030c6:	f00e fd01 	bl	8011acc <iprintf>
 80030ca:	4815      	ldr	r0, [pc, #84]	@ (8003120 <ES_WIFI_ReceiveData+0x174>)
 80030cc:	f00e fd66 	bl	8011b9c <puts>
        *Receivedlen = 0;
 80030d0:	6a3b      	ldr	r3, [r7, #32]
 80030d2:	2200      	movs	r2, #0
 80030d4:	801a      	strh	r2, [r3, #0]
 80030d6:	e00d      	b.n	80030f4 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("setting socket for read failed\n");
 80030d8:	f640 02fd 	movw	r2, #2301	@ 0x8fd
 80030dc:	490c      	ldr	r1, [pc, #48]	@ (8003110 <ES_WIFI_ReceiveData+0x164>)
 80030de:	480d      	ldr	r0, [pc, #52]	@ (8003114 <ES_WIFI_ReceiveData+0x168>)
 80030e0:	f00e fcf4 	bl	8011acc <iprintf>
 80030e4:	480f      	ldr	r0, [pc, #60]	@ (8003124 <ES_WIFI_ReceiveData+0x178>)
 80030e6:	f00e fd59 	bl	8011b9c <puts>
      issue15++;
 80030ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003128 <ES_WIFI_ReceiveData+0x17c>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	3301      	adds	r3, #1
 80030f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003128 <ES_WIFI_ReceiveData+0x17c>)
 80030f2:	6013      	str	r3, [r2, #0]
    }
  }
  UNLOCK_WIFI();
  return ret;
 80030f4:	7cfb      	ldrb	r3, [r7, #19]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	08013728 	.word	0x08013728
 8003104:	08013970 	.word	0x08013970
 8003108:	08013978 	.word	0x08013978
 800310c:	08013980 	.word	0x08013980
 8003110:	080137b8 	.word	0x080137b8
 8003114:	080137d8 	.word	0x080137d8
 8003118:	08013984 	.word	0x08013984
 800311c:	080139a4 	.word	0x080139a4
 8003120:	080139bc 	.word	0x080139bc
 8003124:	080139dc 	.word	0x080139dc
 8003128:	20000c58 	.word	0x20000c58

0800312c <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08c      	sub	sp, #48	@ 0x30
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_Init;
  
  __HAL_RCC_SPI3_CLK_ENABLE();
 8003134:	4b57      	ldr	r3, [pc, #348]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003138:	4a56      	ldr	r2, [pc, #344]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800313a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800313e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003140:	4b54      	ldr	r3, [pc, #336]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003144:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800314c:	4b51      	ldr	r3, [pc, #324]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800314e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003150:	4a50      	ldr	r2, [pc, #320]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003152:	f043 0302 	orr.w	r3, r3, #2
 8003156:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003158:	4b4e      	ldr	r3, [pc, #312]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800315a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003164:	4b4b      	ldr	r3, [pc, #300]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003168:	4a4a      	ldr	r2, [pc, #296]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800316a:	f043 0304 	orr.w	r3, r3, #4
 800316e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003170:	4b48      	ldr	r3, [pc, #288]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800317c:	4b45      	ldr	r3, [pc, #276]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800317e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003180:	4a44      	ldr	r2, [pc, #272]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 8003182:	f043 0310 	orr.w	r3, r3, #16
 8003186:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003188:	4b42      	ldr	r3, [pc, #264]	@ (8003294 <SPI_WIFI_MspInit+0x168>)
 800318a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	60fb      	str	r3, [r7, #12]
 8003192:	68fb      	ldr	r3, [r7, #12]
    
  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003194:	2200      	movs	r2, #0
 8003196:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800319a:	483f      	ldr	r0, [pc, #252]	@ (8003298 <SPI_WIFI_MspInit+0x16c>)
 800319c:	f001 fcf6 	bl	8004b8c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 80031a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80031a4:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80031a6:	2301      	movs	r3, #1
 80031a8:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80031aa:	2300      	movs	r3, #0
 80031ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80031ae:	2300      	movs	r3, #0
 80031b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 80031b2:	f107 031c 	add.w	r3, r7, #28
 80031b6:	4619      	mov	r1, r3
 80031b8:	4837      	ldr	r0, [pc, #220]	@ (8003298 <SPI_WIFI_MspInit+0x16c>)
 80031ba:	f001 fa31 	bl	8004620 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 80031be:	2302      	movs	r3, #2
 80031c0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 80031c2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80031c6:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80031c8:	2300      	movs	r3, #0
 80031ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80031cc:	2300      	movs	r3, #0
 80031ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80031d0:	f107 031c 	add.w	r3, r7, #28
 80031d4:	4619      	mov	r1, r3
 80031d6:	4831      	ldr	r0, [pc, #196]	@ (800329c <SPI_WIFI_MspInit+0x170>)
 80031d8:	f001 fa22 	bl	8004620 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 80031dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031e0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 80031e2:	2301      	movs	r3, #1
 80031e4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 80031ea:	2300      	movs	r3, #0
 80031ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 80031ee:	2300      	movs	r3, #0
 80031f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 80031f2:	f107 031c 	add.w	r3, r7, #28
 80031f6:	4619      	mov	r1, r3
 80031f8:	4828      	ldr	r0, [pc, #160]	@ (800329c <SPI_WIFI_MspInit+0x170>)
 80031fa:	f001 fa11 	bl	8004620 <HAL_GPIO_Init>
  
  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 80031fe:	2201      	movs	r2, #1
 8003200:	2101      	movs	r1, #1
 8003202:	4826      	ldr	r0, [pc, #152]	@ (800329c <SPI_WIFI_MspInit+0x170>)
 8003204:	f001 fcc2 	bl	8004b8c <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003208:	2301      	movs	r3, #1
 800320a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 800320c:	2301      	movs	r3, #1
 800320e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003210:	2300      	movs	r3, #0
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003214:	2301      	movs	r3, #1
 8003216:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003218:	f107 031c 	add.w	r3, r7, #28
 800321c:	4619      	mov	r1, r3
 800321e:	481f      	ldr	r0, [pc, #124]	@ (800329c <SPI_WIFI_MspInit+0x170>)
 8003220:	f001 f9fe 	bl	8004620 <HAL_GPIO_Init>
  
  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003224:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003228:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800322a:	2302      	movs	r3, #2
 800322c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 800322e:	2300      	movs	r3, #0
 8003230:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003232:	2301      	movs	r3, #1
 8003234:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003236:	2306      	movs	r3, #6
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 800323a:	f107 031c 	add.w	r3, r7, #28
 800323e:	4619      	mov	r1, r3
 8003240:	4817      	ldr	r0, [pc, #92]	@ (80032a0 <SPI_WIFI_MspInit+0x174>)
 8003242:	f001 f9ed 	bl	8004620 <HAL_GPIO_Init>
  
  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003246:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800324a:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800324c:	2302      	movs	r3, #2
 800324e:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003250:	2300      	movs	r3, #0
 8003252:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003254:	2301      	movs	r3, #1
 8003256:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003258:	2306      	movs	r3, #6
 800325a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 800325c:	f107 031c 	add.w	r3, r7, #28
 8003260:	4619      	mov	r1, r3
 8003262:	480f      	ldr	r0, [pc, #60]	@ (80032a0 <SPI_WIFI_MspInit+0x174>)
 8003264:	f001 f9dc 	bl	8004620 <HAL_GPIO_Init>
  
  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8003268:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800326c:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 800326e:	2302      	movs	r3, #2
 8003270:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003272:	2301      	movs	r3, #1
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003276:	2301      	movs	r3, #1
 8003278:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 800327a:	2306      	movs	r3, #6
 800327c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 800327e:	f107 031c 	add.w	r3, r7, #28
 8003282:	4619      	mov	r1, r3
 8003284:	4806      	ldr	r0, [pc, #24]	@ (80032a0 <SPI_WIFI_MspInit+0x174>)
 8003286:	f001 f9cb 	bl	8004620 <HAL_GPIO_Init>
}
 800328a:	bf00      	nop
 800328c:	3730      	adds	r7, #48	@ 0x30
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	40021000 	.word	0x40021000
 8003298:	48000400 	.word	0x48000400
 800329c:	48001000 	.word	0x48001000
 80032a0:	48000800 	.word	0x48000800

080032a4 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	73fb      	strb	r3, [r7, #15]
  
  if (mode == ES_WIFI_INIT)
 80032b2:	88fb      	ldrh	r3, [r7, #6]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d145      	bne.n	8003344 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 80032b8:	4b27      	ldr	r3, [pc, #156]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032ba:	4a28      	ldr	r2, [pc, #160]	@ (800335c <SPI_WIFI_Init+0xb8>)
 80032bc:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 80032be:	4826      	ldr	r0, [pc, #152]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032c0:	f7ff ff34 	bl	800312c <SPI_WIFI_MspInit>
  
    hspi.Init.Mode              = SPI_MODE_MASTER;
 80032c4:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032c6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80032ca:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 80032cc:	4b22      	ldr	r3, [pc, #136]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 80032d2:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032d4:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80032d8:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80032da:	4b1f      	ldr	r3, [pc, #124]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032dc:	2200      	movs	r2, #0
 80032de:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80032e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 80032e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ec:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 80032ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032f0:	2210      	movs	r2, #16
 80032f2:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80032f4:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 80032fa:	4b17      	ldr	r3, [pc, #92]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003300:	4b15      	ldr	r3, [pc, #84]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 8003302:	2200      	movs	r2, #0
 8003304:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 8003308:	2200      	movs	r2, #0
 800330a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 800330c:	4812      	ldr	r0, [pc, #72]	@ (8003358 <SPI_WIFI_Init+0xb4>)
 800330e:	f004 fce1 	bl	8007cd4 <HAL_SPI_Init>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d002      	beq.n	800331e <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003318:	f04f 33ff 	mov.w	r3, #4294967295
 800331c:	e018      	b.n	8003350 <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, 5, 0x00);
 800331e:	2200      	movs	r2, #0
 8003320:	2105      	movs	r1, #5
 8003322:	2007      	movs	r0, #7
 8003324:	f000 fff6 	bl	8004314 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003328:	2007      	movs	r0, #7
 800332a:	f001 f80f 	bl	800434c <HAL_NVIC_EnableIRQ>
     
     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, 5, 0);
 800332e:	2200      	movs	r2, #0
 8003330:	2105      	movs	r1, #5
 8003332:	2033      	movs	r0, #51	@ 0x33
 8003334:	f000 ffee 	bl	8004314 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003338:	2033      	movs	r0, #51	@ 0x33
 800333a:	f001 f807 	bl	800434c <HAL_NVIC_EnableIRQ>
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);

#endif
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 800333e:	200a      	movs	r0, #10
 8003340:	f000 f9fe 	bl	8003740 <SPI_WIFI_DelayUs>
  }
  
  rc= SPI_WIFI_ResetModule();
 8003344:	f000 f80c 	bl	8003360 <SPI_WIFI_ResetModule>
 8003348:	4603      	mov	r3, r0
 800334a:	73fb      	strb	r3, [r7, #15]

  return rc;
 800334c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003350:	4618      	mov	r0, r3
 8003352:	3710      	adds	r7, #16
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000c5c 	.word	0x20000c5c
 800335c:	40003c00 	.word	0x40003c00

08003360 <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003366:	f000 fec9 	bl	80040fc <HAL_GetTick>
 800336a:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;
 
  WIFI_RESET_MODULE();
 8003370:	2200      	movs	r2, #0
 8003372:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003376:	4830      	ldr	r0, [pc, #192]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 8003378:	f001 fc08 	bl	8004b8c <HAL_GPIO_WritePin>
 800337c:	200a      	movs	r0, #10
 800337e:	f000 fec9 	bl	8004114 <HAL_Delay>
 8003382:	2201      	movs	r2, #1
 8003384:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003388:	482b      	ldr	r0, [pc, #172]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 800338a:	f001 fbff 	bl	8004b8c <HAL_GPIO_WritePin>
 800338e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003392:	f000 febf 	bl	8004114 <HAL_Delay>
  WIFI_ENABLE_NSS(); 
 8003396:	2200      	movs	r2, #0
 8003398:	2101      	movs	r1, #1
 800339a:	4827      	ldr	r0, [pc, #156]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 800339c:	f001 fbf6 	bl	8004b8c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80033a0:	200f      	movs	r0, #15
 80033a2:	f000 f9cd 	bl	8003740 <SPI_WIFI_DelayUs>
 
  while (WIFI_IS_CMDDATA_READY())
 80033a6:	e020      	b.n	80033ea <SPI_WIFI_ResetModule+0x8a>
  {
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	463a      	mov	r2, r7
 80033ac:	18d1      	adds	r1, r2, r3
 80033ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80033b2:	2201      	movs	r2, #1
 80033b4:	4821      	ldr	r0, [pc, #132]	@ (800343c <SPI_WIFI_ResetModule+0xdc>)
 80033b6:	f004 fd58 	bl	8007e6a <HAL_SPI_Receive>
 80033ba:	4603      	mov	r3, r0
 80033bc:	71fb      	strb	r3, [r7, #7]
    count += 2;
 80033be:	7bfb      	ldrb	r3, [r7, #15]
 80033c0:	3302      	adds	r3, #2
 80033c2:	73fb      	strb	r3, [r7, #15]
    if(((HAL_GetTick() - tickstart ) > 0xFFFF) || (Status != HAL_OK))
 80033c4:	f000 fe9a 	bl	80040fc <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033d2:	d202      	bcs.n	80033da <SPI_WIFI_ResetModule+0x7a>
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d007      	beq.n	80033ea <SPI_WIFI_ResetModule+0x8a>
    {
      WIFI_DISABLE_NSS();
 80033da:	2201      	movs	r2, #1
 80033dc:	2101      	movs	r1, #1
 80033de:	4816      	ldr	r0, [pc, #88]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 80033e0:	f001 fbd4 	bl	8004b8c <HAL_GPIO_WritePin>
      return -1;
 80033e4:	f04f 33ff 	mov.w	r3, #4294967295
 80033e8:	e021      	b.n	800342e <SPI_WIFI_ResetModule+0xce>
  while (WIFI_IS_CMDDATA_READY())
 80033ea:	2102      	movs	r1, #2
 80033ec:	4812      	ldr	r0, [pc, #72]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 80033ee:	f001 fbb5 	bl	8004b5c <HAL_GPIO_ReadPin>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d0d7      	beq.n	80033a8 <SPI_WIFI_ResetModule+0x48>
    }    
  }
  
  WIFI_DISABLE_NSS();
 80033f8:	2201      	movs	r2, #1
 80033fa:	2101      	movs	r1, #1
 80033fc:	480e      	ldr	r0, [pc, #56]	@ (8003438 <SPI_WIFI_ResetModule+0xd8>)
 80033fe:	f001 fbc5 	bl	8004b8c <HAL_GPIO_WritePin>
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003402:	783b      	ldrb	r3, [r7, #0]
 8003404:	2b15      	cmp	r3, #21
 8003406:	d10e      	bne.n	8003426 <SPI_WIFI_ResetModule+0xc6>
 8003408:	787b      	ldrb	r3, [r7, #1]
 800340a:	2b15      	cmp	r3, #21
 800340c:	d10b      	bne.n	8003426 <SPI_WIFI_ResetModule+0xc6>
 800340e:	78bb      	ldrb	r3, [r7, #2]
 8003410:	2b0d      	cmp	r3, #13
 8003412:	d108      	bne.n	8003426 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 8003414:	78fb      	ldrb	r3, [r7, #3]
  if((Prompt[0] != 0x15) ||(Prompt[1] != 0x15) ||(Prompt[2] != '\r')||
 8003416:	2b0a      	cmp	r3, #10
 8003418:	d105      	bne.n	8003426 <SPI_WIFI_ResetModule+0xc6>
       (Prompt[3] != '\n') ||(Prompt[4] != '>') ||(Prompt[5] != ' '))
 800341a:	793b      	ldrb	r3, [r7, #4]
 800341c:	2b3e      	cmp	r3, #62	@ 0x3e
 800341e:	d102      	bne.n	8003426 <SPI_WIFI_ResetModule+0xc6>
 8003420:	797b      	ldrb	r3, [r7, #5]
 8003422:	2b20      	cmp	r3, #32
 8003424:	d002      	beq.n	800342c <SPI_WIFI_ResetModule+0xcc>
  {
    return -1;
 8003426:	f04f 33ff 	mov.w	r3, #4294967295
 800342a:	e000      	b.n	800342e <SPI_WIFI_ResetModule+0xce>
  }    
  return 0;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	48001000 	.word	0x48001000
 800343c:	20000c5c 	.word	0x20000c5c

08003440 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003444:	4802      	ldr	r0, [pc, #8]	@ (8003450 <SPI_WIFI_DeInit+0x10>)
 8003446:	f004 fce8 	bl	8007e1a <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif
  return 0;
 800344a:	2300      	movs	r3, #0
}
 800344c:	4618      	mov	r0, r3
 800344e:	bd80      	pop	{r7, pc}
 8003450:	20000c5c 	.word	0x20000c5c

08003454 <wait_cmddata_rdy_high>:
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */

int wait_cmddata_rdy_high(int timeout)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 800345c:	f000 fe4e 	bl	80040fc <HAL_GetTick>
 8003460:	4603      	mov	r3, r0
 8003462:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY()==0)
 8003464:	e00a      	b.n	800347c <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003466:	f000 fe49 	bl	80040fc <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	1ad2      	subs	r2, r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	429a      	cmp	r2, r3
 8003474:	d902      	bls.n	800347c <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	e007      	b.n	800348c <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY()==0)
 800347c:	2102      	movs	r1, #2
 800347e:	4805      	ldr	r0, [pc, #20]	@ (8003494 <wait_cmddata_rdy_high+0x40>)
 8003480:	f001 fb6c 	bl	8004b5c <HAL_GPIO_ReadPin>
 8003484:	4603      	mov	r3, r0
 8003486:	2b01      	cmp	r3, #1
 8003488:	d1ed      	bne.n	8003466 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	48001000 	.word	0x48001000

08003498 <wait_cmddata_rdy_rising_event>:



int wait_cmddata_rdy_rising_event(int timeout)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80034a0:	f000 fe2c 	bl	80040fc <HAL_GetTick>
 80034a4:	4603      	mov	r3, r0
 80034a6:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event==1)
 80034a8:	e00a      	b.n	80034c0 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80034aa:	f000 fe27 	bl	80040fc <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	1ad2      	subs	r2, r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d902      	bls.n	80034c0 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 80034ba:	f04f 33ff 	mov.w	r3, #4294967295
 80034be:	e004      	b.n	80034ca <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event==1)
 80034c0:	4b04      	ldr	r3, [pc, #16]	@ (80034d4 <wait_cmddata_rdy_rising_event+0x3c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d0f0      	beq.n	80034aa <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 80034c8:	2300      	movs	r3, #0
#endif
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3710      	adds	r7, #16
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000cc8 	.word	0x20000cc8

080034d8 <wait_spi_rx_event>:

int wait_spi_rx_event(int timeout)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 80034e0:	f000 fe0c 	bl	80040fc <HAL_GetTick>
 80034e4:	4603      	mov	r3, r0
 80034e6:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event==1)
 80034e8:	e00a      	b.n	8003500 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 80034ea:	f000 fe07 	bl	80040fc <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1ad2      	subs	r2, r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d902      	bls.n	8003500 <wait_spi_rx_event+0x28>
    {
      return -1;
 80034fa:	f04f 33ff 	mov.w	r3, #4294967295
 80034fe:	e004      	b.n	800350a <wait_spi_rx_event+0x32>
  while (spi_rx_event==1)
 8003500:	4b04      	ldr	r3, [pc, #16]	@ (8003514 <wait_spi_rx_event+0x3c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b01      	cmp	r3, #1
 8003506:	d0f0      	beq.n	80034ea <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003508:	2300      	movs	r3, #0
#endif
}
 800350a:	4618      	mov	r0, r3
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000cc0 	.word	0x20000cc0

08003518 <wait_spi_tx_event>:

int wait_spi_tx_event(int timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003520:	f000 fdec 	bl	80040fc <HAL_GetTick>
 8003524:	4603      	mov	r3, r0
 8003526:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event==1)
 8003528:	e00a      	b.n	8003540 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 800352a:	f000 fde7 	bl	80040fc <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	1ad2      	subs	r2, r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	429a      	cmp	r2, r3
 8003538:	d902      	bls.n	8003540 <wait_spi_tx_event+0x28>
    {
      return -1;
 800353a:	f04f 33ff 	mov.w	r3, #4294967295
 800353e:	e004      	b.n	800354a <wait_spi_tx_event+0x32>
  while (spi_tx_event==1)
 8003540:	4b04      	ldr	r3, [pc, #16]	@ (8003554 <wait_spi_tx_event+0x3c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d0f0      	beq.n	800352a <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003548:	2300      	movs	r3, #0
#endif
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	20000cc4 	.word	0x20000cc4

08003558 <SPI_WIFI_ReceiveData>:



int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	460b      	mov	r3, r1
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003566:	2300      	movs	r3, #0
 8003568:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];
  
  WIFI_DISABLE_NSS();
 800356a:	2201      	movs	r2, #1
 800356c:	2101      	movs	r1, #1
 800356e:	4834      	ldr	r0, [pc, #208]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 8003570:	f001 fb0c 	bl	8004b8c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003574:	2003      	movs	r0, #3
 8003576:	f000 f8e3 	bl	8003740 <SPI_WIFI_DelayUs>


  if (wait_cmddata_rdy_rising_event(timeout)<0)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff8b 	bl	8003498 <wait_cmddata_rdy_rising_event>
 8003582:	4603      	mov	r3, r0
 8003584:	2b00      	cmp	r3, #0
 8003586:	da02      	bge.n	800358e <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003588:	f06f 0302 	mvn.w	r3, #2
 800358c:	e054      	b.n	8003638 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 800358e:	2200      	movs	r2, #0
 8003590:	2101      	movs	r1, #1
 8003592:	482b      	ldr	r0, [pc, #172]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 8003594:	f001 fafa 	bl	8004b8c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003598:	200f      	movs	r0, #15
 800359a:	f000 f8d1 	bl	8003740 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 800359e:	e03d      	b.n	800361c <SPI_WIFI_ReceiveData+0xc4>
  {
    if((length < len) || (!len))
 80035a0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80035a4:	897b      	ldrh	r3, [r7, #10]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	db02      	blt.n	80035b0 <SPI_WIFI_ReceiveData+0x58>
 80035aa:	897b      	ldrh	r3, [r7, #10]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d13c      	bne.n	800362a <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event=1;
 80035b0:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <SPI_WIFI_ReceiveData+0xec>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 80035b6:	f107 0314 	add.w	r3, r7, #20
 80035ba:	2201      	movs	r2, #1
 80035bc:	4619      	mov	r1, r3
 80035be:	4822      	ldr	r0, [pc, #136]	@ (8003648 <SPI_WIFI_ReceiveData+0xf0>)
 80035c0:	f005 f832 	bl	8008628 <HAL_SPI_Receive_IT>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d007      	beq.n	80035da <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 80035ca:	2201      	movs	r2, #1
 80035cc:	2101      	movs	r1, #1
 80035ce:	481c      	ldr	r0, [pc, #112]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 80035d0:	f001 fadc 	bl	8004b8c <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 80035d4:	f04f 33ff 	mov.w	r3, #4294967295
 80035d8:	e02e      	b.n	8003638 <SPI_WIFI_ReceiveData+0xe0>
      }
  
      wait_spi_rx_event(timeout);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ff7b 	bl	80034d8 <wait_spi_rx_event>

      pData[0] = tmp[0];
 80035e2:	7d3a      	ldrb	r2, [r7, #20]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	3301      	adds	r3, #1
 80035ec:	7d7a      	ldrb	r2, [r7, #21]
 80035ee:	701a      	strb	r2, [r3, #0]
      length += 2;
 80035f0:	8afb      	ldrh	r3, [r7, #22]
 80035f2:	3302      	adds	r3, #2
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	3302      	adds	r3, #2
 80035fc:	60fb      	str	r3, [r7, #12]
      
      if (length >= ES_WIFI_DATA_SIZE) {
 80035fe:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003602:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8003606:	db09      	blt.n	800361c <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8003608:	2201      	movs	r2, #1
 800360a:	2101      	movs	r1, #1
 800360c:	480c      	ldr	r0, [pc, #48]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 800360e:	f001 fabd 	bl	8004b8c <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8003612:	f7ff fea5 	bl	8003360 <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8003616:	f06f 0303 	mvn.w	r3, #3
 800361a:	e00d      	b.n	8003638 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800361c:	2102      	movs	r1, #2
 800361e:	4808      	ldr	r0, [pc, #32]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 8003620:	f001 fa9c 	bl	8004b5c <HAL_GPIO_ReadPin>
 8003624:	4603      	mov	r3, r0
 8003626:	2b01      	cmp	r3, #1
 8003628:	d0ba      	beq.n	80035a0 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800362a:	2201      	movs	r2, #1
 800362c:	2101      	movs	r1, #1
 800362e:	4804      	ldr	r0, [pc, #16]	@ (8003640 <SPI_WIFI_ReceiveData+0xe8>)
 8003630:	f001 faac 	bl	8004b8c <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8003634:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3718      	adds	r7, #24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	48001000 	.word	0x48001000
 8003644:	20000cc0 	.word	0x20000cc0
 8003648:	20000c5c 	.word	0x20000c5c

0800364c <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData( uint8_t *pdata,  uint16_t len, uint32_t timeout)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b086      	sub	sp, #24
 8003650:	af00      	add	r7, sp, #0
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	460b      	mov	r3, r1
 8003656:	607a      	str	r2, [r7, #4]
 8003658:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];
  
  if (wait_cmddata_rdy_high(timeout)<0)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff fef9 	bl	8003454 <wait_cmddata_rdy_high>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	da02      	bge.n	800366e <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8003668:	f04f 33ff 	mov.w	r3, #4294967295
 800366c:	e04f      	b.n	800370e <SPI_WIFI_SendData+0xc2>
  }
    
  /* arm to detect rising event */
  cmddata_rdy_rising_event=1;
 800366e:	4b2a      	ldr	r3, [pc, #168]	@ (8003718 <SPI_WIFI_SendData+0xcc>)
 8003670:	2201      	movs	r2, #1
 8003672:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003674:	2200      	movs	r2, #0
 8003676:	2101      	movs	r1, #1
 8003678:	4828      	ldr	r0, [pc, #160]	@ (800371c <SPI_WIFI_SendData+0xd0>)
 800367a:	f001 fa87 	bl	8004b8c <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 800367e:	200f      	movs	r0, #15
 8003680:	f000 f85e 	bl	8003740 <SPI_WIFI_DelayUs>
  if (len > 1)
 8003684:	897b      	ldrh	r3, [r7, #10]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d919      	bls.n	80036be <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event=1;
 800368a:	4b25      	ldr	r3, [pc, #148]	@ (8003720 <SPI_WIFI_SendData+0xd4>)
 800368c:	2201      	movs	r2, #1
 800368e:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len/2) != HAL_OK)
 8003690:	897b      	ldrh	r3, [r7, #10]
 8003692:	085b      	lsrs	r3, r3, #1
 8003694:	b29b      	uxth	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	68f9      	ldr	r1, [r7, #12]
 800369a:	4822      	ldr	r0, [pc, #136]	@ (8003724 <SPI_WIFI_SendData+0xd8>)
 800369c:	f004 ff3c 	bl	8008518 <HAL_SPI_Transmit_IT>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d007      	beq.n	80036b6 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80036a6:	2201      	movs	r2, #1
 80036a8:	2101      	movs	r1, #1
 80036aa:	481c      	ldr	r0, [pc, #112]	@ (800371c <SPI_WIFI_SendData+0xd0>)
 80036ac:	f001 fa6e 	bl	8004b8c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80036b0:	f04f 33ff 	mov.w	r3, #4294967295
 80036b4:	e02b      	b.n	800370e <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff ff2d 	bl	8003518 <wait_spi_tx_event>
  }
  
  if ( len & 1)
 80036be:	897b      	ldrh	r3, [r7, #10]
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d020      	beq.n	800370a <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len-1];
 80036c8:	897b      	ldrh	r3, [r7, #10]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	4413      	add	r3, r2
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 80036d4:	230a      	movs	r3, #10
 80036d6:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 80036d8:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <SPI_WIFI_SendData+0xd4>)
 80036da:	2201      	movs	r2, #1
 80036dc:	601a      	str	r2, [r3, #0]
    if( HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 80036de:	f107 0314 	add.w	r3, r7, #20
 80036e2:	2201      	movs	r2, #1
 80036e4:	4619      	mov	r1, r3
 80036e6:	480f      	ldr	r0, [pc, #60]	@ (8003724 <SPI_WIFI_SendData+0xd8>)
 80036e8:	f004 ff16 	bl	8008518 <HAL_SPI_Transmit_IT>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d007      	beq.n	8003702 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 80036f2:	2201      	movs	r2, #1
 80036f4:	2101      	movs	r1, #1
 80036f6:	4809      	ldr	r0, [pc, #36]	@ (800371c <SPI_WIFI_SendData+0xd0>)
 80036f8:	f001 fa48 	bl	8004b8c <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80036fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003700:	e005      	b.n	800370e <SPI_WIFI_SendData+0xc2>
    }  
    wait_spi_tx_event(timeout);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4618      	mov	r0, r3
 8003706:	f7ff ff07 	bl	8003518 <wait_spi_tx_event>
    
  }
  return len;
 800370a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3718      	adds	r7, #24
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
 8003716:	bf00      	nop
 8003718:	20000cc8 	.word	0x20000cc8
 800371c:	48001000 	.word	0x48001000
 8003720:	20000cc4 	.word	0x20000cc4
 8003724:	20000c5c 	.word	0x20000c5c

08003728 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fcef 	bl	8004114 <HAL_Delay>
}
 8003736:	bf00      	nop
 8003738:	3708      	adds	r7, #8
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
	...

08003740 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8003748:	2300      	movs	r3, #0
 800374a:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0 ) 
 8003750:	4b20      	ldr	r3, [pc, #128]	@ (80037d4 <SPI_WIFI_DelayUs+0x94>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d122      	bne.n	800379e <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock/1000UL);
 8003758:	4b1f      	ldr	r3, [pc, #124]	@ (80037d8 <SPI_WIFI_DelayUs+0x98>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a1f      	ldr	r2, [pc, #124]	@ (80037dc <SPI_WIFI_DelayUs+0x9c>)
 800375e:	fba2 2303 	umull	r2, r3, r2, r3
 8003762:	099b      	lsrs	r3, r3, #6
 8003764:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800376e:	f000 fcc5 	bl	80040fc <HAL_GetTick>
 8003772:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 8003774:	e002      	b.n	800377c <SPI_WIFI_DelayUs+0x3c>
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	3b01      	subs	r3, #1
 800377a:	60bb      	str	r3, [r7, #8]
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f9      	bne.n	8003776 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick()-t;
 8003782:	f000 fcbb 	bl	80040fc <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	4a11      	ldr	r2, [pc, #68]	@ (80037d4 <SPI_WIFI_DelayUs+0x94>)
 800378e:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 8003790:	4b10      	ldr	r3, [pc, #64]	@ (80037d4 <SPI_WIFI_DelayUs+0x94>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d102      	bne.n	800379e <SPI_WIFI_DelayUs+0x5e>
 8003798:	4b0e      	ldr	r3, [pc, #56]	@ (80037d4 <SPI_WIFI_DelayUs+0x94>)
 800379a:	2201      	movs	r2, #1
 800379c:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 800379e:	4b0e      	ldr	r3, [pc, #56]	@ (80037d8 <SPI_WIFI_DelayUs+0x98>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a0f      	ldr	r2, [pc, #60]	@ (80037e0 <SPI_WIFI_DelayUs+0xa0>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	0c9a      	lsrs	r2, r3, #18
 80037aa:	4b0a      	ldr	r3, [pc, #40]	@ (80037d4 <SPI_WIFI_DelayUs+0x94>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b2:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	fb02 f303 	mul.w	r3, r2, r3
 80037bc:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80037be:	e002      	b.n	80037c6 <SPI_WIFI_DelayUs+0x86>
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	60bb      	str	r3, [r7, #8]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1f9      	bne.n	80037c0 <SPI_WIFI_DelayUs+0x80>
  return;
 80037cc:	bf00      	nop
}
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20000ccc 	.word	0x20000ccc
 80037d8:	20000008 	.word	0x20000008
 80037dc:	10624dd3 	.word	0x10624dd3
 80037e0:	431bde83 	.word	0x431bde83

080037e4 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 80037ec:	4b06      	ldr	r3, [pc, #24]	@ (8003808 <HAL_SPI_RxCpltCallback+0x24>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d002      	beq.n	80037fa <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <HAL_SPI_RxCpltCallback+0x24>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	601a      	str	r2, [r3, #0]
  }
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	20000cc0 	.word	0x20000cc0

0800380c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8003814:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_SPI_TxCpltCallback+0x24>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d002      	beq.n	8003822 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800381c:	4b04      	ldr	r3, [pc, #16]	@ (8003830 <HAL_SPI_TxCpltCallback+0x24>)
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]
  }
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	20000cc4 	.word	0x20000cc4

08003834 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8003834:	b480      	push	{r7}
 8003836:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8003838:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <SPI_WIFI_ISR+0x1c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d102      	bne.n	8003846 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8003840:	4b03      	ldr	r3, [pc, #12]	@ (8003850 <SPI_WIFI_ISR+0x1c>)
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
   }
}
 8003846:	bf00      	nop
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	20000cc8 	.word	0x20000cc8

08003854 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	4603      	mov	r3, r0
 800385c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800385e:	88fb      	ldrh	r3, [r7, #6]
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2120      	movs	r1, #32
 8003864:	4618      	mov	r0, r3
 8003866:	f000 facf 	bl	8003e08 <SENSOR_IO_Read>
 800386a:	4603      	mov	r3, r0
 800386c:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	f023 0304 	bic.w	r3, r3, #4
 8003874:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	f043 0304 	orr.w	r3, r3, #4
 800387c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	f023 0303 	bic.w	r3, r3, #3
 8003884:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	f043 0301 	orr.w	r3, r3, #1
 800388c:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003894:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003896:	88fb      	ldrh	r3, [r7, #6]
 8003898:	b2db      	uxtb	r3, r3
 800389a:	7bfa      	ldrb	r2, [r7, #15]
 800389c:	2120      	movs	r1, #32
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 fa98 	bl	8003dd4 <SENSOR_IO_Write>
}
 80038a4:	bf00      	nop
 80038a6:	3710      	adds	r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80038b6:	2300      	movs	r3, #0
 80038b8:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 80038ba:	f000 fa81 	bl	8003dc0 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 80038be:	88fb      	ldrh	r3, [r7, #6]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	210f      	movs	r1, #15
 80038c4:	4618      	mov	r0, r3
 80038c6:	f000 fa9f 	bl	8003e08 <SENSOR_IO_Read>
 80038ca:	4603      	mov	r3, r0
 80038cc:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b088      	sub	sp, #32
 80038dc:	af00      	add	r7, sp, #0
 80038de:	4603      	mov	r3, r0
 80038e0:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 80038e2:	88fb      	ldrh	r3, [r7, #6]
 80038e4:	b2d8      	uxtb	r0, r3
 80038e6:	f107 020c 	add.w	r2, r7, #12
 80038ea:	2302      	movs	r3, #2
 80038ec:	21b0      	movs	r1, #176	@ 0xb0
 80038ee:	f000 faa9 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 80038f2:	7b3b      	ldrb	r3, [r7, #12]
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 80038fa:	7b7b      	ldrb	r3, [r7, #13]
 80038fc:	085b      	lsrs	r3, r3, #1
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	b2d8      	uxtb	r0, r3
 8003906:	f107 020c 	add.w	r2, r7, #12
 800390a:	2302      	movs	r3, #2
 800390c:	21b6      	movs	r1, #182	@ 0xb6
 800390e:	f000 fa99 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003912:	7b7b      	ldrb	r3, [r7, #13]
 8003914:	b21b      	sxth	r3, r3
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	b21a      	sxth	r2, r3
 800391a:	7b3b      	ldrb	r3, [r7, #12]
 800391c:	b21b      	sxth	r3, r3
 800391e:	4313      	orrs	r3, r2
 8003920:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	b2d8      	uxtb	r0, r3
 8003926:	f107 020c 	add.w	r2, r7, #12
 800392a:	2302      	movs	r3, #2
 800392c:	21ba      	movs	r1, #186	@ 0xba
 800392e:	f000 fa89 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003932:	7b7b      	ldrb	r3, [r7, #13]
 8003934:	b21b      	sxth	r3, r3
 8003936:	021b      	lsls	r3, r3, #8
 8003938:	b21a      	sxth	r2, r3
 800393a:	7b3b      	ldrb	r3, [r7, #12]
 800393c:	b21b      	sxth	r3, r3
 800393e:	4313      	orrs	r3, r2
 8003940:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8003942:	88fb      	ldrh	r3, [r7, #6]
 8003944:	b2d8      	uxtb	r0, r3
 8003946:	f107 020c 	add.w	r2, r7, #12
 800394a:	2302      	movs	r3, #2
 800394c:	21a8      	movs	r1, #168	@ 0xa8
 800394e:	f000 fa79 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003952:	7b7b      	ldrb	r3, [r7, #13]
 8003954:	b21b      	sxth	r3, r3
 8003956:	021b      	lsls	r3, r3, #8
 8003958:	b21a      	sxth	r2, r3
 800395a:	7b3b      	ldrb	r3, [r7, #12]
 800395c:	b21b      	sxth	r3, r3
 800395e:	4313      	orrs	r3, r2
 8003960:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8003962:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003966:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	ee07 3a90 	vmov	s15, r3
 8003970:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003974:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003978:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	ee07 3a90 	vmov	s15, r3
 8003982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003986:	ee67 6a27 	vmul.f32	s13, s14, s15
 800398a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800398e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	ee07 3a90 	vmov	s15, r3
 8003998:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800399c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039a0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80039a4:	ee07 3a90 	vmov	s15, r3
 80039a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b0:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80039b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80039b8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80039bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039c0:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 80039c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80039c8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003a0c <HTS221_H_ReadHumidity+0x134>
 80039cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d4:	dd01      	ble.n	80039da <HTS221_H_ReadHumidity+0x102>
 80039d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003a10 <HTS221_H_ReadHumidity+0x138>)
 80039d8:	e00a      	b.n	80039f0 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 80039da:	edd7 7a04 	vldr	s15, [r7, #16]
 80039de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80039e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e6:	d502      	bpl.n	80039ee <HTS221_H_ReadHumidity+0x116>
 80039e8:	f04f 0300 	mov.w	r3, #0
 80039ec:	e000      	b.n	80039f0 <HTS221_H_ReadHumidity+0x118>
 80039ee:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 80039f0:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 80039f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80039f6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80039fa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039fe:	eef0 7a66 	vmov.f32	s15, s13
}
 8003a02:	eeb0 0a67 	vmov.f32	s0, s15
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	447a0000 	.word	0x447a0000
 8003a10:	447a0000 	.word	0x447a0000

08003a14 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	6039      	str	r1, [r7, #0]
 8003a1e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2120      	movs	r1, #32
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 f9ee 	bl	8003e08 <SENSOR_IO_Read>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
 8003a32:	f023 0304 	bic.w	r3, r3, #4
 8003a36:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	f043 0304 	orr.w	r3, r3, #4
 8003a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	f023 0303 	bic.w	r3, r3, #3
 8003a46:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
 8003a4a:	f043 0301 	orr.w	r3, r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a56:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003a58:	88fb      	ldrh	r3, [r7, #6]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	7bfa      	ldrb	r2, [r7, #15]
 8003a5e:	2120      	movs	r1, #32
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 f9b7 	bl	8003dd4 <SENSOR_IO_Write>
}
 8003a66:	bf00      	nop
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b088      	sub	sp, #32
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	4603      	mov	r3, r0
 8003a76:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8003a78:	88fb      	ldrh	r3, [r7, #6]
 8003a7a:	b2d8      	uxtb	r0, r3
 8003a7c:	f107 0208 	add.w	r2, r7, #8
 8003a80:	2302      	movs	r3, #2
 8003a82:	21b2      	movs	r1, #178	@ 0xb2
 8003a84:	f000 f9de 	bl	8003e44 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8003a88:	88fb      	ldrh	r3, [r7, #6]
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2135      	movs	r1, #53	@ 0x35
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 f9ba 	bl	8003e08 <SENSOR_IO_Read>
 8003a94:	4603      	mov	r3, r0
 8003a96:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003a98:	7ffb      	ldrb	r3, [r7, #31]
 8003a9a:	b21b      	sxth	r3, r3
 8003a9c:	021b      	lsls	r3, r3, #8
 8003a9e:	b21b      	sxth	r3, r3
 8003aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa4:	b21a      	sxth	r2, r3
 8003aa6:	7a3b      	ldrb	r3, [r7, #8]
 8003aa8:	b21b      	sxth	r3, r3
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003aae:	7ffb      	ldrb	r3, [r7, #31]
 8003ab0:	b21b      	sxth	r3, r3
 8003ab2:	019b      	lsls	r3, r3, #6
 8003ab4:	b21b      	sxth	r3, r3
 8003ab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aba:	b21a      	sxth	r2, r3
 8003abc:	7a7b      	ldrb	r3, [r7, #9]
 8003abe:	b21b      	sxth	r3, r3
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8003ac4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003ac8:	10db      	asrs	r3, r3, #3
 8003aca:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003acc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003ad0:	10db      	asrs	r3, r3, #3
 8003ad2:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8003ad4:	88fb      	ldrh	r3, [r7, #6]
 8003ad6:	b2d8      	uxtb	r0, r3
 8003ad8:	f107 0208 	add.w	r2, r7, #8
 8003adc:	2304      	movs	r3, #4
 8003ade:	21bc      	movs	r1, #188	@ 0xbc
 8003ae0:	f000 f9b0 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003ae4:	7a7b      	ldrb	r3, [r7, #9]
 8003ae6:	b21b      	sxth	r3, r3
 8003ae8:	021b      	lsls	r3, r3, #8
 8003aea:	b21a      	sxth	r2, r3
 8003aec:	7a3b      	ldrb	r3, [r7, #8]
 8003aee:	b21b      	sxth	r3, r3
 8003af0:	4313      	orrs	r3, r2
 8003af2:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8003af4:	7afb      	ldrb	r3, [r7, #11]
 8003af6:	b21b      	sxth	r3, r3
 8003af8:	021b      	lsls	r3, r3, #8
 8003afa:	b21a      	sxth	r2, r3
 8003afc:	7abb      	ldrb	r3, [r7, #10]
 8003afe:	b21b      	sxth	r3, r3
 8003b00:	4313      	orrs	r3, r2
 8003b02:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003b04:	88fb      	ldrh	r3, [r7, #6]
 8003b06:	b2d8      	uxtb	r0, r3
 8003b08:	f107 0208 	add.w	r2, r7, #8
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	21aa      	movs	r1, #170	@ 0xaa
 8003b10:	f000 f998 	bl	8003e44 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003b14:	7a7b      	ldrb	r3, [r7, #9]
 8003b16:	b21b      	sxth	r3, r3
 8003b18:	021b      	lsls	r3, r3, #8
 8003b1a:	b21a      	sxth	r2, r3
 8003b1c:	7a3b      	ldrb	r3, [r7, #8]
 8003b1e:	b21b      	sxth	r3, r3
 8003b20:	4313      	orrs	r3, r2
 8003b22:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003b24:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003b28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	ee07 3a90 	vmov	s15, r3
 8003b32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003b3a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	ee07 3a90 	vmov	s15, r3
 8003b44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b48:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003b4c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003b50:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	ee07 3a90 	vmov	s15, r3
 8003b5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b62:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003b66:	ee07 3a90 	vmov	s15, r3
 8003b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b72:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	ee07 3a90 	vmov	s15, r3
}
 8003b7c:	eeb0 0a67 	vmov.f32	s0, s15
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	4a06      	ldr	r2, [pc, #24]	@ (8003bb0 <BSP_LED_On+0x28>)
 8003b96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b9a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b9e:	b291      	uxth	r1, r2
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fff2 	bl	8004b8c <HAL_GPIO_WritePin>
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	20000028 	.word	0x20000028

08003bb4 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	4603      	mov	r3, r0
 8003bbc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 8003bbe:	79fb      	ldrb	r3, [r7, #7]
 8003bc0:	4a06      	ldr	r2, [pc, #24]	@ (8003bdc <BSP_LED_Off+0x28>)
 8003bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003bca:	b291      	uxth	r1, r2
 8003bcc:	2200      	movs	r2, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 ffdc 	bl	8004b8c <HAL_GPIO_WritePin>
}
 8003bd4:	bf00      	nop
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000028 	.word	0x20000028

08003be0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b08a      	sub	sp, #40	@ 0x28
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003be8:	4b27      	ldr	r3, [pc, #156]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bec:	4a26      	ldr	r2, [pc, #152]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003bee:	f043 0302 	orr.w	r3, r3, #2
 8003bf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bf4:	4b24      	ldr	r3, [pc, #144]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	613b      	str	r3, [r7, #16]
 8003bfe:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8003c00:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003c04:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003c06:	2312      	movs	r3, #18
 8003c08:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8003c12:	2304      	movs	r3, #4
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003c16:	f107 0314 	add.w	r3, r7, #20
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	481b      	ldr	r0, [pc, #108]	@ (8003c8c <I2Cx_MspInit+0xac>)
 8003c1e:	f000 fcff 	bl	8004620 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003c22:	f107 0314 	add.w	r3, r7, #20
 8003c26:	4619      	mov	r1, r3
 8003c28:	4818      	ldr	r0, [pc, #96]	@ (8003c8c <I2Cx_MspInit+0xac>)
 8003c2a:	f000 fcf9 	bl	8004620 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8003c2e:	4b16      	ldr	r3, [pc, #88]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c32:	4a15      	ldr	r2, [pc, #84]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c3a:	4b13      	ldr	r3, [pc, #76]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8003c46:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c4a:	4a0f      	ldr	r2, [pc, #60]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c4c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c50:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8003c52:	4b0d      	ldr	r3, [pc, #52]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c56:	4a0c      	ldr	r2, [pc, #48]	@ (8003c88 <I2Cx_MspInit+0xa8>)
 8003c58:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003c5c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8003c5e:	2200      	movs	r2, #0
 8003c60:	210f      	movs	r1, #15
 8003c62:	2021      	movs	r0, #33	@ 0x21
 8003c64:	f000 fb56 	bl	8004314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003c68:	2021      	movs	r0, #33	@ 0x21
 8003c6a:	f000 fb6f 	bl	800434c <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8003c6e:	2200      	movs	r2, #0
 8003c70:	210f      	movs	r1, #15
 8003c72:	2022      	movs	r0, #34	@ 0x22
 8003c74:	f000 fb4e 	bl	8004314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8003c78:	2022      	movs	r0, #34	@ 0x22
 8003c7a:	f000 fb67 	bl	800434c <HAL_NVIC_EnableIRQ>
}
 8003c7e:	bf00      	nop
 8003c80:	3728      	adds	r7, #40	@ 0x28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	48000400 	.word	0x48000400

08003c90 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a12      	ldr	r2, [pc, #72]	@ (8003ce4 <I2Cx_Init+0x54>)
 8003c9c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a11      	ldr	r2, [pc, #68]	@ (8003ce8 <I2Cx_Init+0x58>)
 8003ca2:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff ff89 	bl	8003be0 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 ff8c 	bl	8004bec <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f001 fd42 	bl	8005760 <HAL_I2CEx_ConfigAnalogFilter>
}
 8003cdc:	bf00      	nop
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40005800 	.word	0x40005800
 8003ce8:	00702681 	.word	0x00702681

08003cec <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b08a      	sub	sp, #40	@ 0x28
 8003cf0:	af04      	add	r7, sp, #16
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	4608      	mov	r0, r1
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	72fb      	strb	r3, [r7, #11]
 8003cfe:	460b      	mov	r3, r1
 8003d00:	813b      	strh	r3, [r7, #8]
 8003d02:	4613      	mov	r3, r2
 8003d04:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003d0a:	7afb      	ldrb	r3, [r7, #11]
 8003d0c:	b299      	uxth	r1, r3
 8003d0e:	88f8      	ldrh	r0, [r7, #6]
 8003d10:	893a      	ldrh	r2, [r7, #8]
 8003d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d16:	9302      	str	r3, [sp, #8]
 8003d18:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d1a:	9301      	str	r3, [sp, #4]
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	4603      	mov	r3, r0
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f001 f940 	bl	8004fa8 <HAL_I2C_Mem_Read>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003d2c:	7dfb      	ldrb	r3, [r7, #23]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d004      	beq.n	8003d3c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003d32:	7afb      	ldrb	r3, [r7, #11]
 8003d34:	4619      	mov	r1, r3
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 f832 	bl	8003da0 <I2Cx_Error>
  }
  return status;
 8003d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}

08003d46 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8003d46:	b580      	push	{r7, lr}
 8003d48:	b08a      	sub	sp, #40	@ 0x28
 8003d4a:	af04      	add	r7, sp, #16
 8003d4c:	60f8      	str	r0, [r7, #12]
 8003d4e:	4608      	mov	r0, r1
 8003d50:	4611      	mov	r1, r2
 8003d52:	461a      	mov	r2, r3
 8003d54:	4603      	mov	r3, r0
 8003d56:	72fb      	strb	r3, [r7, #11]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	813b      	strh	r3, [r7, #8]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003d60:	2300      	movs	r3, #0
 8003d62:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003d64:	7afb      	ldrb	r3, [r7, #11]
 8003d66:	b299      	uxth	r1, r3
 8003d68:	88f8      	ldrh	r0, [r7, #6]
 8003d6a:	893a      	ldrh	r2, [r7, #8]
 8003d6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003d70:	9302      	str	r3, [sp, #8]
 8003d72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d74:	9301      	str	r3, [sp, #4]
 8003d76:	6a3b      	ldr	r3, [r7, #32]
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 ffff 	bl	8004d80 <HAL_I2C_Mem_Write>
 8003d82:	4603      	mov	r3, r0
 8003d84:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003d86:	7dfb      	ldrb	r3, [r7, #23]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d004      	beq.n	8003d96 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003d8c:	7afb      	ldrb	r3, [r7, #11]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 f805 	bl	8003da0 <I2Cx_Error>
  }
  return status;
 8003d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3718      	adds	r7, #24
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 ffb8 	bl	8004d22 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff ff6c 	bl	8003c90 <I2Cx_Init>
}
 8003db8:	bf00      	nop
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8003dc4:	4802      	ldr	r0, [pc, #8]	@ (8003dd0 <SENSOR_IO_Init+0x10>)
 8003dc6:	f7ff ff63 	bl	8003c90 <I2Cx_Init>
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000cd0 	.word	0x20000cd0

08003dd4 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af02      	add	r7, sp, #8
 8003dda:	4603      	mov	r3, r0
 8003ddc:	71fb      	strb	r3, [r7, #7]
 8003dde:	460b      	mov	r3, r1
 8003de0:	71bb      	strb	r3, [r7, #6]
 8003de2:	4613      	mov	r3, r2
 8003de4:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003de6:	79bb      	ldrb	r3, [r7, #6]
 8003de8:	b29a      	uxth	r2, r3
 8003dea:	79f9      	ldrb	r1, [r7, #7]
 8003dec:	2301      	movs	r3, #1
 8003dee:	9301      	str	r3, [sp, #4]
 8003df0:	1d7b      	adds	r3, r7, #5
 8003df2:	9300      	str	r3, [sp, #0]
 8003df4:	2301      	movs	r3, #1
 8003df6:	4803      	ldr	r0, [pc, #12]	@ (8003e04 <SENSOR_IO_Write+0x30>)
 8003df8:	f7ff ffa5 	bl	8003d46 <I2Cx_WriteMultiple>
}
 8003dfc:	bf00      	nop
 8003dfe:	3708      	adds	r7, #8
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	20000cd0 	.word	0x20000cd0

08003e08 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	4603      	mov	r3, r0
 8003e10:	460a      	mov	r2, r1
 8003e12:	71fb      	strb	r3, [r7, #7]
 8003e14:	4613      	mov	r3, r2
 8003e16:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003e1c:	79bb      	ldrb	r3, [r7, #6]
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	79f9      	ldrb	r1, [r7, #7]
 8003e22:	2301      	movs	r3, #1
 8003e24:	9301      	str	r3, [sp, #4]
 8003e26:	f107 030f 	add.w	r3, r7, #15
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	4804      	ldr	r0, [pc, #16]	@ (8003e40 <SENSOR_IO_Read+0x38>)
 8003e30:	f7ff ff5c 	bl	8003cec <I2Cx_ReadMultiple>

  return read_value;
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	20000cd0 	.word	0x20000cd0

08003e44 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af02      	add	r7, sp, #8
 8003e4a:	603a      	str	r2, [r7, #0]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
 8003e52:	460b      	mov	r3, r1
 8003e54:	71bb      	strb	r3, [r7, #6]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8003e5a:	79bb      	ldrb	r3, [r7, #6]
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	79f9      	ldrb	r1, [r7, #7]
 8003e60:	88bb      	ldrh	r3, [r7, #4]
 8003e62:	9301      	str	r3, [sp, #4]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	2301      	movs	r3, #1
 8003e6a:	4804      	ldr	r0, [pc, #16]	@ (8003e7c <SENSOR_IO_ReadMultiple+0x38>)
 8003e6c:	f7ff ff3e 	bl	8003cec <I2Cx_ReadMultiple>
 8003e70:	4603      	mov	r3, r0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000cd0 	.word	0x20000cd0

08003e80 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8003e86:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb8 <BSP_HSENSOR_Init+0x38>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	20be      	movs	r0, #190	@ 0xbe
 8003e8c:	4798      	blx	r3
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2bbc      	cmp	r3, #188	@ 0xbc
 8003e92:	d002      	beq.n	8003e9a <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	607b      	str	r3, [r7, #4]
 8003e98:	e009      	b.n	8003eae <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8003e9a:	4b08      	ldr	r3, [pc, #32]	@ (8003ebc <BSP_HSENSOR_Init+0x3c>)
 8003e9c:	4a06      	ldr	r2, [pc, #24]	@ (8003eb8 <BSP_HSENSOR_Init+0x38>)
 8003e9e:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8003ea0:	4b06      	ldr	r3, [pc, #24]	@ (8003ebc <BSP_HSENSOR_Init+0x3c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	20be      	movs	r0, #190	@ 0xbe
 8003ea8:	4798      	blx	r3
    ret = HSENSOR_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003eae:	687b      	ldr	r3, [r7, #4]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	2000000c 	.word	0x2000000c
 8003ebc:	20000d24 	.word	0x20000d24

08003ec0 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8003ec4:	4b04      	ldr	r3, [pc, #16]	@ (8003ed8 <BSP_HSENSOR_ReadHumidity+0x18>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	20be      	movs	r0, #190	@ 0xbe
 8003ecc:	4798      	blx	r3
 8003ece:	eef0 7a40 	vmov.f32	s15, s0
}
 8003ed2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000d24 	.word	0x20000d24

08003edc <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8003ee6:	4b09      	ldr	r3, [pc, #36]	@ (8003f0c <BSP_TSENSOR_Init+0x30>)
 8003ee8:	4a09      	ldr	r2, [pc, #36]	@ (8003f10 <BSP_TSENSOR_Init+0x34>)
 8003eea:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8003eec:	f7ff ff68 	bl	8003dc0 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8003ef0:	4b06      	ldr	r3, [pc, #24]	@ (8003f0c <BSP_TSENSOR_Init+0x30>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	20be      	movs	r0, #190	@ 0xbe
 8003efa:	4798      	blx	r3

  ret = TSENSOR_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003f00:	79fb      	ldrb	r3, [r7, #7]
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000d28 	.word	0x20000d28
 8003f10:	20000018 	.word	0x20000018

08003f14 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8003f18:	4b04      	ldr	r3, [pc, #16]	@ (8003f2c <BSP_TSENSOR_ReadTemp+0x18>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	20be      	movs	r0, #190	@ 0xbe
 8003f20:	4798      	blx	r3
 8003f22:	eef0 7a40 	vmov.f32	s15, s0
}
 8003f26:	eeb0 0a67 	vmov.f32	s0, s15
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	20000d28 	.word	0x20000d28

08003f30 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	71fb      	strb	r3, [r7, #7]
  
  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 8003f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f70 <WIFI_Init+0x40>)
 8003f3c:	9301      	str	r3, [sp, #4]
 8003f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f74 <WIFI_Init+0x44>)
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	4b0d      	ldr	r3, [pc, #52]	@ (8003f78 <WIFI_Init+0x48>)
 8003f44:	4a0d      	ldr	r2, [pc, #52]	@ (8003f7c <WIFI_Init+0x4c>)
 8003f46:	490e      	ldr	r1, [pc, #56]	@ (8003f80 <WIFI_Init+0x50>)
 8003f48:	480e      	ldr	r0, [pc, #56]	@ (8003f84 <WIFI_Init+0x54>)
 8003f4a:	f7fe fd55 	bl	80029f8 <ES_WIFI_RegisterBusIO>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d107      	bne.n	8003f64 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003f54:	480b      	ldr	r0, [pc, #44]	@ (8003f84 <WIFI_Init+0x54>)
 8003f56:	f7fe fd21 	bl	800299c <ES_WIFI_Init>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 8003f64:	79fb      	ldrb	r3, [r7, #7]
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	08003559 	.word	0x08003559
 8003f74:	0800364d 	.word	0x0800364d
 8003f78:	08003729 	.word	0x08003729
 8003f7c:	08003441 	.word	0x08003441
 8003f80:	080032a5 	.word	0x080032a5
 8003f84:	20000d2c 	.word	0x20000d2c

08003f88 <WIFI_Connect>:
  */
WIFI_Status_t WIFI_Connect(
                             const char* SSID,
                             const char* Password,
                             WIFI_Ecn_t ecn)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	60b9      	str	r1, [r7, #8]
 8003f92:	4613      	mov	r3, r2
 8003f94:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 8003f9a:	79fb      	ldrb	r3, [r7, #7]
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	68f9      	ldr	r1, [r7, #12]
 8003fa0:	4809      	ldr	r0, [pc, #36]	@ (8003fc8 <WIFI_Connect+0x40>)
 8003fa2:	f7fe fd5d 	bl	8002a60 <ES_WIFI_Connect>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d107      	bne.n	8003fbc <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8003fac:	4806      	ldr	r0, [pc, #24]	@ (8003fc8 <WIFI_Connect+0x40>)
 8003fae:	f7fe fdfb 	bl	8002ba8 <ES_WIFI_GetNetworkSettings>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8003fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3718      	adds	r7, #24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20000d2c 	.word	0x20000d2c

08003fcc <WIFI_GetMAC_Address>:
/**
  * @brief  This function retrieves the WiFi interface's MAC address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetMAC_Address(uint8_t  *mac)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
  
  if(ES_WIFI_GetMACAddress(&EsWifiObj, mac) == ES_WIFI_STATUS_OK)
 8003fd8:	6879      	ldr	r1, [r7, #4]
 8003fda:	4806      	ldr	r0, [pc, #24]	@ (8003ff4 <WIFI_GetMAC_Address+0x28>)
 8003fdc:	f7fe fe0e 	bl	8002bfc <ES_WIFI_GetMACAddress>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <WIFI_GetMAC_Address+0x1e>
  {
    ret = WIFI_STATUS_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000d2c 	.word	0x20000d2c

08003ff8 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address (uint8_t  *ipaddr)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
  
  if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 8004004:	4809      	ldr	r0, [pc, #36]	@ (800402c <WIFI_GetIP_Address+0x34>)
 8004006:	f7fe fda3 	bl	8002b50 <ES_WIFI_IsConnected>
 800400a:	4603      	mov	r3, r0
 800400c:	2b01      	cmp	r3, #1
 800400e:	d107      	bne.n	8004020 <WIFI_GetIP_Address+0x28>
  {
    memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8004010:	4b06      	ldr	r3, [pc, #24]	@ (800402c <WIFI_GetIP_Address+0x34>)
 8004012:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 8004016:	461a      	mov	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	601a      	str	r2, [r3, #0]
    ret = WIFI_STATUS_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004020:	7bfb      	ldrb	r3, [r7, #15]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	20000d2c 	.word	0x20000d2c

08004030 <WIFI_OpenClientConnection>:
  * @param  port : Remote port
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name, uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b08a      	sub	sp, #40	@ 0x28
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	607a      	str	r2, [r7, #4]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	460b      	mov	r3, r1
 800403e:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;
  
  conn.Number = socket;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	b2db      	uxtb	r3, r3
 800404a:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 800404c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800404e:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 8004050:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004052:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 8004054:	7afb      	ldrb	r3, [r7, #11]
 8004056:	2b00      	cmp	r3, #0
 8004058:	bf14      	ite	ne
 800405a:	2301      	movne	r3, #1
 800405c:	2300      	moveq	r3, #0
 800405e:	b2db      	uxtb	r3, r3
 8004060:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	785b      	ldrb	r3, [r3, #1]
 800406c:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	789b      	ldrb	r3, [r3, #2]
 8004072:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	78db      	ldrb	r3, [r3, #3]
 8004078:	767b      	strb	r3, [r7, #25]
  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 800407a:	f107 0310 	add.w	r3, r7, #16
 800407e:	4619      	mov	r1, r3
 8004080:	4807      	ldr	r0, [pc, #28]	@ (80040a0 <WIFI_OpenClientConnection+0x70>)
 8004082:	f7fe fded 	bl	8002c60 <ES_WIFI_StartClientConnection>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d102      	bne.n	8004092 <WIFI_OpenClientConnection+0x62>
  {
    ret = WIFI_STATUS_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8004092:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004096:	4618      	mov	r0, r3
 8004098:	3728      	adds	r7, #40	@ 0x28
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000d2c 	.word	0x20000d2c

080040a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040aa:	2300      	movs	r3, #0
 80040ac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040ae:	2003      	movs	r0, #3
 80040b0:	f000 f925 	bl	80042fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040b4:	200f      	movs	r0, #15
 80040b6:	f7fd feff 	bl	8001eb8 <HAL_InitTick>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	71fb      	strb	r3, [r7, #7]
 80040c4:	e001      	b.n	80040ca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80040c6:	f7fd fbbd 	bl	8001844 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80040ca:	79fb      	ldrb	r3, [r7, #7]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040d4:	b480      	push	{r7}
 80040d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80040d8:	4b06      	ldr	r3, [pc, #24]	@ (80040f4 <HAL_IncTick+0x20>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <HAL_IncTick+0x24>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4413      	add	r3, r2
 80040e4:	4a04      	ldr	r2, [pc, #16]	@ (80040f8 <HAL_IncTick+0x24>)
 80040e6:	6013      	str	r3, [r2, #0]
}
 80040e8:	bf00      	nop
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	20000030 	.word	0x20000030
 80040f8:	200013d4 	.word	0x200013d4

080040fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004100:	4b03      	ldr	r3, [pc, #12]	@ (8004110 <HAL_GetTick+0x14>)
 8004102:	681b      	ldr	r3, [r3, #0]
}
 8004104:	4618      	mov	r0, r3
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	200013d4 	.word	0x200013d4

08004114 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800411c:	f7ff ffee 	bl	80040fc <HAL_GetTick>
 8004120:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d005      	beq.n	800413a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800412e:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <HAL_Delay+0x44>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	4413      	add	r3, r2
 8004138:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800413a:	bf00      	nop
 800413c:	f7ff ffde 	bl	80040fc <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	429a      	cmp	r2, r3
 800414a:	d8f7      	bhi.n	800413c <HAL_Delay+0x28>
  {
  }
}
 800414c:	bf00      	nop
 800414e:	bf00      	nop
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}
 8004156:	bf00      	nop
 8004158:	20000030 	.word	0x20000030

0800415c <__NVIC_SetPriorityGrouping>:
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800416c:	4b0c      	ldr	r3, [pc, #48]	@ (80041a0 <__NVIC_SetPriorityGrouping+0x44>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004178:	4013      	ands	r3, r2
 800417a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004184:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800418c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800418e:	4a04      	ldr	r2, [pc, #16]	@ (80041a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	60d3      	str	r3, [r2, #12]
}
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	e000ed00 	.word	0xe000ed00

080041a4 <__NVIC_GetPriorityGrouping>:
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041a8:	4b04      	ldr	r3, [pc, #16]	@ (80041bc <__NVIC_GetPriorityGrouping+0x18>)
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	0a1b      	lsrs	r3, r3, #8
 80041ae:	f003 0307 	and.w	r3, r3, #7
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <__NVIC_EnableIRQ>:
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	db0b      	blt.n	80041ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	f003 021f 	and.w	r2, r3, #31
 80041d8:	4907      	ldr	r1, [pc, #28]	@ (80041f8 <__NVIC_EnableIRQ+0x38>)
 80041da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	2001      	movs	r0, #1
 80041e2:	fa00 f202 	lsl.w	r2, r0, r2
 80041e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	e000e100 	.word	0xe000e100

080041fc <__NVIC_DisableIRQ>:
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420a:	2b00      	cmp	r3, #0
 800420c:	db12      	blt.n	8004234 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	f003 021f 	and.w	r2, r3, #31
 8004214:	490a      	ldr	r1, [pc, #40]	@ (8004240 <__NVIC_DisableIRQ+0x44>)
 8004216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421a:	095b      	lsrs	r3, r3, #5
 800421c:	2001      	movs	r0, #1
 800421e:	fa00 f202 	lsl.w	r2, r0, r2
 8004222:	3320      	adds	r3, #32
 8004224:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004228:	f3bf 8f4f 	dsb	sy
}
 800422c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800422e:	f3bf 8f6f 	isb	sy
}
 8004232:	bf00      	nop
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	e000e100 	.word	0xe000e100

08004244 <__NVIC_SetPriority>:
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	4603      	mov	r3, r0
 800424c:	6039      	str	r1, [r7, #0]
 800424e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004254:	2b00      	cmp	r3, #0
 8004256:	db0a      	blt.n	800426e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	b2da      	uxtb	r2, r3
 800425c:	490c      	ldr	r1, [pc, #48]	@ (8004290 <__NVIC_SetPriority+0x4c>)
 800425e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004262:	0112      	lsls	r2, r2, #4
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	440b      	add	r3, r1
 8004268:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800426c:	e00a      	b.n	8004284 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	b2da      	uxtb	r2, r3
 8004272:	4908      	ldr	r1, [pc, #32]	@ (8004294 <__NVIC_SetPriority+0x50>)
 8004274:	79fb      	ldrb	r3, [r7, #7]
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	3b04      	subs	r3, #4
 800427c:	0112      	lsls	r2, r2, #4
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	440b      	add	r3, r1
 8004282:	761a      	strb	r2, [r3, #24]
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	e000e100 	.word	0xe000e100
 8004294:	e000ed00 	.word	0xe000ed00

08004298 <NVIC_EncodePriority>:
{
 8004298:	b480      	push	{r7}
 800429a:	b089      	sub	sp, #36	@ 0x24
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f003 0307 	and.w	r3, r3, #7
 80042aa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f1c3 0307 	rsb	r3, r3, #7
 80042b2:	2b04      	cmp	r3, #4
 80042b4:	bf28      	it	cs
 80042b6:	2304      	movcs	r3, #4
 80042b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	3304      	adds	r3, #4
 80042be:	2b06      	cmp	r3, #6
 80042c0:	d902      	bls.n	80042c8 <NVIC_EncodePriority+0x30>
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3b03      	subs	r3, #3
 80042c6:	e000      	b.n	80042ca <NVIC_EncodePriority+0x32>
 80042c8:	2300      	movs	r3, #0
 80042ca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042cc:	f04f 32ff 	mov.w	r2, #4294967295
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	fa02 f303 	lsl.w	r3, r2, r3
 80042d6:	43da      	mvns	r2, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	401a      	ands	r2, r3
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042e0:	f04f 31ff 	mov.w	r1, #4294967295
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	fa01 f303 	lsl.w	r3, r1, r3
 80042ea:	43d9      	mvns	r1, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042f0:	4313      	orrs	r3, r2
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3724      	adds	r7, #36	@ 0x24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b082      	sub	sp, #8
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff ff28 	bl	800415c <__NVIC_SetPriorityGrouping>
}
 800430c:	bf00      	nop
 800430e:	3708      	adds	r7, #8
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b086      	sub	sp, #24
 8004318:	af00      	add	r7, sp, #0
 800431a:	4603      	mov	r3, r0
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004326:	f7ff ff3d 	bl	80041a4 <__NVIC_GetPriorityGrouping>
 800432a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	68b9      	ldr	r1, [r7, #8]
 8004330:	6978      	ldr	r0, [r7, #20]
 8004332:	f7ff ffb1 	bl	8004298 <NVIC_EncodePriority>
 8004336:	4602      	mov	r2, r0
 8004338:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800433c:	4611      	mov	r1, r2
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff ff80 	bl	8004244 <__NVIC_SetPriority>
}
 8004344:	bf00      	nop
 8004346:	3718      	adds	r7, #24
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff ff30 	bl	80041c0 <__NVIC_EnableIRQ>
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	4603      	mov	r3, r0
 8004370:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff ff40 	bl	80041fc <__NVIC_DisableIRQ>
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b082      	sub	sp, #8
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e0ac      	b.n	80044f0 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f000 f8b2 	bl	8004504 <DFSDM_GetChannelFromInstance>
 80043a0:	4603      	mov	r3, r0
 80043a2:	4a55      	ldr	r2, [pc, #340]	@ (80044f8 <HAL_DFSDM_ChannelInit+0x174>)
 80043a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e09f      	b.n	80044f0 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f7fd fa6f 	bl	8001894 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80043b6:	4b51      	ldr	r3, [pc, #324]	@ (80044fc <HAL_DFSDM_ChannelInit+0x178>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	3301      	adds	r3, #1
 80043bc:	4a4f      	ldr	r2, [pc, #316]	@ (80044fc <HAL_DFSDM_ChannelInit+0x178>)
 80043be:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80043c0:	4b4e      	ldr	r3, [pc, #312]	@ (80044fc <HAL_DFSDM_ChannelInit+0x178>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d125      	bne.n	8004414 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80043c8:	4b4d      	ldr	r3, [pc, #308]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a4c      	ldr	r2, [pc, #304]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043ce:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80043d2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80043d4:	4b4a      	ldr	r3, [pc, #296]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	4948      	ldr	r1, [pc, #288]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80043e2:	4b47      	ldr	r3, [pc, #284]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a46      	ldr	r2, [pc, #280]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043e8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80043ec:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	791b      	ldrb	r3, [r3, #4]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d108      	bne.n	8004408 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80043f6:	4b42      	ldr	r3, [pc, #264]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	3b01      	subs	r3, #1
 8004400:	041b      	lsls	r3, r3, #16
 8004402:	493f      	ldr	r1, [pc, #252]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 8004404:	4313      	orrs	r3, r2
 8004406:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004408:	4b3d      	ldr	r3, [pc, #244]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a3c      	ldr	r2, [pc, #240]	@ (8004500 <HAL_DFSDM_ChannelInit+0x17c>)
 800440e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004412:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8004422:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6819      	ldr	r1, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004432:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004438:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 020f 	bic.w	r2, r2, #15
 8004450:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6819      	ldr	r1, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8004478:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6899      	ldr	r1, [r3, #8]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004488:	3b01      	subs	r3, #1
 800448a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 800448c:	431a      	orrs	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f002 0207 	and.w	r2, r2, #7
 80044a4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6859      	ldr	r1, [r3, #4]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80044b8:	431a      	orrs	r2, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044d0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4618      	mov	r0, r3
 80044e0:	f000 f810 	bl	8004504 <DFSDM_GetChannelFromInstance>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4904      	ldr	r1, [pc, #16]	@ (80044f8 <HAL_DFSDM_ChannelInit+0x174>)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3708      	adds	r7, #8
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	200013dc 	.word	0x200013dc
 80044fc:	200013d8 	.word	0x200013d8
 8004500:	40016000 	.word	0x40016000

08004504 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a1c      	ldr	r2, [pc, #112]	@ (8004580 <DFSDM_GetChannelFromInstance+0x7c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d102      	bne.n	800451a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004514:	2300      	movs	r3, #0
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	e02b      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a19      	ldr	r2, [pc, #100]	@ (8004584 <DFSDM_GetChannelFromInstance+0x80>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d102      	bne.n	8004528 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004522:	2301      	movs	r3, #1
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	e024      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a17      	ldr	r2, [pc, #92]	@ (8004588 <DFSDM_GetChannelFromInstance+0x84>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d102      	bne.n	8004536 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004530:	2302      	movs	r3, #2
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	e01d      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a14      	ldr	r2, [pc, #80]	@ (800458c <DFSDM_GetChannelFromInstance+0x88>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d102      	bne.n	8004544 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800453e:	2304      	movs	r3, #4
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	e016      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a12      	ldr	r2, [pc, #72]	@ (8004590 <DFSDM_GetChannelFromInstance+0x8c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d102      	bne.n	8004552 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 800454c:	2305      	movs	r3, #5
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	e00f      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a0f      	ldr	r2, [pc, #60]	@ (8004594 <DFSDM_GetChannelFromInstance+0x90>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d102      	bne.n	8004560 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800455a:	2306      	movs	r3, #6
 800455c:	60fb      	str	r3, [r7, #12]
 800455e:	e008      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	4a0d      	ldr	r2, [pc, #52]	@ (8004598 <DFSDM_GetChannelFromInstance+0x94>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d102      	bne.n	800456e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004568:	2307      	movs	r3, #7
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	e001      	b.n	8004572 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800456e:	2303      	movs	r3, #3
 8004570:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004572:	68fb      	ldr	r3, [r7, #12]
}
 8004574:	4618      	mov	r0, r3
 8004576:	3714      	adds	r7, #20
 8004578:	46bd      	mov	sp, r7
 800457a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457e:	4770      	bx	lr
 8004580:	40016000 	.word	0x40016000
 8004584:	40016020 	.word	0x40016020
 8004588:	40016040 	.word	0x40016040
 800458c:	40016080 	.word	0x40016080
 8004590:	400160a0 	.word	0x400160a0
 8004594:	400160c0 	.word	0x400160c0
 8004598:	400160e0 	.word	0x400160e0

0800459c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d005      	beq.n	80045c0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2204      	movs	r2, #4
 80045b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	73fb      	strb	r3, [r7, #15]
 80045be:	e029      	b.n	8004614 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0201 	bic.w	r2, r2, #1
 80045ce:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 020e 	bic.w	r2, r2, #14
 80045de:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e4:	f003 021c 	and.w	r2, r3, #28
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ec:	2101      	movs	r1, #1
 80045ee:	fa01 f202 	lsl.w	r2, r1, r2
 80045f2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	4798      	blx	r3
    }
  }
  return status;
 8004614:	7bfb      	ldrb	r3, [r7, #15]
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800462e:	e17f      	b.n	8004930 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	2101      	movs	r1, #1
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	fa01 f303 	lsl.w	r3, r1, r3
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	f000 8171 	beq.w	800492a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_GPIO_Init+0x40>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d130      	bne.n	80046c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	2203      	movs	r2, #3
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	43db      	mvns	r3, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004696:	2201      	movs	r2, #1
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43db      	mvns	r3, r3
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0201 	and.w	r2, r3, #1
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	fa02 f303 	lsl.w	r3, r2, r3
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f003 0303 	and.w	r3, r3, #3
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d118      	bne.n	8004700 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80046d4:	2201      	movs	r2, #1
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	43db      	mvns	r3, r3
 80046de:	693a      	ldr	r2, [r7, #16]
 80046e0:	4013      	ands	r3, r2
 80046e2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	08db      	lsrs	r3, r3, #3
 80046ea:	f003 0201 	and.w	r2, r3, #1
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f003 0303 	and.w	r3, r3, #3
 8004708:	2b03      	cmp	r3, #3
 800470a:	d017      	beq.n	800473c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	2203      	movs	r2, #3
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	43db      	mvns	r3, r3
 800471e:	693a      	ldr	r2, [r7, #16]
 8004720:	4013      	ands	r3, r2
 8004722:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	fa02 f303 	lsl.w	r3, r2, r3
 8004730:	693a      	ldr	r2, [r7, #16]
 8004732:	4313      	orrs	r3, r2
 8004734:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f003 0303 	and.w	r3, r3, #3
 8004744:	2b02      	cmp	r3, #2
 8004746:	d123      	bne.n	8004790 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	08da      	lsrs	r2, r3, #3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3208      	adds	r2, #8
 8004750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004754:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 0307 	and.w	r3, r3, #7
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	220f      	movs	r2, #15
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	43db      	mvns	r3, r3
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	4013      	ands	r3, r2
 800476a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	691a      	ldr	r2, [r3, #16]
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	4313      	orrs	r3, r2
 8004780:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	08da      	lsrs	r2, r3, #3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	3208      	adds	r2, #8
 800478a:	6939      	ldr	r1, [r7, #16]
 800478c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	2203      	movs	r2, #3
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	43db      	mvns	r3, r3
 80047a2:	693a      	ldr	r2, [r7, #16]
 80047a4:	4013      	ands	r3, r2
 80047a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f003 0203 	and.w	r2, r3, #3
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 80ac 	beq.w	800492a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047d2:	4b5f      	ldr	r3, [pc, #380]	@ (8004950 <HAL_GPIO_Init+0x330>)
 80047d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047d6:	4a5e      	ldr	r2, [pc, #376]	@ (8004950 <HAL_GPIO_Init+0x330>)
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80047de:	4b5c      	ldr	r3, [pc, #368]	@ (8004950 <HAL_GPIO_Init+0x330>)
 80047e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	60bb      	str	r3, [r7, #8]
 80047e8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80047ea:	4a5a      	ldr	r2, [pc, #360]	@ (8004954 <HAL_GPIO_Init+0x334>)
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	089b      	lsrs	r3, r3, #2
 80047f0:	3302      	adds	r3, #2
 80047f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	220f      	movs	r2, #15
 8004802:	fa02 f303 	lsl.w	r3, r2, r3
 8004806:	43db      	mvns	r3, r3
 8004808:	693a      	ldr	r2, [r7, #16]
 800480a:	4013      	ands	r3, r2
 800480c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004814:	d025      	beq.n	8004862 <HAL_GPIO_Init+0x242>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a4f      	ldr	r2, [pc, #316]	@ (8004958 <HAL_GPIO_Init+0x338>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d01f      	beq.n	800485e <HAL_GPIO_Init+0x23e>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a4e      	ldr	r2, [pc, #312]	@ (800495c <HAL_GPIO_Init+0x33c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d019      	beq.n	800485a <HAL_GPIO_Init+0x23a>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a4d      	ldr	r2, [pc, #308]	@ (8004960 <HAL_GPIO_Init+0x340>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_GPIO_Init+0x236>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a4c      	ldr	r2, [pc, #304]	@ (8004964 <HAL_GPIO_Init+0x344>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d00d      	beq.n	8004852 <HAL_GPIO_Init+0x232>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a4b      	ldr	r2, [pc, #300]	@ (8004968 <HAL_GPIO_Init+0x348>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d007      	beq.n	800484e <HAL_GPIO_Init+0x22e>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a4a      	ldr	r2, [pc, #296]	@ (800496c <HAL_GPIO_Init+0x34c>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d101      	bne.n	800484a <HAL_GPIO_Init+0x22a>
 8004846:	2306      	movs	r3, #6
 8004848:	e00c      	b.n	8004864 <HAL_GPIO_Init+0x244>
 800484a:	2307      	movs	r3, #7
 800484c:	e00a      	b.n	8004864 <HAL_GPIO_Init+0x244>
 800484e:	2305      	movs	r3, #5
 8004850:	e008      	b.n	8004864 <HAL_GPIO_Init+0x244>
 8004852:	2304      	movs	r3, #4
 8004854:	e006      	b.n	8004864 <HAL_GPIO_Init+0x244>
 8004856:	2303      	movs	r3, #3
 8004858:	e004      	b.n	8004864 <HAL_GPIO_Init+0x244>
 800485a:	2302      	movs	r3, #2
 800485c:	e002      	b.n	8004864 <HAL_GPIO_Init+0x244>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_GPIO_Init+0x244>
 8004862:	2300      	movs	r3, #0
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	f002 0203 	and.w	r2, r2, #3
 800486a:	0092      	lsls	r2, r2, #2
 800486c:	4093      	lsls	r3, r2
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004874:	4937      	ldr	r1, [pc, #220]	@ (8004954 <HAL_GPIO_Init+0x334>)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	089b      	lsrs	r3, r3, #2
 800487a:	3302      	adds	r3, #2
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004882:	4b3b      	ldr	r3, [pc, #236]	@ (8004970 <HAL_GPIO_Init+0x350>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	43db      	mvns	r3, r3
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	4013      	ands	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80048a6:	4a32      	ldr	r2, [pc, #200]	@ (8004970 <HAL_GPIO_Init+0x350>)
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80048ac:	4b30      	ldr	r3, [pc, #192]	@ (8004970 <HAL_GPIO_Init+0x350>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	43db      	mvns	r3, r3
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	4013      	ands	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d003      	beq.n	80048d0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80048d0:	4a27      	ldr	r2, [pc, #156]	@ (8004970 <HAL_GPIO_Init+0x350>)
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80048d6:	4b26      	ldr	r3, [pc, #152]	@ (8004970 <HAL_GPIO_Init+0x350>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	43db      	mvns	r3, r3
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4013      	ands	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80048fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004970 <HAL_GPIO_Init+0x350>)
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004900:	4b1b      	ldr	r3, [pc, #108]	@ (8004970 <HAL_GPIO_Init+0x350>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	43db      	mvns	r3, r3
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4013      	ands	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4313      	orrs	r3, r2
 8004922:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004924:	4a12      	ldr	r2, [pc, #72]	@ (8004970 <HAL_GPIO_Init+0x350>)
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	3301      	adds	r3, #1
 800492e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	fa22 f303 	lsr.w	r3, r2, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	f47f ae78 	bne.w	8004630 <HAL_GPIO_Init+0x10>
  }
}
 8004940:	bf00      	nop
 8004942:	bf00      	nop
 8004944:	371c      	adds	r7, #28
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000
 8004954:	40010000 	.word	0x40010000
 8004958:	48000400 	.word	0x48000400
 800495c:	48000800 	.word	0x48000800
 8004960:	48000c00 	.word	0x48000c00
 8004964:	48001000 	.word	0x48001000
 8004968:	48001400 	.word	0x48001400
 800496c:	48001800 	.word	0x48001800
 8004970:	40010400 	.word	0x40010400

08004974 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800497e:	2300      	movs	r3, #0
 8004980:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004982:	e0cd      	b.n	8004b20 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004984:	2201      	movs	r2, #1
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	4013      	ands	r3, r2
 8004990:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 80c0 	beq.w	8004b1a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800499a:	4a68      	ldr	r2, [pc, #416]	@ (8004b3c <HAL_GPIO_DeInit+0x1c8>)
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	089b      	lsrs	r3, r3, #2
 80049a0:	3302      	adds	r3, #2
 80049a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049a6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f003 0303 	and.w	r3, r3, #3
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	220f      	movs	r2, #15
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	4013      	ands	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80049c2:	d025      	beq.n	8004a10 <HAL_GPIO_DeInit+0x9c>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b40 <HAL_GPIO_DeInit+0x1cc>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d01f      	beq.n	8004a0c <HAL_GPIO_DeInit+0x98>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a5d      	ldr	r2, [pc, #372]	@ (8004b44 <HAL_GPIO_DeInit+0x1d0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d019      	beq.n	8004a08 <HAL_GPIO_DeInit+0x94>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a5c      	ldr	r2, [pc, #368]	@ (8004b48 <HAL_GPIO_DeInit+0x1d4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d013      	beq.n	8004a04 <HAL_GPIO_DeInit+0x90>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a5b      	ldr	r2, [pc, #364]	@ (8004b4c <HAL_GPIO_DeInit+0x1d8>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d00d      	beq.n	8004a00 <HAL_GPIO_DeInit+0x8c>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a5a      	ldr	r2, [pc, #360]	@ (8004b50 <HAL_GPIO_DeInit+0x1dc>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d007      	beq.n	80049fc <HAL_GPIO_DeInit+0x88>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a59      	ldr	r2, [pc, #356]	@ (8004b54 <HAL_GPIO_DeInit+0x1e0>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d101      	bne.n	80049f8 <HAL_GPIO_DeInit+0x84>
 80049f4:	2306      	movs	r3, #6
 80049f6:	e00c      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 80049f8:	2307      	movs	r3, #7
 80049fa:	e00a      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 80049fc:	2305      	movs	r3, #5
 80049fe:	e008      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 8004a00:	2304      	movs	r3, #4
 8004a02:	e006      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 8004a04:	2303      	movs	r3, #3
 8004a06:	e004      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e002      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e000      	b.n	8004a12 <HAL_GPIO_DeInit+0x9e>
 8004a10:	2300      	movs	r3, #0
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	f002 0203 	and.w	r2, r2, #3
 8004a18:	0092      	lsls	r2, r2, #2
 8004a1a:	4093      	lsls	r3, r2
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d132      	bne.n	8004a88 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8004a22:	4b4d      	ldr	r3, [pc, #308]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	494b      	ldr	r1, [pc, #300]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8004a30:	4b49      	ldr	r3, [pc, #292]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	43db      	mvns	r3, r3
 8004a38:	4947      	ldr	r1, [pc, #284]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004a3e:	4b46      	ldr	r3, [pc, #280]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	43db      	mvns	r3, r3
 8004a46:	4944      	ldr	r1, [pc, #272]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a48:	4013      	ands	r3, r2
 8004a4a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004a4c:	4b42      	ldr	r3, [pc, #264]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	43db      	mvns	r3, r3
 8004a54:	4940      	ldr	r1, [pc, #256]	@ (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004a56:	4013      	ands	r3, r2
 8004a58:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	220f      	movs	r2, #15
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004a6a:	4a34      	ldr	r2, [pc, #208]	@ (8004b3c <HAL_GPIO_DeInit+0x1c8>)
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	089b      	lsrs	r3, r3, #2
 8004a70:	3302      	adds	r3, #2
 8004a72:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	43da      	mvns	r2, r3
 8004a7a:	4830      	ldr	r0, [pc, #192]	@ (8004b3c <HAL_GPIO_DeInit+0x1c8>)
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	089b      	lsrs	r3, r3, #2
 8004a80:	400a      	ands	r2, r1
 8004a82:	3302      	adds	r3, #2
 8004a84:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	005b      	lsls	r3, r3, #1
 8004a90:	2103      	movs	r1, #3
 8004a92:	fa01 f303 	lsl.w	r3, r1, r3
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	08da      	lsrs	r2, r3, #3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	3208      	adds	r2, #8
 8004aa4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f003 0307 	and.w	r3, r3, #7
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	08d2      	lsrs	r2, r2, #3
 8004abc:	4019      	ands	r1, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3208      	adds	r2, #8
 8004ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	689a      	ldr	r2, [r3, #8]
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	2103      	movs	r1, #3
 8004ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	401a      	ands	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	401a      	ands	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	2103      	movs	r1, #3
 8004afa:	fa01 f303 	lsl.w	r3, r1, r3
 8004afe:	43db      	mvns	r3, r3
 8004b00:	401a      	ands	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b12:	43db      	mvns	r3, r3
 8004b14:	401a      	ands	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	fa22 f303 	lsr.w	r3, r2, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f47f af2b 	bne.w	8004984 <HAL_GPIO_DeInit+0x10>
  }
}
 8004b2e:	bf00      	nop
 8004b30:	bf00      	nop
 8004b32:	371c      	adds	r7, #28
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	40010000 	.word	0x40010000
 8004b40:	48000400 	.word	0x48000400
 8004b44:	48000800 	.word	0x48000800
 8004b48:	48000c00 	.word	0x48000c00
 8004b4c:	48001000 	.word	0x48001000
 8004b50:	48001400 	.word	0x48001400
 8004b54:	48001800 	.word	0x48001800
 8004b58:	40010400 	.word	0x40010400

08004b5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	460b      	mov	r3, r1
 8004b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	887b      	ldrh	r3, [r7, #2]
 8004b6e:	4013      	ands	r3, r2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b74:	2301      	movs	r3, #1
 8004b76:	73fb      	strb	r3, [r7, #15]
 8004b78:	e001      	b.n	8004b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	460b      	mov	r3, r1
 8004b96:	807b      	strh	r3, [r7, #2]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b9c:	787b      	ldrb	r3, [r7, #1]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ba2:	887a      	ldrh	r2, [r7, #2]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ba8:	e002      	b.n	8004bb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004baa:	887a      	ldrh	r2, [r7, #2]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bc6:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bc8:	695a      	ldr	r2, [r3, #20]
 8004bca:	88fb      	ldrh	r3, [r7, #6]
 8004bcc:	4013      	ands	r3, r2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d006      	beq.n	8004be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bd2:	4a05      	ldr	r2, [pc, #20]	@ (8004be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bd4:	88fb      	ldrh	r3, [r7, #6]
 8004bd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bd8:	88fb      	ldrh	r3, [r7, #6]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f7fc faa4 	bl	8001128 <HAL_GPIO_EXTI_Callback>
  }
}
 8004be0:	bf00      	nop
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	40010400 	.word	0x40010400

08004bec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e08d      	b.n	8004d1a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7fc fea2 	bl	800195c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	@ 0x24
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004c3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d107      	bne.n	8004c66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c62:	609a      	str	r2, [r3, #8]
 8004c64:	e006      	b.n	8004c74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004c72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d108      	bne.n	8004c8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c8a:	605a      	str	r2, [r3, #4]
 8004c8c:	e007      	b.n	8004c9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685a      	ldr	r2, [r3, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004cac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cb0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68da      	ldr	r2, [r3, #12]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cc0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	691a      	ldr	r2, [r3, #16]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	69d9      	ldr	r1, [r3, #28]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}

08004d22 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b082      	sub	sp, #8
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e021      	b.n	8004d78 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2224      	movs	r2, #36	@ 0x24
 8004d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f022 0201 	bic.w	r2, r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f7fc fe63 	bl	8001a18 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	4608      	mov	r0, r1
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	4603      	mov	r3, r0
 8004d90:	817b      	strh	r3, [r7, #10]
 8004d92:	460b      	mov	r3, r1
 8004d94:	813b      	strh	r3, [r7, #8]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	f040 80f9 	bne.w	8004f9a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <HAL_I2C_Mem_Write+0x34>
 8004dae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d105      	bne.n	8004dc0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e0ed      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_I2C_Mem_Write+0x4e>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0e6      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dd6:	f7ff f991 	bl	80040fc <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	9300      	str	r3, [sp, #0]
 8004de0:	2319      	movs	r3, #25
 8004de2:	2201      	movs	r2, #1
 8004de4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fac3 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e0d1      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2221      	movs	r2, #33	@ 0x21
 8004dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2240      	movs	r2, #64	@ 0x40
 8004e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a3a      	ldr	r2, [r7, #32]
 8004e12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e20:	88f8      	ldrh	r0, [r7, #6]
 8004e22:	893a      	ldrh	r2, [r7, #8]
 8004e24:	8979      	ldrh	r1, [r7, #10]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	9301      	str	r3, [sp, #4]
 8004e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	4603      	mov	r3, r0
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f9d3 	bl	80051dc <I2C_RequestMemoryWrite>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d005      	beq.n	8004e48 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e0a9      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2bff      	cmp	r3, #255	@ 0xff
 8004e50:	d90e      	bls.n	8004e70 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	22ff      	movs	r2, #255	@ 0xff
 8004e56:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e5c:	b2da      	uxtb	r2, r3
 8004e5e:	8979      	ldrh	r1, [r7, #10]
 8004e60:	2300      	movs	r3, #0
 8004e62:	9300      	str	r3, [sp, #0]
 8004e64:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 fc47 	bl	80056fc <I2C_TransferConfig>
 8004e6e:	e00f      	b.n	8004e90 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	8979      	ldrh	r1, [r7, #10]
 8004e82:	2300      	movs	r3, #0
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fc36 	bl	80056fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 fac6 	bl	8005426 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e07b      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea8:	781a      	ldrb	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb4:	1c5a      	adds	r2, r3, #1
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d034      	beq.n	8004f48 <HAL_I2C_Mem_Write+0x1c8>
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d130      	bne.n	8004f48 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	2200      	movs	r2, #0
 8004eee:	2180      	movs	r1, #128	@ 0x80
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 fa3f 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e04d      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2bff      	cmp	r3, #255	@ 0xff
 8004f08:	d90e      	bls.n	8004f28 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	22ff      	movs	r2, #255	@ 0xff
 8004f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	8979      	ldrh	r1, [r7, #10]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 fbeb 	bl	80056fc <I2C_TransferConfig>
 8004f26:	e00f      	b.n	8004f48 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	8979      	ldrh	r1, [r7, #10]
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	9300      	str	r3, [sp, #0]
 8004f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 fbda 	bl	80056fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d19e      	bne.n	8004e90 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f52:	697a      	ldr	r2, [r7, #20]
 8004f54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 faac 	bl	80054b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e01a      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2220      	movs	r2, #32
 8004f6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6859      	ldr	r1, [r3, #4]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa4 <HAL_I2C_Mem_Write+0x224>)
 8004f7a:	400b      	ands	r3, r1
 8004f7c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f96:	2300      	movs	r3, #0
 8004f98:	e000      	b.n	8004f9c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004f9a:	2302      	movs	r3, #2
  }
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3718      	adds	r7, #24
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	fe00e800 	.word	0xfe00e800

08004fa8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b088      	sub	sp, #32
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	4608      	mov	r0, r1
 8004fb2:	4611      	mov	r1, r2
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	817b      	strh	r3, [r7, #10]
 8004fba:	460b      	mov	r3, r1
 8004fbc:	813b      	strh	r3, [r7, #8]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	2b20      	cmp	r3, #32
 8004fcc:	f040 80fd 	bne.w	80051ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fd0:	6a3b      	ldr	r3, [r7, #32]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_I2C_Mem_Read+0x34>
 8004fd6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d105      	bne.n	8004fe8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fe2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e0f1      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_I2C_Mem_Read+0x4e>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	e0ea      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ffe:	f7ff f87d 	bl	80040fc <HAL_GetTick>
 8005002:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	2319      	movs	r3, #25
 800500a:	2201      	movs	r2, #1
 800500c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 f9af 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e0d5      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2222      	movs	r2, #34	@ 0x22
 8005024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2240      	movs	r2, #64	@ 0x40
 800502c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6a3a      	ldr	r2, [r7, #32]
 800503a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005040:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005048:	88f8      	ldrh	r0, [r7, #6]
 800504a:	893a      	ldrh	r2, [r7, #8]
 800504c:	8979      	ldrh	r1, [r7, #10]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	9301      	str	r3, [sp, #4]
 8005052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	4603      	mov	r3, r0
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f913 	bl	8005284 <I2C_RequestMemoryRead>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d005      	beq.n	8005070 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e0ad      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005074:	b29b      	uxth	r3, r3
 8005076:	2bff      	cmp	r3, #255	@ 0xff
 8005078:	d90e      	bls.n	8005098 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005084:	b2da      	uxtb	r2, r3
 8005086:	8979      	ldrh	r1, [r7, #10]
 8005088:	4b52      	ldr	r3, [pc, #328]	@ (80051d4 <HAL_I2C_Mem_Read+0x22c>)
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 fb33 	bl	80056fc <I2C_TransferConfig>
 8005096:	e00f      	b.n	80050b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	8979      	ldrh	r1, [r7, #10]
 80050aa:	4b4a      	ldr	r3, [pc, #296]	@ (80051d4 <HAL_I2C_Mem_Read+0x22c>)
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 fb22 	bl	80056fc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050be:	2200      	movs	r2, #0
 80050c0:	2104      	movs	r1, #4
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f956 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e07c      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050dc:	b2d2      	uxtb	r2, r2
 80050de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	1c5a      	adds	r2, r3, #1
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	3b01      	subs	r3, #1
 80050fe:	b29a      	uxth	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005108:	b29b      	uxth	r3, r3
 800510a:	2b00      	cmp	r3, #0
 800510c:	d034      	beq.n	8005178 <HAL_I2C_Mem_Read+0x1d0>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005112:	2b00      	cmp	r3, #0
 8005114:	d130      	bne.n	8005178 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511c:	2200      	movs	r2, #0
 800511e:	2180      	movs	r1, #128	@ 0x80
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 f927 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e04d      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005134:	b29b      	uxth	r3, r3
 8005136:	2bff      	cmp	r3, #255	@ 0xff
 8005138:	d90e      	bls.n	8005158 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2201      	movs	r2, #1
 800513e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005144:	b2da      	uxtb	r2, r3
 8005146:	8979      	ldrh	r1, [r7, #10]
 8005148:	2300      	movs	r3, #0
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 fad3 	bl	80056fc <I2C_TransferConfig>
 8005156:	e00f      	b.n	8005178 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005166:	b2da      	uxtb	r2, r3
 8005168:	8979      	ldrh	r1, [r7, #10]
 800516a:	2300      	movs	r3, #0
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f000 fac2 	bl	80056fc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d19a      	bne.n	80050b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f000 f994 	bl	80054b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e01a      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2220      	movs	r2, #32
 800519c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	6859      	ldr	r1, [r3, #4]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4b0b      	ldr	r3, [pc, #44]	@ (80051d8 <HAL_I2C_Mem_Read+0x230>)
 80051aa:	400b      	ands	r3, r1
 80051ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80051c6:	2300      	movs	r3, #0
 80051c8:	e000      	b.n	80051cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80051ca:	2302      	movs	r3, #2
  }
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3718      	adds	r7, #24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	80002400 	.word	0x80002400
 80051d8:	fe00e800 	.word	0xfe00e800

080051dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b086      	sub	sp, #24
 80051e0:	af02      	add	r7, sp, #8
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	4608      	mov	r0, r1
 80051e6:	4611      	mov	r1, r2
 80051e8:	461a      	mov	r2, r3
 80051ea:	4603      	mov	r3, r0
 80051ec:	817b      	strh	r3, [r7, #10]
 80051ee:	460b      	mov	r3, r1
 80051f0:	813b      	strh	r3, [r7, #8]
 80051f2:	4613      	mov	r3, r2
 80051f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80051f6:	88fb      	ldrh	r3, [r7, #6]
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	8979      	ldrh	r1, [r7, #10]
 80051fc:	4b20      	ldr	r3, [pc, #128]	@ (8005280 <I2C_RequestMemoryWrite+0xa4>)
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 fa79 	bl	80056fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800520a:	69fa      	ldr	r2, [r7, #28]
 800520c:	69b9      	ldr	r1, [r7, #24]
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 f909 	bl	8005426 <I2C_WaitOnTXISFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d001      	beq.n	800521e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e02c      	b.n	8005278 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800521e:	88fb      	ldrh	r3, [r7, #6]
 8005220:	2b01      	cmp	r3, #1
 8005222:	d105      	bne.n	8005230 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005224:	893b      	ldrh	r3, [r7, #8]
 8005226:	b2da      	uxtb	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	629a      	str	r2, [r3, #40]	@ 0x28
 800522e:	e015      	b.n	800525c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005230:	893b      	ldrh	r3, [r7, #8]
 8005232:	0a1b      	lsrs	r3, r3, #8
 8005234:	b29b      	uxth	r3, r3
 8005236:	b2da      	uxtb	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800523e:	69fa      	ldr	r2, [r7, #28]
 8005240:	69b9      	ldr	r1, [r7, #24]
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 f8ef 	bl	8005426 <I2C_WaitOnTXISFlagUntilTimeout>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e012      	b.n	8005278 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005252:	893b      	ldrh	r3, [r7, #8]
 8005254:	b2da      	uxtb	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	2200      	movs	r2, #0
 8005264:	2180      	movs	r1, #128	@ 0x80
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 f884 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	80002000 	.word	0x80002000

08005284 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af02      	add	r7, sp, #8
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	4608      	mov	r0, r1
 800528e:	4611      	mov	r1, r2
 8005290:	461a      	mov	r2, r3
 8005292:	4603      	mov	r3, r0
 8005294:	817b      	strh	r3, [r7, #10]
 8005296:	460b      	mov	r3, r1
 8005298:	813b      	strh	r3, [r7, #8]
 800529a:	4613      	mov	r3, r2
 800529c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800529e:	88fb      	ldrh	r3, [r7, #6]
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	8979      	ldrh	r1, [r7, #10]
 80052a4:	4b20      	ldr	r3, [pc, #128]	@ (8005328 <I2C_RequestMemoryRead+0xa4>)
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	2300      	movs	r3, #0
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f000 fa26 	bl	80056fc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b0:	69fa      	ldr	r2, [r7, #28]
 80052b2:	69b9      	ldr	r1, [r7, #24]
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 f8b6 	bl	8005426 <I2C_WaitOnTXISFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e02c      	b.n	800531e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d105      	bne.n	80052d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052ca:	893b      	ldrh	r3, [r7, #8]
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80052d4:	e015      	b.n	8005302 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80052d6:	893b      	ldrh	r3, [r7, #8]
 80052d8:	0a1b      	lsrs	r3, r3, #8
 80052da:	b29b      	uxth	r3, r3
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e4:	69fa      	ldr	r2, [r7, #28]
 80052e6:	69b9      	ldr	r1, [r7, #24]
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f89c 	bl	8005426 <I2C_WaitOnTXISFlagUntilTimeout>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e012      	b.n	800531e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80052f8:	893b      	ldrh	r3, [r7, #8]
 80052fa:	b2da      	uxtb	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2200      	movs	r2, #0
 800530a:	2140      	movs	r1, #64	@ 0x40
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f000 f831 	bl	8005374 <I2C_WaitOnFlagUntilTimeout>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d001      	beq.n	800531c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e000      	b.n	800531e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3710      	adds	r7, #16
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	80002000 	.word	0x80002000

0800532c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800532c:	b480      	push	{r7}
 800532e:	b083      	sub	sp, #12
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b02      	cmp	r3, #2
 8005340:	d103      	bne.n	800534a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2200      	movs	r2, #0
 8005348:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699b      	ldr	r3, [r3, #24]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b01      	cmp	r3, #1
 8005356:	d007      	beq.n	8005368 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	699a      	ldr	r2, [r3, #24]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f042 0201 	orr.w	r2, r2, #1
 8005366:	619a      	str	r2, [r3, #24]
  }
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	4613      	mov	r3, r2
 8005382:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005384:	e03b      	b.n	80053fe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005386:	69ba      	ldr	r2, [r7, #24]
 8005388:	6839      	ldr	r1, [r7, #0]
 800538a:	68f8      	ldr	r0, [r7, #12]
 800538c:	f000 f8d6 	bl	800553c <I2C_IsErrorOccurred>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e041      	b.n	800541e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d02d      	beq.n	80053fe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a2:	f7fe feab 	bl	80040fc <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d302      	bcc.n	80053b8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d122      	bne.n	80053fe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	699a      	ldr	r2, [r3, #24]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4013      	ands	r3, r2
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	461a      	mov	r2, r3
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d113      	bne.n	80053fe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053da:	f043 0220 	orr.w	r2, r3, #32
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2220      	movs	r2, #32
 80053e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e00f      	b.n	800541e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	699a      	ldr	r2, [r3, #24]
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	4013      	ands	r3, r2
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	429a      	cmp	r2, r3
 800540c:	bf0c      	ite	eq
 800540e:	2301      	moveq	r3, #1
 8005410:	2300      	movne	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	461a      	mov	r2, r3
 8005416:	79fb      	ldrb	r3, [r7, #7]
 8005418:	429a      	cmp	r2, r3
 800541a:	d0b4      	beq.n	8005386 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b084      	sub	sp, #16
 800542a:	af00      	add	r7, sp, #0
 800542c:	60f8      	str	r0, [r7, #12]
 800542e:	60b9      	str	r1, [r7, #8]
 8005430:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005432:	e033      	b.n	800549c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	68b9      	ldr	r1, [r7, #8]
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f87f 	bl	800553c <I2C_IsErrorOccurred>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e031      	b.n	80054ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544e:	d025      	beq.n	800549c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005450:	f7fe fe54 	bl	80040fc <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	429a      	cmp	r2, r3
 800545e:	d302      	bcc.n	8005466 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d11a      	bne.n	800549c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	699b      	ldr	r3, [r3, #24]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d013      	beq.n	800549c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005478:	f043 0220 	orr.w	r2, r3, #32
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2220      	movs	r2, #32
 8005484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e007      	b.n	80054ac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d1c4      	bne.n	8005434 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054c0:	e02f      	b.n	8005522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054c2:	687a      	ldr	r2, [r7, #4]
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f000 f838 	bl	800553c <I2C_IsErrorOccurred>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e02d      	b.n	8005532 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d6:	f7fe fe11 	bl	80040fc <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	68ba      	ldr	r2, [r7, #8]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d302      	bcc.n	80054ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d11a      	bne.n	8005522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b20      	cmp	r3, #32
 80054f8:	d013      	beq.n	8005522 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fe:	f043 0220 	orr.w	r2, r3, #32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2220      	movs	r2, #32
 800550a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e007      	b.n	8005532 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b20      	cmp	r3, #32
 800552e:	d1c8      	bne.n	80054c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08a      	sub	sp, #40	@ 0x28
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005548:	2300      	movs	r3, #0
 800554a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005556:	2300      	movs	r3, #0
 8005558:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	d068      	beq.n	800563a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2210      	movs	r2, #16
 800556e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005570:	e049      	b.n	8005606 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005578:	d045      	beq.n	8005606 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800557a:	f7fe fdbf 	bl	80040fc <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	429a      	cmp	r2, r3
 8005588:	d302      	bcc.n	8005590 <I2C_IsErrorOccurred+0x54>
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d13a      	bne.n	8005606 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800559a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055a2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055b2:	d121      	bne.n	80055f8 <I2C_IsErrorOccurred+0xbc>
 80055b4:	697b      	ldr	r3, [r7, #20]
 80055b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055ba:	d01d      	beq.n	80055f8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80055bc:	7cfb      	ldrb	r3, [r7, #19]
 80055be:	2b20      	cmp	r3, #32
 80055c0:	d01a      	beq.n	80055f8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055d0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80055d2:	f7fe fd93 	bl	80040fc <HAL_GetTick>
 80055d6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055d8:	e00e      	b.n	80055f8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80055da:	f7fe fd8f 	bl	80040fc <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b19      	cmp	r3, #25
 80055e6:	d907      	bls.n	80055f8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	f043 0320 	orr.w	r3, r3, #32
 80055ee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80055f6:	e006      	b.n	8005606 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	f003 0320 	and.w	r3, r3, #32
 8005602:	2b20      	cmp	r3, #32
 8005604:	d1e9      	bne.n	80055da <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	699b      	ldr	r3, [r3, #24]
 800560c:	f003 0320 	and.w	r3, r3, #32
 8005610:	2b20      	cmp	r3, #32
 8005612:	d003      	beq.n	800561c <I2C_IsErrorOccurred+0xe0>
 8005614:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005618:	2b00      	cmp	r3, #0
 800561a:	d0aa      	beq.n	8005572 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800561c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005620:	2b00      	cmp	r3, #0
 8005622:	d103      	bne.n	800562c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2220      	movs	r2, #32
 800562a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800562c:	6a3b      	ldr	r3, [r7, #32]
 800562e:	f043 0304 	orr.w	r3, r3, #4
 8005632:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00b      	beq.n	8005664 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	f043 0301 	orr.w	r3, r3, #1
 8005652:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800565c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	f043 0308 	orr.w	r3, r3, #8
 8005674:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800567e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005686:	69bb      	ldr	r3, [r7, #24]
 8005688:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00b      	beq.n	80056a8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	f043 0302 	orr.w	r3, r3, #2
 8005696:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80056a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d01c      	beq.n	80056ea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f7ff fe3b 	bl	800532c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	6859      	ldr	r1, [r3, #4]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	4b0d      	ldr	r3, [pc, #52]	@ (80056f8 <I2C_IsErrorOccurred+0x1bc>)
 80056c2:	400b      	ands	r3, r1
 80056c4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80056ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3728      	adds	r7, #40	@ 0x28
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	fe00e800 	.word	0xfe00e800

080056fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	607b      	str	r3, [r7, #4]
 8005706:	460b      	mov	r3, r1
 8005708:	817b      	strh	r3, [r7, #10]
 800570a:	4613      	mov	r3, r2
 800570c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800570e:	897b      	ldrh	r3, [r7, #10]
 8005710:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005714:	7a7b      	ldrb	r3, [r7, #9]
 8005716:	041b      	lsls	r3, r3, #16
 8005718:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800571c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005722:	6a3b      	ldr	r3, [r7, #32]
 8005724:	4313      	orrs	r3, r2
 8005726:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800572a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	0d5b      	lsrs	r3, r3, #21
 8005736:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800573a:	4b08      	ldr	r3, [pc, #32]	@ (800575c <I2C_TransferConfig+0x60>)
 800573c:	430b      	orrs	r3, r1
 800573e:	43db      	mvns	r3, r3
 8005740:	ea02 0103 	and.w	r1, r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	430a      	orrs	r2, r1
 800574c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	03ff63ff 	.word	0x03ff63ff

08005760 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005760:	b480      	push	{r7}
 8005762:	b083      	sub	sp, #12
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b20      	cmp	r3, #32
 8005774:	d138      	bne.n	80057e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800577c:	2b01      	cmp	r3, #1
 800577e:	d101      	bne.n	8005784 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005780:	2302      	movs	r3, #2
 8005782:	e032      	b.n	80057ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2224      	movs	r2, #36	@ 0x24
 8005790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f022 0201 	bic.w	r2, r2, #1
 80057a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80057b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6819      	ldr	r1, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	683a      	ldr	r2, [r7, #0]
 80057c0:	430a      	orrs	r2, r1
 80057c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057e4:	2300      	movs	r3, #0
 80057e6:	e000      	b.n	80057ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057e8:	2302      	movs	r3, #2
  }
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	370c      	adds	r7, #12
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b085      	sub	sp, #20
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b20      	cmp	r3, #32
 800580a:	d139      	bne.n	8005880 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005812:	2b01      	cmp	r3, #1
 8005814:	d101      	bne.n	800581a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005816:	2302      	movs	r3, #2
 8005818:	e033      	b.n	8005882 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2201      	movs	r2, #1
 800581e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2224      	movs	r2, #36	@ 0x24
 8005826:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 0201 	bic.w	r2, r2, #1
 8005838:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005848:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	4313      	orrs	r3, r2
 8005852:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2220      	movs	r2, #32
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800587c:	2300      	movs	r3, #0
 800587e:	e000      	b.n	8005882 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005880:	2302      	movs	r3, #2
  }
}
 8005882:	4618      	mov	r0, r3
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr

0800588e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b086      	sub	sp, #24
 8005892:	af02      	add	r7, sp, #8
 8005894:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d101      	bne.n	80058a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e101      	b.n	8005aa4 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d106      	bne.n	80058ba <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f7fc fa63 	bl	8001d80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2203      	movs	r2, #3
 80058be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f004 fd41 	bl	800a354 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6818      	ldr	r0, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	7c1a      	ldrb	r2, [r3, #16]
 80058da:	f88d 2000 	strb.w	r2, [sp]
 80058de:	3304      	adds	r3, #4
 80058e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058e2:	f004 fd0a 	bl	800a2fa <USB_CoreInit>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	e0d5      	b.n	8005aa4 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2100      	movs	r1, #0
 80058fe:	4618      	mov	r0, r3
 8005900:	f004 fd39 	bl	800a376 <USB_SetCurrentMode>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d005      	beq.n	8005916 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e0c6      	b.n	8005aa4 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005916:	2300      	movs	r3, #0
 8005918:	73fb      	strb	r3, [r7, #15]
 800591a:	e04a      	b.n	80059b2 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800591c:	7bfa      	ldrb	r2, [r7, #15]
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	4413      	add	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	3315      	adds	r3, #21
 800592c:	2201      	movs	r2, #1
 800592e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005930:	7bfa      	ldrb	r2, [r7, #15]
 8005932:	6879      	ldr	r1, [r7, #4]
 8005934:	4613      	mov	r3, r2
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	4413      	add	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	440b      	add	r3, r1
 800593e:	3314      	adds	r3, #20
 8005940:	7bfa      	ldrb	r2, [r7, #15]
 8005942:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005944:	7bfa      	ldrb	r2, [r7, #15]
 8005946:	7bfb      	ldrb	r3, [r7, #15]
 8005948:	b298      	uxth	r0, r3
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	332e      	adds	r3, #46	@ 0x2e
 8005958:	4602      	mov	r2, r0
 800595a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800595c:	7bfa      	ldrb	r2, [r7, #15]
 800595e:	6879      	ldr	r1, [r7, #4]
 8005960:	4613      	mov	r3, r2
 8005962:	00db      	lsls	r3, r3, #3
 8005964:	4413      	add	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	440b      	add	r3, r1
 800596a:	3318      	adds	r3, #24
 800596c:	2200      	movs	r2, #0
 800596e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005970:	7bfa      	ldrb	r2, [r7, #15]
 8005972:	6879      	ldr	r1, [r7, #4]
 8005974:	4613      	mov	r3, r2
 8005976:	00db      	lsls	r3, r3, #3
 8005978:	4413      	add	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	440b      	add	r3, r1
 800597e:	331c      	adds	r3, #28
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005984:	7bfa      	ldrb	r2, [r7, #15]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	4413      	add	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	3320      	adds	r3, #32
 8005994:	2200      	movs	r2, #0
 8005996:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005998:	7bfa      	ldrb	r2, [r7, #15]
 800599a:	6879      	ldr	r1, [r7, #4]
 800599c:	4613      	mov	r3, r2
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4413      	add	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	440b      	add	r3, r1
 80059a6:	3324      	adds	r3, #36	@ 0x24
 80059a8:	2200      	movs	r2, #0
 80059aa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
 80059ae:	3301      	adds	r3, #1
 80059b0:	73fb      	strb	r3, [r7, #15]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	791b      	ldrb	r3, [r3, #4]
 80059b6:	7bfa      	ldrb	r2, [r7, #15]
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d3af      	bcc.n	800591c <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059bc:	2300      	movs	r3, #0
 80059be:	73fb      	strb	r3, [r7, #15]
 80059c0:	e044      	b.n	8005a4c <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059c2:	7bfa      	ldrb	r2, [r7, #15]
 80059c4:	6879      	ldr	r1, [r7, #4]
 80059c6:	4613      	mov	r3, r2
 80059c8:	00db      	lsls	r3, r3, #3
 80059ca:	4413      	add	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	440b      	add	r3, r1
 80059d0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80059d4:	2200      	movs	r2, #0
 80059d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059d8:	7bfa      	ldrb	r2, [r7, #15]
 80059da:	6879      	ldr	r1, [r7, #4]
 80059dc:	4613      	mov	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	440b      	add	r3, r1
 80059e6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80059ea:	7bfa      	ldrb	r2, [r7, #15]
 80059ec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059ee:	7bfa      	ldrb	r2, [r7, #15]
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	4613      	mov	r3, r2
 80059f4:	00db      	lsls	r3, r3, #3
 80059f6:	4413      	add	r3, r2
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	440b      	add	r3, r1
 80059fc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005a00:	2200      	movs	r2, #0
 8005a02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a04:	7bfa      	ldrb	r2, [r7, #15]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005a16:	2200      	movs	r2, #0
 8005a18:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a1a:	7bfa      	ldrb	r2, [r7, #15]
 8005a1c:	6879      	ldr	r1, [r7, #4]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	00db      	lsls	r3, r3, #3
 8005a22:	4413      	add	r3, r2
 8005a24:	009b      	lsls	r3, r3, #2
 8005a26:	440b      	add	r3, r1
 8005a28:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a30:	7bfa      	ldrb	r2, [r7, #15]
 8005a32:	6879      	ldr	r1, [r7, #4]
 8005a34:	4613      	mov	r3, r2
 8005a36:	00db      	lsls	r3, r3, #3
 8005a38:	4413      	add	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a42:	2200      	movs	r2, #0
 8005a44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a46:	7bfb      	ldrb	r3, [r7, #15]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	73fb      	strb	r3, [r7, #15]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	791b      	ldrb	r3, [r3, #4]
 8005a50:	7bfa      	ldrb	r2, [r7, #15]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d3b5      	bcc.n	80059c2 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6818      	ldr	r0, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	7c1a      	ldrb	r2, [r3, #16]
 8005a5e:	f88d 2000 	strb.w	r2, [sp]
 8005a62:	3304      	adds	r3, #4
 8005a64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a66:	f004 fcd3 	bl	800a410 <USB_DevInit>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d005      	beq.n	8005a7c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e013      	b.n	8005aa4 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	7b1b      	ldrb	r3, [r3, #12]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d102      	bne.n	8005a98 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f80a 	bl	8005aac <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f004 fe78 	bl	800a792 <USB_DevDisconnect>

  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ada:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ade:	f043 0303 	orr.w	r3, r3, #3
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3714      	adds	r7, #20
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005af4:	b480      	push	{r7}
 8005af6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005af8:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a04      	ldr	r2, [pc, #16]	@ (8005b10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b02:	6013      	str	r3, [r2, #0]
}
 8005b04:	bf00      	nop
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40007000 	.word	0x40007000

08005b14 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005b14:	b480      	push	{r7}
 8005b16:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005b18:	4b04      	ldr	r3, [pc, #16]	@ (8005b2c <HAL_PWREx_GetVoltageRange+0x18>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40007000 	.word	0x40007000

08005b30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3e:	d130      	bne.n	8005ba2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b40:	4b23      	ldr	r3, [pc, #140]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b4c:	d038      	beq.n	8005bc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b4e:	4b20      	ldr	r3, [pc, #128]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005b56:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b5c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005bd4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2232      	movs	r2, #50	@ 0x32
 8005b64:	fb02 f303 	mul.w	r3, r2, r3
 8005b68:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6e:	0c9b      	lsrs	r3, r3, #18
 8005b70:	3301      	adds	r3, #1
 8005b72:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b74:	e002      	b.n	8005b7c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005b7c:	4b14      	ldr	r3, [pc, #80]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b88:	d102      	bne.n	8005b90 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d1f2      	bne.n	8005b76 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b90:	4b0f      	ldr	r3, [pc, #60]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b9c:	d110      	bne.n	8005bc0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e00f      	b.n	8005bc2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005baa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bae:	d007      	beq.n	8005bc0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005bb0:	4b07      	ldr	r3, [pc, #28]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005bb8:	4a05      	ldr	r2, [pc, #20]	@ (8005bd0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005bba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bbe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40007000 	.word	0x40007000
 8005bd4:	20000008 	.word	0x20000008
 8005bd8:	431bde83 	.word	0x431bde83

08005bdc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005be0:	4b05      	ldr	r3, [pc, #20]	@ (8005bf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	4a04      	ldr	r2, [pc, #16]	@ (8005bf8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005be6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005bea:	6053      	str	r3, [r2, #4]
}
 8005bec:	bf00      	nop
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40007000 	.word	0x40007000

08005bfc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af02      	add	r7, sp, #8
 8005c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005c04:	f7fe fa7a 	bl	80040fc <HAL_GetTick>
 8005c08:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d101      	bne.n	8005c14 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e063      	b.n	8005cdc <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10b      	bne.n	8005c38 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7fb ff19 	bl	8001a60 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005c2e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f858 	bl	8005ce8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	3b01      	subs	r3, #1
 8005c48:	021a      	lsls	r2, r3, #8
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	2120      	movs	r1, #32
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 f850 	bl	8005d04 <QSPI_WaitFlagStateUntilTimeout>
 8005c64:	4603      	mov	r3, r0
 8005c66:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005c68:	7afb      	ldrb	r3, [r7, #11]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d131      	bne.n	8005cd2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005c78:	f023 0310 	bic.w	r3, r3, #16
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	6852      	ldr	r2, [r2, #4]
 8005c80:	0611      	lsls	r1, r2, #24
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	68d2      	ldr	r2, [r2, #12]
 8005c86:	4311      	orrs	r1, r2
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6812      	ldr	r2, [r2, #0]
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	4b13      	ldr	r3, [pc, #76]	@ (8005ce4 <HAL_QSPI_Init+0xe8>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	6912      	ldr	r2, [r2, #16]
 8005c9e:	0411      	lsls	r1, r2, #16
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	6952      	ldr	r2, [r2, #20]
 8005ca4:	4311      	orrs	r1, r2
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6992      	ldr	r2, [r2, #24]
 8005caa:	4311      	orrs	r1, r2
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	6812      	ldr	r2, [r2, #0]
 8005cb0:	430b      	orrs	r3, r1
 8005cb2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f042 0201 	orr.w	r2, r2, #1
 8005cc2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 8005cda:	7afb      	ldrb	r3, [r7, #11]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	ffe0f8fe 	.word	0xffe0f8fe

08005ce8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	683a      	ldr	r2, [r7, #0]
 8005cf6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	603b      	str	r3, [r7, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005d14:	e01a      	b.n	8005d4c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1c:	d016      	beq.n	8005d4c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d1e:	f7fe f9ed 	bl	80040fc <HAL_GetTick>
 8005d22:	4602      	mov	r2, r0
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	1ad3      	subs	r3, r2, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	429a      	cmp	r2, r3
 8005d2c:	d302      	bcc.n	8005d34 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d10b      	bne.n	8005d4c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2204      	movs	r2, #4
 8005d38:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d40:	f043 0201 	orr.w	r2, r3, #1
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e00e      	b.n	8005d6a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689a      	ldr	r2, [r3, #8]
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	4013      	ands	r3, r2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	bf14      	ite	ne
 8005d5a:	2301      	movne	r3, #1
 8005d5c:	2300      	moveq	r3, #0
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	461a      	mov	r2, r3
 8005d62:	79fb      	ldrb	r3, [r7, #7]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d1d6      	bne.n	8005d16 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
	...

08005d74 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b088      	sub	sp, #32
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d101      	bne.n	8005d86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e3ca      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d86:	4b97      	ldr	r3, [pc, #604]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 030c 	and.w	r3, r3, #12
 8005d8e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d90:	4b94      	ldr	r3, [pc, #592]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	f003 0303 	and.w	r3, r3, #3
 8005d98:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80e4 	beq.w	8005f70 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d007      	beq.n	8005dbe <HAL_RCC_OscConfig+0x4a>
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	2b0c      	cmp	r3, #12
 8005db2:	f040 808b 	bne.w	8005ecc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	f040 8087 	bne.w	8005ecc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005dbe:	4b89      	ldr	r3, [pc, #548]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f003 0302 	and.w	r3, r3, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d005      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x62>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	699b      	ldr	r3, [r3, #24]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e3a2      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1a      	ldr	r2, [r3, #32]
 8005dda:	4b82      	ldr	r3, [pc, #520]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0308 	and.w	r3, r3, #8
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d004      	beq.n	8005df0 <HAL_RCC_OscConfig+0x7c>
 8005de6:	4b7f      	ldr	r3, [pc, #508]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dee:	e005      	b.n	8005dfc <HAL_RCC_OscConfig+0x88>
 8005df0:	4b7c      	ldr	r3, [pc, #496]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005df6:	091b      	lsrs	r3, r3, #4
 8005df8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d223      	bcs.n	8005e48 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 fd87 	bl	8006918 <RCC_SetFlashLatencyFromMSIRange>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e383      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e14:	4b73      	ldr	r3, [pc, #460]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a72      	ldr	r2, [pc, #456]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e1a:	f043 0308 	orr.w	r3, r3, #8
 8005e1e:	6013      	str	r3, [r2, #0]
 8005e20:	4b70      	ldr	r3, [pc, #448]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	496d      	ldr	r1, [pc, #436]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e32:	4b6c      	ldr	r3, [pc, #432]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	021b      	lsls	r3, r3, #8
 8005e40:	4968      	ldr	r1, [pc, #416]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	604b      	str	r3, [r1, #4]
 8005e46:	e025      	b.n	8005e94 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e48:	4b66      	ldr	r3, [pc, #408]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a65      	ldr	r2, [pc, #404]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e4e:	f043 0308 	orr.w	r3, r3, #8
 8005e52:	6013      	str	r3, [r2, #0]
 8005e54:	4b63      	ldr	r3, [pc, #396]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a1b      	ldr	r3, [r3, #32]
 8005e60:	4960      	ldr	r1, [pc, #384]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e66:	4b5f      	ldr	r3, [pc, #380]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	021b      	lsls	r3, r3, #8
 8005e74:	495b      	ldr	r1, [pc, #364]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d109      	bne.n	8005e94 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a1b      	ldr	r3, [r3, #32]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 fd47 	bl	8006918 <RCC_SetFlashLatencyFromMSIRange>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d001      	beq.n	8005e94 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e343      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e94:	f000 fc4a 	bl	800672c <HAL_RCC_GetSysClockFreq>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	4b52      	ldr	r3, [pc, #328]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	091b      	lsrs	r3, r3, #4
 8005ea0:	f003 030f 	and.w	r3, r3, #15
 8005ea4:	4950      	ldr	r1, [pc, #320]	@ (8005fe8 <HAL_RCC_OscConfig+0x274>)
 8005ea6:	5ccb      	ldrb	r3, [r1, r3]
 8005ea8:	f003 031f 	and.w	r3, r3, #31
 8005eac:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb0:	4a4e      	ldr	r2, [pc, #312]	@ (8005fec <HAL_RCC_OscConfig+0x278>)
 8005eb2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005eb4:	4b4e      	ldr	r3, [pc, #312]	@ (8005ff0 <HAL_RCC_OscConfig+0x27c>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f7fb fffd 	bl	8001eb8 <HAL_InitTick>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005ec2:	7bfb      	ldrb	r3, [r7, #15]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d052      	beq.n	8005f6e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005ec8:	7bfb      	ldrb	r3, [r7, #15]
 8005eca:	e327      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d032      	beq.n	8005f3a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005ed4:	4b43      	ldr	r3, [pc, #268]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a42      	ldr	r2, [pc, #264]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005eda:	f043 0301 	orr.w	r3, r3, #1
 8005ede:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ee0:	f7fe f90c 	bl	80040fc <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ee8:	f7fe f908 	bl	80040fc <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e310      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005efa:	4b3a      	ldr	r3, [pc, #232]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0f0      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f06:	4b37      	ldr	r3, [pc, #220]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a36      	ldr	r2, [pc, #216]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f0c:	f043 0308 	orr.w	r3, r3, #8
 8005f10:	6013      	str	r3, [r2, #0]
 8005f12:	4b34      	ldr	r3, [pc, #208]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6a1b      	ldr	r3, [r3, #32]
 8005f1e:	4931      	ldr	r1, [pc, #196]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f24:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	021b      	lsls	r3, r3, #8
 8005f32:	492c      	ldr	r1, [pc, #176]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f34:	4313      	orrs	r3, r2
 8005f36:	604b      	str	r3, [r1, #4]
 8005f38:	e01a      	b.n	8005f70 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a29      	ldr	r2, [pc, #164]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f40:	f023 0301 	bic.w	r3, r3, #1
 8005f44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f46:	f7fe f8d9 	bl	80040fc <HAL_GetTick>
 8005f4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f4c:	e008      	b.n	8005f60 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f4e:	f7fe f8d5 	bl	80040fc <HAL_GetTick>
 8005f52:	4602      	mov	r2, r0
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e2dd      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005f60:	4b20      	ldr	r3, [pc, #128]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d1f0      	bne.n	8005f4e <HAL_RCC_OscConfig+0x1da>
 8005f6c:	e000      	b.n	8005f70 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f6e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d074      	beq.n	8006066 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2b08      	cmp	r3, #8
 8005f80:	d005      	beq.n	8005f8e <HAL_RCC_OscConfig+0x21a>
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	2b0c      	cmp	r3, #12
 8005f86:	d10e      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	d10b      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f8e:	4b15      	ldr	r3, [pc, #84]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d064      	beq.n	8006064 <HAL_RCC_OscConfig+0x2f0>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d160      	bne.n	8006064 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e2ba      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fae:	d106      	bne.n	8005fbe <HAL_RCC_OscConfig+0x24a>
 8005fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a0b      	ldr	r2, [pc, #44]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fba:	6013      	str	r3, [r2, #0]
 8005fbc:	e026      	b.n	800600c <HAL_RCC_OscConfig+0x298>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005fc6:	d115      	bne.n	8005ff4 <HAL_RCC_OscConfig+0x280>
 8005fc8:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a05      	ldr	r2, [pc, #20]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	4b03      	ldr	r3, [pc, #12]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a02      	ldr	r2, [pc, #8]	@ (8005fe4 <HAL_RCC_OscConfig+0x270>)
 8005fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fde:	6013      	str	r3, [r2, #0]
 8005fe0:	e014      	b.n	800600c <HAL_RCC_OscConfig+0x298>
 8005fe2:	bf00      	nop
 8005fe4:	40021000 	.word	0x40021000
 8005fe8:	08014654 	.word	0x08014654
 8005fec:	20000008 	.word	0x20000008
 8005ff0:	2000002c 	.word	0x2000002c
 8005ff4:	4ba0      	ldr	r3, [pc, #640]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a9f      	ldr	r2, [pc, #636]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8005ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ffe:	6013      	str	r3, [r2, #0]
 8006000:	4b9d      	ldr	r3, [pc, #628]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a9c      	ldr	r2, [pc, #624]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006006:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800600a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d013      	beq.n	800603c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006014:	f7fe f872 	bl	80040fc <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800601c:	f7fe f86e 	bl	80040fc <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b64      	cmp	r3, #100	@ 0x64
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e276      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800602e:	4b92      	ldr	r3, [pc, #584]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0f0      	beq.n	800601c <HAL_RCC_OscConfig+0x2a8>
 800603a:	e014      	b.n	8006066 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800603c:	f7fe f85e 	bl	80040fc <HAL_GetTick>
 8006040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006042:	e008      	b.n	8006056 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006044:	f7fe f85a 	bl	80040fc <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b64      	cmp	r3, #100	@ 0x64
 8006050:	d901      	bls.n	8006056 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e262      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006056:	4b88      	ldr	r3, [pc, #544]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d1f0      	bne.n	8006044 <HAL_RCC_OscConfig+0x2d0>
 8006062:	e000      	b.n	8006066 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006064:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	2b00      	cmp	r3, #0
 8006070:	d060      	beq.n	8006134 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b04      	cmp	r3, #4
 8006076:	d005      	beq.n	8006084 <HAL_RCC_OscConfig+0x310>
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	2b0c      	cmp	r3, #12
 800607c:	d119      	bne.n	80060b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2b02      	cmp	r3, #2
 8006082:	d116      	bne.n	80060b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006084:	4b7c      	ldr	r3, [pc, #496]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800608c:	2b00      	cmp	r3, #0
 800608e:	d005      	beq.n	800609c <HAL_RCC_OscConfig+0x328>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e23f      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800609c:	4b76      	ldr	r3, [pc, #472]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	061b      	lsls	r3, r3, #24
 80060aa:	4973      	ldr	r1, [pc, #460]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060b0:	e040      	b.n	8006134 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d023      	beq.n	8006102 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a6e      	ldr	r2, [pc, #440]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c6:	f7fe f819 	bl	80040fc <HAL_GetTick>
 80060ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060cc:	e008      	b.n	80060e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060ce:	f7fe f815 	bl	80040fc <HAL_GetTick>
 80060d2:	4602      	mov	r2, r0
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	1ad3      	subs	r3, r2, r3
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d901      	bls.n	80060e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80060dc:	2303      	movs	r3, #3
 80060de:	e21d      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060e0:	4b65      	ldr	r3, [pc, #404]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d0f0      	beq.n	80060ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ec:	4b62      	ldr	r3, [pc, #392]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	061b      	lsls	r3, r3, #24
 80060fa:	495f      	ldr	r1, [pc, #380]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	604b      	str	r3, [r1, #4]
 8006100:	e018      	b.n	8006134 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006102:	4b5d      	ldr	r3, [pc, #372]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a5c      	ldr	r2, [pc, #368]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006108:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800610c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800610e:	f7fd fff5 	bl	80040fc <HAL_GetTick>
 8006112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006114:	e008      	b.n	8006128 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006116:	f7fd fff1 	bl	80040fc <HAL_GetTick>
 800611a:	4602      	mov	r2, r0
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	2b02      	cmp	r3, #2
 8006122:	d901      	bls.n	8006128 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e1f9      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006128:	4b53      	ldr	r3, [pc, #332]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1f0      	bne.n	8006116 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0308 	and.w	r3, r3, #8
 800613c:	2b00      	cmp	r3, #0
 800613e:	d03c      	beq.n	80061ba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	695b      	ldr	r3, [r3, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01c      	beq.n	8006182 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006148:	4b4b      	ldr	r3, [pc, #300]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800614a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800614e:	4a4a      	ldr	r2, [pc, #296]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006150:	f043 0301 	orr.w	r3, r3, #1
 8006154:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006158:	f7fd ffd0 	bl	80040fc <HAL_GetTick>
 800615c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800615e:	e008      	b.n	8006172 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006160:	f7fd ffcc 	bl	80040fc <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e1d4      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006172:	4b41      	ldr	r3, [pc, #260]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006174:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d0ef      	beq.n	8006160 <HAL_RCC_OscConfig+0x3ec>
 8006180:	e01b      	b.n	80061ba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006182:	4b3d      	ldr	r3, [pc, #244]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006188:	4a3b      	ldr	r2, [pc, #236]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800618a:	f023 0301 	bic.w	r3, r3, #1
 800618e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006192:	f7fd ffb3 	bl	80040fc <HAL_GetTick>
 8006196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800619a:	f7fd ffaf 	bl	80040fc <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e1b7      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80061ac:	4b32      	ldr	r3, [pc, #200]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80061ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80061b2:	f003 0302 	and.w	r3, r3, #2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1ef      	bne.n	800619a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0304 	and.w	r3, r3, #4
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 80a6 	beq.w	8006314 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061c8:	2300      	movs	r3, #0
 80061ca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80061cc:	4b2a      	ldr	r3, [pc, #168]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80061ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10d      	bne.n	80061f4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061d8:	4b27      	ldr	r3, [pc, #156]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80061da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061dc:	4a26      	ldr	r2, [pc, #152]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80061de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80061e4:	4b24      	ldr	r3, [pc, #144]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 80061e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ec:	60bb      	str	r3, [r7, #8]
 80061ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061f0:	2301      	movs	r3, #1
 80061f2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061f4:	4b21      	ldr	r3, [pc, #132]	@ (800627c <HAL_RCC_OscConfig+0x508>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d118      	bne.n	8006232 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006200:	4b1e      	ldr	r3, [pc, #120]	@ (800627c <HAL_RCC_OscConfig+0x508>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a1d      	ldr	r2, [pc, #116]	@ (800627c <HAL_RCC_OscConfig+0x508>)
 8006206:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800620a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800620c:	f7fd ff76 	bl	80040fc <HAL_GetTick>
 8006210:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006214:	f7fd ff72 	bl	80040fc <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e17a      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006226:	4b15      	ldr	r3, [pc, #84]	@ (800627c <HAL_RCC_OscConfig+0x508>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800622e:	2b00      	cmp	r3, #0
 8006230:	d0f0      	beq.n	8006214 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d108      	bne.n	800624c <HAL_RCC_OscConfig+0x4d8>
 800623a:	4b0f      	ldr	r3, [pc, #60]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800623c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006240:	4a0d      	ldr	r2, [pc, #52]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006242:	f043 0301 	orr.w	r3, r3, #1
 8006246:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800624a:	e029      	b.n	80062a0 <HAL_RCC_OscConfig+0x52c>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	2b05      	cmp	r3, #5
 8006252:	d115      	bne.n	8006280 <HAL_RCC_OscConfig+0x50c>
 8006254:	4b08      	ldr	r3, [pc, #32]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625a:	4a07      	ldr	r2, [pc, #28]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800625c:	f043 0304 	orr.w	r3, r3, #4
 8006260:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006264:	4b04      	ldr	r3, [pc, #16]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 8006266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800626a:	4a03      	ldr	r2, [pc, #12]	@ (8006278 <HAL_RCC_OscConfig+0x504>)
 800626c:	f043 0301 	orr.w	r3, r3, #1
 8006270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006274:	e014      	b.n	80062a0 <HAL_RCC_OscConfig+0x52c>
 8006276:	bf00      	nop
 8006278:	40021000 	.word	0x40021000
 800627c:	40007000 	.word	0x40007000
 8006280:	4b9c      	ldr	r3, [pc, #624]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006286:	4a9b      	ldr	r2, [pc, #620]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006288:	f023 0301 	bic.w	r3, r3, #1
 800628c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006290:	4b98      	ldr	r3, [pc, #608]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006296:	4a97      	ldr	r2, [pc, #604]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006298:	f023 0304 	bic.w	r3, r3, #4
 800629c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d016      	beq.n	80062d6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062a8:	f7fd ff28 	bl	80040fc <HAL_GetTick>
 80062ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062ae:	e00a      	b.n	80062c6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062b0:	f7fd ff24 	bl	80040fc <HAL_GetTick>
 80062b4:	4602      	mov	r2, r0
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062be:	4293      	cmp	r3, r2
 80062c0:	d901      	bls.n	80062c6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e12a      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062c6:	4b8b      	ldr	r3, [pc, #556]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80062c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062cc:	f003 0302 	and.w	r3, r3, #2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0ed      	beq.n	80062b0 <HAL_RCC_OscConfig+0x53c>
 80062d4:	e015      	b.n	8006302 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d6:	f7fd ff11 	bl	80040fc <HAL_GetTick>
 80062da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062dc:	e00a      	b.n	80062f4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062de:	f7fd ff0d 	bl	80040fc <HAL_GetTick>
 80062e2:	4602      	mov	r2, r0
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	1ad3      	subs	r3, r2, r3
 80062e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d901      	bls.n	80062f4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e113      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062f4:	4b7f      	ldr	r3, [pc, #508]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80062f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062fa:	f003 0302 	and.w	r3, r3, #2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d1ed      	bne.n	80062de <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006302:	7ffb      	ldrb	r3, [r7, #31]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d105      	bne.n	8006314 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006308:	4b7a      	ldr	r3, [pc, #488]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800630a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800630c:	4a79      	ldr	r2, [pc, #484]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800630e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006312:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80fe 	beq.w	800651a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006322:	2b02      	cmp	r3, #2
 8006324:	f040 80d0 	bne.w	80064c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006328:	4b72      	ldr	r3, [pc, #456]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	f003 0203 	and.w	r2, r3, #3
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006338:	429a      	cmp	r2, r3
 800633a:	d130      	bne.n	800639e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006346:	3b01      	subs	r3, #1
 8006348:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800634a:	429a      	cmp	r2, r3
 800634c:	d127      	bne.n	800639e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006358:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800635a:	429a      	cmp	r2, r3
 800635c:	d11f      	bne.n	800639e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006368:	2a07      	cmp	r2, #7
 800636a:	bf14      	ite	ne
 800636c:	2201      	movne	r2, #1
 800636e:	2200      	moveq	r2, #0
 8006370:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006372:	4293      	cmp	r3, r2
 8006374:	d113      	bne.n	800639e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006380:	085b      	lsrs	r3, r3, #1
 8006382:	3b01      	subs	r3, #1
 8006384:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006386:	429a      	cmp	r2, r3
 8006388:	d109      	bne.n	800639e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006394:	085b      	lsrs	r3, r3, #1
 8006396:	3b01      	subs	r3, #1
 8006398:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800639a:	429a      	cmp	r2, r3
 800639c:	d06e      	beq.n	800647c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	2b0c      	cmp	r3, #12
 80063a2:	d069      	beq.n	8006478 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80063a4:	4b53      	ldr	r3, [pc, #332]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d105      	bne.n	80063bc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80063b0:	4b50      	ldr	r3, [pc, #320]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e0ad      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80063c0:	4b4c      	ldr	r3, [pc, #304]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a4b      	ldr	r2, [pc, #300]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063ca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80063cc:	f7fd fe96 	bl	80040fc <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063d4:	f7fd fe92 	bl	80040fc <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e09a      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063e6:	4b43      	ldr	r3, [pc, #268]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1f0      	bne.n	80063d4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063f2:	4b40      	ldr	r3, [pc, #256]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	4b40      	ldr	r3, [pc, #256]	@ (80064f8 <HAL_RCC_OscConfig+0x784>)
 80063f8:	4013      	ands	r3, r2
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006402:	3a01      	subs	r2, #1
 8006404:	0112      	lsls	r2, r2, #4
 8006406:	4311      	orrs	r1, r2
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800640c:	0212      	lsls	r2, r2, #8
 800640e:	4311      	orrs	r1, r2
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006414:	0852      	lsrs	r2, r2, #1
 8006416:	3a01      	subs	r2, #1
 8006418:	0552      	lsls	r2, r2, #21
 800641a:	4311      	orrs	r1, r2
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006420:	0852      	lsrs	r2, r2, #1
 8006422:	3a01      	subs	r2, #1
 8006424:	0652      	lsls	r2, r2, #25
 8006426:	4311      	orrs	r1, r2
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800642c:	0912      	lsrs	r2, r2, #4
 800642e:	0452      	lsls	r2, r2, #17
 8006430:	430a      	orrs	r2, r1
 8006432:	4930      	ldr	r1, [pc, #192]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006434:	4313      	orrs	r3, r2
 8006436:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006438:	4b2e      	ldr	r3, [pc, #184]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a2d      	ldr	r2, [pc, #180]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800643e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006442:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006444:	4b2b      	ldr	r3, [pc, #172]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	4a2a      	ldr	r2, [pc, #168]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800644a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800644e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006450:	f7fd fe54 	bl	80040fc <HAL_GetTick>
 8006454:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006456:	e008      	b.n	800646a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006458:	f7fd fe50 	bl	80040fc <HAL_GetTick>
 800645c:	4602      	mov	r2, r0
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	2b02      	cmp	r3, #2
 8006464:	d901      	bls.n	800646a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e058      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800646a:	4b22      	ldr	r3, [pc, #136]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d0f0      	beq.n	8006458 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006476:	e050      	b.n	800651a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	e04f      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800647c:	4b1d      	ldr	r3, [pc, #116]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d148      	bne.n	800651a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006488:	4b1a      	ldr	r3, [pc, #104]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a19      	ldr	r2, [pc, #100]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800648e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006492:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006494:	4b17      	ldr	r3, [pc, #92]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4a16      	ldr	r2, [pc, #88]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 800649a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800649e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80064a0:	f7fd fe2c 	bl	80040fc <HAL_GetTick>
 80064a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064a6:	e008      	b.n	80064ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064a8:	f7fd fe28 	bl	80040fc <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d901      	bls.n	80064ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80064b6:	2303      	movs	r3, #3
 80064b8:	e030      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80064ba:	4b0e      	ldr	r3, [pc, #56]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0f0      	beq.n	80064a8 <HAL_RCC_OscConfig+0x734>
 80064c6:	e028      	b.n	800651a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80064c8:	69bb      	ldr	r3, [r7, #24]
 80064ca:	2b0c      	cmp	r3, #12
 80064cc:	d023      	beq.n	8006516 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064ce:	4b09      	ldr	r3, [pc, #36]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a08      	ldr	r2, [pc, #32]	@ (80064f4 <HAL_RCC_OscConfig+0x780>)
 80064d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064da:	f7fd fe0f 	bl	80040fc <HAL_GetTick>
 80064de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064e0:	e00c      	b.n	80064fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064e2:	f7fd fe0b 	bl	80040fc <HAL_GetTick>
 80064e6:	4602      	mov	r2, r0
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d905      	bls.n	80064fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e013      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
 80064f4:	40021000 	.word	0x40021000
 80064f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064fc:	4b09      	ldr	r3, [pc, #36]	@ (8006524 <HAL_RCC_OscConfig+0x7b0>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1ec      	bne.n	80064e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006508:	4b06      	ldr	r3, [pc, #24]	@ (8006524 <HAL_RCC_OscConfig+0x7b0>)
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	4905      	ldr	r1, [pc, #20]	@ (8006524 <HAL_RCC_OscConfig+0x7b0>)
 800650e:	4b06      	ldr	r3, [pc, #24]	@ (8006528 <HAL_RCC_OscConfig+0x7b4>)
 8006510:	4013      	ands	r3, r2
 8006512:	60cb      	str	r3, [r1, #12]
 8006514:	e001      	b.n	800651a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e000      	b.n	800651c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40021000 	.word	0x40021000
 8006528:	feeefffc 	.word	0xfeeefffc

0800652c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e0e7      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006540:	4b75      	ldr	r3, [pc, #468]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 0307 	and.w	r3, r3, #7
 8006548:	683a      	ldr	r2, [r7, #0]
 800654a:	429a      	cmp	r2, r3
 800654c:	d910      	bls.n	8006570 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800654e:	4b72      	ldr	r3, [pc, #456]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f023 0207 	bic.w	r2, r3, #7
 8006556:	4970      	ldr	r1, [pc, #448]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	4313      	orrs	r3, r2
 800655c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800655e:	4b6e      	ldr	r3, [pc, #440]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	429a      	cmp	r2, r3
 800656a:	d001      	beq.n	8006570 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e0cf      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d010      	beq.n	800659e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	689a      	ldr	r2, [r3, #8]
 8006580:	4b66      	ldr	r3, [pc, #408]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006588:	429a      	cmp	r2, r3
 800658a:	d908      	bls.n	800659e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800658c:	4b63      	ldr	r3, [pc, #396]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	4960      	ldr	r1, [pc, #384]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 800659a:	4313      	orrs	r3, r2
 800659c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d04c      	beq.n	8006644 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d107      	bne.n	80065c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065b2:	4b5a      	ldr	r3, [pc, #360]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d121      	bne.n	8006602 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e0a6      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d107      	bne.n	80065da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065ca:	4b54      	ldr	r3, [pc, #336]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d115      	bne.n	8006602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e09a      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d107      	bne.n	80065f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80065e2:	4b4e      	ldr	r3, [pc, #312]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d109      	bne.n	8006602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e08e      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065f2:	4b4a      	ldr	r3, [pc, #296]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e086      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006602:	4b46      	ldr	r3, [pc, #280]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f023 0203 	bic.w	r2, r3, #3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	4943      	ldr	r1, [pc, #268]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006610:	4313      	orrs	r3, r2
 8006612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006614:	f7fd fd72 	bl	80040fc <HAL_GetTick>
 8006618:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800661a:	e00a      	b.n	8006632 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800661c:	f7fd fd6e 	bl	80040fc <HAL_GetTick>
 8006620:	4602      	mov	r2, r0
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	1ad3      	subs	r3, r2, r3
 8006626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800662a:	4293      	cmp	r3, r2
 800662c:	d901      	bls.n	8006632 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e06e      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006632:	4b3a      	ldr	r3, [pc, #232]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 020c 	and.w	r2, r3, #12
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	429a      	cmp	r2, r3
 8006642:	d1eb      	bne.n	800661c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d010      	beq.n	8006672 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689a      	ldr	r2, [r3, #8]
 8006654:	4b31      	ldr	r3, [pc, #196]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800665c:	429a      	cmp	r2, r3
 800665e:	d208      	bcs.n	8006672 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006660:	4b2e      	ldr	r3, [pc, #184]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	492b      	ldr	r1, [pc, #172]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 800666e:	4313      	orrs	r3, r2
 8006670:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006672:	4b29      	ldr	r3, [pc, #164]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	429a      	cmp	r2, r3
 800667e:	d210      	bcs.n	80066a2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006680:	4b25      	ldr	r3, [pc, #148]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f023 0207 	bic.w	r2, r3, #7
 8006688:	4923      	ldr	r1, [pc, #140]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	4313      	orrs	r3, r2
 800668e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006690:	4b21      	ldr	r3, [pc, #132]	@ (8006718 <HAL_RCC_ClockConfig+0x1ec>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0307 	and.w	r3, r3, #7
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	429a      	cmp	r2, r3
 800669c:	d001      	beq.n	80066a2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e036      	b.n	8006710 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d008      	beq.n	80066c0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066ae:	4b1b      	ldr	r3, [pc, #108]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	68db      	ldr	r3, [r3, #12]
 80066ba:	4918      	ldr	r1, [pc, #96]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0308 	and.w	r3, r3, #8
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066cc:	4b13      	ldr	r3, [pc, #76]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	00db      	lsls	r3, r3, #3
 80066da:	4910      	ldr	r1, [pc, #64]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80066e0:	f000 f824 	bl	800672c <HAL_RCC_GetSysClockFreq>
 80066e4:	4602      	mov	r2, r0
 80066e6:	4b0d      	ldr	r3, [pc, #52]	@ (800671c <HAL_RCC_ClockConfig+0x1f0>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	091b      	lsrs	r3, r3, #4
 80066ec:	f003 030f 	and.w	r3, r3, #15
 80066f0:	490b      	ldr	r1, [pc, #44]	@ (8006720 <HAL_RCC_ClockConfig+0x1f4>)
 80066f2:	5ccb      	ldrb	r3, [r1, r3]
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	fa22 f303 	lsr.w	r3, r2, r3
 80066fc:	4a09      	ldr	r2, [pc, #36]	@ (8006724 <HAL_RCC_ClockConfig+0x1f8>)
 80066fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006700:	4b09      	ldr	r3, [pc, #36]	@ (8006728 <HAL_RCC_ClockConfig+0x1fc>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4618      	mov	r0, r3
 8006706:	f7fb fbd7 	bl	8001eb8 <HAL_InitTick>
 800670a:	4603      	mov	r3, r0
 800670c:	72fb      	strb	r3, [r7, #11]

  return status;
 800670e:	7afb      	ldrb	r3, [r7, #11]
}
 8006710:	4618      	mov	r0, r3
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}
 8006718:	40022000 	.word	0x40022000
 800671c:	40021000 	.word	0x40021000
 8006720:	08014654 	.word	0x08014654
 8006724:	20000008 	.word	0x20000008
 8006728:	2000002c 	.word	0x2000002c

0800672c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800672c:	b480      	push	{r7}
 800672e:	b089      	sub	sp, #36	@ 0x24
 8006730:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006732:	2300      	movs	r3, #0
 8006734:	61fb      	str	r3, [r7, #28]
 8006736:	2300      	movs	r3, #0
 8006738:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800673a:	4b3e      	ldr	r3, [pc, #248]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 030c 	and.w	r3, r3, #12
 8006742:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006744:	4b3b      	ldr	r3, [pc, #236]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	f003 0303 	and.w	r3, r3, #3
 800674c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d005      	beq.n	8006760 <HAL_RCC_GetSysClockFreq+0x34>
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	2b0c      	cmp	r3, #12
 8006758:	d121      	bne.n	800679e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d11e      	bne.n	800679e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006760:	4b34      	ldr	r3, [pc, #208]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0308 	and.w	r3, r3, #8
 8006768:	2b00      	cmp	r3, #0
 800676a:	d107      	bne.n	800677c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800676c:	4b31      	ldr	r3, [pc, #196]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 800676e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006772:	0a1b      	lsrs	r3, r3, #8
 8006774:	f003 030f 	and.w	r3, r3, #15
 8006778:	61fb      	str	r3, [r7, #28]
 800677a:	e005      	b.n	8006788 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800677c:	4b2d      	ldr	r3, [pc, #180]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	091b      	lsrs	r3, r3, #4
 8006782:	f003 030f 	and.w	r3, r3, #15
 8006786:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006788:	4a2b      	ldr	r2, [pc, #172]	@ (8006838 <HAL_RCC_GetSysClockFreq+0x10c>)
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006790:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10d      	bne.n	80067b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800679c:	e00a      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	2b04      	cmp	r3, #4
 80067a2:	d102      	bne.n	80067aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80067a4:	4b25      	ldr	r3, [pc, #148]	@ (800683c <HAL_RCC_GetSysClockFreq+0x110>)
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	e004      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d101      	bne.n	80067b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80067b0:	4b23      	ldr	r3, [pc, #140]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x114>)
 80067b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	2b0c      	cmp	r3, #12
 80067b8:	d134      	bne.n	8006824 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80067ba:	4b1e      	ldr	r3, [pc, #120]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	f003 0303 	and.w	r3, r3, #3
 80067c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d003      	beq.n	80067d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2b03      	cmp	r3, #3
 80067ce:	d003      	beq.n	80067d8 <HAL_RCC_GetSysClockFreq+0xac>
 80067d0:	e005      	b.n	80067de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80067d2:	4b1a      	ldr	r3, [pc, #104]	@ (800683c <HAL_RCC_GetSysClockFreq+0x110>)
 80067d4:	617b      	str	r3, [r7, #20]
      break;
 80067d6:	e005      	b.n	80067e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80067d8:	4b19      	ldr	r3, [pc, #100]	@ (8006840 <HAL_RCC_GetSysClockFreq+0x114>)
 80067da:	617b      	str	r3, [r7, #20]
      break;
 80067dc:	e002      	b.n	80067e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80067de:	69fb      	ldr	r3, [r7, #28]
 80067e0:	617b      	str	r3, [r7, #20]
      break;
 80067e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80067e4:	4b13      	ldr	r3, [pc, #76]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	091b      	lsrs	r3, r3, #4
 80067ea:	f003 0307 	and.w	r3, r3, #7
 80067ee:	3301      	adds	r3, #1
 80067f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80067f2:	4b10      	ldr	r3, [pc, #64]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	0a1b      	lsrs	r3, r3, #8
 80067f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	fb03 f202 	mul.w	r2, r3, r2
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	fbb2 f3f3 	udiv	r3, r2, r3
 8006808:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800680a:	4b0a      	ldr	r3, [pc, #40]	@ (8006834 <HAL_RCC_GetSysClockFreq+0x108>)
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	0e5b      	lsrs	r3, r3, #25
 8006810:	f003 0303 	and.w	r3, r3, #3
 8006814:	3301      	adds	r3, #1
 8006816:	005b      	lsls	r3, r3, #1
 8006818:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006822:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006824:	69bb      	ldr	r3, [r7, #24]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3724      	adds	r7, #36	@ 0x24
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	40021000 	.word	0x40021000
 8006838:	0801466c 	.word	0x0801466c
 800683c:	00f42400 	.word	0x00f42400
 8006840:	007a1200 	.word	0x007a1200

08006844 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006844:	b480      	push	{r7}
 8006846:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006848:	4b03      	ldr	r3, [pc, #12]	@ (8006858 <HAL_RCC_GetHCLKFreq+0x14>)
 800684a:	681b      	ldr	r3, [r3, #0]
}
 800684c:	4618      	mov	r0, r3
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	20000008 	.word	0x20000008

0800685c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006860:	f7ff fff0 	bl	8006844 <HAL_RCC_GetHCLKFreq>
 8006864:	4602      	mov	r2, r0
 8006866:	4b06      	ldr	r3, [pc, #24]	@ (8006880 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	0a1b      	lsrs	r3, r3, #8
 800686c:	f003 0307 	and.w	r3, r3, #7
 8006870:	4904      	ldr	r1, [pc, #16]	@ (8006884 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006872:	5ccb      	ldrb	r3, [r1, r3]
 8006874:	f003 031f 	and.w	r3, r3, #31
 8006878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800687c:	4618      	mov	r0, r3
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40021000 	.word	0x40021000
 8006884:	08014664 	.word	0x08014664

08006888 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800688c:	f7ff ffda 	bl	8006844 <HAL_RCC_GetHCLKFreq>
 8006890:	4602      	mov	r2, r0
 8006892:	4b06      	ldr	r3, [pc, #24]	@ (80068ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	0adb      	lsrs	r3, r3, #11
 8006898:	f003 0307 	and.w	r3, r3, #7
 800689c:	4904      	ldr	r1, [pc, #16]	@ (80068b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800689e:	5ccb      	ldrb	r3, [r1, r3]
 80068a0:	f003 031f 	and.w	r3, r3, #31
 80068a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	40021000 	.word	0x40021000
 80068b0:	08014664 	.word	0x08014664

080068b4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	220f      	movs	r2, #15
 80068c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80068c4:	4b12      	ldr	r3, [pc, #72]	@ (8006910 <HAL_RCC_GetClockConfig+0x5c>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f003 0203 	and.w	r2, r3, #3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80068d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006910 <HAL_RCC_GetClockConfig+0x5c>)
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80068dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006910 <HAL_RCC_GetClockConfig+0x5c>)
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80068e8:	4b09      	ldr	r3, [pc, #36]	@ (8006910 <HAL_RCC_GetClockConfig+0x5c>)
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	08db      	lsrs	r3, r3, #3
 80068ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80068f6:	4b07      	ldr	r3, [pc, #28]	@ (8006914 <HAL_RCC_GetClockConfig+0x60>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f003 0207 	and.w	r2, r3, #7
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	601a      	str	r2, [r3, #0]
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	40021000 	.word	0x40021000
 8006914:	40022000 	.word	0x40022000

08006918 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b086      	sub	sp, #24
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006920:	2300      	movs	r3, #0
 8006922:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006924:	4b2a      	ldr	r3, [pc, #168]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d003      	beq.n	8006938 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006930:	f7ff f8f0 	bl	8005b14 <HAL_PWREx_GetVoltageRange>
 8006934:	6178      	str	r0, [r7, #20]
 8006936:	e014      	b.n	8006962 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006938:	4b25      	ldr	r3, [pc, #148]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800693a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693c:	4a24      	ldr	r2, [pc, #144]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800693e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006942:	6593      	str	r3, [r2, #88]	@ 0x58
 8006944:	4b22      	ldr	r3, [pc, #136]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800694c:	60fb      	str	r3, [r7, #12]
 800694e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006950:	f7ff f8e0 	bl	8005b14 <HAL_PWREx_GetVoltageRange>
 8006954:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006956:	4b1e      	ldr	r3, [pc, #120]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800695a:	4a1d      	ldr	r2, [pc, #116]	@ (80069d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800695c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006960:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d10b      	bne.n	8006982 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2b80      	cmp	r3, #128	@ 0x80
 800696e:	d919      	bls.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2ba0      	cmp	r3, #160	@ 0xa0
 8006974:	d902      	bls.n	800697c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006976:	2302      	movs	r3, #2
 8006978:	613b      	str	r3, [r7, #16]
 800697a:	e013      	b.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800697c:	2301      	movs	r3, #1
 800697e:	613b      	str	r3, [r7, #16]
 8006980:	e010      	b.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b80      	cmp	r3, #128	@ 0x80
 8006986:	d902      	bls.n	800698e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006988:	2303      	movs	r3, #3
 800698a:	613b      	str	r3, [r7, #16]
 800698c:	e00a      	b.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b80      	cmp	r3, #128	@ 0x80
 8006992:	d102      	bne.n	800699a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006994:	2302      	movs	r3, #2
 8006996:	613b      	str	r3, [r7, #16]
 8006998:	e004      	b.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2b70      	cmp	r3, #112	@ 0x70
 800699e:	d101      	bne.n	80069a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80069a0:	2301      	movs	r3, #1
 80069a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80069a4:	4b0b      	ldr	r3, [pc, #44]	@ (80069d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f023 0207 	bic.w	r2, r3, #7
 80069ac:	4909      	ldr	r1, [pc, #36]	@ (80069d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80069b4:	4b07      	ldr	r3, [pc, #28]	@ (80069d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d001      	beq.n	80069c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e000      	b.n	80069c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3718      	adds	r7, #24
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	40021000 	.word	0x40021000
 80069d4:	40022000 	.word	0x40022000

080069d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b086      	sub	sp, #24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80069e0:	2300      	movs	r3, #0
 80069e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80069e4:	2300      	movs	r3, #0
 80069e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d041      	beq.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80069fc:	d02a      	beq.n	8006a54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80069fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006a02:	d824      	bhi.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006a04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a08:	d008      	beq.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006a0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006a0e:	d81e      	bhi.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00a      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006a14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006a18:	d010      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006a1a:	e018      	b.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a1c:	4b86      	ldr	r3, [pc, #536]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	4a85      	ldr	r2, [pc, #532]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a26:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a28:	e015      	b.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	2100      	movs	r1, #0
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 facb 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006a36:	4603      	mov	r3, r0
 8006a38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a3a:	e00c      	b.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3320      	adds	r3, #32
 8006a40:	2100      	movs	r1, #0
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 fbb6 	bl	80071b4 <RCCEx_PLLSAI2_Config>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a4c:	e003      	b.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	74fb      	strb	r3, [r7, #19]
      break;
 8006a52:	e000      	b.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006a54:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a56:	7cfb      	ldrb	r3, [r7, #19]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d10b      	bne.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a5c:	4b76      	ldr	r3, [pc, #472]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a62:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a6a:	4973      	ldr	r1, [pc, #460]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006a72:	e001      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a74:	7cfb      	ldrb	r3, [r7, #19]
 8006a76:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d041      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006a88:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a8c:	d02a      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006a8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a92:	d824      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006a94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a98:	d008      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006a9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a9e:	d81e      	bhi.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d00a      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006aa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aa8:	d010      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006aaa:	e018      	b.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006aac:	4b62      	ldr	r3, [pc, #392]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	4a61      	ldr	r2, [pc, #388]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ab2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ab6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006ab8:	e015      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	3304      	adds	r3, #4
 8006abe:	2100      	movs	r1, #0
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f000 fa83 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006aca:	e00c      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	3320      	adds	r3, #32
 8006ad0:	2100      	movs	r1, #0
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f000 fb6e 	bl	80071b4 <RCCEx_PLLSAI2_Config>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006adc:	e003      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	74fb      	strb	r3, [r7, #19]
      break;
 8006ae2:	e000      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006ae4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ae6:	7cfb      	ldrb	r3, [r7, #19]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10b      	bne.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006aec:	4b52      	ldr	r3, [pc, #328]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006af2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006afa:	494f      	ldr	r1, [pc, #316]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006afc:	4313      	orrs	r3, r2
 8006afe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006b02:	e001      	b.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b04:	7cfb      	ldrb	r3, [r7, #19]
 8006b06:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 80a0 	beq.w	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b16:	2300      	movs	r3, #0
 8006b18:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b1a:	4b47      	ldr	r3, [pc, #284]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d101      	bne.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006b26:	2301      	movs	r3, #1
 8006b28:	e000      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00d      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b30:	4b41      	ldr	r3, [pc, #260]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b34:	4a40      	ldr	r2, [pc, #256]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b3c:	4b3e      	ldr	r3, [pc, #248]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b44:	60bb      	str	r3, [r7, #8]
 8006b46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b4c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c3c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a3a      	ldr	r2, [pc, #232]	@ (8006c3c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006b52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006b58:	f7fd fad0 	bl	80040fc <HAL_GetTick>
 8006b5c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b5e:	e009      	b.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b60:	f7fd facc 	bl	80040fc <HAL_GetTick>
 8006b64:	4602      	mov	r2, r0
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d902      	bls.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	74fb      	strb	r3, [r7, #19]
        break;
 8006b72:	e005      	b.n	8006b80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006b74:	4b31      	ldr	r3, [pc, #196]	@ (8006c3c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0ef      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006b80:	7cfb      	ldrb	r3, [r7, #19]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d15c      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006b86:	4b2c      	ldr	r3, [pc, #176]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b90:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d01f      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d019      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006ba4:	4b24      	ldr	r3, [pc, #144]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006baa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bb0:	4b21      	ldr	r3, [pc, #132]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb6:	4a20      	ldr	r2, [pc, #128]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006bd0:	4a19      	ldr	r2, [pc, #100]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	f003 0301 	and.w	r3, r3, #1
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d016      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be2:	f7fd fa8b 	bl	80040fc <HAL_GetTick>
 8006be6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006be8:	e00b      	b.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bea:	f7fd fa87 	bl	80040fc <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d902      	bls.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	74fb      	strb	r3, [r7, #19]
            break;
 8006c00:	e006      	b.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c02:	4b0d      	ldr	r3, [pc, #52]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c08:	f003 0302 	and.w	r3, r3, #2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d0ec      	beq.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006c10:	7cfb      	ldrb	r3, [r7, #19]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d10c      	bne.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c16:	4b08      	ldr	r3, [pc, #32]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c26:	4904      	ldr	r1, [pc, #16]	@ (8006c38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006c2e:	e009      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c30:	7cfb      	ldrb	r3, [r7, #19]
 8006c32:	74bb      	strb	r3, [r7, #18]
 8006c34:	e006      	b.n	8006c44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006c36:	bf00      	nop
 8006c38:	40021000 	.word	0x40021000
 8006c3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c40:	7cfb      	ldrb	r3, [r7, #19]
 8006c42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c44:	7c7b      	ldrb	r3, [r7, #17]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d105      	bne.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c4a:	4b9e      	ldr	r3, [pc, #632]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c4e:	4a9d      	ldr	r2, [pc, #628]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c54:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006c62:	4b98      	ldr	r3, [pc, #608]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c68:	f023 0203 	bic.w	r2, r3, #3
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c70:	4994      	ldr	r1, [pc, #592]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006c84:	4b8f      	ldr	r3, [pc, #572]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c8a:	f023 020c 	bic.w	r2, r3, #12
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c92:	498c      	ldr	r1, [pc, #560]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006c94:	4313      	orrs	r3, r2
 8006c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0304 	and.w	r3, r3, #4
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006ca6:	4b87      	ldr	r3, [pc, #540]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb4:	4983      	ldr	r1, [pc, #524]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0308 	and.w	r3, r3, #8
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00a      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006cc8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd6:	497b      	ldr	r1, [pc, #492]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0310 	and.w	r3, r3, #16
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00a      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006cea:	4b76      	ldr	r3, [pc, #472]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cf8:	4972      	ldr	r1, [pc, #456]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0320 	and.w	r3, r3, #32
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d00a      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d0c:	4b6d      	ldr	r3, [pc, #436]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d1a:	496a      	ldr	r1, [pc, #424]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00a      	beq.n	8006d44 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d2e:	4b65      	ldr	r3, [pc, #404]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d34:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d3c:	4961      	ldr	r1, [pc, #388]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00a      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d50:	4b5c      	ldr	r3, [pc, #368]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d5e:	4959      	ldr	r1, [pc, #356]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00a      	beq.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d72:	4b54      	ldr	r3, [pc, #336]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d78:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d80:	4950      	ldr	r1, [pc, #320]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d82:	4313      	orrs	r3, r2
 8006d84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00a      	beq.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d94:	4b4b      	ldr	r3, [pc, #300]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da2:	4948      	ldr	r1, [pc, #288]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00a      	beq.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006db6:	4b43      	ldr	r3, [pc, #268]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dbc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc4:	493f      	ldr	r1, [pc, #252]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d028      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006dd8:	4b3a      	ldr	r3, [pc, #232]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dde:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006de6:	4937      	ldr	r1, [pc, #220]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006df6:	d106      	bne.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006df8:	4b32      	ldr	r3, [pc, #200]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	4a31      	ldr	r2, [pc, #196]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006dfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e02:	60d3      	str	r3, [r2, #12]
 8006e04:	e011      	b.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e0e:	d10c      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	3304      	adds	r3, #4
 8006e14:	2101      	movs	r1, #1
 8006e16:	4618      	mov	r0, r3
 8006e18:	f000 f8d8 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e20:	7cfb      	ldrb	r3, [r7, #19]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006e26:	7cfb      	ldrb	r3, [r7, #19]
 8006e28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d028      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e36:	4b23      	ldr	r3, [pc, #140]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e3c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e44:	491f      	ldr	r1, [pc, #124]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e54:	d106      	bne.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e56:	4b1b      	ldr	r3, [pc, #108]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e60:	60d3      	str	r3, [r2, #12]
 8006e62:	e011      	b.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e6c:	d10c      	bne.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	3304      	adds	r3, #4
 8006e72:	2101      	movs	r1, #1
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 f8a9 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e7e:	7cfb      	ldrb	r3, [r7, #19]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006e84:	7cfb      	ldrb	r3, [r7, #19]
 8006e86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d02b      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e94:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ea2:	4908      	ldr	r1, [pc, #32]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006eb2:	d109      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eb4:	4b03      	ldr	r3, [pc, #12]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	4a02      	ldr	r2, [pc, #8]	@ (8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006eba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ebe:	60d3      	str	r3, [r2, #12]
 8006ec0:	e014      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006ec2:	bf00      	nop
 8006ec4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ecc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ed0:	d10c      	bne.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	3304      	adds	r3, #4
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 f877 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ee2:	7cfb      	ldrb	r3, [r7, #19]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d001      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006ee8:	7cfb      	ldrb	r3, [r7, #19]
 8006eea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d02f      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006efe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f06:	4928      	ldr	r1, [pc, #160]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f16:	d10d      	bne.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	3304      	adds	r3, #4
 8006f1c:	2102      	movs	r1, #2
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 f854 	bl	8006fcc <RCCEx_PLLSAI1_Config>
 8006f24:	4603      	mov	r3, r0
 8006f26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f28:	7cfb      	ldrb	r3, [r7, #19]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d014      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006f2e:	7cfb      	ldrb	r3, [r7, #19]
 8006f30:	74bb      	strb	r3, [r7, #18]
 8006f32:	e011      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006f38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f3c:	d10c      	bne.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	3320      	adds	r3, #32
 8006f42:	2102      	movs	r1, #2
 8006f44:	4618      	mov	r0, r3
 8006f46:	f000 f935 	bl	80071b4 <RCCEx_PLLSAI2_Config>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f4e:	7cfb      	ldrb	r3, [r7, #19]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d001      	beq.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006f54:	7cfb      	ldrb	r3, [r7, #19]
 8006f56:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00a      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f64:	4b10      	ldr	r3, [pc, #64]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f72:	490d      	ldr	r1, [pc, #52]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00b      	beq.n	8006f9e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f86:	4b08      	ldr	r3, [pc, #32]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f8c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f96:	4904      	ldr	r1, [pc, #16]	@ (8006fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006f9e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3718      	adds	r7, #24
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	bd80      	pop	{r7, pc}
 8006fa8:	40021000 	.word	0x40021000

08006fac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006fac:	b480      	push	{r7}
 8006fae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006fb0:	4b05      	ldr	r3, [pc, #20]	@ (8006fc8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a04      	ldr	r2, [pc, #16]	@ (8006fc8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006fb6:	f043 0304 	orr.w	r3, r3, #4
 8006fba:	6013      	str	r3, [r2, #0]
}
 8006fbc:	bf00      	nop
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	40021000 	.word	0x40021000

08006fcc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006fda:	4b75      	ldr	r3, [pc, #468]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	f003 0303 	and.w	r3, r3, #3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d018      	beq.n	8007018 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006fe6:	4b72      	ldr	r3, [pc, #456]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	f003 0203 	and.w	r2, r3, #3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d10d      	bne.n	8007012 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
       ||
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d009      	beq.n	8007012 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006ffe:	4b6c      	ldr	r3, [pc, #432]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	091b      	lsrs	r3, r3, #4
 8007004:	f003 0307 	and.w	r3, r3, #7
 8007008:	1c5a      	adds	r2, r3, #1
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
       ||
 800700e:	429a      	cmp	r2, r3
 8007010:	d047      	beq.n	80070a2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	73fb      	strb	r3, [r7, #15]
 8007016:	e044      	b.n	80070a2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	2b03      	cmp	r3, #3
 800701e:	d018      	beq.n	8007052 <RCCEx_PLLSAI1_Config+0x86>
 8007020:	2b03      	cmp	r3, #3
 8007022:	d825      	bhi.n	8007070 <RCCEx_PLLSAI1_Config+0xa4>
 8007024:	2b01      	cmp	r3, #1
 8007026:	d002      	beq.n	800702e <RCCEx_PLLSAI1_Config+0x62>
 8007028:	2b02      	cmp	r3, #2
 800702a:	d009      	beq.n	8007040 <RCCEx_PLLSAI1_Config+0x74>
 800702c:	e020      	b.n	8007070 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800702e:	4b60      	ldr	r3, [pc, #384]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0302 	and.w	r3, r3, #2
 8007036:	2b00      	cmp	r3, #0
 8007038:	d11d      	bne.n	8007076 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800703e:	e01a      	b.n	8007076 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007040:	4b5b      	ldr	r3, [pc, #364]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007048:	2b00      	cmp	r3, #0
 800704a:	d116      	bne.n	800707a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007050:	e013      	b.n	800707a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007052:	4b57      	ldr	r3, [pc, #348]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10f      	bne.n	800707e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800705e:	4b54      	ldr	r3, [pc, #336]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d109      	bne.n	800707e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800706e:	e006      	b.n	800707e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	73fb      	strb	r3, [r7, #15]
      break;
 8007074:	e004      	b.n	8007080 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007076:	bf00      	nop
 8007078:	e002      	b.n	8007080 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800707a:	bf00      	nop
 800707c:	e000      	b.n	8007080 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800707e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10d      	bne.n	80070a2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007086:	4b4a      	ldr	r3, [pc, #296]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6819      	ldr	r1, [r3, #0]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	3b01      	subs	r3, #1
 8007098:	011b      	lsls	r3, r3, #4
 800709a:	430b      	orrs	r3, r1
 800709c:	4944      	ldr	r1, [pc, #272]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80070a2:	7bfb      	ldrb	r3, [r7, #15]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d17d      	bne.n	80071a4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80070a8:	4b41      	ldr	r3, [pc, #260]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a40      	ldr	r2, [pc, #256]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070b4:	f7fd f822 	bl	80040fc <HAL_GetTick>
 80070b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070ba:	e009      	b.n	80070d0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070bc:	f7fd f81e 	bl	80040fc <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d902      	bls.n	80070d0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	73fb      	strb	r3, [r7, #15]
        break;
 80070ce:	e005      	b.n	80070dc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80070d0:	4b37      	ldr	r3, [pc, #220]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d1ef      	bne.n	80070bc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d160      	bne.n	80071a4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d111      	bne.n	800710c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070e8:	4b31      	ldr	r3, [pc, #196]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80070ea:	691b      	ldr	r3, [r3, #16]
 80070ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80070f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	6892      	ldr	r2, [r2, #8]
 80070f8:	0211      	lsls	r1, r2, #8
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	68d2      	ldr	r2, [r2, #12]
 80070fe:	0912      	lsrs	r2, r2, #4
 8007100:	0452      	lsls	r2, r2, #17
 8007102:	430a      	orrs	r2, r1
 8007104:	492a      	ldr	r1, [pc, #168]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007106:	4313      	orrs	r3, r2
 8007108:	610b      	str	r3, [r1, #16]
 800710a:	e027      	b.n	800715c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	2b01      	cmp	r3, #1
 8007110:	d112      	bne.n	8007138 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007112:	4b27      	ldr	r3, [pc, #156]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800711a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	6892      	ldr	r2, [r2, #8]
 8007122:	0211      	lsls	r1, r2, #8
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	6912      	ldr	r2, [r2, #16]
 8007128:	0852      	lsrs	r2, r2, #1
 800712a:	3a01      	subs	r2, #1
 800712c:	0552      	lsls	r2, r2, #21
 800712e:	430a      	orrs	r2, r1
 8007130:	491f      	ldr	r1, [pc, #124]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007132:	4313      	orrs	r3, r2
 8007134:	610b      	str	r3, [r1, #16]
 8007136:	e011      	b.n	800715c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007138:	4b1d      	ldr	r3, [pc, #116]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8007140:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	6892      	ldr	r2, [r2, #8]
 8007148:	0211      	lsls	r1, r2, #8
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6952      	ldr	r2, [r2, #20]
 800714e:	0852      	lsrs	r2, r2, #1
 8007150:	3a01      	subs	r2, #1
 8007152:	0652      	lsls	r2, r2, #25
 8007154:	430a      	orrs	r2, r1
 8007156:	4916      	ldr	r1, [pc, #88]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007158:	4313      	orrs	r3, r2
 800715a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800715c:	4b14      	ldr	r3, [pc, #80]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a13      	ldr	r2, [pc, #76]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007162:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007166:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007168:	f7fc ffc8 	bl	80040fc <HAL_GetTick>
 800716c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800716e:	e009      	b.n	8007184 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007170:	f7fc ffc4 	bl	80040fc <HAL_GetTick>
 8007174:	4602      	mov	r2, r0
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	2b02      	cmp	r3, #2
 800717c:	d902      	bls.n	8007184 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800717e:	2303      	movs	r3, #3
 8007180:	73fb      	strb	r3, [r7, #15]
          break;
 8007182:	e005      	b.n	8007190 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007184:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800718c:	2b00      	cmp	r3, #0
 800718e:	d0ef      	beq.n	8007170 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d106      	bne.n	80071a4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007196:	4b06      	ldr	r3, [pc, #24]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007198:	691a      	ldr	r2, [r3, #16]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	4904      	ldr	r1, [pc, #16]	@ (80071b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3710      	adds	r7, #16
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	40021000 	.word	0x40021000

080071b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80071c2:	4b6a      	ldr	r3, [pc, #424]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f003 0303 	and.w	r3, r3, #3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d018      	beq.n	8007200 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80071ce:	4b67      	ldr	r3, [pc, #412]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	f003 0203 	and.w	r2, r3, #3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d10d      	bne.n	80071fa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
       ||
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d009      	beq.n	80071fa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80071e6:	4b61      	ldr	r3, [pc, #388]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	091b      	lsrs	r3, r3, #4
 80071ec:	f003 0307 	and.w	r3, r3, #7
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	685b      	ldr	r3, [r3, #4]
       ||
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d047      	beq.n	800728a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	73fb      	strb	r3, [r7, #15]
 80071fe:	e044      	b.n	800728a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2b03      	cmp	r3, #3
 8007206:	d018      	beq.n	800723a <RCCEx_PLLSAI2_Config+0x86>
 8007208:	2b03      	cmp	r3, #3
 800720a:	d825      	bhi.n	8007258 <RCCEx_PLLSAI2_Config+0xa4>
 800720c:	2b01      	cmp	r3, #1
 800720e:	d002      	beq.n	8007216 <RCCEx_PLLSAI2_Config+0x62>
 8007210:	2b02      	cmp	r3, #2
 8007212:	d009      	beq.n	8007228 <RCCEx_PLLSAI2_Config+0x74>
 8007214:	e020      	b.n	8007258 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007216:	4b55      	ldr	r3, [pc, #340]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0302 	and.w	r3, r3, #2
 800721e:	2b00      	cmp	r3, #0
 8007220:	d11d      	bne.n	800725e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007226:	e01a      	b.n	800725e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007228:	4b50      	ldr	r3, [pc, #320]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007230:	2b00      	cmp	r3, #0
 8007232:	d116      	bne.n	8007262 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007238:	e013      	b.n	8007262 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800723a:	4b4c      	ldr	r3, [pc, #304]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10f      	bne.n	8007266 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007246:	4b49      	ldr	r3, [pc, #292]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d109      	bne.n	8007266 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007252:	2301      	movs	r3, #1
 8007254:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007256:	e006      	b.n	8007266 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	73fb      	strb	r3, [r7, #15]
      break;
 800725c:	e004      	b.n	8007268 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800725e:	bf00      	nop
 8007260:	e002      	b.n	8007268 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007262:	bf00      	nop
 8007264:	e000      	b.n	8007268 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007266:	bf00      	nop
    }

    if(status == HAL_OK)
 8007268:	7bfb      	ldrb	r3, [r7, #15]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10d      	bne.n	800728a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800726e:	4b3f      	ldr	r3, [pc, #252]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6819      	ldr	r1, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	3b01      	subs	r3, #1
 8007280:	011b      	lsls	r3, r3, #4
 8007282:	430b      	orrs	r3, r1
 8007284:	4939      	ldr	r1, [pc, #228]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007286:	4313      	orrs	r3, r2
 8007288:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800728a:	7bfb      	ldrb	r3, [r7, #15]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d167      	bne.n	8007360 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007290:	4b36      	ldr	r3, [pc, #216]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a35      	ldr	r2, [pc, #212]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007296:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800729a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800729c:	f7fc ff2e 	bl	80040fc <HAL_GetTick>
 80072a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072a2:	e009      	b.n	80072b8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072a4:	f7fc ff2a 	bl	80040fc <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d902      	bls.n	80072b8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	73fb      	strb	r3, [r7, #15]
        break;
 80072b6:	e005      	b.n	80072c4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072b8:	4b2c      	ldr	r3, [pc, #176]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1ef      	bne.n	80072a4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80072c4:	7bfb      	ldrb	r3, [r7, #15]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d14a      	bne.n	8007360 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d111      	bne.n	80072f4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072d0:	4b26      	ldr	r3, [pc, #152]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80072d2:	695b      	ldr	r3, [r3, #20]
 80072d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80072d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6892      	ldr	r2, [r2, #8]
 80072e0:	0211      	lsls	r1, r2, #8
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	68d2      	ldr	r2, [r2, #12]
 80072e6:	0912      	lsrs	r2, r2, #4
 80072e8:	0452      	lsls	r2, r2, #17
 80072ea:	430a      	orrs	r2, r1
 80072ec:	491f      	ldr	r1, [pc, #124]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	614b      	str	r3, [r1, #20]
 80072f2:	e011      	b.n	8007318 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80072f4:	4b1d      	ldr	r3, [pc, #116]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80072fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	6892      	ldr	r2, [r2, #8]
 8007304:	0211      	lsls	r1, r2, #8
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	6912      	ldr	r2, [r2, #16]
 800730a:	0852      	lsrs	r2, r2, #1
 800730c:	3a01      	subs	r2, #1
 800730e:	0652      	lsls	r2, r2, #25
 8007310:	430a      	orrs	r2, r1
 8007312:	4916      	ldr	r1, [pc, #88]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007314:	4313      	orrs	r3, r2
 8007316:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007318:	4b14      	ldr	r3, [pc, #80]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a13      	ldr	r2, [pc, #76]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 800731e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007324:	f7fc feea 	bl	80040fc <HAL_GetTick>
 8007328:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800732a:	e009      	b.n	8007340 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800732c:	f7fc fee6 	bl	80040fc <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	2b02      	cmp	r3, #2
 8007338:	d902      	bls.n	8007340 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	73fb      	strb	r3, [r7, #15]
          break;
 800733e:	e005      	b.n	800734c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007340:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007348:	2b00      	cmp	r3, #0
 800734a:	d0ef      	beq.n	800732c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800734c:	7bfb      	ldrb	r3, [r7, #15]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d106      	bne.n	8007360 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007352:	4b06      	ldr	r3, [pc, #24]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 8007354:	695a      	ldr	r2, [r3, #20]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	695b      	ldr	r3, [r3, #20]
 800735a:	4904      	ldr	r1, [pc, #16]	@ (800736c <RCCEx_PLLSAI2_Config+0x1b8>)
 800735c:	4313      	orrs	r3, r2
 800735e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007360:	7bfb      	ldrb	r3, [r7, #15]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	40021000 	.word	0x40021000

08007370 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d079      	beq.n	8007476 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d106      	bne.n	800739c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f7fa fba6 	bl	8001ae8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	f003 0310 	and.w	r3, r3, #16
 80073ae:	2b10      	cmp	r3, #16
 80073b0:	d058      	beq.n	8007464 <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	22ca      	movs	r2, #202	@ 0xca
 80073b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2253      	movs	r2, #83	@ 0x53
 80073c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80073c2:	6878      	ldr	r0, [r7, #4]
 80073c4:	f000 fbd0 	bl	8007b68 <RTC_EnterInitMode>
 80073c8:	4603      	mov	r3, r0
 80073ca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80073cc:	7bfb      	ldrb	r3, [r7, #15]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d127      	bne.n	8007422 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	6812      	ldr	r2, [r2, #0]
 80073dc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80073e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073e4:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6899      	ldr	r1, [r3, #8]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	431a      	orrs	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	699b      	ldr	r3, [r3, #24]
 80073fa:	431a      	orrs	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	430a      	orrs	r2, r1
 8007402:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	68d2      	ldr	r2, [r2, #12]
 800740c:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6919      	ldr	r1, [r3, #16]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	041a      	lsls	r2, r3, #16
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	430a      	orrs	r2, r1
 8007420:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 fbd4 	bl	8007bd0 <RTC_ExitInitMode>
 8007428:	4603      	mov	r3, r0
 800742a:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800742c:	7bfb      	ldrb	r3, [r7, #15]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d113      	bne.n	800745a <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f022 0203 	bic.w	r2, r2, #3
 8007440:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	69da      	ldr	r2, [r3, #28]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	695b      	ldr	r3, [r3, #20]
 8007450:	431a      	orrs	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	430a      	orrs	r2, r1
 8007458:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	22ff      	movs	r2, #255	@ 0xff
 8007460:	625a      	str	r2, [r3, #36]	@ 0x24
 8007462:	e001      	b.n	8007468 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8007464:	2300      	movs	r3, #0
 8007466:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007468:	7bfb      	ldrb	r3, [r7, #15]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d103      	bne.n	8007476 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8007476:	7bfb      	ldrb	r3, [r7, #15]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007480:	b590      	push	{r4, r7, lr}
 8007482:	b087      	sub	sp, #28
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d101      	bne.n	800749a <HAL_RTC_SetTime+0x1a>
 8007496:	2302      	movs	r3, #2
 8007498:	e08b      	b.n	80075b2 <HAL_RTC_SetTime+0x132>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2202      	movs	r2, #2
 80074a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	22ca      	movs	r2, #202	@ 0xca
 80074b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2253      	movs	r2, #83	@ 0x53
 80074b8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80074ba:	68f8      	ldr	r0, [r7, #12]
 80074bc:	f000 fb54 	bl	8007b68 <RTC_EnterInitMode>
 80074c0:	4603      	mov	r3, r0
 80074c2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80074c4:	7cfb      	ldrb	r3, [r7, #19]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d163      	bne.n	8007592 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d126      	bne.n	800751e <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d102      	bne.n	80074e4 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	2200      	movs	r2, #0
 80074e2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	4618      	mov	r0, r3
 80074ea:	f000 fbaf 	bl	8007c4c <RTC_ByteToBcd2>
 80074ee:	4603      	mov	r3, r0
 80074f0:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	785b      	ldrb	r3, [r3, #1]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f000 fba8 	bl	8007c4c <RTC_ByteToBcd2>
 80074fc:	4603      	mov	r3, r0
 80074fe:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007500:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	789b      	ldrb	r3, [r3, #2]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fba0 	bl	8007c4c <RTC_ByteToBcd2>
 800750c:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800750e:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	78db      	ldrb	r3, [r3, #3]
 8007516:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007518:	4313      	orrs	r3, r2
 800751a:	617b      	str	r3, [r7, #20]
 800751c:	e018      	b.n	8007550 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	d102      	bne.n	8007532 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2200      	movs	r2, #0
 8007530:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	781b      	ldrb	r3, [r3, #0]
 8007536:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	785b      	ldrb	r3, [r3, #1]
 800753c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800753e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007544:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	78db      	ldrb	r3, [r3, #3]
 800754a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800754c:	4313      	orrs	r3, r2
 800754e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800755a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800755e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689a      	ldr	r2, [r3, #8]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800756e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	6899      	ldr	r1, [r3, #8]
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	68da      	ldr	r2, [r3, #12]
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	431a      	orrs	r2, r3
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	430a      	orrs	r2, r1
 8007586:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f000 fb21 	bl	8007bd0 <RTC_ExitInitMode>
 800758e:	4603      	mov	r3, r0
 8007590:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	22ff      	movs	r2, #255	@ 0xff
 8007598:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800759a:	7cfb      	ldrb	r3, [r7, #19]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d103      	bne.n	80075a8 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80075b0:	7cfb      	ldrb	r3, [r7, #19]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	371c      	adds	r7, #28
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd90      	pop	{r4, r7, pc}

080075ba <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b086      	sub	sp, #24
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80075e8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80075ec:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	0c1b      	lsrs	r3, r3, #16
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075f8:	b2da      	uxtb	r2, r3
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	0a1b      	lsrs	r3, r3, #8
 8007602:	b2db      	uxtb	r3, r3
 8007604:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007608:	b2da      	uxtb	r2, r3
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	b2db      	uxtb	r3, r3
 8007612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007616:	b2da      	uxtb	r2, r3
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	0d9b      	lsrs	r3, r3, #22
 8007620:	b2db      	uxtb	r3, r3
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	b2da      	uxtb	r2, r3
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d11a      	bne.n	8007668 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	4618      	mov	r0, r3
 8007638:	f000 fb28 	bl	8007c8c <RTC_Bcd2ToByte>
 800763c:	4603      	mov	r3, r0
 800763e:	461a      	mov	r2, r3
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	785b      	ldrb	r3, [r3, #1]
 8007648:	4618      	mov	r0, r3
 800764a:	f000 fb1f 	bl	8007c8c <RTC_Bcd2ToByte>
 800764e:	4603      	mov	r3, r0
 8007650:	461a      	mov	r2, r3
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	789b      	ldrb	r3, [r3, #2]
 800765a:	4618      	mov	r0, r3
 800765c:	f000 fb16 	bl	8007c8c <RTC_Bcd2ToByte>
 8007660:	4603      	mov	r3, r0
 8007662:	461a      	mov	r2, r3
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007672:	b590      	push	{r4, r7, lr}
 8007674:	b087      	sub	sp, #28
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007684:	2b01      	cmp	r3, #1
 8007686:	d101      	bne.n	800768c <HAL_RTC_SetDate+0x1a>
 8007688:	2302      	movs	r3, #2
 800768a:	e075      	b.n	8007778 <HAL_RTC_SetDate+0x106>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10e      	bne.n	80076c0 <HAL_RTC_SetDate+0x4e>
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	785b      	ldrb	r3, [r3, #1]
 80076a6:	f003 0310 	and.w	r3, r3, #16
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d008      	beq.n	80076c0 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	785b      	ldrb	r3, [r3, #1]
 80076b2:	f023 0310 	bic.w	r3, r3, #16
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	330a      	adds	r3, #10
 80076ba:	b2da      	uxtb	r2, r3
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d11c      	bne.n	8007700 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	78db      	ldrb	r3, [r3, #3]
 80076ca:	4618      	mov	r0, r3
 80076cc:	f000 fabe 	bl	8007c4c <RTC_ByteToBcd2>
 80076d0:	4603      	mov	r3, r0
 80076d2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	785b      	ldrb	r3, [r3, #1]
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 fab7 	bl	8007c4c <RTC_ByteToBcd2>
 80076de:	4603      	mov	r3, r0
 80076e0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80076e2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	789b      	ldrb	r3, [r3, #2]
 80076e8:	4618      	mov	r0, r3
 80076ea:	f000 faaf 	bl	8007c4c <RTC_ByteToBcd2>
 80076ee:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80076f0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80076fa:	4313      	orrs	r3, r2
 80076fc:	617b      	str	r3, [r7, #20]
 80076fe:	e00e      	b.n	800771e <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	78db      	ldrb	r3, [r3, #3]
 8007704:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	785b      	ldrb	r3, [r3, #1]
 800770a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800770c:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007712:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	22ca      	movs	r2, #202	@ 0xca
 8007724:	625a      	str	r2, [r3, #36]	@ 0x24
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2253      	movs	r2, #83	@ 0x53
 800772c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f000 fa1a 	bl	8007b68 <RTC_EnterInitMode>
 8007734:	4603      	mov	r3, r0
 8007736:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007738:	7cfb      	ldrb	r3, [r7, #19]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10c      	bne.n	8007758 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007748:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800774c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800774e:	68f8      	ldr	r0, [r7, #12]
 8007750:	f000 fa3e 	bl	8007bd0 <RTC_ExitInitMode>
 8007754:	4603      	mov	r3, r0
 8007756:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	22ff      	movs	r2, #255	@ 0xff
 800775e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8007760:	7cfb      	ldrb	r3, [r7, #19]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d103      	bne.n	800776e <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8007776:	7cfb      	ldrb	r3, [r7, #19]
}
 8007778:	4618      	mov	r0, r3
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	bd90      	pop	{r4, r7, pc}

08007780 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b086      	sub	sp, #24
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007796:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800779a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	0c1b      	lsrs	r3, r3, #16
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	0a1b      	lsrs	r3, r3, #8
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	f003 031f 	and.w	r3, r3, #31
 80077b0:	b2da      	uxtb	r2, r3
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077be:	b2da      	uxtb	r2, r3
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	0b5b      	lsrs	r3, r3, #13
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	f003 0307 	and.w	r3, r3, #7
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d11a      	bne.n	8007810 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	78db      	ldrb	r3, [r3, #3]
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 fa54 	bl	8007c8c <RTC_Bcd2ToByte>
 80077e4:	4603      	mov	r3, r0
 80077e6:	461a      	mov	r2, r3
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	785b      	ldrb	r3, [r3, #1]
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fa4b 	bl	8007c8c <RTC_Bcd2ToByte>
 80077f6:	4603      	mov	r3, r0
 80077f8:	461a      	mov	r2, r3
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	789b      	ldrb	r3, [r3, #2]
 8007802:	4618      	mov	r0, r3
 8007804:	f000 fa42 	bl	8007c8c <RTC_Bcd2ToByte>
 8007808:	4603      	mov	r3, r0
 800780a:	461a      	mov	r2, r3
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
	...

0800781c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800781c:	b590      	push	{r4, r7, lr}
 800781e:	b089      	sub	sp, #36	@ 0x24
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d101      	bne.n	8007836 <HAL_RTC_SetAlarm_IT+0x1a>
 8007832:	2302      	movs	r3, #2
 8007834:	e127      	b.n	8007a86 <HAL_RTC_SetAlarm_IT+0x26a>
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2202      	movs	r2, #2
 8007842:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d137      	bne.n	80078bc <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007856:	2b00      	cmp	r3, #0
 8007858:	d102      	bne.n	8007860 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2200      	movs	r2, #0
 800785e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	4618      	mov	r0, r3
 8007866:	f000 f9f1 	bl	8007c4c <RTC_ByteToBcd2>
 800786a:	4603      	mov	r3, r0
 800786c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	785b      	ldrb	r3, [r3, #1]
 8007872:	4618      	mov	r0, r3
 8007874:	f000 f9ea 	bl	8007c4c <RTC_ByteToBcd2>
 8007878:	4603      	mov	r3, r0
 800787a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800787c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	789b      	ldrb	r3, [r3, #2]
 8007882:	4618      	mov	r0, r3
 8007884:	f000 f9e2 	bl	8007c4c <RTC_ByteToBcd2>
 8007888:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800788a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800788e:	68bb      	ldr	r3, [r7, #8]
 8007890:	78db      	ldrb	r3, [r3, #3]
 8007892:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007894:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800789e:	4618      	mov	r0, r3
 80078a0:	f000 f9d4 	bl	8007c4c <RTC_ByteToBcd2>
 80078a4:	4603      	mov	r3, r0
 80078a6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80078a8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80078b0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80078b6:	4313      	orrs	r3, r2
 80078b8:	61fb      	str	r3, [r7, #28]
 80078ba:	e023      	b.n	8007904 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d102      	bne.n	80078d0 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	2200      	movs	r2, #0
 80078ce:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	785b      	ldrb	r3, [r3, #1]
 80078da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80078dc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80078de:	68ba      	ldr	r2, [r7, #8]
 80078e0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80078e2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	78db      	ldrb	r3, [r3, #3]
 80078e8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80078ea:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80078f2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80078f4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80078fa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007900:	4313      	orrs	r3, r2
 8007902:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	685a      	ldr	r2, [r3, #4]
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	69db      	ldr	r3, [r3, #28]
 800790c:	4313      	orrs	r3, r2
 800790e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	22ca      	movs	r2, #202	@ 0xca
 8007916:	625a      	str	r2, [r3, #36]	@ 0x24
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2253      	movs	r2, #83	@ 0x53
 800791e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007928:	d14a      	bne.n	80079c0 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689a      	ldr	r2, [r3, #8]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007938:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	b2da      	uxtb	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800794a:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 800794c:	f7fc fbd6 	bl	80040fc <HAL_GetTick>
 8007950:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007952:	e015      	b.n	8007980 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007954:	f7fc fbd2 	bl	80040fc <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007962:	d90d      	bls.n	8007980 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	22ff      	movs	r2, #255	@ 0xff
 800796a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2203      	movs	r2, #3
 8007970:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e082      	b.n	8007a86 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	f003 0301 	and.w	r3, r3, #1
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0e2      	beq.n	8007954 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	69fa      	ldr	r2, [r7, #28]
 8007994:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	69ba      	ldr	r2, [r7, #24]
 800799c:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	689a      	ldr	r2, [r3, #8]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079ac:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80079bc:	609a      	str	r2, [r3, #8]
 80079be:	e049      	b.n	8007a54 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	689a      	ldr	r2, [r3, #8]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80079ce:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	b2da      	uxtb	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80079e0:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80079e2:	f7fc fb8b 	bl	80040fc <HAL_GetTick>
 80079e6:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80079e8:	e015      	b.n	8007a16 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80079ea:	f7fc fb87 	bl	80040fc <HAL_GetTick>
 80079ee:	4602      	mov	r2, r0
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	1ad3      	subs	r3, r2, r3
 80079f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80079f8:	d90d      	bls.n	8007a16 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	22ff      	movs	r2, #255	@ 0xff
 8007a00:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2203      	movs	r2, #3
 8007a06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8007a12:	2303      	movs	r3, #3
 8007a14:	e037      	b.n	8007a86 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d0e2      	beq.n	80079ea <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	69fa      	ldr	r2, [r7, #28]
 8007a2a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	69ba      	ldr	r2, [r7, #24]
 8007a32:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	689a      	ldr	r2, [r3, #8]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a42:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a52:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007a54:	4b0e      	ldr	r3, [pc, #56]	@ (8007a90 <HAL_RTC_SetAlarm_IT+0x274>)
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a0d      	ldr	r2, [pc, #52]	@ (8007a90 <HAL_RTC_SetAlarm_IT+0x274>)
 8007a5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a5e:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007a60:	4b0b      	ldr	r3, [pc, #44]	@ (8007a90 <HAL_RTC_SetAlarm_IT+0x274>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	4a0a      	ldr	r2, [pc, #40]	@ (8007a90 <HAL_RTC_SetAlarm_IT+0x274>)
 8007a66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007a6a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	22ff      	movs	r2, #255	@ 0xff
 8007a72:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3724      	adds	r7, #36	@ 0x24
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd90      	pop	{r4, r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	40010400 	.word	0x40010400

08007a94 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8007b1c <HAL_RTC_AlarmIRQHandler+0x88>)
 8007a9e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007aa2:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	689b      	ldr	r3, [r3, #8]
 8007aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d012      	beq.n	8007ad8 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00b      	beq.n	8007ad8 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	68db      	ldr	r3, [r3, #12]
 8007ac6:	b2da      	uxtb	r2, r3
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8007ad0:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f7f9 fb44 	bl	8001160 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d012      	beq.n	8007b0c <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00b      	beq.n	8007b0c <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	b2da      	uxtb	r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8007b04:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f8da 	bl	8007cc0 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8007b14:	bf00      	nop
 8007b16:	3708      	adds	r7, #8
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}
 8007b1c:	40010400 	.word	0x40010400

08007b20 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8007b64 <HAL_RTC_WaitForSynchro+0x44>)
 8007b2e:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8007b30:	f7fc fae4 	bl	80040fc <HAL_GetTick>
 8007b34:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b36:	e009      	b.n	8007b4c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b38:	f7fc fae0 	bl	80040fc <HAL_GetTick>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	1ad3      	subs	r3, r2, r3
 8007b42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b46:	d901      	bls.n	8007b4c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e007      	b.n	8007b5c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	f003 0320 	and.w	r3, r3, #32
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0ee      	beq.n	8007b38 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}
 8007b64:	0003ff5f 	.word	0x0003ff5f

08007b68 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007b70:	2300      	movs	r3, #0
 8007b72:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d120      	bne.n	8007bc4 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f04f 32ff 	mov.w	r2, #4294967295
 8007b8a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007b8c:	f7fc fab6 	bl	80040fc <HAL_GetTick>
 8007b90:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007b92:	e00d      	b.n	8007bb0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007b94:	f7fc fab2 	bl	80040fc <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ba2:	d905      	bls.n	8007bb0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2203      	movs	r2, #3
 8007bac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d102      	bne.n	8007bc4 <RTC_EnterInitMode+0x5c>
 8007bbe:	7bfb      	ldrb	r3, [r7, #15]
 8007bc0:	2b03      	cmp	r3, #3
 8007bc2:	d1e7      	bne.n	8007b94 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8007bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
	...

08007bd0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b084      	sub	sp, #16
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8007bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	4a19      	ldr	r2, [pc, #100]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007be2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007be6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007be8:	4b17      	ldr	r3, [pc, #92]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	f003 0320 	and.w	r3, r3, #32
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d10c      	bne.n	8007c0e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f7ff ff93 	bl	8007b20 <HAL_RTC_WaitForSynchro>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d01e      	beq.n	8007c3e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2203      	movs	r2, #3
 8007c04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	73fb      	strb	r3, [r7, #15]
 8007c0c:	e017      	b.n	8007c3e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007c10:	689b      	ldr	r3, [r3, #8]
 8007c12:	4a0d      	ldr	r2, [pc, #52]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007c14:	f023 0320 	bic.w	r3, r3, #32
 8007c18:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f7ff ff80 	bl	8007b20 <HAL_RTC_WaitForSynchro>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d005      	beq.n	8007c32 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2203      	movs	r2, #3
 8007c2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8007c2e:	2303      	movs	r3, #3
 8007c30:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007c32:	4b05      	ldr	r3, [pc, #20]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <RTC_ExitInitMode+0x78>)
 8007c38:	f043 0320 	orr.w	r3, r3, #32
 8007c3c:	6093      	str	r3, [r2, #8]
  }

  return status;
 8007c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	40002800 	.word	0x40002800

08007c4c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	4603      	mov	r3, r0
 8007c54:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8007c5a:	79fb      	ldrb	r3, [r7, #7]
 8007c5c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8007c5e:	e005      	b.n	8007c6c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	3301      	adds	r3, #1
 8007c64:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8007c66:	7afb      	ldrb	r3, [r7, #11]
 8007c68:	3b0a      	subs	r3, #10
 8007c6a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8007c6c:	7afb      	ldrb	r3, [r7, #11]
 8007c6e:	2b09      	cmp	r3, #9
 8007c70:	d8f6      	bhi.n	8007c60 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	011b      	lsls	r3, r3, #4
 8007c78:	b2da      	uxtb	r2, r3
 8007c7a:	7afb      	ldrb	r3, [r7, #11]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	b2db      	uxtb	r3, r3
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b085      	sub	sp, #20
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	4603      	mov	r3, r0
 8007c94:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	091b      	lsrs	r3, r3, #4
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	0092      	lsls	r2, r2, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	005b      	lsls	r3, r3, #1
 8007ca4:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8007ca6:	79fb      	ldrb	r3, [r7, #7]
 8007ca8:	f003 030f 	and.w	r3, r3, #15
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	7bfb      	ldrb	r3, [r7, #15]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	b2db      	uxtb	r3, r3
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3714      	adds	r7, #20
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007cc8:	bf00      	nop
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e095      	b.n	8007e12 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d108      	bne.n	8007d00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cf6:	d009      	beq.n	8007d0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	61da      	str	r2, [r3, #28]
 8007cfe:	e005      	b.n	8007d0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2200      	movs	r2, #0
 8007d04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d106      	bne.n	8007d2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7f9 ff18 	bl	8001b5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2202      	movs	r2, #2
 8007d30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007d42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d4c:	d902      	bls.n	8007d54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
 8007d52:	e002      	b.n	8007d5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007d62:	d007      	beq.n	8007d74 <HAL_SPI_Init+0xa0>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007d6c:	d002      	beq.n	8007d74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007d84:	431a      	orrs	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	f003 0302 	and.w	r3, r3, #2
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	431a      	orrs	r2, r3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	699b      	ldr	r3, [r3, #24]
 8007d9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007da2:	431a      	orrs	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	69db      	ldr	r3, [r3, #28]
 8007da8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db6:	ea42 0103 	orr.w	r1, r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dbe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	0c1b      	lsrs	r3, r3, #16
 8007dd0:	f003 0204 	and.w	r2, r3, #4
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dd8:	f003 0310 	and.w	r3, r3, #16
 8007ddc:	431a      	orrs	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007de2:	f003 0308 	and.w	r3, r3, #8
 8007de6:	431a      	orrs	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007df0:	ea42 0103 	orr.w	r1, r2, r3
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	430a      	orrs	r2, r1
 8007e00:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007e10:	2300      	movs	r3, #0
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3710      	adds	r7, #16
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}

08007e1a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007e1a:	b580      	push	{r7, lr}
 8007e1c:	b082      	sub	sp, #8
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d101      	bne.n	8007e2c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e01a      	b.n	8007e62 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2202      	movs	r2, #2
 8007e30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e42:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f7f9 fed5 	bl	8001bf4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b088      	sub	sp, #32
 8007e6e:	af02      	add	r7, sp, #8
 8007e70:	60f8      	str	r0, [r7, #12]
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	603b      	str	r3, [r7, #0]
 8007e76:	4613      	mov	r3, r2
 8007e78:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d001      	beq.n	8007e8a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007e86:	2302      	movs	r3, #2
 8007e88:	e123      	b.n	80080d2 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <HAL_SPI_Receive+0x2c>
 8007e90:	88fb      	ldrh	r3, [r7, #6]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e11b      	b.n	80080d2 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007ea2:	d112      	bne.n	8007eca <HAL_SPI_Receive+0x60>
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10e      	bne.n	8007eca <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	2204      	movs	r2, #4
 8007eb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007eb4:	88fa      	ldrh	r2, [r7, #6]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	9300      	str	r3, [sp, #0]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	68b9      	ldr	r1, [r7, #8]
 8007ec0:	68f8      	ldr	r0, [r7, #12]
 8007ec2:	f000 f90a 	bl	80080da <HAL_SPI_TransmitReceive>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	e103      	b.n	80080d2 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007eca:	f7fc f917 	bl	80040fc <HAL_GetTick>
 8007ece:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d101      	bne.n	8007ede <HAL_SPI_Receive+0x74>
 8007eda:	2302      	movs	r3, #2
 8007edc:	e0f9      	b.n	80080d2 <HAL_SPI_Receive+0x268>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2204      	movs	r2, #4
 8007eea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	88fa      	ldrh	r2, [r7, #6]
 8007efe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	88fa      	ldrh	r2, [r7, #6]
 8007f06:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2200      	movs	r2, #0
 8007f26:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007f30:	d908      	bls.n	8007f44 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	685a      	ldr	r2, [r3, #4]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f40:	605a      	str	r2, [r3, #4]
 8007f42:	e007      	b.n	8007f54 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	685a      	ldr	r2, [r3, #4]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007f52:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f5c:	d10f      	bne.n	8007f7e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	681a      	ldr	r2, [r3, #0]
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f6c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007f7c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f88:	2b40      	cmp	r3, #64	@ 0x40
 8007f8a:	d007      	beq.n	8007f9c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007f9a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007fa4:	d875      	bhi.n	8008092 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007fa6:	e037      	b.n	8008018 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d117      	bne.n	8007fe6 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f103 020c 	add.w	r2, r3, #12
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc2:	7812      	ldrb	r2, [r2, #0]
 8007fc4:	b2d2      	uxtb	r2, r2
 8007fc6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fcc:	1c5a      	adds	r2, r3, #1
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007fd8:	b29b      	uxth	r3, r3
 8007fda:	3b01      	subs	r3, #1
 8007fdc:	b29a      	uxth	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007fe4:	e018      	b.n	8008018 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fe6:	f7fc f889 	bl	80040fc <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	683a      	ldr	r2, [r7, #0]
 8007ff2:	429a      	cmp	r2, r3
 8007ff4:	d803      	bhi.n	8007ffe <HAL_SPI_Receive+0x194>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ffc:	d102      	bne.n	8008004 <HAL_SPI_Receive+0x19a>
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d109      	bne.n	8008018 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2201      	movs	r2, #1
 8008008:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e05c      	b.n	80080d2 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800801e:	b29b      	uxth	r3, r3
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1c1      	bne.n	8007fa8 <HAL_SPI_Receive+0x13e>
 8008024:	e03b      	b.n	800809e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b01      	cmp	r3, #1
 8008032:	d115      	bne.n	8008060 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68da      	ldr	r2, [r3, #12]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800803e:	b292      	uxth	r2, r2
 8008040:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008046:	1c9a      	adds	r2, r3, #2
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008052:	b29b      	uxth	r3, r3
 8008054:	3b01      	subs	r3, #1
 8008056:	b29a      	uxth	r2, r3
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800805e:	e018      	b.n	8008092 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008060:	f7fc f84c 	bl	80040fc <HAL_GetTick>
 8008064:	4602      	mov	r2, r0
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	683a      	ldr	r2, [r7, #0]
 800806c:	429a      	cmp	r2, r3
 800806e:	d803      	bhi.n	8008078 <HAL_SPI_Receive+0x20e>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008076:	d102      	bne.n	800807e <HAL_SPI_Receive+0x214>
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d109      	bne.n	8008092 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e01f      	b.n	80080d2 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1c3      	bne.n	8008026 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800809e:	697a      	ldr	r2, [r7, #20]
 80080a0:	6839      	ldr	r1, [r7, #0]
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f000 fffa 	bl	800909c <SPI_EndRxTransaction>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d002      	beq.n	80080b4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2220      	movs	r2, #32
 80080b2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d001      	beq.n	80080d0 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e000      	b.n	80080d2 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80080d0:	2300      	movs	r3, #0
  }
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b08a      	sub	sp, #40	@ 0x28
 80080de:	af00      	add	r7, sp, #0
 80080e0:	60f8      	str	r0, [r7, #12]
 80080e2:	60b9      	str	r1, [r7, #8]
 80080e4:	607a      	str	r2, [r7, #4]
 80080e6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80080e8:	2301      	movs	r3, #1
 80080ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080ec:	f7fc f806 	bl	80040fc <HAL_GetTick>
 80080f0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080f8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008100:	887b      	ldrh	r3, [r7, #2]
 8008102:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008104:	887b      	ldrh	r3, [r7, #2]
 8008106:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008108:	7ffb      	ldrb	r3, [r7, #31]
 800810a:	2b01      	cmp	r3, #1
 800810c:	d00c      	beq.n	8008128 <HAL_SPI_TransmitReceive+0x4e>
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008114:	d106      	bne.n	8008124 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d102      	bne.n	8008124 <HAL_SPI_TransmitReceive+0x4a>
 800811e:	7ffb      	ldrb	r3, [r7, #31]
 8008120:	2b04      	cmp	r3, #4
 8008122:	d001      	beq.n	8008128 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008124:	2302      	movs	r3, #2
 8008126:	e1f3      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d005      	beq.n	800813a <HAL_SPI_TransmitReceive+0x60>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d002      	beq.n	800813a <HAL_SPI_TransmitReceive+0x60>
 8008134:	887b      	ldrh	r3, [r7, #2]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d101      	bne.n	800813e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800813a:	2301      	movs	r3, #1
 800813c:	e1e8      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008144:	2b01      	cmp	r3, #1
 8008146:	d101      	bne.n	800814c <HAL_SPI_TransmitReceive+0x72>
 8008148:	2302      	movs	r3, #2
 800814a:	e1e1      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800815a:	b2db      	uxtb	r3, r3
 800815c:	2b04      	cmp	r3, #4
 800815e:	d003      	beq.n	8008168 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2205      	movs	r2, #5
 8008164:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2200      	movs	r2, #0
 800816c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	887a      	ldrh	r2, [r7, #2]
 8008178:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	887a      	ldrh	r2, [r7, #2]
 8008180:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	68ba      	ldr	r2, [r7, #8]
 8008188:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	887a      	ldrh	r2, [r7, #2]
 800818e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	887a      	ldrh	r2, [r7, #2]
 8008194:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2200      	movs	r2, #0
 80081a0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	68db      	ldr	r3, [r3, #12]
 80081a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081aa:	d802      	bhi.n	80081b2 <HAL_SPI_TransmitReceive+0xd8>
 80081ac:	8abb      	ldrh	r3, [r7, #20]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d908      	bls.n	80081c4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	685a      	ldr	r2, [r3, #4]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80081c0:	605a      	str	r2, [r3, #4]
 80081c2:	e007      	b.n	80081d4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685a      	ldr	r2, [r3, #4]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80081d2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081de:	2b40      	cmp	r3, #64	@ 0x40
 80081e0:	d007      	beq.n	80081f2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80081fa:	f240 8083 	bls.w	8008304 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d002      	beq.n	800820c <HAL_SPI_TransmitReceive+0x132>
 8008206:	8afb      	ldrh	r3, [r7, #22]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d16f      	bne.n	80082ec <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008210:	881a      	ldrh	r2, [r3, #0]
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800821c:	1c9a      	adds	r2, r3, #2
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29a      	uxth	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008230:	e05c      	b.n	80082ec <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b02      	cmp	r3, #2
 800823e:	d11b      	bne.n	8008278 <HAL_SPI_TransmitReceive+0x19e>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008244:	b29b      	uxth	r3, r3
 8008246:	2b00      	cmp	r3, #0
 8008248:	d016      	beq.n	8008278 <HAL_SPI_TransmitReceive+0x19e>
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	2b01      	cmp	r3, #1
 800824e:	d113      	bne.n	8008278 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008254:	881a      	ldrh	r2, [r3, #0]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008260:	1c9a      	adds	r2, r3, #2
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800826a:	b29b      	uxth	r3, r3
 800826c:	3b01      	subs	r3, #1
 800826e:	b29a      	uxth	r2, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b01      	cmp	r3, #1
 8008284:	d11c      	bne.n	80082c0 <HAL_SPI_TransmitReceive+0x1e6>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d016      	beq.n	80082c0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68da      	ldr	r2, [r3, #12]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800829c:	b292      	uxth	r2, r2
 800829e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082a4:	1c9a      	adds	r2, r3, #2
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	3b01      	subs	r3, #1
 80082b4:	b29a      	uxth	r2, r3
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082bc:	2301      	movs	r3, #1
 80082be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082c0:	f7fb ff1c 	bl	80040fc <HAL_GetTick>
 80082c4:	4602      	mov	r2, r0
 80082c6:	6a3b      	ldr	r3, [r7, #32]
 80082c8:	1ad3      	subs	r3, r2, r3
 80082ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d80d      	bhi.n	80082ec <HAL_SPI_TransmitReceive+0x212>
 80082d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d009      	beq.n	80082ec <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80082e8:	2303      	movs	r3, #3
 80082ea:	e111      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d19d      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x158>
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d197      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x158>
 8008302:	e0e5      	b.n	80084d0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d003      	beq.n	8008314 <HAL_SPI_TransmitReceive+0x23a>
 800830c:	8afb      	ldrh	r3, [r7, #22]
 800830e:	2b01      	cmp	r3, #1
 8008310:	f040 80d1 	bne.w	80084b6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b01      	cmp	r3, #1
 800831c:	d912      	bls.n	8008344 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008322:	881a      	ldrh	r2, [r3, #0]
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	1c9a      	adds	r2, r3, #2
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008338:	b29b      	uxth	r3, r3
 800833a:	3b02      	subs	r3, #2
 800833c:	b29a      	uxth	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008342:	e0b8      	b.n	80084b6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	7812      	ldrb	r2, [r2, #0]
 8008350:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008356:	1c5a      	adds	r2, r3, #1
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008360:	b29b      	uxth	r3, r3
 8008362:	3b01      	subs	r3, #1
 8008364:	b29a      	uxth	r2, r3
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800836a:	e0a4      	b.n	80084b6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	f003 0302 	and.w	r3, r3, #2
 8008376:	2b02      	cmp	r3, #2
 8008378:	d134      	bne.n	80083e4 <HAL_SPI_TransmitReceive+0x30a>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800837e:	b29b      	uxth	r3, r3
 8008380:	2b00      	cmp	r3, #0
 8008382:	d02f      	beq.n	80083e4 <HAL_SPI_TransmitReceive+0x30a>
 8008384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008386:	2b01      	cmp	r3, #1
 8008388:	d12c      	bne.n	80083e4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800838e:	b29b      	uxth	r3, r3
 8008390:	2b01      	cmp	r3, #1
 8008392:	d912      	bls.n	80083ba <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008398:	881a      	ldrh	r2, [r3, #0]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083a4:	1c9a      	adds	r2, r3, #2
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	3b02      	subs	r3, #2
 80083b2:	b29a      	uxth	r2, r3
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80083b8:	e012      	b.n	80083e0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	330c      	adds	r3, #12
 80083c4:	7812      	ldrb	r2, [r2, #0]
 80083c6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083cc:	1c5a      	adds	r2, r3, #1
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	3b01      	subs	r3, #1
 80083da:	b29a      	uxth	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083e0:	2300      	movs	r3, #0
 80083e2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f003 0301 	and.w	r3, r3, #1
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d148      	bne.n	8008484 <HAL_SPI_TransmitReceive+0x3aa>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d042      	beq.n	8008484 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008404:	b29b      	uxth	r3, r3
 8008406:	2b01      	cmp	r3, #1
 8008408:	d923      	bls.n	8008452 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68da      	ldr	r2, [r3, #12]
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008414:	b292      	uxth	r2, r2
 8008416:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841c:	1c9a      	adds	r2, r3, #2
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008428:	b29b      	uxth	r3, r3
 800842a:	3b02      	subs	r3, #2
 800842c:	b29a      	uxth	r2, r3
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800843a:	b29b      	uxth	r3, r3
 800843c:	2b01      	cmp	r3, #1
 800843e:	d81f      	bhi.n	8008480 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800844e:	605a      	str	r2, [r3, #4]
 8008450:	e016      	b.n	8008480 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f103 020c 	add.w	r2, r3, #12
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800845e:	7812      	ldrb	r2, [r2, #0]
 8008460:	b2d2      	uxtb	r2, r2
 8008462:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008468:	1c5a      	adds	r2, r3, #1
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008474:	b29b      	uxth	r3, r3
 8008476:	3b01      	subs	r3, #1
 8008478:	b29a      	uxth	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008480:	2301      	movs	r3, #1
 8008482:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008484:	f7fb fe3a 	bl	80040fc <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	6a3b      	ldr	r3, [r7, #32]
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008490:	429a      	cmp	r2, r3
 8008492:	d803      	bhi.n	800849c <HAL_SPI_TransmitReceive+0x3c2>
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849a:	d102      	bne.n	80084a2 <HAL_SPI_TransmitReceive+0x3c8>
 800849c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d109      	bne.n	80084b6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2201      	movs	r2, #1
 80084a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80084b2:	2303      	movs	r3, #3
 80084b4:	e02c      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f47f af55 	bne.w	800836c <HAL_SPI_TransmitReceive+0x292>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	f47f af4e 	bne.w	800836c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084d0:	6a3a      	ldr	r2, [r7, #32]
 80084d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f000 fe39 	bl	800914c <SPI_EndRxTxTransaction>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d008      	beq.n	80084f2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2220      	movs	r2, #32
 80084e4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e00e      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2200      	movs	r2, #0
 80084fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008506:	2b00      	cmp	r3, #0
 8008508:	d001      	beq.n	800850e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e000      	b.n	8008510 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800850e:	2300      	movs	r3, #0
  }
}
 8008510:	4618      	mov	r0, r3
 8008512:	3728      	adds	r7, #40	@ 0x28
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	4613      	mov	r3, r2
 8008524:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d002      	beq.n	8008532 <HAL_SPI_Transmit_IT+0x1a>
 800852c:	88fb      	ldrh	r3, [r7, #6]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d101      	bne.n	8008536 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	e06d      	b.n	8008612 <HAL_SPI_Transmit_IT+0xfa>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b01      	cmp	r3, #1
 8008540:	d001      	beq.n	8008546 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8008542:	2302      	movs	r3, #2
 8008544:	e065      	b.n	8008612 <HAL_SPI_Transmit_IT+0xfa>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800854c:	2b01      	cmp	r3, #1
 800854e:	d101      	bne.n	8008554 <HAL_SPI_Transmit_IT+0x3c>
 8008550:	2302      	movs	r3, #2
 8008552:	e05e      	b.n	8008612 <HAL_SPI_Transmit_IT+0xfa>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2203      	movs	r2, #3
 8008560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	68ba      	ldr	r2, [r7, #8]
 800856e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	88fa      	ldrh	r2, [r7, #6]
 800857a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085a0:	d903      	bls.n	80085aa <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	4a1e      	ldr	r2, [pc, #120]	@ (8008620 <HAL_SPI_Transmit_IT+0x108>)
 80085a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80085a8:	e002      	b.n	80085b0 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	4a1d      	ldr	r2, [pc, #116]	@ (8008624 <HAL_SPI_Transmit_IT+0x10c>)
 80085ae:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085b8:	d10f      	bne.n	80085da <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80085d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e4:	2b40      	cmp	r3, #64	@ 0x40
 80085e6:	d007      	beq.n	80085f8 <HAL_SPI_Transmit_IT+0xe0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	681a      	ldr	r2, [r3, #0]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085f6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 800860e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008610:	2300      	movs	r3, #0
}
 8008612:	4618      	mov	r0, r3
 8008614:	3714      	adds	r7, #20
 8008616:	46bd      	mov	sp, r7
 8008618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861c:	4770      	bx	lr
 800861e:	bf00      	nop
 8008620:	08008e1b 	.word	0x08008e1b
 8008624:	08008dd5 	.word	0x08008dd5

08008628 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	60f8      	str	r0, [r7, #12]
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	4613      	mov	r3, r2
 8008634:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b01      	cmp	r3, #1
 8008640:	d001      	beq.n	8008646 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 8008642:	2302      	movs	r3, #2
 8008644:	e092      	b.n	800876c <HAL_SPI_Receive_IT+0x144>
  }

  if ((pData == NULL) || (Size == 0U))
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d002      	beq.n	8008652 <HAL_SPI_Receive_IT+0x2a>
 800864c:	88fb      	ldrh	r3, [r7, #6]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d101      	bne.n	8008656 <HAL_SPI_Receive_IT+0x2e>
  {
    return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
 8008654:	e08a      	b.n	800876c <HAL_SPI_Receive_IT+0x144>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	689b      	ldr	r3, [r3, #8]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d110      	bne.n	8008680 <HAL_SPI_Receive_IT+0x58>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008666:	d10b      	bne.n	8008680 <HAL_SPI_Receive_IT+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2204      	movs	r2, #4
 800866c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8008670:	88fb      	ldrh	r3, [r7, #6]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	68b9      	ldr	r1, [r7, #8]
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f000 f880 	bl	800877c <HAL_SPI_TransmitReceive_IT>
 800867c:	4603      	mov	r3, r0
 800867e:	e075      	b.n	800876c <HAL_SPI_Receive_IT+0x144>
  }


  /* Process Locked */
  __HAL_LOCK(hspi);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008686:	2b01      	cmp	r3, #1
 8008688:	d101      	bne.n	800868e <HAL_SPI_Receive_IT+0x66>
 800868a:	2302      	movs	r3, #2
 800868c:	e06e      	b.n	800876c <HAL_SPI_Receive_IT+0x144>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2204      	movs	r2, #4
 800869a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	2200      	movs	r2, #0
 80086a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	68ba      	ldr	r2, [r7, #8]
 80086a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	88fa      	ldrh	r2, [r7, #6]
 80086ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	88fa      	ldrh	r2, [r7, #6]
 80086b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	2200      	movs	r2, #0
 80086c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	68db      	ldr	r3, [r3, #12]
 80086d6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80086da:	d90b      	bls.n	80086f4 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80086ea:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	4a21      	ldr	r2, [pc, #132]	@ (8008774 <HAL_SPI_Receive_IT+0x14c>)
 80086f0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80086f2:	e00a      	b.n	800870a <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008702:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	4a1c      	ldr	r2, [pc, #112]	@ (8008778 <HAL_SPI_Receive_IT+0x150>)
 8008708:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008712:	d10f      	bne.n	8008734 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008722:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681a      	ldr	r2, [r3, #0]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008732:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800873e:	2b40      	cmp	r3, #64	@ 0x40
 8008740:	d007      	beq.n	8008752 <HAL_SPI_Receive_IT+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	681a      	ldr	r2, [r3, #0]
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008750:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2200      	movs	r2, #0
 8008756:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	685a      	ldr	r2, [r3, #4]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008768:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	3710      	adds	r7, #16
 8008770:	46bd      	mov	sp, r7
 8008772:	bd80      	pop	{r7, pc}
 8008774:	08008d89 	.word	0x08008d89
 8008778:	08008d39 	.word	0x08008d39

0800877c <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 800877c:	b480      	push	{r7}
 800877e:	b087      	sub	sp, #28
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	607a      	str	r2, [r7, #4]
 8008788:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008790:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	685b      	ldr	r3, [r3, #4]
 8008796:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008798:	7dfb      	ldrb	r3, [r7, #23]
 800879a:	2b01      	cmp	r3, #1
 800879c:	d00c      	beq.n	80087b8 <HAL_SPI_TransmitReceive_IT+0x3c>
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087a4:	d106      	bne.n	80087b4 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d102      	bne.n	80087b4 <HAL_SPI_TransmitReceive_IT+0x38>
 80087ae:	7dfb      	ldrb	r3, [r7, #23]
 80087b0:	2b04      	cmp	r3, #4
 80087b2:	d001      	beq.n	80087b8 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80087b4:	2302      	movs	r3, #2
 80087b6:	e07d      	b.n	80088b4 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d005      	beq.n	80087ca <HAL_SPI_TransmitReceive_IT+0x4e>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d002      	beq.n	80087ca <HAL_SPI_TransmitReceive_IT+0x4e>
 80087c4:	887b      	ldrh	r3, [r7, #2]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 80087ca:	2301      	movs	r3, #1
 80087cc:	e072      	b.n	80088b4 <HAL_SPI_TransmitReceive_IT+0x138>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	d101      	bne.n	80087dc <HAL_SPI_TransmitReceive_IT+0x60>
 80087d8:	2302      	movs	r3, #2
 80087da:	e06b      	b.n	80088b4 <HAL_SPI_TransmitReceive_IT+0x138>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2201      	movs	r2, #1
 80087e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	2b04      	cmp	r3, #4
 80087ee:	d003      	beq.n	80087f8 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	2205      	movs	r2, #5
 80087f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	887a      	ldrh	r2, [r7, #2]
 8008808:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	887a      	ldrh	r2, [r7, #2]
 800880e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	887a      	ldrh	r2, [r7, #2]
 800881a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	887a      	ldrh	r2, [r7, #2]
 8008822:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800882e:	d906      	bls.n	800883e <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	4a23      	ldr	r2, [pc, #140]	@ (80088c0 <HAL_SPI_TransmitReceive_IT+0x144>)
 8008834:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4a22      	ldr	r2, [pc, #136]	@ (80088c4 <HAL_SPI_TransmitReceive_IT+0x148>)
 800883a:	651a      	str	r2, [r3, #80]	@ 0x50
 800883c:	e005      	b.n	800884a <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	4a21      	ldr	r2, [pc, #132]	@ (80088c8 <HAL_SPI_TransmitReceive_IT+0x14c>)
 8008842:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	4a21      	ldr	r2, [pc, #132]	@ (80088cc <HAL_SPI_TransmitReceive_IT+0x150>)
 8008848:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	68db      	ldr	r3, [r3, #12]
 800884e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008852:	d802      	bhi.n	800885a <HAL_SPI_TransmitReceive_IT+0xde>
 8008854:	887b      	ldrh	r3, [r7, #2]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d908      	bls.n	800886c <HAL_SPI_TransmitReceive_IT+0xf0>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	685a      	ldr	r2, [r3, #4]
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008868:	605a      	str	r2, [r3, #4]
 800886a:	e007      	b.n	800887c <HAL_SPI_TransmitReceive_IT+0x100>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800887a:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008886:	2b40      	cmp	r3, #64	@ 0x40
 8008888:	d007      	beq.n	800889a <HAL_SPI_TransmitReceive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008898:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	685a      	ldr	r2, [r3, #4]
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 80088b0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	371c      	adds	r7, #28
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr
 80088c0:	08008c73 	.word	0x08008c73
 80088c4:	08008cd9 	.word	0x08008cd9
 80088c8:	08008b23 	.word	0x08008b23
 80088cc:	08008be1 	.word	0x08008be1

080088d0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b088      	sub	sp, #32
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	099b      	lsrs	r3, r3, #6
 80088ec:	f003 0301 	and.w	r3, r3, #1
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10f      	bne.n	8008914 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80088f4:	69bb      	ldr	r3, [r7, #24]
 80088f6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00a      	beq.n	8008914 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80088fe:	69fb      	ldr	r3, [r7, #28]
 8008900:	099b      	lsrs	r3, r3, #6
 8008902:	f003 0301 	and.w	r3, r3, #1
 8008906:	2b00      	cmp	r3, #0
 8008908:	d004      	beq.n	8008914 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	4798      	blx	r3
    return;
 8008912:	e0d7      	b.n	8008ac4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	085b      	lsrs	r3, r3, #1
 8008918:	f003 0301 	and.w	r3, r3, #1
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00a      	beq.n	8008936 <HAL_SPI_IRQHandler+0x66>
 8008920:	69fb      	ldr	r3, [r7, #28]
 8008922:	09db      	lsrs	r3, r3, #7
 8008924:	f003 0301 	and.w	r3, r3, #1
 8008928:	2b00      	cmp	r3, #0
 800892a:	d004      	beq.n	8008936 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008930:	6878      	ldr	r0, [r7, #4]
 8008932:	4798      	blx	r3
    return;
 8008934:	e0c6      	b.n	8008ac4 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	095b      	lsrs	r3, r3, #5
 800893a:	f003 0301 	and.w	r3, r3, #1
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10c      	bne.n	800895c <HAL_SPI_IRQHandler+0x8c>
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	099b      	lsrs	r3, r3, #6
 8008946:	f003 0301 	and.w	r3, r3, #1
 800894a:	2b00      	cmp	r3, #0
 800894c:	d106      	bne.n	800895c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	0a1b      	lsrs	r3, r3, #8
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	2b00      	cmp	r3, #0
 8008958:	f000 80b4 	beq.w	8008ac4 <HAL_SPI_IRQHandler+0x1f4>
 800895c:	69fb      	ldr	r3, [r7, #28]
 800895e:	095b      	lsrs	r3, r3, #5
 8008960:	f003 0301 	and.w	r3, r3, #1
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 80ad 	beq.w	8008ac4 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	099b      	lsrs	r3, r3, #6
 800896e:	f003 0301 	and.w	r3, r3, #1
 8008972:	2b00      	cmp	r3, #0
 8008974:	d023      	beq.n	80089be <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b03      	cmp	r3, #3
 8008980:	d011      	beq.n	80089a6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008986:	f043 0204 	orr.w	r2, r3, #4
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800898e:	2300      	movs	r3, #0
 8008990:	617b      	str	r3, [r7, #20]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	617b      	str	r3, [r7, #20]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	617b      	str	r3, [r7, #20]
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	e00b      	b.n	80089be <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80089a6:	2300      	movs	r3, #0
 80089a8:	613b      	str	r3, [r7, #16]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	613b      	str	r3, [r7, #16]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	613b      	str	r3, [r7, #16]
 80089ba:	693b      	ldr	r3, [r7, #16]
        return;
 80089bc:	e082      	b.n	8008ac4 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	095b      	lsrs	r3, r3, #5
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d014      	beq.n	80089f4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089ce:	f043 0201 	orr.w	r2, r3, #1
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80089d6:	2300      	movs	r3, #0
 80089d8:	60fb      	str	r3, [r7, #12]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	60fb      	str	r3, [r7, #12]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80089f0:	601a      	str	r2, [r3, #0]
 80089f2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	0a1b      	lsrs	r3, r3, #8
 80089f8:	f003 0301 	and.w	r3, r3, #1
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00c      	beq.n	8008a1a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a04:	f043 0208 	orr.w	r2, r3, #8
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	60bb      	str	r3, [r7, #8]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	60bb      	str	r3, [r7, #8]
 8008a18:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d04f      	beq.n	8008ac2 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008a30:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008a3a:	69fb      	ldr	r3, [r7, #28]
 8008a3c:	f003 0302 	and.w	r3, r3, #2
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d104      	bne.n	8008a4e <HAL_SPI_IRQHandler+0x17e>
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d034      	beq.n	8008ab8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	685a      	ldr	r2, [r3, #4]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f022 0203 	bic.w	r2, r2, #3
 8008a5c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d011      	beq.n	8008a8a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a6a:	4a18      	ldr	r2, [pc, #96]	@ (8008acc <HAL_SPI_IRQHandler+0x1fc>)
 8008a6c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a72:	4618      	mov	r0, r3
 8008a74:	f7fb fd92 	bl	800459c <HAL_DMA_Abort_IT>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d005      	beq.n	8008a8a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d016      	beq.n	8008ac0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a96:	4a0d      	ldr	r2, [pc, #52]	@ (8008acc <HAL_SPI_IRQHandler+0x1fc>)
 8008a98:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7fb fd7c 	bl	800459c <HAL_DMA_Abort_IT>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00a      	beq.n	8008ac0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008aae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008ab6:	e003      	b.n	8008ac0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f000 f813 	bl	8008ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008abe:	e000      	b.n	8008ac2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008ac0:	bf00      	nop
    return;
 8008ac2:	bf00      	nop
  }
}
 8008ac4:	3720      	adds	r7, #32
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	08008af9 	.word	0x08008af9

08008ad0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008ad8:	bf00      	nop
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b083      	sub	sp, #12
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b04:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f7ff ffe5 	bl	8008ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008b1a:	bf00      	nop
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b082      	sub	sp, #8
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b30:	b29b      	uxth	r3, r3
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d923      	bls.n	8008b7e <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68da      	ldr	r2, [r3, #12]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b40:	b292      	uxth	r2, r2
 8008b42:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b48:	1c9a      	adds	r2, r3, #2
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	3b02      	subs	r3, #2
 8008b58:	b29a      	uxth	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d11f      	bne.n	8008bac <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008b7a:	605a      	str	r2, [r3, #4]
 8008b7c:	e016      	b.n	8008bac <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f103 020c 	add.w	r2, r3, #12
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b8a:	7812      	ldrb	r2, [r2, #0]
 8008b8c:	b2d2      	uxtb	r2, r2
 8008b8e:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b94:	1c5a      	adds	r2, r3, #1
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	b29a      	uxth	r2, r3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10f      	bne.n	8008bd8 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685a      	ldr	r2, [r3, #4]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008bc6:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d102      	bne.n	8008bd8 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 fb00 	bl	80091d8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008bd8:	bf00      	nop
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d912      	bls.n	8008c18 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bf6:	881a      	ldrh	r2, [r3, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c02:	1c9a      	adds	r2, r3, #2
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	3b02      	subs	r3, #2
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008c16:	e012      	b.n	8008c3e <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	330c      	adds	r3, #12
 8008c22:	7812      	ldrb	r2, [r2, #0]
 8008c24:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c2a:	1c5a      	adds	r2, r3, #1
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	3b01      	subs	r3, #1
 8008c38:	b29a      	uxth	r2, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d110      	bne.n	8008c6a <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	685a      	ldr	r2, [r3, #4]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c56:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c5e:	b29b      	uxth	r3, r3
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d102      	bne.n	8008c6a <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f000 fab7 	bl	80091d8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008c6a:	bf00      	nop
 8008c6c:	3708      	adds	r7, #8
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b082      	sub	sp, #8
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	68da      	ldr	r2, [r3, #12]
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c84:	b292      	uxth	r2, r2
 8008c86:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8c:	1c9a      	adds	r2, r3, #2
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c98:	b29b      	uxth	r3, r3
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	b29a      	uxth	r2, r3
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d10f      	bne.n	8008cd0 <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	685a      	ldr	r2, [r3, #4]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cbe:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d102      	bne.n	8008cd0 <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 fa84 	bl	80091d8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008cd0:	bf00      	nop
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ce4:	881a      	ldrh	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf0:	1c9a      	adds	r2, r3, #2
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d110      	bne.n	8008d30 <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	685a      	ldr	r2, [r3, #4]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d1c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d102      	bne.n	8008d30 <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fa54 	bl	80091d8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b082      	sub	sp, #8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f103 020c 	add.w	r2, r3, #12
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d4c:	7812      	ldrb	r2, [r2, #0]
 8008d4e:	b2d2      	uxtb	r2, r2
 8008d50:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d56:	1c5a      	adds	r2, r3, #1
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	3b01      	subs	r3, #1
 8008d66:	b29a      	uxth	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d102      	bne.n	8008d80 <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 fa6e 	bl	800925c <SPI_CloseRx_ISR>
  }
}
 8008d80:	bf00      	nop
 8008d82:	3708      	adds	r7, #8
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68da      	ldr	r2, [r3, #12]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d9a:	b292      	uxth	r2, r2
 8008d9c:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008da2:	1c9a      	adds	r2, r3, #2
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	3b01      	subs	r3, #1
 8008db2:	b29a      	uxth	r2, r3
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d102      	bne.n	8008dcc <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fa48 	bl	800925c <SPI_CloseRx_ISR>
  }
}
 8008dcc:	bf00      	nop
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	330c      	adds	r3, #12
 8008de6:	7812      	ldrb	r2, [r2, #0]
 8008de8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dee:	1c5a      	adds	r2, r3, #1
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008df8:	b29b      	uxth	r3, r3
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	b29a      	uxth	r2, r3
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d102      	bne.n	8008e12 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fa55 	bl	80092bc <SPI_CloseTx_ISR>
  }
}
 8008e12:	bf00      	nop
 8008e14:	3708      	adds	r7, #8
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}

08008e1a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b082      	sub	sp, #8
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e26:	881a      	ldrh	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e32:	1c9a      	adds	r2, r3, #2
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	3b01      	subs	r3, #1
 8008e40:	b29a      	uxth	r2, r3
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e4a:	b29b      	uxth	r3, r3
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d102      	bne.n	8008e56 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 fa33 	bl	80092bc <SPI_CloseTx_ISR>
  }
}
 8008e56:	bf00      	nop
 8008e58:	3708      	adds	r7, #8
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
	...

08008e60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b088      	sub	sp, #32
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	603b      	str	r3, [r7, #0]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008e70:	f7fb f944 	bl	80040fc <HAL_GetTick>
 8008e74:	4602      	mov	r2, r0
 8008e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e78:	1a9b      	subs	r3, r3, r2
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008e80:	f7fb f93c 	bl	80040fc <HAL_GetTick>
 8008e84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008e86:	4b39      	ldr	r3, [pc, #228]	@ (8008f6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	015b      	lsls	r3, r3, #5
 8008e8c:	0d1b      	lsrs	r3, r3, #20
 8008e8e:	69fa      	ldr	r2, [r7, #28]
 8008e90:	fb02 f303 	mul.w	r3, r2, r3
 8008e94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e96:	e055      	b.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e9e:	d051      	beq.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008ea0:	f7fb f92c 	bl	80040fc <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	69bb      	ldr	r3, [r7, #24]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	69fa      	ldr	r2, [r7, #28]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d902      	bls.n	8008eb6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d13d      	bne.n	8008f32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ec4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ece:	d111      	bne.n	8008ef4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	689b      	ldr	r3, [r3, #8]
 8008ed4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ed8:	d004      	beq.n	8008ee4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ee2:	d107      	bne.n	8008ef4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008ef2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008efc:	d10f      	bne.n	8008f1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f0c:	601a      	str	r2, [r3, #0]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f2e:	2303      	movs	r3, #3
 8008f30:	e018      	b.n	8008f64 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d102      	bne.n	8008f3e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	61fb      	str	r3, [r7, #28]
 8008f3c:	e002      	b.n	8008f44 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	3b01      	subs	r3, #1
 8008f42:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	689a      	ldr	r2, [r3, #8]
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	bf0c      	ite	eq
 8008f54:	2301      	moveq	r3, #1
 8008f56:	2300      	movne	r3, #0
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	79fb      	ldrb	r3, [r7, #7]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d19a      	bne.n	8008e98 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3720      	adds	r7, #32
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	20000008 	.word	0x20000008

08008f70 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b08a      	sub	sp, #40	@ 0x28
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
 8008f7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008f82:	f7fb f8bb 	bl	80040fc <HAL_GetTick>
 8008f86:	4602      	mov	r2, r0
 8008f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8a:	1a9b      	subs	r3, r3, r2
 8008f8c:	683a      	ldr	r2, [r7, #0]
 8008f8e:	4413      	add	r3, r2
 8008f90:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008f92:	f7fb f8b3 	bl	80040fc <HAL_GetTick>
 8008f96:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	330c      	adds	r3, #12
 8008f9e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008fa0:	4b3d      	ldr	r3, [pc, #244]	@ (8009098 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	4613      	mov	r3, r2
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	4413      	add	r3, r2
 8008faa:	00da      	lsls	r2, r3, #3
 8008fac:	1ad3      	subs	r3, r2, r3
 8008fae:	0d1b      	lsrs	r3, r3, #20
 8008fb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fb2:	fb02 f303 	mul.w	r3, r2, r3
 8008fb6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008fb8:	e061      	b.n	800907e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fc0:	d107      	bne.n	8008fd2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d104      	bne.n	8008fd2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008fc8:	69fb      	ldr	r3, [r7, #28]
 8008fca:	781b      	ldrb	r3, [r3, #0]
 8008fcc:	b2db      	uxtb	r3, r3
 8008fce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fd8:	d051      	beq.n	800907e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008fda:	f7fb f88f 	bl	80040fc <HAL_GetTick>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	1ad3      	subs	r3, r2, r3
 8008fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d902      	bls.n	8008ff0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d13d      	bne.n	800906c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ffe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009008:	d111      	bne.n	800902e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009012:	d004      	beq.n	800901e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800901c:	d107      	bne.n	800902e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800902c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009036:	d10f      	bne.n	8009058 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	681a      	ldr	r2, [r3, #0]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009046:	601a      	str	r2, [r3, #0]
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009056:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e011      	b.n	8009090 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800906c:	69bb      	ldr	r3, [r7, #24]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d102      	bne.n	8009078 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8009072:	2300      	movs	r3, #0
 8009074:	627b      	str	r3, [r7, #36]	@ 0x24
 8009076:	e002      	b.n	800907e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	3b01      	subs	r3, #1
 800907c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	689a      	ldr	r2, [r3, #8]
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	4013      	ands	r3, r2
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	429a      	cmp	r2, r3
 800908c:	d195      	bne.n	8008fba <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3728      	adds	r7, #40	@ 0x28
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}
 8009098:	20000008 	.word	0x20000008

0800909c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800909c:	b580      	push	{r7, lr}
 800909e:	b086      	sub	sp, #24
 80090a0:	af02      	add	r7, sp, #8
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090b0:	d111      	bne.n	80090d6 <SPI_EndRxTransaction+0x3a>
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090ba:	d004      	beq.n	80090c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	689b      	ldr	r3, [r3, #8]
 80090c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090c4:	d107      	bne.n	80090d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	9300      	str	r3, [sp, #0]
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	2200      	movs	r2, #0
 80090de:	2180      	movs	r1, #128	@ 0x80
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f7ff febd 	bl	8008e60 <SPI_WaitFlagStateUntilTimeout>
 80090e6:	4603      	mov	r3, r0
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d007      	beq.n	80090fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090f0:	f043 0220 	orr.w	r2, r3, #32
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80090f8:	2303      	movs	r3, #3
 80090fa:	e023      	b.n	8009144 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009104:	d11d      	bne.n	8009142 <SPI_EndRxTransaction+0xa6>
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800910e:	d004      	beq.n	800911a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	689b      	ldr	r3, [r3, #8]
 8009114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009118:	d113      	bne.n	8009142 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	2200      	movs	r2, #0
 8009122:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009126:	68f8      	ldr	r0, [r7, #12]
 8009128:	f7ff ff22 	bl	8008f70 <SPI_WaitFifoStateUntilTimeout>
 800912c:	4603      	mov	r3, r0
 800912e:	2b00      	cmp	r3, #0
 8009130:	d007      	beq.n	8009142 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009136:	f043 0220 	orr.w	r2, r3, #32
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	e000      	b.n	8009144 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009142:	2300      	movs	r3, #0
}
 8009144:	4618      	mov	r0, r3
 8009146:	3710      	adds	r7, #16
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b086      	sub	sp, #24
 8009150:	af02      	add	r7, sp, #8
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	9300      	str	r3, [sp, #0]
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	2200      	movs	r2, #0
 8009160:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009164:	68f8      	ldr	r0, [r7, #12]
 8009166:	f7ff ff03 	bl	8008f70 <SPI_WaitFifoStateUntilTimeout>
 800916a:	4603      	mov	r3, r0
 800916c:	2b00      	cmp	r3, #0
 800916e:	d007      	beq.n	8009180 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009174:	f043 0220 	orr.w	r2, r3, #32
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800917c:	2303      	movs	r3, #3
 800917e:	e027      	b.n	80091d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	9300      	str	r3, [sp, #0]
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	2200      	movs	r2, #0
 8009188:	2180      	movs	r1, #128	@ 0x80
 800918a:	68f8      	ldr	r0, [r7, #12]
 800918c:	f7ff fe68 	bl	8008e60 <SPI_WaitFlagStateUntilTimeout>
 8009190:	4603      	mov	r3, r0
 8009192:	2b00      	cmp	r3, #0
 8009194:	d007      	beq.n	80091a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800919a:	f043 0220 	orr.w	r2, r3, #32
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80091a2:	2303      	movs	r3, #3
 80091a4:	e014      	b.n	80091d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	9300      	str	r3, [sp, #0]
 80091aa:	68bb      	ldr	r3, [r7, #8]
 80091ac:	2200      	movs	r2, #0
 80091ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80091b2:	68f8      	ldr	r0, [r7, #12]
 80091b4:	f7ff fedc 	bl	8008f70 <SPI_WaitFifoStateUntilTimeout>
 80091b8:	4603      	mov	r3, r0
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d007      	beq.n	80091ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091c2:	f043 0220 	orr.w	r2, r3, #32
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80091ca:	2303      	movs	r3, #3
 80091cc:	e000      	b.n	80091d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091e0:	f7fa ff8c 	bl	80040fc <HAL_GetTick>
 80091e4:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	685a      	ldr	r2, [r3, #4]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f022 0220 	bic.w	r2, r2, #32
 80091f4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	2164      	movs	r1, #100	@ 0x64
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7ff ffa6 	bl	800914c <SPI_EndRxTxTransaction>
 8009200:	4603      	mov	r3, r0
 8009202:	2b00      	cmp	r3, #0
 8009204:	d005      	beq.n	8009212 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800920a:	f043 0220 	orr.w	r2, r3, #32
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	661a      	str	r2, [r3, #96]	@ 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009216:	2b00      	cmp	r3, #0
 8009218:	d115      	bne.n	8009246 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009220:	b2db      	uxtb	r3, r3
 8009222:	2b04      	cmp	r3, #4
 8009224:	d107      	bne.n	8009236 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2201      	movs	r2, #1
 800922a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f7fa fad8 	bl	80037e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8009234:	e00e      	b.n	8009254 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f7ff fc46 	bl	8008ad0 <HAL_SPI_TxRxCpltCallback>
}
 8009244:	e006      	b.n	8009254 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2201      	movs	r2, #1
 800924a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7ff fc48 	bl	8008ae4 <HAL_SPI_ErrorCallback>
}
 8009254:	bf00      	nop
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	685a      	ldr	r2, [r3, #4]
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8009272:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009274:	f7fa ff42 	bl	80040fc <HAL_GetTick>
 8009278:	4603      	mov	r3, r0
 800927a:	461a      	mov	r2, r3
 800927c:	2164      	movs	r1, #100	@ 0x64
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f7ff ff0c 	bl	800909c <SPI_EndRxTransaction>
 8009284:	4603      	mov	r3, r0
 8009286:	2b00      	cmp	r3, #0
 8009288:	d005      	beq.n	8009296 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800928e:	f043 0220 	orr.w	r2, r3, #32
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d103      	bne.n	80092ae <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f7fa fa9c 	bl	80037e4 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80092ac:	e002      	b.n	80092b4 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f7ff fc18 	bl	8008ae4 <HAL_SPI_ErrorCallback>
}
 80092b4:	bf00      	nop
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092c4:	f7fa ff1a 	bl	80040fc <HAL_GetTick>
 80092c8:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	685a      	ldr	r2, [r3, #4]
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80092d8:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	2164      	movs	r1, #100	@ 0x64
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff ff34 	bl	800914c <SPI_EndRxTxTransaction>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d005      	beq.n	80092f6 <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ee:	f043 0220 	orr.w	r2, r3, #32
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d10a      	bne.n	8009314 <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092fe:	2300      	movs	r3, #0
 8009300:	60bb      	str	r3, [r7, #8]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	68db      	ldr	r3, [r3, #12]
 8009308:	60bb      	str	r3, [r7, #8]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	60bb      	str	r3, [r7, #8]
 8009312:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009320:	2b00      	cmp	r3, #0
 8009322:	d003      	beq.n	800932c <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f7ff fbdd 	bl	8008ae4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800932a:	e002      	b.n	8009332 <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f7fa fa6d 	bl	800380c <HAL_SPI_TxCpltCallback>
}
 8009332:	bf00      	nop
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}

0800933a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b082      	sub	sp, #8
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d101      	bne.n	800934c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009348:	2301      	movs	r3, #1
 800934a:	e049      	b.n	80093e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009352:	b2db      	uxtb	r3, r3
 8009354:	2b00      	cmp	r3, #0
 8009356:	d106      	bne.n	8009366 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009360:	6878      	ldr	r0, [r7, #4]
 8009362:	f000 f841 	bl	80093e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2202      	movs	r2, #2
 800936a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681a      	ldr	r2, [r3, #0]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	3304      	adds	r3, #4
 8009376:	4619      	mov	r1, r3
 8009378:	4610      	mov	r0, r2
 800937a:	f000 f9df 	bl	800973c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2201      	movs	r2, #1
 800938a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2201      	movs	r2, #1
 8009392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2201      	movs	r2, #1
 80093a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2201      	movs	r2, #1
 80093aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2201      	movs	r2, #1
 80093b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2201      	movs	r2, #1
 80093ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2201      	movs	r2, #1
 80093c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2201      	movs	r2, #1
 80093ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2201      	movs	r2, #1
 80093d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2201      	movs	r2, #1
 80093da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80093de:	2300      	movs	r3, #0
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80093f0:	bf00      	nop
 80093f2:	370c      	adds	r7, #12
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800940a:	b2db      	uxtb	r3, r3
 800940c:	2b01      	cmp	r3, #1
 800940e:	d001      	beq.n	8009414 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e04f      	b.n	80094b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2202      	movs	r2, #2
 8009418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	68da      	ldr	r2, [r3, #12]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f042 0201 	orr.w	r2, r2, #1
 800942a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a23      	ldr	r2, [pc, #140]	@ (80094c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d01d      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800943e:	d018      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a1f      	ldr	r2, [pc, #124]	@ (80094c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d013      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a1e      	ldr	r2, [pc, #120]	@ (80094c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d00e      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a1c      	ldr	r2, [pc, #112]	@ (80094cc <HAL_TIM_Base_Start_IT+0xd0>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d009      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a1b      	ldr	r2, [pc, #108]	@ (80094d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d004      	beq.n	8009472 <HAL_TIM_Base_Start_IT+0x76>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a19      	ldr	r2, [pc, #100]	@ (80094d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d115      	bne.n	800949e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	4b17      	ldr	r3, [pc, #92]	@ (80094d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800947a:	4013      	ands	r3, r2
 800947c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2b06      	cmp	r3, #6
 8009482:	d015      	beq.n	80094b0 <HAL_TIM_Base_Start_IT+0xb4>
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800948a:	d011      	beq.n	80094b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800949c:	e008      	b.n	80094b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	681a      	ldr	r2, [r3, #0]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f042 0201 	orr.w	r2, r2, #1
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e000      	b.n	80094b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3714      	adds	r7, #20
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr
 80094c0:	40012c00 	.word	0x40012c00
 80094c4:	40000400 	.word	0x40000400
 80094c8:	40000800 	.word	0x40000800
 80094cc:	40000c00 	.word	0x40000c00
 80094d0:	40013400 	.word	0x40013400
 80094d4:	40014000 	.word	0x40014000
 80094d8:	00010007 	.word	0x00010007

080094dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b084      	sub	sp, #16
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68db      	ldr	r3, [r3, #12]
 80094ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	691b      	ldr	r3, [r3, #16]
 80094f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	f003 0302 	and.w	r3, r3, #2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d020      	beq.n	8009540 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f003 0302 	and.w	r3, r3, #2
 8009504:	2b00      	cmp	r3, #0
 8009506:	d01b      	beq.n	8009540 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f06f 0202 	mvn.w	r2, #2
 8009510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2201      	movs	r2, #1
 8009516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	699b      	ldr	r3, [r3, #24]
 800951e:	f003 0303 	and.w	r3, r3, #3
 8009522:	2b00      	cmp	r3, #0
 8009524:	d003      	beq.n	800952e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 f8e9 	bl	80096fe <HAL_TIM_IC_CaptureCallback>
 800952c:	e005      	b.n	800953a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f8db 	bl	80096ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009534:	6878      	ldr	r0, [r7, #4]
 8009536:	f000 f8ec 	bl	8009712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2200      	movs	r2, #0
 800953e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	f003 0304 	and.w	r3, r3, #4
 8009546:	2b00      	cmp	r3, #0
 8009548:	d020      	beq.n	800958c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f003 0304 	and.w	r3, r3, #4
 8009550:	2b00      	cmp	r3, #0
 8009552:	d01b      	beq.n	800958c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f06f 0204 	mvn.w	r2, #4
 800955c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2202      	movs	r2, #2
 8009562:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	699b      	ldr	r3, [r3, #24]
 800956a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800956e:	2b00      	cmp	r3, #0
 8009570:	d003      	beq.n	800957a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f000 f8c3 	bl	80096fe <HAL_TIM_IC_CaptureCallback>
 8009578:	e005      	b.n	8009586 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 f8b5 	bl	80096ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 f8c6 	bl	8009712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	f003 0308 	and.w	r3, r3, #8
 8009592:	2b00      	cmp	r3, #0
 8009594:	d020      	beq.n	80095d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f003 0308 	and.w	r3, r3, #8
 800959c:	2b00      	cmp	r3, #0
 800959e:	d01b      	beq.n	80095d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	f06f 0208 	mvn.w	r2, #8
 80095a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2204      	movs	r2, #4
 80095ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	69db      	ldr	r3, [r3, #28]
 80095b6:	f003 0303 	and.w	r3, r3, #3
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d003      	beq.n	80095c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	f000 f89d 	bl	80096fe <HAL_TIM_IC_CaptureCallback>
 80095c4:	e005      	b.n	80095d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 f88f 	bl	80096ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 f8a0 	bl	8009712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	f003 0310 	and.w	r3, r3, #16
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d020      	beq.n	8009624 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	f003 0310 	and.w	r3, r3, #16
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d01b      	beq.n	8009624 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f06f 0210 	mvn.w	r2, #16
 80095f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2208      	movs	r2, #8
 80095fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	69db      	ldr	r3, [r3, #28]
 8009602:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009606:	2b00      	cmp	r3, #0
 8009608:	d003      	beq.n	8009612 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 f877 	bl	80096fe <HAL_TIM_IC_CaptureCallback>
 8009610:	e005      	b.n	800961e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 f869 	bl	80096ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 f87a 	bl	8009712 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2200      	movs	r2, #0
 8009622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	f003 0301 	and.w	r3, r3, #1
 800962a:	2b00      	cmp	r3, #0
 800962c:	d00c      	beq.n	8009648 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f003 0301 	and.w	r3, r3, #1
 8009634:	2b00      	cmp	r3, #0
 8009636:	d007      	beq.n	8009648 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f06f 0201 	mvn.w	r2, #1
 8009640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7f7 ff3e 	bl	80014c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964e:	2b00      	cmp	r3, #0
 8009650:	d104      	bne.n	800965c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00c      	beq.n	8009676 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009662:	2b00      	cmp	r3, #0
 8009664:	d007      	beq.n	8009676 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800966e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 f90d 	bl	8009890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800967c:	2b00      	cmp	r3, #0
 800967e:	d00c      	beq.n	800969a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009686:	2b00      	cmp	r3, #0
 8009688:	d007      	beq.n	800969a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f000 f905 	bl	80098a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00c      	beq.n	80096be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d007      	beq.n	80096be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80096b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 f834 	bl	8009726 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	f003 0320 	and.w	r3, r3, #32
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d00c      	beq.n	80096e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f003 0320 	and.w	r3, r3, #32
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d007      	beq.n	80096e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f06f 0220 	mvn.w	r2, #32
 80096da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f000 f8cd 	bl	800987c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096e2:	bf00      	nop
 80096e4:	3710      	adds	r7, #16
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80096ea:	b480      	push	{r7}
 80096ec:	b083      	sub	sp, #12
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80096f2:	bf00      	nop
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80096fe:	b480      	push	{r7}
 8009700:	b083      	sub	sp, #12
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009706:	bf00      	nop
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr

08009712 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009712:	b480      	push	{r7}
 8009714:	b083      	sub	sp, #12
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800971a:	bf00      	nop
 800971c:	370c      	adds	r7, #12
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr

08009726 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009726:	b480      	push	{r7}
 8009728:	b083      	sub	sp, #12
 800972a:	af00      	add	r7, sp, #0
 800972c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800972e:	bf00      	nop
 8009730:	370c      	adds	r7, #12
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
	...

0800973c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800973c:	b480      	push	{r7}
 800973e:	b085      	sub	sp, #20
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4a43      	ldr	r2, [pc, #268]	@ (800985c <TIM_Base_SetConfig+0x120>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d013      	beq.n	800977c <TIM_Base_SetConfig+0x40>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800975a:	d00f      	beq.n	800977c <TIM_Base_SetConfig+0x40>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a40      	ldr	r2, [pc, #256]	@ (8009860 <TIM_Base_SetConfig+0x124>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d00b      	beq.n	800977c <TIM_Base_SetConfig+0x40>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a3f      	ldr	r2, [pc, #252]	@ (8009864 <TIM_Base_SetConfig+0x128>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d007      	beq.n	800977c <TIM_Base_SetConfig+0x40>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a3e      	ldr	r2, [pc, #248]	@ (8009868 <TIM_Base_SetConfig+0x12c>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d003      	beq.n	800977c <TIM_Base_SetConfig+0x40>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a3d      	ldr	r2, [pc, #244]	@ (800986c <TIM_Base_SetConfig+0x130>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d108      	bne.n	800978e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009782:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	4313      	orrs	r3, r2
 800978c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a32      	ldr	r2, [pc, #200]	@ (800985c <TIM_Base_SetConfig+0x120>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d01f      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800979c:	d01b      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a2f      	ldr	r2, [pc, #188]	@ (8009860 <TIM_Base_SetConfig+0x124>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d017      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4a2e      	ldr	r2, [pc, #184]	@ (8009864 <TIM_Base_SetConfig+0x128>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d013      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009868 <TIM_Base_SetConfig+0x12c>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d00f      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a2c      	ldr	r2, [pc, #176]	@ (800986c <TIM_Base_SetConfig+0x130>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d00b      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a2b      	ldr	r2, [pc, #172]	@ (8009870 <TIM_Base_SetConfig+0x134>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d007      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a2a      	ldr	r2, [pc, #168]	@ (8009874 <TIM_Base_SetConfig+0x138>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d003      	beq.n	80097d6 <TIM_Base_SetConfig+0x9a>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a29      	ldr	r2, [pc, #164]	@ (8009878 <TIM_Base_SetConfig+0x13c>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d108      	bne.n	80097e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	68fa      	ldr	r2, [r7, #12]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	695b      	ldr	r3, [r3, #20]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	689a      	ldr	r2, [r3, #8]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	4a14      	ldr	r2, [pc, #80]	@ (800985c <TIM_Base_SetConfig+0x120>)
 800980a:	4293      	cmp	r3, r2
 800980c:	d00f      	beq.n	800982e <TIM_Base_SetConfig+0xf2>
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	4a16      	ldr	r2, [pc, #88]	@ (800986c <TIM_Base_SetConfig+0x130>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d00b      	beq.n	800982e <TIM_Base_SetConfig+0xf2>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	4a15      	ldr	r2, [pc, #84]	@ (8009870 <TIM_Base_SetConfig+0x134>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d007      	beq.n	800982e <TIM_Base_SetConfig+0xf2>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	4a14      	ldr	r2, [pc, #80]	@ (8009874 <TIM_Base_SetConfig+0x138>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d003      	beq.n	800982e <TIM_Base_SetConfig+0xf2>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	4a13      	ldr	r2, [pc, #76]	@ (8009878 <TIM_Base_SetConfig+0x13c>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d103      	bne.n	8009836 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	691a      	ldr	r2, [r3, #16]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f043 0204 	orr.w	r2, r3, #4
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2201      	movs	r2, #1
 8009846:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	68fa      	ldr	r2, [r7, #12]
 800984c:	601a      	str	r2, [r3, #0]
}
 800984e:	bf00      	nop
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	40012c00 	.word	0x40012c00
 8009860:	40000400 	.word	0x40000400
 8009864:	40000800 	.word	0x40000800
 8009868:	40000c00 	.word	0x40000c00
 800986c:	40013400 	.word	0x40013400
 8009870:	40014000 	.word	0x40014000
 8009874:	40014400 	.word	0x40014400
 8009878:	40014800 	.word	0x40014800

0800987c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009898:	bf00      	nop
 800989a:	370c      	adds	r7, #12
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80098ac:	bf00      	nop
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b082      	sub	sp, #8
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d101      	bne.n	80098ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098c6:	2301      	movs	r3, #1
 80098c8:	e040      	b.n	800994c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d106      	bne.n	80098e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f7f8 f9ac 	bl	8001c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2224      	movs	r2, #36	@ 0x24
 80098e4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681a      	ldr	r2, [r3, #0]
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f022 0201 	bic.w	r2, r2, #1
 80098f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d002      	beq.n	8009904 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fae0 	bl	8009ec4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f000 f825 	bl	8009954 <UART_SetConfig>
 800990a:	4603      	mov	r3, r0
 800990c:	2b01      	cmp	r3, #1
 800990e:	d101      	bne.n	8009914 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009910:	2301      	movs	r3, #1
 8009912:	e01b      	b.n	800994c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009922:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	689a      	ldr	r2, [r3, #8]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009932:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f042 0201 	orr.w	r2, r2, #1
 8009942:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fb5f 	bl	800a008 <UART_CheckIdleState>
 800994a:	4603      	mov	r3, r0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3708      	adds	r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}

08009954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009958:	b08a      	sub	sp, #40	@ 0x28
 800995a:	af00      	add	r7, sp, #0
 800995c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800995e:	2300      	movs	r3, #0
 8009960:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	689a      	ldr	r2, [r3, #8]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	691b      	ldr	r3, [r3, #16]
 800996c:	431a      	orrs	r2, r3
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	431a      	orrs	r2, r3
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	69db      	ldr	r3, [r3, #28]
 8009978:	4313      	orrs	r3, r2
 800997a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	4ba4      	ldr	r3, [pc, #656]	@ (8009c14 <UART_SetConfig+0x2c0>)
 8009984:	4013      	ands	r3, r2
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	6812      	ldr	r2, [r2, #0]
 800998a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800998c:	430b      	orrs	r3, r1
 800998e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	685b      	ldr	r3, [r3, #4]
 8009996:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	68da      	ldr	r2, [r3, #12]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	430a      	orrs	r2, r1
 80099a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4a99      	ldr	r2, [pc, #612]	@ (8009c18 <UART_SetConfig+0x2c4>)
 80099b2:	4293      	cmp	r3, r2
 80099b4:	d004      	beq.n	80099c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099bc:	4313      	orrs	r3, r2
 80099be:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099d0:	430a      	orrs	r2, r1
 80099d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a90      	ldr	r2, [pc, #576]	@ (8009c1c <UART_SetConfig+0x2c8>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d126      	bne.n	8009a2c <UART_SetConfig+0xd8>
 80099de:	4b90      	ldr	r3, [pc, #576]	@ (8009c20 <UART_SetConfig+0x2cc>)
 80099e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80099e4:	f003 0303 	and.w	r3, r3, #3
 80099e8:	2b03      	cmp	r3, #3
 80099ea:	d81b      	bhi.n	8009a24 <UART_SetConfig+0xd0>
 80099ec:	a201      	add	r2, pc, #4	@ (adr r2, 80099f4 <UART_SetConfig+0xa0>)
 80099ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099f2:	bf00      	nop
 80099f4:	08009a05 	.word	0x08009a05
 80099f8:	08009a15 	.word	0x08009a15
 80099fc:	08009a0d 	.word	0x08009a0d
 8009a00:	08009a1d 	.word	0x08009a1d
 8009a04:	2301      	movs	r3, #1
 8009a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a0a:	e116      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a0c:	2302      	movs	r3, #2
 8009a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a12:	e112      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a14:	2304      	movs	r3, #4
 8009a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a1a:	e10e      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a1c:	2308      	movs	r3, #8
 8009a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a22:	e10a      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a24:	2310      	movs	r3, #16
 8009a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a2a:	e106      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4a7c      	ldr	r2, [pc, #496]	@ (8009c24 <UART_SetConfig+0x2d0>)
 8009a32:	4293      	cmp	r3, r2
 8009a34:	d138      	bne.n	8009aa8 <UART_SetConfig+0x154>
 8009a36:	4b7a      	ldr	r3, [pc, #488]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a3c:	f003 030c 	and.w	r3, r3, #12
 8009a40:	2b0c      	cmp	r3, #12
 8009a42:	d82d      	bhi.n	8009aa0 <UART_SetConfig+0x14c>
 8009a44:	a201      	add	r2, pc, #4	@ (adr r2, 8009a4c <UART_SetConfig+0xf8>)
 8009a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a4a:	bf00      	nop
 8009a4c:	08009a81 	.word	0x08009a81
 8009a50:	08009aa1 	.word	0x08009aa1
 8009a54:	08009aa1 	.word	0x08009aa1
 8009a58:	08009aa1 	.word	0x08009aa1
 8009a5c:	08009a91 	.word	0x08009a91
 8009a60:	08009aa1 	.word	0x08009aa1
 8009a64:	08009aa1 	.word	0x08009aa1
 8009a68:	08009aa1 	.word	0x08009aa1
 8009a6c:	08009a89 	.word	0x08009a89
 8009a70:	08009aa1 	.word	0x08009aa1
 8009a74:	08009aa1 	.word	0x08009aa1
 8009a78:	08009aa1 	.word	0x08009aa1
 8009a7c:	08009a99 	.word	0x08009a99
 8009a80:	2300      	movs	r3, #0
 8009a82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a86:	e0d8      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a88:	2302      	movs	r3, #2
 8009a8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a8e:	e0d4      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a90:	2304      	movs	r3, #4
 8009a92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a96:	e0d0      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009a98:	2308      	movs	r3, #8
 8009a9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009a9e:	e0cc      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009aa0:	2310      	movs	r3, #16
 8009aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aa6:	e0c8      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a5e      	ldr	r2, [pc, #376]	@ (8009c28 <UART_SetConfig+0x2d4>)
 8009aae:	4293      	cmp	r3, r2
 8009ab0:	d125      	bne.n	8009afe <UART_SetConfig+0x1aa>
 8009ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ab8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009abc:	2b30      	cmp	r3, #48	@ 0x30
 8009abe:	d016      	beq.n	8009aee <UART_SetConfig+0x19a>
 8009ac0:	2b30      	cmp	r3, #48	@ 0x30
 8009ac2:	d818      	bhi.n	8009af6 <UART_SetConfig+0x1a2>
 8009ac4:	2b20      	cmp	r3, #32
 8009ac6:	d00a      	beq.n	8009ade <UART_SetConfig+0x18a>
 8009ac8:	2b20      	cmp	r3, #32
 8009aca:	d814      	bhi.n	8009af6 <UART_SetConfig+0x1a2>
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d002      	beq.n	8009ad6 <UART_SetConfig+0x182>
 8009ad0:	2b10      	cmp	r3, #16
 8009ad2:	d008      	beq.n	8009ae6 <UART_SetConfig+0x192>
 8009ad4:	e00f      	b.n	8009af6 <UART_SetConfig+0x1a2>
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009adc:	e0ad      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009ade:	2302      	movs	r3, #2
 8009ae0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ae4:	e0a9      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009ae6:	2304      	movs	r3, #4
 8009ae8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009aec:	e0a5      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009aee:	2308      	movs	r3, #8
 8009af0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009af4:	e0a1      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009af6:	2310      	movs	r3, #16
 8009af8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009afc:	e09d      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a4a      	ldr	r2, [pc, #296]	@ (8009c2c <UART_SetConfig+0x2d8>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d125      	bne.n	8009b54 <UART_SetConfig+0x200>
 8009b08:	4b45      	ldr	r3, [pc, #276]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b0e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009b12:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b14:	d016      	beq.n	8009b44 <UART_SetConfig+0x1f0>
 8009b16:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b18:	d818      	bhi.n	8009b4c <UART_SetConfig+0x1f8>
 8009b1a:	2b80      	cmp	r3, #128	@ 0x80
 8009b1c:	d00a      	beq.n	8009b34 <UART_SetConfig+0x1e0>
 8009b1e:	2b80      	cmp	r3, #128	@ 0x80
 8009b20:	d814      	bhi.n	8009b4c <UART_SetConfig+0x1f8>
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d002      	beq.n	8009b2c <UART_SetConfig+0x1d8>
 8009b26:	2b40      	cmp	r3, #64	@ 0x40
 8009b28:	d008      	beq.n	8009b3c <UART_SetConfig+0x1e8>
 8009b2a:	e00f      	b.n	8009b4c <UART_SetConfig+0x1f8>
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b32:	e082      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b34:	2302      	movs	r3, #2
 8009b36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b3a:	e07e      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b3c:	2304      	movs	r3, #4
 8009b3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b42:	e07a      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b44:	2308      	movs	r3, #8
 8009b46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b4a:	e076      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b4c:	2310      	movs	r3, #16
 8009b4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b52:	e072      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a35      	ldr	r2, [pc, #212]	@ (8009c30 <UART_SetConfig+0x2dc>)
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d12a      	bne.n	8009bb4 <UART_SetConfig+0x260>
 8009b5e:	4b30      	ldr	r3, [pc, #192]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009b68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b6c:	d01a      	beq.n	8009ba4 <UART_SetConfig+0x250>
 8009b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b72:	d81b      	bhi.n	8009bac <UART_SetConfig+0x258>
 8009b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b78:	d00c      	beq.n	8009b94 <UART_SetConfig+0x240>
 8009b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b7e:	d815      	bhi.n	8009bac <UART_SetConfig+0x258>
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d003      	beq.n	8009b8c <UART_SetConfig+0x238>
 8009b84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b88:	d008      	beq.n	8009b9c <UART_SetConfig+0x248>
 8009b8a:	e00f      	b.n	8009bac <UART_SetConfig+0x258>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b92:	e052      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b94:	2302      	movs	r3, #2
 8009b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009b9a:	e04e      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009b9c:	2304      	movs	r3, #4
 8009b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009ba2:	e04a      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009ba4:	2308      	movs	r3, #8
 8009ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009baa:	e046      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009bac:	2310      	movs	r3, #16
 8009bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bb2:	e042      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	4a17      	ldr	r2, [pc, #92]	@ (8009c18 <UART_SetConfig+0x2c4>)
 8009bba:	4293      	cmp	r3, r2
 8009bbc:	d13a      	bne.n	8009c34 <UART_SetConfig+0x2e0>
 8009bbe:	4b18      	ldr	r3, [pc, #96]	@ (8009c20 <UART_SetConfig+0x2cc>)
 8009bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bc4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009bc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bcc:	d01a      	beq.n	8009c04 <UART_SetConfig+0x2b0>
 8009bce:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bd2:	d81b      	bhi.n	8009c0c <UART_SetConfig+0x2b8>
 8009bd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bd8:	d00c      	beq.n	8009bf4 <UART_SetConfig+0x2a0>
 8009bda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bde:	d815      	bhi.n	8009c0c <UART_SetConfig+0x2b8>
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d003      	beq.n	8009bec <UART_SetConfig+0x298>
 8009be4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009be8:	d008      	beq.n	8009bfc <UART_SetConfig+0x2a8>
 8009bea:	e00f      	b.n	8009c0c <UART_SetConfig+0x2b8>
 8009bec:	2300      	movs	r3, #0
 8009bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bf2:	e022      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009bf4:	2302      	movs	r3, #2
 8009bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009bfa:	e01e      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009bfc:	2304      	movs	r3, #4
 8009bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c02:	e01a      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009c04:	2308      	movs	r3, #8
 8009c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c0a:	e016      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009c0c:	2310      	movs	r3, #16
 8009c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009c12:	e012      	b.n	8009c3a <UART_SetConfig+0x2e6>
 8009c14:	efff69f3 	.word	0xefff69f3
 8009c18:	40008000 	.word	0x40008000
 8009c1c:	40013800 	.word	0x40013800
 8009c20:	40021000 	.word	0x40021000
 8009c24:	40004400 	.word	0x40004400
 8009c28:	40004800 	.word	0x40004800
 8009c2c:	40004c00 	.word	0x40004c00
 8009c30:	40005000 	.word	0x40005000
 8009c34:	2310      	movs	r3, #16
 8009c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a9f      	ldr	r2, [pc, #636]	@ (8009ebc <UART_SetConfig+0x568>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d17a      	bne.n	8009d3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009c44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c48:	2b08      	cmp	r3, #8
 8009c4a:	d824      	bhi.n	8009c96 <UART_SetConfig+0x342>
 8009c4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c54 <UART_SetConfig+0x300>)
 8009c4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c52:	bf00      	nop
 8009c54:	08009c79 	.word	0x08009c79
 8009c58:	08009c97 	.word	0x08009c97
 8009c5c:	08009c81 	.word	0x08009c81
 8009c60:	08009c97 	.word	0x08009c97
 8009c64:	08009c87 	.word	0x08009c87
 8009c68:	08009c97 	.word	0x08009c97
 8009c6c:	08009c97 	.word	0x08009c97
 8009c70:	08009c97 	.word	0x08009c97
 8009c74:	08009c8f 	.word	0x08009c8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c78:	f7fc fdf0 	bl	800685c <HAL_RCC_GetPCLK1Freq>
 8009c7c:	61f8      	str	r0, [r7, #28]
        break;
 8009c7e:	e010      	b.n	8009ca2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c80:	4b8f      	ldr	r3, [pc, #572]	@ (8009ec0 <UART_SetConfig+0x56c>)
 8009c82:	61fb      	str	r3, [r7, #28]
        break;
 8009c84:	e00d      	b.n	8009ca2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c86:	f7fc fd51 	bl	800672c <HAL_RCC_GetSysClockFreq>
 8009c8a:	61f8      	str	r0, [r7, #28]
        break;
 8009c8c:	e009      	b.n	8009ca2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c92:	61fb      	str	r3, [r7, #28]
        break;
 8009c94:	e005      	b.n	8009ca2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009c96:	2300      	movs	r3, #0
 8009c98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009ca0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ca2:	69fb      	ldr	r3, [r7, #28]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f000 80fb 	beq.w	8009ea0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	685a      	ldr	r2, [r3, #4]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	005b      	lsls	r3, r3, #1
 8009cb2:	4413      	add	r3, r2
 8009cb4:	69fa      	ldr	r2, [r7, #28]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d305      	bcc.n	8009cc6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	685b      	ldr	r3, [r3, #4]
 8009cbe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009cc0:	69fa      	ldr	r2, [r7, #28]
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d903      	bls.n	8009cce <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009ccc:	e0e8      	b.n	8009ea0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	461c      	mov	r4, r3
 8009cd4:	4615      	mov	r5, r2
 8009cd6:	f04f 0200 	mov.w	r2, #0
 8009cda:	f04f 0300 	mov.w	r3, #0
 8009cde:	022b      	lsls	r3, r5, #8
 8009ce0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009ce4:	0222      	lsls	r2, r4, #8
 8009ce6:	68f9      	ldr	r1, [r7, #12]
 8009ce8:	6849      	ldr	r1, [r1, #4]
 8009cea:	0849      	lsrs	r1, r1, #1
 8009cec:	2000      	movs	r0, #0
 8009cee:	4688      	mov	r8, r1
 8009cf0:	4681      	mov	r9, r0
 8009cf2:	eb12 0a08 	adds.w	sl, r2, r8
 8009cf6:	eb43 0b09 	adc.w	fp, r3, r9
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	603b      	str	r3, [r7, #0]
 8009d02:	607a      	str	r2, [r7, #4]
 8009d04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009d08:	4650      	mov	r0, sl
 8009d0a:	4659      	mov	r1, fp
 8009d0c:	f7f6 fab8 	bl	8000280 <__aeabi_uldivmod>
 8009d10:	4602      	mov	r2, r0
 8009d12:	460b      	mov	r3, r1
 8009d14:	4613      	mov	r3, r2
 8009d16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009d18:	69bb      	ldr	r3, [r7, #24]
 8009d1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d1e:	d308      	bcc.n	8009d32 <UART_SetConfig+0x3de>
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d26:	d204      	bcs.n	8009d32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	69ba      	ldr	r2, [r7, #24]
 8009d2e:	60da      	str	r2, [r3, #12]
 8009d30:	e0b6      	b.n	8009ea0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009d32:	2301      	movs	r3, #1
 8009d34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009d38:	e0b2      	b.n	8009ea0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	69db      	ldr	r3, [r3, #28]
 8009d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d42:	d15e      	bne.n	8009e02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009d44:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009d48:	2b08      	cmp	r3, #8
 8009d4a:	d828      	bhi.n	8009d9e <UART_SetConfig+0x44a>
 8009d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d54 <UART_SetConfig+0x400>)
 8009d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d52:	bf00      	nop
 8009d54:	08009d79 	.word	0x08009d79
 8009d58:	08009d81 	.word	0x08009d81
 8009d5c:	08009d89 	.word	0x08009d89
 8009d60:	08009d9f 	.word	0x08009d9f
 8009d64:	08009d8f 	.word	0x08009d8f
 8009d68:	08009d9f 	.word	0x08009d9f
 8009d6c:	08009d9f 	.word	0x08009d9f
 8009d70:	08009d9f 	.word	0x08009d9f
 8009d74:	08009d97 	.word	0x08009d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d78:	f7fc fd70 	bl	800685c <HAL_RCC_GetPCLK1Freq>
 8009d7c:	61f8      	str	r0, [r7, #28]
        break;
 8009d7e:	e014      	b.n	8009daa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d80:	f7fc fd82 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 8009d84:	61f8      	str	r0, [r7, #28]
        break;
 8009d86:	e010      	b.n	8009daa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d88:	4b4d      	ldr	r3, [pc, #308]	@ (8009ec0 <UART_SetConfig+0x56c>)
 8009d8a:	61fb      	str	r3, [r7, #28]
        break;
 8009d8c:	e00d      	b.n	8009daa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d8e:	f7fc fccd 	bl	800672c <HAL_RCC_GetSysClockFreq>
 8009d92:	61f8      	str	r0, [r7, #28]
        break;
 8009d94:	e009      	b.n	8009daa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d9a:	61fb      	str	r3, [r7, #28]
        break;
 8009d9c:	e005      	b.n	8009daa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009da8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009daa:	69fb      	ldr	r3, [r7, #28]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d077      	beq.n	8009ea0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	005a      	lsls	r2, r3, #1
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	085b      	lsrs	r3, r3, #1
 8009dba:	441a      	add	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	2b0f      	cmp	r3, #15
 8009dca:	d916      	bls.n	8009dfa <UART_SetConfig+0x4a6>
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009dd2:	d212      	bcs.n	8009dfa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009dd4:	69bb      	ldr	r3, [r7, #24]
 8009dd6:	b29b      	uxth	r3, r3
 8009dd8:	f023 030f 	bic.w	r3, r3, #15
 8009ddc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009dde:	69bb      	ldr	r3, [r7, #24]
 8009de0:	085b      	lsrs	r3, r3, #1
 8009de2:	b29b      	uxth	r3, r3
 8009de4:	f003 0307 	and.w	r3, r3, #7
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	8afb      	ldrh	r3, [r7, #22]
 8009dec:	4313      	orrs	r3, r2
 8009dee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	8afa      	ldrh	r2, [r7, #22]
 8009df6:	60da      	str	r2, [r3, #12]
 8009df8:	e052      	b.n	8009ea0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009e00:	e04e      	b.n	8009ea0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e02:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009e06:	2b08      	cmp	r3, #8
 8009e08:	d827      	bhi.n	8009e5a <UART_SetConfig+0x506>
 8009e0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e10 <UART_SetConfig+0x4bc>)
 8009e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e10:	08009e35 	.word	0x08009e35
 8009e14:	08009e3d 	.word	0x08009e3d
 8009e18:	08009e45 	.word	0x08009e45
 8009e1c:	08009e5b 	.word	0x08009e5b
 8009e20:	08009e4b 	.word	0x08009e4b
 8009e24:	08009e5b 	.word	0x08009e5b
 8009e28:	08009e5b 	.word	0x08009e5b
 8009e2c:	08009e5b 	.word	0x08009e5b
 8009e30:	08009e53 	.word	0x08009e53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e34:	f7fc fd12 	bl	800685c <HAL_RCC_GetPCLK1Freq>
 8009e38:	61f8      	str	r0, [r7, #28]
        break;
 8009e3a:	e014      	b.n	8009e66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e3c:	f7fc fd24 	bl	8006888 <HAL_RCC_GetPCLK2Freq>
 8009e40:	61f8      	str	r0, [r7, #28]
        break;
 8009e42:	e010      	b.n	8009e66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e44:	4b1e      	ldr	r3, [pc, #120]	@ (8009ec0 <UART_SetConfig+0x56c>)
 8009e46:	61fb      	str	r3, [r7, #28]
        break;
 8009e48:	e00d      	b.n	8009e66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e4a:	f7fc fc6f 	bl	800672c <HAL_RCC_GetSysClockFreq>
 8009e4e:	61f8      	str	r0, [r7, #28]
        break;
 8009e50:	e009      	b.n	8009e66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e56:	61fb      	str	r3, [r7, #28]
        break;
 8009e58:	e005      	b.n	8009e66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009e64:	bf00      	nop
    }

    if (pclk != 0U)
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d019      	beq.n	8009ea0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	085a      	lsrs	r2, r3, #1
 8009e72:	69fb      	ldr	r3, [r7, #28]
 8009e74:	441a      	add	r2, r3
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	2b0f      	cmp	r3, #15
 8009e84:	d909      	bls.n	8009e9a <UART_SetConfig+0x546>
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e8c:	d205      	bcs.n	8009e9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e8e:	69bb      	ldr	r3, [r7, #24]
 8009e90:	b29a      	uxth	r2, r3
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	60da      	str	r2, [r3, #12]
 8009e98:	e002      	b.n	8009ea0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009eac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3728      	adds	r7, #40	@ 0x28
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009eba:	bf00      	nop
 8009ebc:	40008000 	.word	0x40008000
 8009ec0:	00f42400 	.word	0x00f42400

08009ec4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b083      	sub	sp, #12
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ed0:	f003 0308 	and.w	r3, r3, #8
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d00a      	beq.n	8009eee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	430a      	orrs	r2, r1
 8009eec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef2:	f003 0301 	and.w	r3, r3, #1
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d00a      	beq.n	8009f10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	685b      	ldr	r3, [r3, #4]
 8009f00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	430a      	orrs	r2, r1
 8009f0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f14:	f003 0302 	and.w	r3, r3, #2
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d00a      	beq.n	8009f32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	430a      	orrs	r2, r1
 8009f30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f36:	f003 0304 	and.w	r3, r3, #4
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d00a      	beq.n	8009f54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	430a      	orrs	r2, r1
 8009f52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f58:	f003 0310 	and.w	r3, r3, #16
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d00a      	beq.n	8009f76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	689b      	ldr	r3, [r3, #8]
 8009f66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	430a      	orrs	r2, r1
 8009f74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f7a:	f003 0320 	and.w	r3, r3, #32
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d00a      	beq.n	8009f98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	430a      	orrs	r2, r1
 8009f96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d01a      	beq.n	8009fda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	430a      	orrs	r2, r1
 8009fb8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fc2:	d10a      	bne.n	8009fda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d00a      	beq.n	8009ffc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	430a      	orrs	r2, r1
 8009ffa:	605a      	str	r2, [r3, #4]
  }
}
 8009ffc:	bf00      	nop
 8009ffe:	370c      	adds	r7, #12
 800a000:	46bd      	mov	sp, r7
 800a002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a006:	4770      	bx	lr

0800a008 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b098      	sub	sp, #96	@ 0x60
 800a00c:	af02      	add	r7, sp, #8
 800a00e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a018:	f7fa f870 	bl	80040fc <HAL_GetTick>
 800a01c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0308 	and.w	r3, r3, #8
 800a028:	2b08      	cmp	r3, #8
 800a02a:	d12e      	bne.n	800a08a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a02c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a030:	9300      	str	r3, [sp, #0]
 800a032:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a034:	2200      	movs	r2, #0
 800a036:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 f88c 	bl	800a158 <UART_WaitOnFlagUntilTimeout>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d021      	beq.n	800a08a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a04e:	e853 3f00 	ldrex	r3, [r3]
 800a052:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a054:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a056:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a05a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	461a      	mov	r2, r3
 800a062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a064:	647b      	str	r3, [r7, #68]	@ 0x44
 800a066:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a068:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a06a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a06c:	e841 2300 	strex	r3, r2, [r1]
 800a070:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a074:	2b00      	cmp	r3, #0
 800a076:	d1e6      	bne.n	800a046 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2220      	movs	r2, #32
 800a07c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a086:	2303      	movs	r3, #3
 800a088:	e062      	b.n	800a150 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	f003 0304 	and.w	r3, r3, #4
 800a094:	2b04      	cmp	r3, #4
 800a096:	d149      	bne.n	800a12c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a098:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a09c:	9300      	str	r3, [sp, #0]
 800a09e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 f856 	bl	800a158 <UART_WaitOnFlagUntilTimeout>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d03c      	beq.n	800a12c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	623b      	str	r3, [r7, #32]
   return(result);
 800a0c0:	6a3b      	ldr	r3, [r7, #32]
 800a0c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	461a      	mov	r2, r3
 800a0ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a0d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a0d8:	e841 2300 	strex	r3, r2, [r1]
 800a0dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a0de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d1e6      	bne.n	800a0b2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	3308      	adds	r3, #8
 800a0ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	e853 3f00 	ldrex	r3, [r3]
 800a0f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	f023 0301 	bic.w	r3, r3, #1
 800a0fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	3308      	adds	r3, #8
 800a102:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a104:	61fa      	str	r2, [r7, #28]
 800a106:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a108:	69b9      	ldr	r1, [r7, #24]
 800a10a:	69fa      	ldr	r2, [r7, #28]
 800a10c:	e841 2300 	strex	r3, r2, [r1]
 800a110:	617b      	str	r3, [r7, #20]
   return(result);
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d1e5      	bne.n	800a0e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2220      	movs	r2, #32
 800a11c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a128:	2303      	movs	r3, #3
 800a12a:	e011      	b.n	800a150 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2220      	movs	r2, #32
 800a130:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2220      	movs	r2, #32
 800a136:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2200      	movs	r2, #0
 800a13e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2200      	movs	r2, #0
 800a144:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	2200      	movs	r2, #0
 800a14a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a14e:	2300      	movs	r3, #0
}
 800a150:	4618      	mov	r0, r3
 800a152:	3758      	adds	r7, #88	@ 0x58
 800a154:	46bd      	mov	sp, r7
 800a156:	bd80      	pop	{r7, pc}

0800a158 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b084      	sub	sp, #16
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	60f8      	str	r0, [r7, #12]
 800a160:	60b9      	str	r1, [r7, #8]
 800a162:	603b      	str	r3, [r7, #0]
 800a164:	4613      	mov	r3, r2
 800a166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a168:	e04f      	b.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a16a:	69bb      	ldr	r3, [r7, #24]
 800a16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a170:	d04b      	beq.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a172:	f7f9 ffc3 	bl	80040fc <HAL_GetTick>
 800a176:	4602      	mov	r2, r0
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	1ad3      	subs	r3, r2, r3
 800a17c:	69ba      	ldr	r2, [r7, #24]
 800a17e:	429a      	cmp	r2, r3
 800a180:	d302      	bcc.n	800a188 <UART_WaitOnFlagUntilTimeout+0x30>
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d101      	bne.n	800a18c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a188:	2303      	movs	r3, #3
 800a18a:	e04e      	b.n	800a22a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f003 0304 	and.w	r3, r3, #4
 800a196:	2b00      	cmp	r3, #0
 800a198:	d037      	beq.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2b80      	cmp	r3, #128	@ 0x80
 800a19e:	d034      	beq.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	2b40      	cmp	r3, #64	@ 0x40
 800a1a4:	d031      	beq.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	69db      	ldr	r3, [r3, #28]
 800a1ac:	f003 0308 	and.w	r3, r3, #8
 800a1b0:	2b08      	cmp	r3, #8
 800a1b2:	d110      	bne.n	800a1d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2208      	movs	r2, #8
 800a1ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1bc:	68f8      	ldr	r0, [r7, #12]
 800a1be:	f000 f838 	bl	800a232 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2208      	movs	r2, #8
 800a1c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e029      	b.n	800a22a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	69db      	ldr	r3, [r3, #28]
 800a1dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a1e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a1e4:	d111      	bne.n	800a20a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a1ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 f81e 	bl	800a232 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2220      	movs	r2, #32
 800a1fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a206:	2303      	movs	r3, #3
 800a208:	e00f      	b.n	800a22a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	69da      	ldr	r2, [r3, #28]
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4013      	ands	r3, r2
 800a214:	68ba      	ldr	r2, [r7, #8]
 800a216:	429a      	cmp	r2, r3
 800a218:	bf0c      	ite	eq
 800a21a:	2301      	moveq	r3, #1
 800a21c:	2300      	movne	r3, #0
 800a21e:	b2db      	uxtb	r3, r3
 800a220:	461a      	mov	r2, r3
 800a222:	79fb      	ldrb	r3, [r7, #7]
 800a224:	429a      	cmp	r2, r3
 800a226:	d0a0      	beq.n	800a16a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a228:	2300      	movs	r3, #0
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a232:	b480      	push	{r7}
 800a234:	b095      	sub	sp, #84	@ 0x54
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a242:	e853 3f00 	ldrex	r3, [r3]
 800a246:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a24a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a24e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	461a      	mov	r2, r3
 800a256:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a258:	643b      	str	r3, [r7, #64]	@ 0x40
 800a25a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a25c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a25e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a260:	e841 2300 	strex	r3, r2, [r1]
 800a264:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d1e6      	bne.n	800a23a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3308      	adds	r3, #8
 800a272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a274:	6a3b      	ldr	r3, [r7, #32]
 800a276:	e853 3f00 	ldrex	r3, [r3]
 800a27a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	f023 0301 	bic.w	r3, r3, #1
 800a282:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	3308      	adds	r3, #8
 800a28a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a28c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a28e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a290:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a292:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a294:	e841 2300 	strex	r3, r2, [r1]
 800a298:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1e5      	bne.n	800a26c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d118      	bne.n	800a2da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	e853 3f00 	ldrex	r3, [r3]
 800a2b4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	f023 0310 	bic.w	r3, r3, #16
 800a2bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2c6:	61bb      	str	r3, [r7, #24]
 800a2c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ca:	6979      	ldr	r1, [r7, #20]
 800a2cc:	69ba      	ldr	r2, [r7, #24]
 800a2ce:	e841 2300 	strex	r3, r2, [r1]
 800a2d2:	613b      	str	r3, [r7, #16]
   return(result);
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d1e6      	bne.n	800a2a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2220      	movs	r2, #32
 800a2de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a2ee:	bf00      	nop
 800a2f0:	3754      	adds	r7, #84	@ 0x54
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr

0800a2fa <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2fa:	b084      	sub	sp, #16
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	f107 001c 	add.w	r0, r7, #28
 800a308:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f000 fa69 	bl	800a7f0 <USB_CoreReset>
 800a31e:	4603      	mov	r3, r0
 800a320:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a322:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a326:	2b00      	cmp	r3, #0
 800a328:	d106      	bne.n	800a338 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a32e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	639a      	str	r2, [r3, #56]	@ 0x38
 800a336:	e005      	b.n	800a344 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a33c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800a344:	7bfb      	ldrb	r3, [r7, #15]
}
 800a346:	4618      	mov	r0, r3
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a350:	b004      	add	sp, #16
 800a352:	4770      	bx	lr

0800a354 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	f023 0201 	bic.w	r2, r3, #1
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	370c      	adds	r7, #12
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr

0800a376 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a376:	b580      	push	{r7, lr}
 800a378:	b084      	sub	sp, #16
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
 800a37e:	460b      	mov	r3, r1
 800a380:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a382:	2300      	movs	r3, #0
 800a384:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a392:	78fb      	ldrb	r3, [r7, #3]
 800a394:	2b01      	cmp	r3, #1
 800a396:	d115      	bne.n	800a3c4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a3a4:	200a      	movs	r0, #10
 800a3a6:	f7f9 feb5 	bl	8004114 <HAL_Delay>
      ms += 10U;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	330a      	adds	r3, #10
 800a3ae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 fa0f 	bl	800a7d4 <USB_GetMode>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d01e      	beq.n	800a3fa <USB_SetCurrentMode+0x84>
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2bc7      	cmp	r3, #199	@ 0xc7
 800a3c0:	d9f0      	bls.n	800a3a4 <USB_SetCurrentMode+0x2e>
 800a3c2:	e01a      	b.n	800a3fa <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a3c4:	78fb      	ldrb	r3, [r7, #3]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d115      	bne.n	800a3f6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a3d6:	200a      	movs	r0, #10
 800a3d8:	f7f9 fe9c 	bl	8004114 <HAL_Delay>
      ms += 10U;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	330a      	adds	r3, #10
 800a3e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f9f6 	bl	800a7d4 <USB_GetMode>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d005      	beq.n	800a3fa <USB_SetCurrentMode+0x84>
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	2bc7      	cmp	r3, #199	@ 0xc7
 800a3f2:	d9f0      	bls.n	800a3d6 <USB_SetCurrentMode+0x60>
 800a3f4:	e001      	b.n	800a3fa <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	e005      	b.n	800a406 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2bc8      	cmp	r3, #200	@ 0xc8
 800a3fe:	d101      	bne.n	800a404 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a400:	2301      	movs	r3, #1
 800a402:	e000      	b.n	800a406 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3710      	adds	r7, #16
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
	...

0800a410 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a410:	b084      	sub	sp, #16
 800a412:	b580      	push	{r7, lr}
 800a414:	b086      	sub	sp, #24
 800a416:	af00      	add	r7, sp, #0
 800a418:	6078      	str	r0, [r7, #4]
 800a41a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a41e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a422:	2300      	movs	r3, #0
 800a424:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a42a:	2300      	movs	r3, #0
 800a42c:	613b      	str	r3, [r7, #16]
 800a42e:	e009      	b.n	800a444 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	3340      	adds	r3, #64	@ 0x40
 800a436:	009b      	lsls	r3, r3, #2
 800a438:	4413      	add	r3, r2
 800a43a:	2200      	movs	r2, #0
 800a43c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	3301      	adds	r3, #1
 800a442:	613b      	str	r3, [r7, #16]
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	2b0e      	cmp	r3, #14
 800a448:	d9f2      	bls.n	800a430 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a44a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d11c      	bne.n	800a48c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a460:	f043 0302 	orr.w	r3, r3, #2
 800a464:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	601a      	str	r2, [r3, #0]
 800a48a:	e005      	b.n	800a498 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a490:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a49e:	461a      	mov	r2, r3
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a4a4:	2103      	movs	r1, #3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f95a 	bl	800a760 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a4ac:	2110      	movs	r1, #16
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 f8f6 	bl	800a6a0 <USB_FlushTxFifo>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d001      	beq.n	800a4be <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 f920 	bl	800a704 <USB_FlushRxFifo>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d001      	beq.n	800a4ce <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	613b      	str	r3, [r7, #16]
 800a4f6:	e043      	b.n	800a580 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	015a      	lsls	r2, r3, #5
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	4413      	add	r3, r2
 800a500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a50a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a50e:	d118      	bne.n	800a542 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d10a      	bne.n	800a52c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	015a      	lsls	r2, r3, #5
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	4413      	add	r3, r2
 800a51e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a522:	461a      	mov	r2, r3
 800a524:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a528:	6013      	str	r3, [r2, #0]
 800a52a:	e013      	b.n	800a554 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	015a      	lsls	r2, r3, #5
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	4413      	add	r3, r2
 800a534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a538:	461a      	mov	r2, r3
 800a53a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a53e:	6013      	str	r3, [r2, #0]
 800a540:	e008      	b.n	800a554 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a542:	693b      	ldr	r3, [r7, #16]
 800a544:	015a      	lsls	r2, r3, #5
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	4413      	add	r3, r2
 800a54a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a54e:	461a      	mov	r2, r3
 800a550:	2300      	movs	r3, #0
 800a552:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	015a      	lsls	r2, r3, #5
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	4413      	add	r3, r2
 800a55c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a560:	461a      	mov	r2, r3
 800a562:	2300      	movs	r3, #0
 800a564:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	015a      	lsls	r2, r3, #5
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	4413      	add	r3, r2
 800a56e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a572:	461a      	mov	r2, r3
 800a574:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a578:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	3301      	adds	r3, #1
 800a57e:	613b      	str	r3, [r7, #16]
 800a580:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a584:	461a      	mov	r2, r3
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	4293      	cmp	r3, r2
 800a58a:	d3b5      	bcc.n	800a4f8 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a58c:	2300      	movs	r3, #0
 800a58e:	613b      	str	r3, [r7, #16]
 800a590:	e043      	b.n	800a61a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	015a      	lsls	r2, r3, #5
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	4413      	add	r3, r2
 800a59a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5a8:	d118      	bne.n	800a5dc <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d10a      	bne.n	800a5c6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	015a      	lsls	r2, r3, #5
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5bc:	461a      	mov	r2, r3
 800a5be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a5c2:	6013      	str	r3, [r2, #0]
 800a5c4:	e013      	b.n	800a5ee <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	015a      	lsls	r2, r3, #5
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a5d8:	6013      	str	r3, [r2, #0]
 800a5da:	e008      	b.n	800a5ee <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	015a      	lsls	r2, r3, #5
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	015a      	lsls	r2, r3, #5
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	4413      	add	r3, r2
 800a5f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a600:	693b      	ldr	r3, [r7, #16]
 800a602:	015a      	lsls	r2, r3, #5
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	4413      	add	r3, r2
 800a608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a60c:	461a      	mov	r2, r3
 800a60e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a612:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	3301      	adds	r3, #1
 800a618:	613b      	str	r3, [r7, #16]
 800a61a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a61e:	461a      	mov	r2, r3
 800a620:	693b      	ldr	r3, [r7, #16]
 800a622:	4293      	cmp	r3, r2
 800a624:	d3b5      	bcc.n	800a592 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a62c:	691b      	ldr	r3, [r3, #16]
 800a62e:	68fa      	ldr	r2, [r7, #12]
 800a630:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a634:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a638:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2200      	movs	r2, #0
 800a63e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a646:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	699b      	ldr	r3, [r3, #24]
 800a64c:	f043 0210 	orr.w	r2, r3, #16
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	699a      	ldr	r2, [r3, #24]
 800a658:	4b10      	ldr	r3, [pc, #64]	@ (800a69c <USB_DevInit+0x28c>)
 800a65a:	4313      	orrs	r3, r2
 800a65c:	687a      	ldr	r2, [r7, #4]
 800a65e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a660:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a664:	2b00      	cmp	r3, #0
 800a666:	d005      	beq.n	800a674 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	699b      	ldr	r3, [r3, #24]
 800a66c:	f043 0208 	orr.w	r2, r3, #8
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a674:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d107      	bne.n	800a68c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	699b      	ldr	r3, [r3, #24]
 800a680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a684:	f043 0304 	orr.w	r3, r3, #4
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a68c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a68e:	4618      	mov	r0, r3
 800a690:	3718      	adds	r7, #24
 800a692:	46bd      	mov	sp, r7
 800a694:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a698:	b004      	add	sp, #16
 800a69a:	4770      	bx	lr
 800a69c:	803c3800 	.word	0x803c3800

0800a6a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	3301      	adds	r3, #1
 800a6b2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6ba:	d901      	bls.n	800a6c0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	e01b      	b.n	800a6f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	691b      	ldr	r3, [r3, #16]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	daf2      	bge.n	800a6ae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	019b      	lsls	r3, r3, #6
 800a6d0:	f043 0220 	orr.w	r2, r3, #32
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	3301      	adds	r3, #1
 800a6dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6e4:	d901      	bls.n	800a6ea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	e006      	b.n	800a6f8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	f003 0320 	and.w	r3, r3, #32
 800a6f2:	2b20      	cmp	r3, #32
 800a6f4:	d0f0      	beq.n	800a6d8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a6f6:	2300      	movs	r3, #0
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3714      	adds	r7, #20
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a704:	b480      	push	{r7}
 800a706:	b085      	sub	sp, #20
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a70c:	2300      	movs	r3, #0
 800a70e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	3301      	adds	r3, #1
 800a714:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a71c:	d901      	bls.n	800a722 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a71e:	2303      	movs	r3, #3
 800a720:	e018      	b.n	800a754 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	691b      	ldr	r3, [r3, #16]
 800a726:	2b00      	cmp	r3, #0
 800a728:	daf2      	bge.n	800a710 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a72a:	2300      	movs	r3, #0
 800a72c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2210      	movs	r2, #16
 800a732:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	3301      	adds	r3, #1
 800a738:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a740:	d901      	bls.n	800a746 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a742:	2303      	movs	r3, #3
 800a744:	e006      	b.n	800a754 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	f003 0310 	and.w	r3, r3, #16
 800a74e:	2b10      	cmp	r3, #16
 800a750:	d0f0      	beq.n	800a734 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a752:	2300      	movs	r3, #0
}
 800a754:	4618      	mov	r0, r3
 800a756:	3714      	adds	r7, #20
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr

0800a760 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a760:	b480      	push	{r7}
 800a762:	b085      	sub	sp, #20
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
 800a768:	460b      	mov	r3, r1
 800a76a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	78fb      	ldrb	r3, [r7, #3]
 800a77a:	68f9      	ldr	r1, [r7, #12]
 800a77c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a780:	4313      	orrs	r3, r2
 800a782:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a784:	2300      	movs	r3, #0
}
 800a786:	4618      	mov	r0, r3
 800a788:	3714      	adds	r7, #20
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr

0800a792 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a792:	b480      	push	{r7}
 800a794:	b085      	sub	sp, #20
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68fa      	ldr	r2, [r7, #12]
 800a7a8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a7ac:	f023 0303 	bic.w	r3, r3, #3
 800a7b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	68fa      	ldr	r2, [r7, #12]
 800a7bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7c0:	f043 0302 	orr.w	r3, r3, #2
 800a7c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a7c6:	2300      	movs	r3, #0
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3714      	adds	r7, #20
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	695b      	ldr	r3, [r3, #20]
 800a7e0:	f003 0301 	and.w	r3, r3, #1
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	370c      	adds	r7, #12
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	3301      	adds	r3, #1
 800a800:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a808:	d901      	bls.n	800a80e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a80a:	2303      	movs	r3, #3
 800a80c:	e022      	b.n	800a854 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	691b      	ldr	r3, [r3, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	daf2      	bge.n	800a7fc <USB_CoreReset+0xc>

  count = 10U;
 800a816:	230a      	movs	r3, #10
 800a818:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a81a:	e002      	b.n	800a822 <USB_CoreReset+0x32>
  {
    count--;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	3b01      	subs	r3, #1
 800a820:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d1f9      	bne.n	800a81c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	f043 0201 	orr.w	r2, r3, #1
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	3301      	adds	r3, #1
 800a838:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a840:	d901      	bls.n	800a846 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a842:	2303      	movs	r3, #3
 800a844:	e006      	b.n	800a854 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	f003 0301 	and.w	r3, r3, #1
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d0f0      	beq.n	800a834 <USB_CoreReset+0x44>

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3714      	adds	r7, #20
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr

0800a860 <sendMessageVector>:
/*-----------------------------------------------------------*/

static int32_t sendMessageVector( MQTTContext_t * pContext,
                                  TransportOutVector_t * pIoVec,
                                  size_t ioVecCount )
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b08a      	sub	sp, #40	@ 0x28
 800a864:	af00      	add	r7, sp, #0
 800a866:	60f8      	str	r0, [r7, #12]
 800a868:	60b9      	str	r1, [r7, #8]
 800a86a:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    TransportOutVector_t * pIoVectIterator;
    size_t vectorsToBeSent = ioVecCount;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	61fb      	str	r3, [r7, #28]
    size_t bytesToSend = 0U;
 800a870:	2300      	movs	r3, #0
 800a872:	61bb      	str	r3, [r7, #24]
    int32_t bytesSentOrError = 0;
 800a874:	2300      	movs	r3, #0
 800a876:	617b      	str	r3, [r7, #20]

    assert( pContext != NULL );
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d106      	bne.n	800a88c <sendMessageVector+0x2c>
 800a87e:	4b6a      	ldr	r3, [pc, #424]	@ (800aa28 <sendMessageVector+0x1c8>)
 800a880:	4a6a      	ldr	r2, [pc, #424]	@ (800aa2c <sendMessageVector+0x1cc>)
 800a882:	f240 3116 	movw	r1, #790	@ 0x316
 800a886:	486a      	ldr	r0, [pc, #424]	@ (800aa30 <sendMessageVector+0x1d0>)
 800a888:	f007 f82e 	bl	80118e8 <__assert_func>
    assert( pIoVec != NULL );
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d106      	bne.n	800a8a0 <sendMessageVector+0x40>
 800a892:	4b68      	ldr	r3, [pc, #416]	@ (800aa34 <sendMessageVector+0x1d4>)
 800a894:	4a65      	ldr	r2, [pc, #404]	@ (800aa2c <sendMessageVector+0x1cc>)
 800a896:	f240 3117 	movw	r1, #791	@ 0x317
 800a89a:	4865      	ldr	r0, [pc, #404]	@ (800aa30 <sendMessageVector+0x1d0>)
 800a89c:	f007 f824 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d106      	bne.n	800a8b6 <sendMessageVector+0x56>
 800a8a8:	4b63      	ldr	r3, [pc, #396]	@ (800aa38 <sendMessageVector+0x1d8>)
 800a8aa:	4a60      	ldr	r2, [pc, #384]	@ (800aa2c <sendMessageVector+0x1cc>)
 800a8ac:	f44f 7146 	mov.w	r1, #792	@ 0x318
 800a8b0:	485f      	ldr	r0, [pc, #380]	@ (800aa30 <sendMessageVector+0x1d0>)
 800a8b2:	f007 f819 	bl	80118e8 <__assert_func>
    /* Send must always be defined */
    assert( pContext->transportInterface.send != NULL );
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	695b      	ldr	r3, [r3, #20]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d106      	bne.n	800a8cc <sendMessageVector+0x6c>
 800a8be:	4b5f      	ldr	r3, [pc, #380]	@ (800aa3c <sendMessageVector+0x1dc>)
 800a8c0:	4a5a      	ldr	r2, [pc, #360]	@ (800aa2c <sendMessageVector+0x1cc>)
 800a8c2:	f240 311a 	movw	r1, #794	@ 0x31a
 800a8c6:	485a      	ldr	r0, [pc, #360]	@ (800aa30 <sendMessageVector+0x1d0>)
 800a8c8:	f007 f80e 	bl	80118e8 <__assert_func>

    /* Count the total number of bytes to be sent as outlined in the vector. */
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	623b      	str	r3, [r7, #32]
 800a8d0:	e007      	b.n	800a8e2 <sendMessageVector+0x82>
    {
        bytesToSend += pIoVectIterator->iov_len;
 800a8d2:	6a3b      	ldr	r3, [r7, #32]
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	69ba      	ldr	r2, [r7, #24]
 800a8d8:	4413      	add	r3, r2
 800a8da:	61bb      	str	r3, [r7, #24]
    for( pIoVectIterator = pIoVec; pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ); pIoVectIterator++ )
 800a8dc:	6a3b      	ldr	r3, [r7, #32]
 800a8de:	3308      	adds	r3, #8
 800a8e0:	623b      	str	r3, [r7, #32]
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a8e8:	3b01      	subs	r3, #1
 800a8ea:	00db      	lsls	r3, r3, #3
 800a8ec:	68ba      	ldr	r2, [r7, #8]
 800a8ee:	4413      	add	r3, r2
 800a8f0:	6a3a      	ldr	r2, [r7, #32]
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d9ed      	bls.n	800a8d2 <sendMessageVector+0x72>
    }

    /* Reset the iterator to point to the first entry in the array. */
    pIoVectIterator = pIoVec;
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	623b      	str	r3, [r7, #32]

    /* Note the start time. */
    startTime = pContext->getTime();
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8fe:	4798      	blx	r3
 800a900:	6138      	str	r0, [r7, #16]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800a902:	e082      	b.n	800aa0a <sendMessageVector+0x1aa>
    {
        if( pContext->transportInterface.writev != NULL )
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	699b      	ldr	r3, [r3, #24]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d008      	beq.n	800a91e <sendMessageVector+0xbe>
        {
            sendResult = pContext->transportInterface.writev( pContext->transportInterface.pNetworkContext,
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	699b      	ldr	r3, [r3, #24]
 800a910:	68fa      	ldr	r2, [r7, #12]
 800a912:	69d0      	ldr	r0, [r2, #28]
 800a914:	69fa      	ldr	r2, [r7, #28]
 800a916:	6a39      	ldr	r1, [r7, #32]
 800a918:	4798      	blx	r3
 800a91a:	6278      	str	r0, [r7, #36]	@ 0x24
 800a91c:	e009      	b.n	800a932 <sendMessageVector+0xd2>
                                                              pIoVectIterator,
                                                              vectorsToBeSent );
        }
        else
        {
            sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	68fa      	ldr	r2, [r7, #12]
 800a924:	69d0      	ldr	r0, [r2, #28]
 800a926:	6a3a      	ldr	r2, [r7, #32]
 800a928:	6811      	ldr	r1, [r2, #0]
 800a92a:	6a3a      	ldr	r2, [r7, #32]
 800a92c:	6852      	ldr	r2, [r2, #4]
 800a92e:	4798      	blx	r3
 800a930:	6278      	str	r0, [r7, #36]	@ 0x24
                                                            pIoVectIterator->iov_base,
                                                            pIoVectIterator->iov_len );
        }

        if( sendResult > 0 )
 800a932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a934:	2b00      	cmp	r3, #0
 800a936:	dd17      	ble.n	800a968 <sendMessageVector+0x108>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800a938:	69ba      	ldr	r2, [r7, #24]
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	1ad3      	subs	r3, r2, r3
 800a93e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a940:	429a      	cmp	r2, r3
 800a942:	dd06      	ble.n	800a952 <sendMessageVector+0xf2>
 800a944:	4b3e      	ldr	r3, [pc, #248]	@ (800aa40 <sendMessageVector+0x1e0>)
 800a946:	4a39      	ldr	r2, [pc, #228]	@ (800aa2c <sendMessageVector+0x1cc>)
 800a948:	f240 313b 	movw	r1, #827	@ 0x33b
 800a94c:	4838      	ldr	r0, [pc, #224]	@ (800aa30 <sendMessageVector+0x1d0>)
 800a94e:	f006 ffcb 	bl	80118e8 <__assert_func>

            bytesSentOrError += sendResult;
 800a952:	697a      	ldr	r2, [r7, #20]
 800a954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a956:	4413      	add	r3, r2
 800a958:	617b      	str	r3, [r7, #20]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a95e:	4798      	blx	r3
 800a960:	4602      	mov	r2, r0
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	635a      	str	r2, [r3, #52]	@ 0x34
 800a966:	e00d      	b.n	800a984 <sendMessageVector+0x124>

            LogDebug( ( "sendMessageVector: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800a968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	da0a      	bge.n	800a984 <sendMessageVector+0x124>
        {
            bytesSentOrError = sendResult;
 800a96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a970:	617b      	str	r3, [r7, #20]
            LogError( ( "sendMessageVector: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800a978:	2b01      	cmp	r3, #1
 800a97a:	d103      	bne.n	800a984 <sendMessageVector+0x124>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2202      	movs	r2, #2
 800a980:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) > MQTT_SEND_TIMEOUT_MS )
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a988:	4798      	blx	r3
 800a98a:	4603      	mov	r3, r0
 800a98c:	6939      	ldr	r1, [r7, #16]
 800a98e:	4618      	mov	r0, r3
 800a990:	f000 f8f2 	bl	800ab78 <calculateElapsedTime>
 800a994:	4603      	mov	r3, r0
 800a996:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d83e      	bhi.n	800aa1c <sendMessageVector+0x1bc>
            LogError( ( "sendMessageVector: Unable to send packet: Timed out." ) );
            break;
        }

        /* Update the send pointer to the correct vector and offset. */
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a99e:	e00b      	b.n	800a9b8 <sendMessageVector+0x158>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
        {
            sendResult -= ( int32_t ) pIoVectIterator->iov_len;
 800a9a0:	6a3b      	ldr	r3, [r7, #32]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a8:	1a9b      	subs	r3, r3, r2
 800a9aa:	627b      	str	r3, [r7, #36]	@ 0x24
            pIoVectIterator++;
 800a9ac:	6a3b      	ldr	r3, [r7, #32]
 800a9ae:	3308      	adds	r3, #8
 800a9b0:	623b      	str	r3, [r7, #32]
            /* Update the number of vector which are yet to be sent. */
            vectorsToBeSent--;
 800a9b2:	69fb      	ldr	r3, [r7, #28]
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	61fb      	str	r3, [r7, #28]
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	00db      	lsls	r3, r3, #3
 800a9c2:	68ba      	ldr	r2, [r7, #8]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	6a3a      	ldr	r2, [r7, #32]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d805      	bhi.n	800a9d8 <sendMessageVector+0x178>
               ( sendResult >= ( int32_t ) pIoVectIterator->iov_len ) )
 800a9cc:	6a3b      	ldr	r3, [r7, #32]
 800a9ce:	685b      	ldr	r3, [r3, #4]
 800a9d0:	461a      	mov	r2, r3
        while( ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) &&
 800a9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	dae3      	bge.n	800a9a0 <sendMessageVector+0x140>
         * condition logically cannot be reached as the iterator would always be
         * bounded if the sendResult is positive. If it were not then the assert
         * above in the function will be triggered and the flow will never reach
         * here. Hence for that sake the branches on this condition are excluded
         * from coverage analysis */
        if( ( sendResult > 0 ) &&
 800a9d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	dd15      	ble.n	800aa0a <sendMessageVector+0x1aa>
            ( pIoVectIterator <= &( pIoVec[ ioVecCount - 1U ] ) ) ) /* LCOV_EXCL_BR_LINE */
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800a9e4:	3b01      	subs	r3, #1
 800a9e6:	00db      	lsls	r3, r3, #3
 800a9e8:	68ba      	ldr	r2, [r7, #8]
 800a9ea:	4413      	add	r3, r2
        if( ( sendResult > 0 ) &&
 800a9ec:	6a3a      	ldr	r2, [r7, #32]
 800a9ee:	429a      	cmp	r2, r3
 800a9f0:	d80b      	bhi.n	800aa0a <sendMessageVector+0x1aa>
        {
            pIoVectIterator->iov_base = ( const void * ) &( ( ( const uint8_t * ) pIoVectIterator->iov_base )[ sendResult ] );
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f8:	441a      	add	r2, r3
 800a9fa:	6a3b      	ldr	r3, [r7, #32]
 800a9fc:	601a      	str	r2, [r3, #0]
            pIoVectIterator->iov_len -= ( size_t ) sendResult;
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	685a      	ldr	r2, [r3, #4]
 800aa02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa04:	1ad2      	subs	r2, r2, r3
 800aa06:	6a3b      	ldr	r3, [r7, #32]
 800aa08:	605a      	str	r2, [r3, #4]
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800aa0a:	69bb      	ldr	r3, [r7, #24]
 800aa0c:	697a      	ldr	r2, [r7, #20]
 800aa0e:	429a      	cmp	r2, r3
 800aa10:	da05      	bge.n	800aa1e <sendMessageVector+0x1be>
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	f6bf af75 	bge.w	800a904 <sendMessageVector+0xa4>
 800aa1a:	e000      	b.n	800aa1e <sendMessageVector+0x1be>
            break;
 800aa1c:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800aa1e:	697b      	ldr	r3, [r7, #20]
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3728      	adds	r7, #40	@ 0x28
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}
 800aa28:	08013b84 	.word	0x08013b84
 800aa2c:	0801469c 	.word	0x0801469c
 800aa30:	08013aa8 	.word	0x08013aa8
 800aa34:	08013b98 	.word	0x08013b98
 800aa38:	08013ba8 	.word	0x08013ba8
 800aa3c:	08013bc4 	.word	0x08013bc4
 800aa40:	08013bf0 	.word	0x08013bf0

0800aa44 <sendBuffer>:

static int32_t sendBuffer( MQTTContext_t * pContext,
                           const uint8_t * pBufferToSend,
                           size_t bytesToSend )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b088      	sub	sp, #32
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	60f8      	str	r0, [r7, #12]
 800aa4c:	60b9      	str	r1, [r7, #8]
 800aa4e:	607a      	str	r2, [r7, #4]
    int32_t sendResult;
    uint32_t startTime;
    int32_t bytesSentOrError = 0;
 800aa50:	2300      	movs	r3, #0
 800aa52:	61fb      	str	r3, [r7, #28]
    const uint8_t * pIndex = pBufferToSend;
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	61bb      	str	r3, [r7, #24]

    assert( pContext != NULL );
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d106      	bne.n	800aa6c <sendBuffer+0x28>
 800aa5e:	4b3f      	ldr	r3, [pc, #252]	@ (800ab5c <sendBuffer+0x118>)
 800aa60:	4a3f      	ldr	r2, [pc, #252]	@ (800ab60 <sendBuffer+0x11c>)
 800aa62:	f240 3181 	movw	r1, #897	@ 0x381
 800aa66:	483f      	ldr	r0, [pc, #252]	@ (800ab64 <sendBuffer+0x120>)
 800aa68:	f006 ff3e 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d106      	bne.n	800aa82 <sendBuffer+0x3e>
 800aa74:	4b3c      	ldr	r3, [pc, #240]	@ (800ab68 <sendBuffer+0x124>)
 800aa76:	4a3a      	ldr	r2, [pc, #232]	@ (800ab60 <sendBuffer+0x11c>)
 800aa78:	f240 3182 	movw	r1, #898	@ 0x382
 800aa7c:	4839      	ldr	r0, [pc, #228]	@ (800ab64 <sendBuffer+0x120>)
 800aa7e:	f006 ff33 	bl	80118e8 <__assert_func>
    assert( pContext->transportInterface.send != NULL );
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	695b      	ldr	r3, [r3, #20]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d106      	bne.n	800aa98 <sendBuffer+0x54>
 800aa8a:	4b38      	ldr	r3, [pc, #224]	@ (800ab6c <sendBuffer+0x128>)
 800aa8c:	4a34      	ldr	r2, [pc, #208]	@ (800ab60 <sendBuffer+0x11c>)
 800aa8e:	f240 3183 	movw	r1, #899	@ 0x383
 800aa92:	4834      	ldr	r0, [pc, #208]	@ (800ab64 <sendBuffer+0x120>)
 800aa94:	f006 ff28 	bl	80118e8 <__assert_func>
    assert( pIndex != NULL );
 800aa98:	69bb      	ldr	r3, [r7, #24]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d106      	bne.n	800aaac <sendBuffer+0x68>
 800aa9e:	4b34      	ldr	r3, [pc, #208]	@ (800ab70 <sendBuffer+0x12c>)
 800aaa0:	4a2f      	ldr	r2, [pc, #188]	@ (800ab60 <sendBuffer+0x11c>)
 800aaa2:	f44f 7161 	mov.w	r1, #900	@ 0x384
 800aaa6:	482f      	ldr	r0, [pc, #188]	@ (800ab64 <sendBuffer+0x120>)
 800aaa8:	f006 ff1e 	bl	80118e8 <__assert_func>

    /* Set the timeout. */
    startTime = pContext->getTime();
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aab0:	4798      	blx	r3
 800aab2:	6178      	str	r0, [r7, #20]

    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800aab4:	e043      	b.n	800ab3e <sendBuffer+0xfa>
    {
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	695b      	ldr	r3, [r3, #20]
 800aaba:	68fa      	ldr	r2, [r7, #12]
 800aabc:	69d0      	ldr	r0, [r2, #28]
                                                        pIndex,
                                                        bytesToSend - ( size_t ) bytesSentOrError );
 800aabe:	69fa      	ldr	r2, [r7, #28]
        sendResult = pContext->transportInterface.send( pContext->transportInterface.pNetworkContext,
 800aac0:	6879      	ldr	r1, [r7, #4]
 800aac2:	1a8a      	subs	r2, r1, r2
 800aac4:	69b9      	ldr	r1, [r7, #24]
 800aac6:	4798      	blx	r3
 800aac8:	6138      	str	r0, [r7, #16]

        if( sendResult > 0 )
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	dd1b      	ble.n	800ab08 <sendBuffer+0xc4>
        {
            /* It is a bug in the application's transport send implementation if
             * more bytes than expected are sent. */
            assert( sendResult <= ( ( int32_t ) bytesToSend - bytesSentOrError ) );
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	69fb      	ldr	r3, [r7, #28]
 800aad4:	1ad3      	subs	r3, r2, r3
 800aad6:	693a      	ldr	r2, [r7, #16]
 800aad8:	429a      	cmp	r2, r3
 800aada:	dd06      	ble.n	800aaea <sendBuffer+0xa6>
 800aadc:	4b25      	ldr	r3, [pc, #148]	@ (800ab74 <sendBuffer+0x130>)
 800aade:	4a20      	ldr	r2, [pc, #128]	@ (800ab60 <sendBuffer+0x11c>)
 800aae0:	f240 3193 	movw	r1, #915	@ 0x393
 800aae4:	481f      	ldr	r0, [pc, #124]	@ (800ab64 <sendBuffer+0x120>)
 800aae6:	f006 feff 	bl	80118e8 <__assert_func>

            bytesSentOrError += sendResult;
 800aaea:	69fa      	ldr	r2, [r7, #28]
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	4413      	add	r3, r2
 800aaf0:	61fb      	str	r3, [r7, #28]
            pIndex = &pIndex[ sendResult ];
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	69ba      	ldr	r2, [r7, #24]
 800aaf6:	4413      	add	r3, r2
 800aaf8:	61bb      	str	r3, [r7, #24]

            /* Set last transmission time. */
            pContext->lastPacketTxTime = pContext->getTime();
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aafe:	4798      	blx	r3
 800ab00:	4602      	mov	r2, r0
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	635a      	str	r2, [r3, #52]	@ 0x34
 800ab06:	e00d      	b.n	800ab24 <sendBuffer+0xe0>

            LogDebug( ( "sendBuffer: Bytes Sent=%ld, Bytes Remaining=%lu",
                        ( long int ) sendResult,
                        ( unsigned long ) ( bytesToSend - ( size_t ) bytesSentOrError ) ) );
        }
        else if( sendResult < 0 )
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	da0a      	bge.n	800ab24 <sendBuffer+0xe0>
        {
            bytesSentOrError = sendResult;
 800ab0e:	693b      	ldr	r3, [r7, #16]
 800ab10:	61fb      	str	r3, [r7, #28]
            LogError( ( "sendBuffer: Unable to send packet: Network Error." ) );

            if( pContext->connectStatus == MQTTConnected )
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d103      	bne.n	800ab24 <sendBuffer+0xe0>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2202      	movs	r2, #2
 800ab20:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        {
            /* MISRA Empty body */
        }

        /* Check for timeout. */
        if( calculateElapsedTime( pContext->getTime(), startTime ) >= ( MQTT_SEND_TIMEOUT_MS ) )
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab28:	4798      	blx	r3
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	6979      	ldr	r1, [r7, #20]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f000 f822 	bl	800ab78 <calculateElapsedTime>
 800ab34:	4603      	mov	r3, r0
 800ab36:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d807      	bhi.n	800ab4e <sendBuffer+0x10a>
    while( ( bytesSentOrError < ( int32_t ) bytesToSend ) && ( bytesSentOrError >= 0 ) )
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	69fa      	ldr	r2, [r7, #28]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	da04      	bge.n	800ab50 <sendBuffer+0x10c>
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	dab4      	bge.n	800aab6 <sendBuffer+0x72>
 800ab4c:	e000      	b.n	800ab50 <sendBuffer+0x10c>
        {
            LogError( ( "sendBuffer: Unable to send packet: Timed out." ) );
            break;
 800ab4e:	bf00      	nop
        }
    }

    return bytesSentOrError;
 800ab50:	69fb      	ldr	r3, [r7, #28]
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3720      	adds	r7, #32
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}
 800ab5a:	bf00      	nop
 800ab5c:	08013b84 	.word	0x08013b84
 800ab60:	080146b0 	.word	0x080146b0
 800ab64:	08013aa8 	.word	0x08013aa8
 800ab68:	08013ba8 	.word	0x08013ba8
 800ab6c:	08013bc4 	.word	0x08013bc4
 800ab70:	08013c30 	.word	0x08013c30
 800ab74:	08013bf0 	.word	0x08013bf0

0800ab78 <calculateElapsedTime>:

/*-----------------------------------------------------------*/

static uint32_t calculateElapsedTime( uint32_t later,
                                      uint32_t start )
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	6039      	str	r1, [r7, #0]
    return later - start;
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	1ad3      	subs	r3, r2, r3
}
 800ab88:	4618      	mov	r0, r3
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <getAckFromPacketType>:

/*-----------------------------------------------------------*/

static MQTTPubAckType_t getAckFromPacketType( uint8_t packetType )
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	71fb      	strb	r3, [r7, #7]
    MQTTPubAckType_t ackType = MQTTPuback;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800aba2:	79fb      	ldrb	r3, [r7, #7]
 800aba4:	2b62      	cmp	r3, #98	@ 0x62
 800aba6:	d00c      	beq.n	800abc2 <getAckFromPacketType+0x2e>
 800aba8:	2b62      	cmp	r3, #98	@ 0x62
 800abaa:	dc0d      	bgt.n	800abc8 <getAckFromPacketType+0x34>
 800abac:	2b40      	cmp	r3, #64	@ 0x40
 800abae:	d002      	beq.n	800abb6 <getAckFromPacketType+0x22>
 800abb0:	2b50      	cmp	r3, #80	@ 0x50
 800abb2:	d003      	beq.n	800abbc <getAckFromPacketType+0x28>
 800abb4:	e008      	b.n	800abc8 <getAckFromPacketType+0x34>
    {
        case MQTT_PACKET_TYPE_PUBACK:
            ackType = MQTTPuback;
 800abb6:	2300      	movs	r3, #0
 800abb8:	73fb      	strb	r3, [r7, #15]
            break;
 800abba:	e012      	b.n	800abe2 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREC:
            ackType = MQTTPubrec;
 800abbc:	2301      	movs	r3, #1
 800abbe:	73fb      	strb	r3, [r7, #15]
            break;
 800abc0:	e00f      	b.n	800abe2 <getAckFromPacketType+0x4e>

        case MQTT_PACKET_TYPE_PUBREL:
            ackType = MQTTPubrel;
 800abc2:	2302      	movs	r3, #2
 800abc4:	73fb      	strb	r3, [r7, #15]
            break;
 800abc6:	e00c      	b.n	800abe2 <getAckFromPacketType+0x4e>

        default:

            /* This function is only called after checking the type is one of
             * the above four values, so packet type must be PUBCOMP here. */
            assert( packetType == MQTT_PACKET_TYPE_PUBCOMP );
 800abc8:	79fb      	ldrb	r3, [r7, #7]
 800abca:	2b70      	cmp	r3, #112	@ 0x70
 800abcc:	d006      	beq.n	800abdc <getAckFromPacketType+0x48>
 800abce:	4b07      	ldr	r3, [pc, #28]	@ (800abec <getAckFromPacketType+0x58>)
 800abd0:	4a07      	ldr	r2, [pc, #28]	@ (800abf0 <getAckFromPacketType+0x5c>)
 800abd2:	f240 31d9 	movw	r1, #985	@ 0x3d9
 800abd6:	4807      	ldr	r0, [pc, #28]	@ (800abf4 <getAckFromPacketType+0x60>)
 800abd8:	f006 fe86 	bl	80118e8 <__assert_func>
            ackType = MQTTPubcomp;
 800abdc:	2303      	movs	r3, #3
 800abde:	73fb      	strb	r3, [r7, #15]
            break;
 800abe0:	bf00      	nop
    }

    return ackType;
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}
 800abec:	08013c40 	.word	0x08013c40
 800abf0:	080146bc 	.word	0x080146bc
 800abf4:	08013aa8 	.word	0x08013aa8

0800abf8 <recvExact>:

/*-----------------------------------------------------------*/

static int32_t recvExact( MQTTContext_t * pContext,
                          size_t bytesToRecv )
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b08c      	sub	sp, #48	@ 0x30
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
    uint8_t * pIndex = NULL;
 800ac02:	2300      	movs	r3, #0
 800ac04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t bytesRemaining = bytesToRecv;
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	62bb      	str	r3, [r7, #40]	@ 0x28
    int32_t totalBytesRecvd = 0, bytesRecvd;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t lastDataRecvTimeMs = 0U, timeSinceLastRecvMs = 0U;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	623b      	str	r3, [r7, #32]
 800ac12:	2300      	movs	r3, #0
 800ac14:	61bb      	str	r3, [r7, #24]
    TransportRecv_t recvFunc = NULL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	77fb      	strb	r3, [r7, #31]

    assert( pContext != NULL );
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d106      	bne.n	800ac36 <recvExact+0x3e>
 800ac28:	4b48      	ldr	r3, [pc, #288]	@ (800ad4c <recvExact+0x154>)
 800ac2a:	4a49      	ldr	r2, [pc, #292]	@ (800ad50 <recvExact+0x158>)
 800ac2c:	f240 31ee 	movw	r1, #1006	@ 0x3ee
 800ac30:	4848      	ldr	r0, [pc, #288]	@ (800ad54 <recvExact+0x15c>)
 800ac32:	f006 fe59 	bl	80118e8 <__assert_func>
    assert( bytesToRecv <= pContext->networkBuffer.size );
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac3a:	683a      	ldr	r2, [r7, #0]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d906      	bls.n	800ac4e <recvExact+0x56>
 800ac40:	4b45      	ldr	r3, [pc, #276]	@ (800ad58 <recvExact+0x160>)
 800ac42:	4a43      	ldr	r2, [pc, #268]	@ (800ad50 <recvExact+0x158>)
 800ac44:	f240 31ef 	movw	r1, #1007	@ 0x3ef
 800ac48:	4842      	ldr	r0, [pc, #264]	@ (800ad54 <recvExact+0x15c>)
 800ac4a:	f006 fe4d 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d106      	bne.n	800ac64 <recvExact+0x6c>
 800ac56:	4b41      	ldr	r3, [pc, #260]	@ (800ad5c <recvExact+0x164>)
 800ac58:	4a3d      	ldr	r2, [pc, #244]	@ (800ad50 <recvExact+0x158>)
 800ac5a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 800ac5e:	483d      	ldr	r0, [pc, #244]	@ (800ad54 <recvExact+0x15c>)
 800ac60:	f006 fe42 	bl	80118e8 <__assert_func>
    assert( pContext->transportInterface.recv != NULL );
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	691b      	ldr	r3, [r3, #16]
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d106      	bne.n	800ac7a <recvExact+0x82>
 800ac6c:	4b3c      	ldr	r3, [pc, #240]	@ (800ad60 <recvExact+0x168>)
 800ac6e:	4a38      	ldr	r2, [pc, #224]	@ (800ad50 <recvExact+0x158>)
 800ac70:	f240 31f1 	movw	r1, #1009	@ 0x3f1
 800ac74:	4837      	ldr	r0, [pc, #220]	@ (800ad54 <recvExact+0x15c>)
 800ac76:	f006 fe37 	bl	80118e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a1b      	ldr	r3, [r3, #32]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d106      	bne.n	800ac90 <recvExact+0x98>
 800ac82:	4b38      	ldr	r3, [pc, #224]	@ (800ad64 <recvExact+0x16c>)
 800ac84:	4a32      	ldr	r2, [pc, #200]	@ (800ad50 <recvExact+0x158>)
 800ac86:	f240 31f2 	movw	r1, #1010	@ 0x3f2
 800ac8a:	4832      	ldr	r0, [pc, #200]	@ (800ad54 <recvExact+0x15c>)
 800ac8c:	f006 fe2c 	bl	80118e8 <__assert_func>

    pIndex = pContext->networkBuffer.pBuffer;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6a1b      	ldr	r3, [r3, #32]
 800ac94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    recvFunc = pContext->transportInterface.recv;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	617b      	str	r3, [r7, #20]
    getTimeStampMs = pContext->getTime;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca0:	613b      	str	r3, [r7, #16]

    /* Part of the MQTT packet has been read before calling this function. */
    lastDataRecvTimeMs = getTimeStampMs();
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	4798      	blx	r3
 800aca6:	6238      	str	r0, [r7, #32]

    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800aca8:	e042      	b.n	800ad30 <recvExact+0x138>
    {
        bytesRecvd = recvFunc( pContext->transportInterface.pNetworkContext,
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	69d8      	ldr	r0, [r3, #28]
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acb4:	4798      	blx	r3
 800acb6:	60f8      	str	r0, [r7, #12]
                               pIndex,
                               bytesRemaining );

        if( bytesRecvd < 0 )
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	da0d      	bge.n	800acda <recvExact+0xe2>
        {
            LogError( ( "Network error while receiving packet: ReturnCode=%ld.",
                        ( long int ) bytesRecvd ) );
            totalBytesRecvd = bytesRecvd;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	627b      	str	r3, [r7, #36]	@ 0x24
            receiveError = true;
 800acc2:	2301      	movs	r3, #1
 800acc4:	77fb      	strb	r3, [r7, #31]

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            if( pContext->connectStatus == MQTTConnected )
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800accc:	2b01      	cmp	r3, #1
 800acce:	d12f      	bne.n	800ad30 <recvExact+0x138>
            {
                pContext->connectStatus = MQTTDisconnectPending;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2202      	movs	r2, #2
 800acd4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800acd8:	e02a      	b.n	800ad30 <recvExact+0x138>
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }
        else if( bytesRecvd > 0 )
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	dd1a      	ble.n	800ad16 <recvExact+0x11e>
        {
            /* Reset the starting time as we have received some data from the network. */
            lastDataRecvTimeMs = getTimeStampMs();
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	4798      	blx	r3
 800ace4:	6238      	str	r0, [r7, #32]
            /* It is a bug in the application's transport receive implementation
             * if more bytes than expected are received. To avoid a possible
             * overflow in converting bytesRemaining from unsigned to signed,
             * this assert must exist after the check for bytesRecvd being
             * negative. */
            assert( ( size_t ) bytesRecvd <= bytesRemaining );
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800acea:	429a      	cmp	r2, r3
 800acec:	d206      	bcs.n	800acfc <recvExact+0x104>
 800acee:	4b1e      	ldr	r3, [pc, #120]	@ (800ad68 <recvExact+0x170>)
 800acf0:	4a17      	ldr	r2, [pc, #92]	@ (800ad50 <recvExact+0x158>)
 800acf2:	f240 411b 	movw	r1, #1051	@ 0x41b
 800acf6:	4817      	ldr	r0, [pc, #92]	@ (800ad54 <recvExact+0x15c>)
 800acf8:	f006 fdf6 	bl	80118e8 <__assert_func>

            bytesRemaining -= ( size_t ) bytesRecvd;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad00:	1ad3      	subs	r3, r2, r3
 800ad02:	62bb      	str	r3, [r7, #40]	@ 0x28
            totalBytesRecvd += ( int32_t ) bytesRecvd;
 800ad04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	4413      	add	r3, r2
 800ad0a:	627b      	str	r3, [r7, #36]	@ 0x24
            /* Increment the index. */
            pIndex = &pIndex[ bytesRecvd ];
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad10:	4413      	add	r3, r2
 800ad12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad14:	e00c      	b.n	800ad30 <recvExact+0x138>
                        ( long int ) totalBytesRecvd ) );
        }
        else
        {
            /* No bytes were read from the network. */
            timeSinceLastRecvMs = calculateElapsedTime( getTimeStampMs(), lastDataRecvTimeMs );
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	4798      	blx	r3
 800ad1a:	4603      	mov	r3, r0
 800ad1c:	6a39      	ldr	r1, [r7, #32]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f7ff ff2a 	bl	800ab78 <calculateElapsedTime>
 800ad24:	61b8      	str	r0, [r7, #24]

            /* Check for timeout if we have been waiting to receive any byte on the network. */
            if( timeSinceLastRecvMs >= MQTT_RECV_POLLING_TIMEOUT_MS )
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	2b09      	cmp	r3, #9
 800ad2a:	d901      	bls.n	800ad30 <recvExact+0x138>
            {
                LogError( ( "Unable to receive packet: Timed out in transport recv." ) );
                receiveError = true;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	77fb      	strb	r3, [r7, #31]
    while( ( bytesRemaining > 0U ) && ( receiveError == false ) )
 800ad30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d005      	beq.n	800ad42 <recvExact+0x14a>
 800ad36:	7ffb      	ldrb	r3, [r7, #31]
 800ad38:	f083 0301 	eor.w	r3, r3, #1
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d1b3      	bne.n	800acaa <recvExact+0xb2>
            }
        }
    }

    return totalBytesRecvd;
 800ad42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3730      	adds	r7, #48	@ 0x30
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	08013b84 	.word	0x08013b84
 800ad50:	080146d4 	.word	0x080146d4
 800ad54:	08013aa8 	.word	0x08013aa8
 800ad58:	08013c68 	.word	0x08013c68
 800ad5c:	08013ba8 	.word	0x08013ba8
 800ad60:	08013c94 	.word	0x08013c94
 800ad64:	08013cc0 	.word	0x08013cc0
 800ad68:	08013ce8 	.word	0x08013ce8

0800ad6c <discardPacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t discardPacket( MQTTContext_t * pContext,
                                   size_t remainingLength,
                                   uint32_t timeoutMs )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b08c      	sub	sp, #48	@ 0x30
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	60f8      	str	r0, [r7, #12]
 800ad74:	60b9      	str	r1, [r7, #8]
 800ad76:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTRecvFailed;
 800ad78:	2304      	movs	r3, #4
 800ad7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int32_t bytesReceived = 0;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	61fb      	str	r3, [r7, #28]
    size_t bytesToReceive = 0U;
 800ad82:	2300      	movs	r3, #0
 800ad84:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t totalBytesReceived = 0U;
 800ad86:	2300      	movs	r3, #0
 800ad88:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t entryTimeMs = 0U;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	61bb      	str	r3, [r7, #24]
    uint32_t elapsedTimeMs = 0U;
 800ad8e:	2300      	movs	r3, #0
 800ad90:	617b      	str	r3, [r7, #20]
    MQTTGetCurrentTimeFunc_t getTimeStampMs = NULL;
 800ad92:	2300      	movs	r3, #0
 800ad94:	613b      	str	r3, [r7, #16]
    bool receiveError = false;
 800ad96:	2300      	movs	r3, #0
 800ad98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    assert( pContext != NULL );
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d106      	bne.n	800adb0 <discardPacket+0x44>
 800ada2:	4b2f      	ldr	r3, [pc, #188]	@ (800ae60 <discardPacket+0xf4>)
 800ada4:	4a2f      	ldr	r2, [pc, #188]	@ (800ae64 <discardPacket+0xf8>)
 800ada6:	f240 4146 	movw	r1, #1094	@ 0x446
 800adaa:	482f      	ldr	r0, [pc, #188]	@ (800ae68 <discardPacket+0xfc>)
 800adac:	f006 fd9c 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d106      	bne.n	800adc6 <discardPacket+0x5a>
 800adb8:	4b2c      	ldr	r3, [pc, #176]	@ (800ae6c <discardPacket+0x100>)
 800adba:	4a2a      	ldr	r2, [pc, #168]	@ (800ae64 <discardPacket+0xf8>)
 800adbc:	f240 4147 	movw	r1, #1095	@ 0x447
 800adc0:	4829      	ldr	r0, [pc, #164]	@ (800ae68 <discardPacket+0xfc>)
 800adc2:	f006 fd91 	bl	80118e8 <__assert_func>

    bytesToReceive = pContext->networkBuffer.size;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adca:	62bb      	str	r3, [r7, #40]	@ 0x28
    getTimeStampMs = pContext->getTime;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add0:	613b      	str	r3, [r7, #16]

    entryTimeMs = getTimeStampMs();
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	4798      	blx	r3
 800add6:	61b8      	str	r0, [r7, #24]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800add8:	e029      	b.n	800ae2e <discardPacket+0xc2>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800adda:	68ba      	ldr	r2, [r7, #8]
 800addc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adde:	1ad3      	subs	r3, r2, r3
 800ade0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ade2:	429a      	cmp	r2, r3
 800ade4:	d903      	bls.n	800adee <discardPacket+0x82>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800ade6:	68ba      	ldr	r2, [r7, #8]
 800ade8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adea:	1ad3      	subs	r3, r2, r3
 800adec:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800adee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800adf0:	68f8      	ldr	r0, [r7, #12]
 800adf2:	f7ff ff01 	bl	800abf8 <recvExact>
 800adf6:	61f8      	str	r0, [r7, #28]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800adf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adfa:	69fa      	ldr	r2, [r7, #28]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d003      	beq.n	800ae08 <discardPacket+0x9c>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800ae00:	2301      	movs	r3, #1
 800ae02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ae06:	e012      	b.n	800ae2e <discardPacket+0xc2>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800ae08:	69fb      	ldr	r3, [r7, #28]
 800ae0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae0c:	4413      	add	r3, r2
 800ae0e:	627b      	str	r3, [r7, #36]	@ 0x24

            elapsedTimeMs = calculateElapsedTime( getTimeStampMs(), entryTimeMs );
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	4798      	blx	r3
 800ae14:	4603      	mov	r3, r0
 800ae16:	69b9      	ldr	r1, [r7, #24]
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7ff fead 	bl	800ab78 <calculateElapsedTime>
 800ae1e:	6178      	str	r0, [r7, #20]

            /* Check for timeout. */
            if( elapsedTimeMs >= timeoutMs )
 800ae20:	697a      	ldr	r2, [r7, #20]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d302      	bcc.n	800ae2e <discardPacket+0xc2>
            {
                LogError( ( "Time expired while discarding packet." ) );
                receiveError = true;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800ae2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d206      	bcs.n	800ae44 <discardPacket+0xd8>
 800ae36:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ae3a:	f083 0301 	eor.w	r3, r3, #1
 800ae3e:	b2db      	uxtb	r3, r3
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1ca      	bne.n	800adda <discardPacket+0x6e>
            }
        }
    }

    if( totalBytesReceived == remainingLength )
 800ae44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae46:	68bb      	ldr	r3, [r7, #8]
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d102      	bne.n	800ae52 <discardPacket+0xe6>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800ae4c:	2307      	movs	r3, #7
 800ae4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800ae52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3730      	adds	r7, #48	@ 0x30
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	08013b84 	.word	0x08013b84
 800ae64:	080146e0 	.word	0x080146e0
 800ae68:	08013aa8 	.word	0x08013aa8
 800ae6c:	08013ba8 	.word	0x08013ba8

0800ae70 <discardStoredPacket>:

/*-----------------------------------------------------------*/

static MQTTStatus_t discardStoredPacket( MQTTContext_t * pContext,
                                         const MQTTPacketInfo_t * pPacketInfo )
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b08a      	sub	sp, #40	@ 0x28
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTRecvFailed;
 800ae7a:	2304      	movs	r3, #4
 800ae7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    int32_t bytesReceived = 0;
 800ae80:	2300      	movs	r3, #0
 800ae82:	617b      	str	r3, [r7, #20]
    size_t bytesToReceive = 0U;
 800ae84:	2300      	movs	r3, #0
 800ae86:	623b      	str	r3, [r7, #32]
    uint32_t totalBytesReceived = 0U;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	61fb      	str	r3, [r7, #28]
    bool receiveError = false;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	76fb      	strb	r3, [r7, #27]
    size_t mqttPacketSize = 0;
 800ae90:	2300      	movs	r3, #0
 800ae92:	613b      	str	r3, [r7, #16]
    size_t remainingLength;

    assert( pContext != NULL );
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d106      	bne.n	800aea8 <discardStoredPacket+0x38>
 800ae9a:	4b34      	ldr	r3, [pc, #208]	@ (800af6c <discardStoredPacket+0xfc>)
 800ae9c:	4a34      	ldr	r2, [pc, #208]	@ (800af70 <discardStoredPacket+0x100>)
 800ae9e:	f240 4186 	movw	r1, #1158	@ 0x486
 800aea2:	4834      	ldr	r0, [pc, #208]	@ (800af74 <discardStoredPacket+0x104>)
 800aea4:	f006 fd20 	bl	80118e8 <__assert_func>
    assert( pPacketInfo != NULL );
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d106      	bne.n	800aebc <discardStoredPacket+0x4c>
 800aeae:	4b32      	ldr	r3, [pc, #200]	@ (800af78 <discardStoredPacket+0x108>)
 800aeb0:	4a2f      	ldr	r2, [pc, #188]	@ (800af70 <discardStoredPacket+0x100>)
 800aeb2:	f240 4187 	movw	r1, #1159	@ 0x487
 800aeb6:	482f      	ldr	r0, [pc, #188]	@ (800af74 <discardStoredPacket+0x104>)
 800aeb8:	f006 fd16 	bl	80118e8 <__assert_func>

    mqttPacketSize = pPacketInfo->remainingLength + pPacketInfo->headerLength;
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	689a      	ldr	r2, [r3, #8]
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	68db      	ldr	r3, [r3, #12]
 800aec4:	4413      	add	r3, r2
 800aec6:	613b      	str	r3, [r7, #16]

    /* Assert that the packet being discarded is bigger than the
     * receive buffer. */
    assert( mqttPacketSize > pContext->networkBuffer.size );
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	429a      	cmp	r2, r3
 800aed0:	d806      	bhi.n	800aee0 <discardStoredPacket+0x70>
 800aed2:	4b2a      	ldr	r3, [pc, #168]	@ (800af7c <discardStoredPacket+0x10c>)
 800aed4:	4a26      	ldr	r2, [pc, #152]	@ (800af70 <discardStoredPacket+0x100>)
 800aed6:	f240 418d 	movw	r1, #1165	@ 0x48d
 800aeda:	4826      	ldr	r0, [pc, #152]	@ (800af74 <discardStoredPacket+0x104>)
 800aedc:	f006 fd04 	bl	80118e8 <__assert_func>

    /* Discard these many bytes at a time. */
    bytesToReceive = pContext->networkBuffer.size;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aee4:	623b      	str	r3, [r7, #32]

    /* Number of bytes depicted by 'index' have already been received. */
    remainingLength = mqttPacketSize - pContext->index;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeea:	693a      	ldr	r2, [r7, #16]
 800aeec:	1ad3      	subs	r3, r2, r3
 800aeee:	60fb      	str	r3, [r7, #12]

    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800aef0:	e019      	b.n	800af26 <discardStoredPacket+0xb6>
    {
        if( ( remainingLength - totalBytesReceived ) < bytesToReceive )
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	6a3a      	ldr	r2, [r7, #32]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	d903      	bls.n	800af06 <discardStoredPacket+0x96>
        {
            bytesToReceive = remainingLength - totalBytesReceived;
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	69fb      	ldr	r3, [r7, #28]
 800af02:	1ad3      	subs	r3, r2, r3
 800af04:	623b      	str	r3, [r7, #32]
        }

        bytesReceived = recvExact( pContext, bytesToReceive );
 800af06:	6a39      	ldr	r1, [r7, #32]
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f7ff fe75 	bl	800abf8 <recvExact>
 800af0e:	6178      	str	r0, [r7, #20]

        if( bytesReceived != ( int32_t ) bytesToReceive )
 800af10:	6a3b      	ldr	r3, [r7, #32]
 800af12:	697a      	ldr	r2, [r7, #20]
 800af14:	429a      	cmp	r2, r3
 800af16:	d002      	beq.n	800af1e <discardStoredPacket+0xae>
        {
            LogError( ( "Receive error while discarding packet."
                        "ReceivedBytes=%ld, ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            receiveError = true;
 800af18:	2301      	movs	r3, #1
 800af1a:	76fb      	strb	r3, [r7, #27]
 800af1c:	e003      	b.n	800af26 <discardStoredPacket+0xb6>
        }
        else
        {
            totalBytesReceived += ( uint32_t ) bytesReceived;
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	69fa      	ldr	r2, [r7, #28]
 800af22:	4413      	add	r3, r2
 800af24:	61fb      	str	r3, [r7, #28]
    while( ( totalBytesReceived < remainingLength ) && ( receiveError == false ) )
 800af26:	69fa      	ldr	r2, [r7, #28]
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d205      	bcs.n	800af3a <discardStoredPacket+0xca>
 800af2e:	7efb      	ldrb	r3, [r7, #27]
 800af30:	f083 0301 	eor.w	r3, r3, #1
 800af34:	b2db      	uxtb	r3, r3
 800af36:	2b00      	cmp	r3, #0
 800af38:	d1db      	bne.n	800aef2 <discardStoredPacket+0x82>
        }
    }

    if( totalBytesReceived == remainingLength )
 800af3a:	69fa      	ldr	r2, [r7, #28]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	429a      	cmp	r2, r3
 800af40:	d102      	bne.n	800af48 <discardStoredPacket+0xd8>
    {
        LogError( ( "Dumped packet. DumpedBytes=%lu.",
                    ( unsigned long ) totalBytesReceived ) );
        /* Packet dumped, so no data is available. */
        status = MQTTNoDataAvailable;
 800af42:	2307      	movs	r3, #7
 800af44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Clear the buffer */
    ( void ) memset( pContext->networkBuffer.pBuffer,
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6a18      	ldr	r0, [r3, #32]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af50:	461a      	mov	r2, r3
 800af52:	2100      	movs	r1, #0
 800af54:	f006 ff84 	bl	8011e60 <memset>
                     0,
                     pContext->networkBuffer.size );

    /* Reset the index. */
    pContext->index = 0;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	641a      	str	r2, [r3, #64]	@ 0x40

    return status;
 800af5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800af62:	4618      	mov	r0, r3
 800af64:	3728      	adds	r7, #40	@ 0x28
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	08013b84 	.word	0x08013b84
 800af70:	080146f0 	.word	0x080146f0
 800af74:	08013aa8 	.word	0x08013aa8
 800af78:	08013d10 	.word	0x08013d10
 800af7c:	08013d24 	.word	0x08013d24

0800af80 <receivePacket>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receivePacket( MQTTContext_t * pContext,
                                   MQTTPacketInfo_t incomingPacket,
                                   uint32_t remainingTimeMs )
{
 800af80:	b084      	sub	sp, #16
 800af82:	b580      	push	{r7, lr}
 800af84:	b086      	sub	sp, #24
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
 800af8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800af8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    MQTTStatus_t status = MQTTSuccess;
 800af92:	2300      	movs	r3, #0
 800af94:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800af96:	2300      	movs	r3, #0
 800af98:	613b      	str	r3, [r7, #16]
    size_t bytesToReceive = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d106      	bne.n	800afb2 <receivePacket+0x32>
 800afa4:	4b1a      	ldr	r3, [pc, #104]	@ (800b010 <receivePacket+0x90>)
 800afa6:	4a1b      	ldr	r2, [pc, #108]	@ (800b014 <receivePacket+0x94>)
 800afa8:	f240 41c9 	movw	r1, #1225	@ 0x4c9
 800afac:	481a      	ldr	r0, [pc, #104]	@ (800b018 <receivePacket+0x98>)
 800afae:	f006 fc9b 	bl	80118e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6a1b      	ldr	r3, [r3, #32]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d106      	bne.n	800afc8 <receivePacket+0x48>
 800afba:	4b18      	ldr	r3, [pc, #96]	@ (800b01c <receivePacket+0x9c>)
 800afbc:	4a15      	ldr	r2, [pc, #84]	@ (800b014 <receivePacket+0x94>)
 800afbe:	f240 41ca 	movw	r1, #1226	@ 0x4ca
 800afc2:	4815      	ldr	r0, [pc, #84]	@ (800b018 <receivePacket+0x98>)
 800afc4:	f006 fc90 	bl	80118e8 <__assert_func>

    if( incomingPacket.remainingLength > pContext->networkBuffer.size )
 800afc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afce:	429a      	cmp	r2, r3
 800afd0:	d908      	bls.n	800afe4 <receivePacket+0x64>
        LogError( ( "Incoming packet will be dumped: "
                    "Packet length exceeds network buffer size."
                    "PacketSize=%lu, NetworkBufferSize=%lu.",
                    ( unsigned long ) incomingPacket.remainingLength,
                    ( unsigned long ) pContext->networkBuffer.size ) );
        status = discardPacket( pContext,
 800afd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800afd6:	4619      	mov	r1, r3
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f7ff fec7 	bl	800ad6c <discardPacket>
 800afde:	4603      	mov	r3, r0
 800afe0:	75fb      	strb	r3, [r7, #23]
 800afe2:	e00c      	b.n	800affe <receivePacket+0x7e>
                                incomingPacket.remainingLength,
                                remainingTimeMs );
    }
    else
    {
        bytesToReceive = incomingPacket.remainingLength;
 800afe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800afe6:	60fb      	str	r3, [r7, #12]
        bytesReceived = recvExact( pContext, bytesToReceive );
 800afe8:	68f9      	ldr	r1, [r7, #12]
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f7ff fe04 	bl	800abf8 <recvExact>
 800aff0:	6138      	str	r0, [r7, #16]

        if( bytesReceived == ( int32_t ) bytesToReceive )
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	693a      	ldr	r2, [r7, #16]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d001      	beq.n	800affe <receivePacket+0x7e>
        {
            LogError( ( "Packet reception failed. ReceivedBytes=%ld, "
                        "ExpectedBytes=%lu.",
                        ( long int ) bytesReceived,
                        ( unsigned long ) bytesToReceive ) );
            status = MQTTRecvFailed;
 800affa:	2304      	movs	r3, #4
 800affc:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800affe:	7dfb      	ldrb	r3, [r7, #23]
}
 800b000:	4618      	mov	r0, r3
 800b002:	3718      	adds	r7, #24
 800b004:	46bd      	mov	sp, r7
 800b006:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b00a:	b004      	add	sp, #16
 800b00c:	4770      	bx	lr
 800b00e:	bf00      	nop
 800b010:	08013b84 	.word	0x08013b84
 800b014:	08014704 	.word	0x08014704
 800b018:	08013aa8 	.word	0x08013aa8
 800b01c:	08013cc0 	.word	0x08013cc0

0800b020 <getAckTypeToSend>:

/*-----------------------------------------------------------*/

static uint8_t getAckTypeToSend( MQTTPublishState_t state )
{
 800b020:	b480      	push	{r7}
 800b022:	b085      	sub	sp, #20
 800b024:	af00      	add	r7, sp, #0
 800b026:	4603      	mov	r3, r0
 800b028:	71fb      	strb	r3, [r7, #7]
    uint8_t packetTypeByte = 0U;
 800b02a:	2300      	movs	r3, #0
 800b02c:	73fb      	strb	r3, [r7, #15]

    switch( state )
 800b02e:	79fb      	ldrb	r3, [r7, #7]
 800b030:	3b02      	subs	r3, #2
 800b032:	2b03      	cmp	r3, #3
 800b034:	d816      	bhi.n	800b064 <getAckTypeToSend+0x44>
 800b036:	a201      	add	r2, pc, #4	@ (adr r2, 800b03c <getAckTypeToSend+0x1c>)
 800b038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b03c:	0800b04d 	.word	0x0800b04d
 800b040:	0800b053 	.word	0x0800b053
 800b044:	0800b059 	.word	0x0800b059
 800b048:	0800b05f 	.word	0x0800b05f
    {
        case MQTTPubAckSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBACK;
 800b04c:	2340      	movs	r3, #64	@ 0x40
 800b04e:	73fb      	strb	r3, [r7, #15]
            break;
 800b050:	e009      	b.n	800b066 <getAckTypeToSend+0x46>

        case MQTTPubRecSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREC;
 800b052:	2350      	movs	r3, #80	@ 0x50
 800b054:	73fb      	strb	r3, [r7, #15]
            break;
 800b056:	e006      	b.n	800b066 <getAckTypeToSend+0x46>

        case MQTTPubRelSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBREL;
 800b058:	2362      	movs	r3, #98	@ 0x62
 800b05a:	73fb      	strb	r3, [r7, #15]
            break;
 800b05c:	e003      	b.n	800b066 <getAckTypeToSend+0x46>

        case MQTTPubCompSend:
            packetTypeByte = MQTT_PACKET_TYPE_PUBCOMP;
 800b05e:	2370      	movs	r3, #112	@ 0x70
 800b060:	73fb      	strb	r3, [r7, #15]
            break;
 800b062:	e000      	b.n	800b066 <getAckTypeToSend+0x46>

        default:
            /* Take no action for states that do not require sending an ack. */
            break;
 800b064:	bf00      	nop
    }

    return packetTypeByte;
 800b066:	7bfb      	ldrb	r3, [r7, #15]
}
 800b068:	4618      	mov	r0, r3
 800b06a:	3714      	adds	r7, #20
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <sendPublishAcks>:
/*-----------------------------------------------------------*/

static MQTTStatus_t sendPublishAcks( MQTTContext_t * pContext,
                                     uint16_t packetId,
                                     MQTTPublishState_t publishState )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b08a      	sub	sp, #40	@ 0x28
 800b078:	af02      	add	r7, sp, #8
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	460b      	mov	r3, r1
 800b07e:	807b      	strh	r3, [r7, #2]
 800b080:	4613      	mov	r3, r2
 800b082:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800b084:	2300      	movs	r3, #0
 800b086:	77fb      	strb	r3, [r7, #31]
    MQTTPublishState_t newState = MQTTStateNull;
 800b088:	2300      	movs	r3, #0
 800b08a:	753b      	strb	r3, [r7, #20]
    int32_t sendResult = 0;
 800b08c:	2300      	movs	r3, #0
 800b08e:	61bb      	str	r3, [r7, #24]
    uint8_t packetTypeByte = 0U;
 800b090:	2300      	movs	r3, #0
 800b092:	75fb      	strb	r3, [r7, #23]
    MQTTPubAckType_t packetType;
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;
    uint8_t pubAckPacket[ MQTT_PUBLISH_ACK_PACKET_SIZE ];

    localBuffer.pBuffer = pubAckPacket;
 800b094:	f107 0308 	add.w	r3, r7, #8
 800b098:	60fb      	str	r3, [r7, #12]
    localBuffer.size = MQTT_PUBLISH_ACK_PACKET_SIZE;
 800b09a:	2304      	movs	r3, #4
 800b09c:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d106      	bne.n	800b0b2 <sendPublishAcks+0x3e>
 800b0a4:	4b2a      	ldr	r3, [pc, #168]	@ (800b150 <sendPublishAcks+0xdc>)
 800b0a6:	4a2b      	ldr	r2, [pc, #172]	@ (800b154 <sendPublishAcks+0xe0>)
 800b0a8:	f240 5121 	movw	r1, #1313	@ 0x521
 800b0ac:	482a      	ldr	r0, [pc, #168]	@ (800b158 <sendPublishAcks+0xe4>)
 800b0ae:	f006 fc1b 	bl	80118e8 <__assert_func>

    packetTypeByte = getAckTypeToSend( publishState );
 800b0b2:	787b      	ldrb	r3, [r7, #1]
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	f7ff ffb3 	bl	800b020 <getAckTypeToSend>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	75fb      	strb	r3, [r7, #23]

    if( packetTypeByte != 0U )
 800b0be:	7dfb      	ldrb	r3, [r7, #23]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d040      	beq.n	800b146 <sendPublishAcks+0xd2>
    {
        packetType = getAckFromPacketType( packetTypeByte );
 800b0c4:	7dfb      	ldrb	r3, [r7, #23]
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7ff fd64 	bl	800ab94 <getAckFromPacketType>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	75bb      	strb	r3, [r7, #22]

        status = MQTT_SerializeAck( &localBuffer,
 800b0d0:	887a      	ldrh	r2, [r7, #2]
 800b0d2:	7df9      	ldrb	r1, [r7, #23]
 800b0d4:	f107 030c 	add.w	r3, r7, #12
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f002 f830 	bl	800d13e <MQTT_SerializeAck>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	77fb      	strb	r3, [r7, #31]
                                    packetTypeByte,
                                    packetId );

        if( status == MQTTSuccess )
 800b0e2:	7ffb      	ldrb	r3, [r7, #31]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d11c      	bne.n	800b122 <sendPublishAcks+0xae>
        {
            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            connectStatus = pContext->connectStatus;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b0ee:	757b      	strb	r3, [r7, #21]

            if( connectStatus != MQTTConnected )
 800b0f0:	7d7b      	ldrb	r3, [r7, #21]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d006      	beq.n	800b104 <sendPublishAcks+0x90>
            {
                status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800b0f6:	7d7b      	ldrb	r3, [r7, #21]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d101      	bne.n	800b100 <sendPublishAcks+0x8c>
 800b0fc:	230d      	movs	r3, #13
 800b0fe:	e000      	b.n	800b102 <sendPublishAcks+0x8e>
 800b100:	230e      	movs	r3, #14
 800b102:	77fb      	strb	r3, [r7, #31]
            }

            if( status == MQTTSuccess )
 800b104:	7ffb      	ldrb	r3, [r7, #31]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d10b      	bne.n	800b122 <sendPublishAcks+0xae>
            {
                /* Here, we are not using the vector approach for efficiency. There is just one buffer
                 * to be sent which can be achieved with a normal send call. */
                sendResult = sendBuffer( pContext,
                                         localBuffer.pBuffer,
 800b10a:	68fb      	ldr	r3, [r7, #12]
                sendResult = sendBuffer( pContext,
 800b10c:	2204      	movs	r2, #4
 800b10e:	4619      	mov	r1, r3
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f7ff fc97 	bl	800aa44 <sendBuffer>
 800b116:	61b8      	str	r0, [r7, #24]
                                         MQTT_PUBLISH_ACK_PACKET_SIZE );

                if( sendResult < ( int32_t ) MQTT_PUBLISH_ACK_PACKET_SIZE )
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	2b03      	cmp	r3, #3
 800b11c:	dc01      	bgt.n	800b122 <sendPublishAcks+0xae>
                {
                    status = MQTTSendFailed;
 800b11e:	2303      	movs	r3, #3
 800b120:	77fb      	strb	r3, [r7, #31]
            }

            MQTT_POST_STATE_UPDATE_HOOK( pContext );
        }

        if( status == MQTTSuccess )
 800b122:	7ffb      	ldrb	r3, [r7, #31]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10e      	bne.n	800b146 <sendPublishAcks+0xd2>
        {
            pContext->controlPacketSent = true;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

            MQTT_PRE_STATE_UPDATE_HOOK( pContext );

            status = MQTT_UpdateStateAck( pContext,
 800b130:	7dba      	ldrb	r2, [r7, #22]
 800b132:	8879      	ldrh	r1, [r7, #2]
 800b134:	f107 0314 	add.w	r3, r7, #20
 800b138:	9300      	str	r3, [sp, #0]
 800b13a:	2300      	movs	r3, #0
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f002 fef9 	bl	800df34 <MQTT_UpdateStateAck>
 800b142:	4603      	mov	r3, r0
 800b144:	77fb      	strb	r3, [r7, #31]
                        ( unsigned int ) packetTypeByte, ( long int ) sendResult,
                        MQTT_PUBLISH_ACK_PACKET_SIZE ) );
        }
    }

    return status;
 800b146:	7ffb      	ldrb	r3, [r7, #31]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3720      	adds	r7, #32
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}
 800b150:	08013b84 	.word	0x08013b84
 800b154:	08014714 	.word	0x08014714
 800b158:	08013aa8 	.word	0x08013aa8

0800b15c <handleKeepAlive>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleKeepAlive( MQTTContext_t * pContext )
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b088      	sub	sp, #32
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800b164:	2300      	movs	r3, #0
 800b166:	77fb      	strb	r3, [r7, #31]
    uint32_t now = 0U;
 800b168:	2300      	movs	r3, #0
 800b16a:	617b      	str	r3, [r7, #20]
    uint32_t packetTxTimeoutMs = 0U;
 800b16c:	2300      	movs	r3, #0
 800b16e:	61bb      	str	r3, [r7, #24]
    uint32_t lastPacketTxTime = 0U;
 800b170:	2300      	movs	r3, #0
 800b172:	613b      	str	r3, [r7, #16]

    assert( pContext != NULL );
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d106      	bne.n	800b188 <handleKeepAlive+0x2c>
 800b17a:	4b33      	ldr	r3, [pc, #204]	@ (800b248 <handleKeepAlive+0xec>)
 800b17c:	4a33      	ldr	r2, [pc, #204]	@ (800b24c <handleKeepAlive+0xf0>)
 800b17e:	f240 5172 	movw	r1, #1394	@ 0x572
 800b182:	4833      	ldr	r0, [pc, #204]	@ (800b250 <handleKeepAlive+0xf4>)
 800b184:	f006 fbb0 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d106      	bne.n	800b19e <handleKeepAlive+0x42>
 800b190:	4b30      	ldr	r3, [pc, #192]	@ (800b254 <handleKeepAlive+0xf8>)
 800b192:	4a2e      	ldr	r2, [pc, #184]	@ (800b24c <handleKeepAlive+0xf0>)
 800b194:	f240 5173 	movw	r1, #1395	@ 0x573
 800b198:	482d      	ldr	r0, [pc, #180]	@ (800b250 <handleKeepAlive+0xf4>)
 800b19a:	f006 fba5 	bl	80118e8 <__assert_func>

    now = pContext->getTime();
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1a2:	4798      	blx	r3
 800b1a4:	6178      	str	r0, [r7, #20]

    packetTxTimeoutMs = 1000U * ( uint32_t ) pContext->keepAliveIntervalSec;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b1b2:	fb02 f303 	mul.w	r3, r2, r3
 800b1b6:	61bb      	str	r3, [r7, #24]

    if( PACKET_TX_TIMEOUT_MS < packetTxTimeoutMs )
 800b1b8:	69bb      	ldr	r3, [r7, #24]
 800b1ba:	f247 5230 	movw	r2, #30000	@ 0x7530
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d902      	bls.n	800b1c8 <handleKeepAlive+0x6c>
    {
        packetTxTimeoutMs = PACKET_TX_TIMEOUT_MS;
 800b1c2:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b1c6:	61bb      	str	r3, [r7, #24]
    }

    /* If keep alive interval is 0, it is disabled. */
    if( pContext->waitingForPingResp == true )
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d00d      	beq.n	800b1ee <handleKeepAlive+0x92>
    {
        /* Has time expired? */
        if( calculateElapsedTime( now, pContext->pingReqSendTimeMs ) >
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	6978      	ldr	r0, [r7, #20]
 800b1da:	f7ff fccd 	bl	800ab78 <calculateElapsedTime>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d92a      	bls.n	800b23e <handleKeepAlive+0xe2>
            MQTT_PINGRESP_TIMEOUT_MS )
        {
            status = MQTTKeepAliveTimeout;
 800b1e8:	230a      	movs	r3, #10
 800b1ea:	77fb      	strb	r3, [r7, #31]
 800b1ec:	e027      	b.n	800b23e <handleKeepAlive+0xe2>
        }
    }
    else
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );
        lastPacketTxTime = pContext->lastPacketTxTime;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1f2:	613b      	str	r3, [r7, #16]
        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( ( packetTxTimeoutMs != 0U ) && ( calculateElapsedTime( now, lastPacketTxTime ) >= packetTxTimeoutMs ) )
 800b1f4:	69bb      	ldr	r3, [r7, #24]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d00d      	beq.n	800b216 <handleKeepAlive+0xba>
 800b1fa:	6939      	ldr	r1, [r7, #16]
 800b1fc:	6978      	ldr	r0, [r7, #20]
 800b1fe:	f7ff fcbb 	bl	800ab78 <calculateElapsedTime>
 800b202:	4602      	mov	r2, r0
 800b204:	69bb      	ldr	r3, [r7, #24]
 800b206:	4293      	cmp	r3, r2
 800b208:	d805      	bhi.n	800b216 <handleKeepAlive+0xba>
        {
            status = MQTT_Ping( pContext );
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f001 f8aa 	bl	800c364 <MQTT_Ping>
 800b210:	4603      	mov	r3, r0
 800b212:	77fb      	strb	r3, [r7, #31]
 800b214:	e013      	b.n	800b23e <handleKeepAlive+0xe2>
        }
        else
        {
            const uint32_t timeElapsed = calculateElapsedTime( now, pContext->lastPacketRxTime );
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b21a:	4619      	mov	r1, r3
 800b21c:	6978      	ldr	r0, [r7, #20]
 800b21e:	f7ff fcab 	bl	800ab78 <calculateElapsedTime>
 800b222:	60f8      	str	r0, [r7, #12]

            if( ( timeElapsed != 0U ) && ( timeElapsed >= PACKET_RX_TIMEOUT_MS ) )
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d009      	beq.n	800b23e <handleKeepAlive+0xe2>
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b230:	4293      	cmp	r3, r2
 800b232:	d904      	bls.n	800b23e <handleKeepAlive+0xe2>
            {
                status = MQTT_Ping( pContext );
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f001 f895 	bl	800c364 <MQTT_Ping>
 800b23a:	4603      	mov	r3, r0
 800b23c:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    return status;
 800b23e:	7ffb      	ldrb	r3, [r7, #31]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3720      	adds	r7, #32
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	08013b84 	.word	0x08013b84
 800b24c:	08014724 	.word	0x08014724
 800b250:	08013aa8 	.word	0x08013aa8
 800b254:	08013ba8 	.word	0x08013ba8

0800b258 <handleIncomingPublish>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingPublish( MQTTContext_t * pContext,
                                           MQTTPacketInfo_t * pIncomingPacket )
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b08e      	sub	sp, #56	@ 0x38
 800b25c:	af02      	add	r7, sp, #8
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b262:	2300      	movs	r3, #0
 800b264:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint16_t packetIdentifier = 0U;
 800b268:	2300      	movs	r3, #0
 800b26a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    MQTTPublishInfo_t publishInfo;
    MQTTDeserializedInfo_t deserializedInfo;
    bool duplicatePublish = false;
 800b26c:	2300      	movs	r3, #0
 800b26e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    assert( pContext != NULL );
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d106      	bne.n	800b286 <handleIncomingPublish+0x2e>
 800b278:	4b42      	ldr	r3, [pc, #264]	@ (800b384 <handleIncomingPublish+0x12c>)
 800b27a:	4a43      	ldr	r2, [pc, #268]	@ (800b388 <handleIncomingPublish+0x130>)
 800b27c:	f240 51ac 	movw	r1, #1452	@ 0x5ac
 800b280:	4842      	ldr	r0, [pc, #264]	@ (800b38c <handleIncomingPublish+0x134>)
 800b282:	f006 fb31 	bl	80118e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d106      	bne.n	800b29a <handleIncomingPublish+0x42>
 800b28c:	4b40      	ldr	r3, [pc, #256]	@ (800b390 <handleIncomingPublish+0x138>)
 800b28e:	4a3e      	ldr	r2, [pc, #248]	@ (800b388 <handleIncomingPublish+0x130>)
 800b290:	f240 51ad 	movw	r1, #1453	@ 0x5ad
 800b294:	483d      	ldr	r0, [pc, #244]	@ (800b38c <handleIncomingPublish+0x134>)
 800b296:	f006 fb27 	bl	80118e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d106      	bne.n	800b2b0 <handleIncomingPublish+0x58>
 800b2a2:	4b3c      	ldr	r3, [pc, #240]	@ (800b394 <handleIncomingPublish+0x13c>)
 800b2a4:	4a38      	ldr	r2, [pc, #224]	@ (800b388 <handleIncomingPublish+0x130>)
 800b2a6:	f240 51ae 	movw	r1, #1454	@ 0x5ae
 800b2aa:	4838      	ldr	r0, [pc, #224]	@ (800b38c <handleIncomingPublish+0x134>)
 800b2ac:	f006 fb1c 	bl	80118e8 <__assert_func>

    status = MQTT_DeserializePublish( pIncomingPacket, &packetIdentifier, &publishInfo );
 800b2b0:	f107 0214 	add.w	r2, r7, #20
 800b2b4:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	6838      	ldr	r0, [r7, #0]
 800b2bc:	f001 ffd6 	bl	800d26c <MQTT_DeserializePublish>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    LogInfo( ( "De-serialized incoming PUBLISH packet: DeserializerResult=%s.",
               MQTT_Status_strerror( status ) ) );

    if( ( status == MQTTSuccess ) &&
 800b2c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d109      	bne.n	800b2e2 <handleIncomingPublish+0x8a>
        ( pContext->incomingPublishRecords == NULL ) &&
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	685b      	ldr	r3, [r3, #4]
    if( ( status == MQTTSuccess ) &&
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d105      	bne.n	800b2e2 <handleIncomingPublish+0x8a>
        ( publishInfo.qos > MQTTQoS0 ) )
 800b2d6:	7d3b      	ldrb	r3, [r7, #20]
        ( pContext->incomingPublishRecords == NULL ) &&
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <handleIncomingPublish+0x8a>
    {
        LogError( ( "Incoming publish has QoS > MQTTQoS0 but incoming "
                    "publish records have not been initialized. Dropping the "
                    "incoming publish. Please call MQTT_InitStatefulQoS to enable "
                    "use of QoS1 and QoS2 publishes." ) );
        status = MQTTRecvFailed;
 800b2dc:	2304      	movs	r3, #4
 800b2de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800b2e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d122      	bne.n	800b330 <handleIncomingPublish+0xd8>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStatePublish( pContext,
 800b2ea:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800b2ec:	7d3a      	ldrb	r2, [r7, #20]
 800b2ee:	f107 032d 	add.w	r3, r7, #45	@ 0x2d
 800b2f2:	9300      	str	r3, [sp, #0]
 800b2f4:	4613      	mov	r3, r2
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f002 fda8 	bl	800de4e <MQTT_UpdateStatePublish>
 800b2fe:	4603      	mov	r3, r0
 800b300:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                          publishInfo.qos,
                                          &publishRecordState );

        MQTT_POST_STATE_UPDATE_HOOK( pContext );

        if( status == MQTTSuccess )
 800b304:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d011      	beq.n	800b330 <handleIncomingPublish+0xd8>
         *       sending out a duplicate publish with dup flag set, when a
         *       session is reestablished. It can result in a collision in
         *       state engine. This will be handled by ignoring the
         *       #MQTTStateCollision status from the state engine. The publish
         *       data is not passed to the application. */
        else if( status == MQTTStateCollision )
 800b30c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b310:	2b09      	cmp	r3, #9
 800b312:	d10d      	bne.n	800b330 <handleIncomingPublish+0xd8>
        {
            status = MQTTSuccess;
 800b314:	2300      	movs	r3, #0
 800b316:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            duplicatePublish = true;
 800b31a:	2301      	movs	r3, #1
 800b31c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

            /* Calculate the state for the ack packet that needs to be sent out
             * for the duplicate incoming publish. */
            publishRecordState = MQTT_CalculateStatePublish( MQTT_RECEIVE,
 800b320:	7d3b      	ldrb	r3, [r7, #20]
 800b322:	4619      	mov	r1, r3
 800b324:	2001      	movs	r0, #1
 800b326:	f002 fd63 	bl	800ddf0 <MQTT_CalculateStatePublish>
 800b32a:	4603      	mov	r3, r0
 800b32c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( status == MQTTSuccess )
 800b330:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b334:	2b00      	cmp	r3, #0
 800b336:	d11f      	bne.n	800b378 <handleIncomingPublish+0x120>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b338:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b33a:	813b      	strh	r3, [r7, #8]
        deserializedInfo.pPublishInfo = &publishInfo;
 800b33c:	f107 0314 	add.w	r3, r7, #20
 800b340:	60fb      	str	r3, [r7, #12]
        deserializedInfo.deserializationResult = status;
 800b342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b346:	743b      	strb	r3, [r7, #16]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks.
         * Application callback will be invoked for all publishes, except for
         * duplicate incoming publishes. */
        if( duplicatePublish == false )
 800b348:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b34c:	f083 0301 	eor.w	r3, r3, #1
 800b350:	b2db      	uxtb	r3, r3
 800b352:	2b00      	cmp	r3, #0
 800b354:	d006      	beq.n	800b364 <handleIncomingPublish+0x10c>
        {
            pContext->appCallback( pContext,
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b35a:	f107 0208 	add.w	r2, r7, #8
 800b35e:	6839      	ldr	r1, [r7, #0]
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	4798      	blx	r3
                                   pIncomingPacket,
                                   &deserializedInfo );
        }

        /* Send PUBACK or PUBREC if necessary. */
        status = sendPublishAcks( pContext,
 800b364:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b366:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800b36a:	4619      	mov	r1, r3
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f7ff fe81 	bl	800b074 <sendPublishAcks>
 800b372:	4603      	mov	r3, r0
 800b374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b378:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b37c:	4618      	mov	r0, r3
 800b37e:	3730      	adds	r7, #48	@ 0x30
 800b380:	46bd      	mov	sp, r7
 800b382:	bd80      	pop	{r7, pc}
 800b384:	08013b84 	.word	0x08013b84
 800b388:	08014734 	.word	0x08014734
 800b38c:	08013aa8 	.word	0x08013aa8
 800b390:	08013d54 	.word	0x08013d54
 800b394:	08013d6c 	.word	0x08013d6c

0800b398 <handlePublishAcks>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handlePublishAcks( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket )
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b08a      	sub	sp, #40	@ 0x28
 800b39c:	af02      	add	r7, sp, #8
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status;
    MQTTPublishState_t publishRecordState = MQTTStateNull;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	75bb      	strb	r3, [r7, #22]
    uint16_t packetIdentifier;
    MQTTPubAckType_t ackType;
    MQTTEventCallback_t appCallback;
    MQTTDeserializedInfo_t deserializedInfo;

    assert( pContext != NULL );
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d106      	bne.n	800b3ba <handlePublishAcks+0x22>
 800b3ac:	4b35      	ldr	r3, [pc, #212]	@ (800b484 <handlePublishAcks+0xec>)
 800b3ae:	4a36      	ldr	r2, [pc, #216]	@ (800b488 <handlePublishAcks+0xf0>)
 800b3b0:	f240 612d 	movw	r1, #1581	@ 0x62d
 800b3b4:	4835      	ldr	r0, [pc, #212]	@ (800b48c <handlePublishAcks+0xf4>)
 800b3b6:	f006 fa97 	bl	80118e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d106      	bne.n	800b3ce <handlePublishAcks+0x36>
 800b3c0:	4b33      	ldr	r3, [pc, #204]	@ (800b490 <handlePublishAcks+0xf8>)
 800b3c2:	4a31      	ldr	r2, [pc, #196]	@ (800b488 <handlePublishAcks+0xf0>)
 800b3c4:	f240 612e 	movw	r1, #1582	@ 0x62e
 800b3c8:	4830      	ldr	r0, [pc, #192]	@ (800b48c <handlePublishAcks+0xf4>)
 800b3ca:	f006 fa8d 	bl	80118e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d106      	bne.n	800b3e4 <handlePublishAcks+0x4c>
 800b3d6:	4b2f      	ldr	r3, [pc, #188]	@ (800b494 <handlePublishAcks+0xfc>)
 800b3d8:	4a2b      	ldr	r2, [pc, #172]	@ (800b488 <handlePublishAcks+0xf0>)
 800b3da:	f240 612f 	movw	r1, #1583	@ 0x62f
 800b3de:	482b      	ldr	r0, [pc, #172]	@ (800b48c <handlePublishAcks+0xf4>)
 800b3e0:	f006 fa82 	bl	80118e8 <__assert_func>

    appCallback = pContext->appCallback;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3e8:	61bb      	str	r3, [r7, #24]

    ackType = getAckFromPacketType( pIncomingPacket->type );
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7ff fbd0 	bl	800ab94 <getAckFromPacketType>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	75fb      	strb	r3, [r7, #23]
    status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b3f8:	f107 0314 	add.w	r3, r7, #20
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	4619      	mov	r1, r3
 800b400:	6838      	ldr	r0, [r7, #0]
 800b402:	f001 ff63 	bl	800d2cc <MQTT_DeserializeAck>
 800b406:	4603      	mov	r3, r0
 800b408:	77fb      	strb	r3, [r7, #31]
    LogInfo( ( "Ack packet deserialized with result: %s.",
               MQTT_Status_strerror( status ) ) );

    if( status == MQTTSuccess )
 800b40a:	7ffb      	ldrb	r3, [r7, #31]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10a      	bne.n	800b426 <handlePublishAcks+0x8e>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        status = MQTT_UpdateStateAck( pContext,
 800b410:	8ab9      	ldrh	r1, [r7, #20]
 800b412:	7dfa      	ldrb	r2, [r7, #23]
 800b414:	f107 0316 	add.w	r3, r7, #22
 800b418:	9300      	str	r3, [sp, #0]
 800b41a:	2301      	movs	r3, #1
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f002 fd89 	bl	800df34 <MQTT_UpdateStateAck>
 800b422:	4603      	mov	r3, r0
 800b424:	77fb      	strb	r3, [r7, #31]
                        ( unsigned short ) packetIdentifier,
                        MQTT_Status_strerror( status ) ) );
        }
    }

    if( ( ackType == MQTTPuback ) || ( ackType == MQTTPubrec ) )
 800b426:	7dfb      	ldrb	r3, [r7, #23]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <handlePublishAcks+0x9a>
 800b42c:	7dfb      	ldrb	r3, [r7, #23]
 800b42e:	2b01      	cmp	r3, #1
 800b430:	d10c      	bne.n	800b44c <handlePublishAcks+0xb4>
    {
        if( ( status == MQTTSuccess ) &&
 800b432:	7ffb      	ldrb	r3, [r7, #31]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d109      	bne.n	800b44c <handlePublishAcks+0xb4>
            ( pContext->clearFunction != NULL ) )
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
        if( ( status == MQTTSuccess ) &&
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d005      	beq.n	800b44c <handlePublishAcks+0xb4>
        {
            pContext->clearFunction( pContext, packetIdentifier );
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b444:	8aba      	ldrh	r2, [r7, #20]
 800b446:	4611      	mov	r1, r2
 800b448:	6878      	ldr	r0, [r7, #4]
 800b44a:	4798      	blx	r3
        }
    }

    if( status == MQTTSuccess )
 800b44c:	7ffb      	ldrb	r3, [r7, #31]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d113      	bne.n	800b47a <handlePublishAcks+0xe2>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b452:	8abb      	ldrh	r3, [r7, #20]
 800b454:	813b      	strh	r3, [r7, #8]
        deserializedInfo.deserializationResult = status;
 800b456:	7ffb      	ldrb	r3, [r7, #31]
 800b458:	743b      	strb	r3, [r7, #16]
        deserializedInfo.pPublishInfo = NULL;
 800b45a:	2300      	movs	r3, #0
 800b45c:	60fb      	str	r3, [r7, #12]

        /* Invoke application callback to hand the buffer over to application
         * before sending acks. */
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b45e:	f107 0208 	add.w	r2, r7, #8
 800b462:	69bb      	ldr	r3, [r7, #24]
 800b464:	6839      	ldr	r1, [r7, #0]
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	4798      	blx	r3

        /* Send PUBREL or PUBCOMP if necessary. */
        status = sendPublishAcks( pContext,
 800b46a:	8abb      	ldrh	r3, [r7, #20]
 800b46c:	7dba      	ldrb	r2, [r7, #22]
 800b46e:	4619      	mov	r1, r3
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f7ff fdff 	bl	800b074 <sendPublishAcks>
 800b476:	4603      	mov	r3, r0
 800b478:	77fb      	strb	r3, [r7, #31]
                                  packetIdentifier,
                                  publishRecordState );
    }

    return status;
 800b47a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3720      	adds	r7, #32
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}
 800b484:	08013b84 	.word	0x08013b84
 800b488:	0801474c 	.word	0x0801474c
 800b48c:	08013aa8 	.word	0x08013aa8
 800b490:	08013d54 	.word	0x08013d54
 800b494:	08013d6c 	.word	0x08013d6c

0800b498 <handleIncomingAck>:
/*-----------------------------------------------------------*/

static MQTTStatus_t handleIncomingAck( MQTTContext_t * pContext,
                                       MQTTPacketInfo_t * pIncomingPacket,
                                       bool manageKeepAlive )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b08a      	sub	sp, #40	@ 0x28
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	4613      	mov	r3, r2
 800b4a4:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTBadResponse;
 800b4a6:	2305      	movs	r3, #5
 800b4a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint16_t packetIdentifier = MQTT_PACKET_ID_INVALID;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	83fb      	strh	r3, [r7, #30]
    /* We should always invoke the app callback unless we receive a PINGRESP
     * and are managing keep alive, or if we receive an unknown packet. We
     * initialize this to false since the callback must be invoked before
     * sending any PUBREL or PUBCOMP. However, for other cases, we invoke it
     * at the end to reduce the complexity of this function. */
    bool invokeAppCallback = false;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    MQTTEventCallback_t appCallback = NULL;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d106      	bne.n	800b4ce <handleIncomingAck+0x36>
 800b4c0:	4b54      	ldr	r3, [pc, #336]	@ (800b614 <handleIncomingAck+0x17c>)
 800b4c2:	4a55      	ldr	r2, [pc, #340]	@ (800b618 <handleIncomingAck+0x180>)
 800b4c4:	f240 6181 	movw	r1, #1665	@ 0x681
 800b4c8:	4854      	ldr	r0, [pc, #336]	@ (800b61c <handleIncomingAck+0x184>)
 800b4ca:	f006 fa0d 	bl	80118e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d106      	bne.n	800b4e2 <handleIncomingAck+0x4a>
 800b4d4:	4b52      	ldr	r3, [pc, #328]	@ (800b620 <handleIncomingAck+0x188>)
 800b4d6:	4a50      	ldr	r2, [pc, #320]	@ (800b618 <handleIncomingAck+0x180>)
 800b4d8:	f240 6182 	movw	r1, #1666	@ 0x682
 800b4dc:	484f      	ldr	r0, [pc, #316]	@ (800b61c <handleIncomingAck+0x184>)
 800b4de:	f006 fa03 	bl	80118e8 <__assert_func>
    assert( pContext->appCallback != NULL );
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d106      	bne.n	800b4f8 <handleIncomingAck+0x60>
 800b4ea:	4b4e      	ldr	r3, [pc, #312]	@ (800b624 <handleIncomingAck+0x18c>)
 800b4ec:	4a4a      	ldr	r2, [pc, #296]	@ (800b618 <handleIncomingAck+0x180>)
 800b4ee:	f240 6183 	movw	r1, #1667	@ 0x683
 800b4f2:	484a      	ldr	r0, [pc, #296]	@ (800b61c <handleIncomingAck+0x184>)
 800b4f4:	f006 f9f8 	bl	80118e8 <__assert_func>

    appCallback = pContext->appCallback;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4fc:	623b      	str	r3, [r7, #32]

    LogDebug( ( "Received packet of type %02x.",
                ( unsigned int ) pIncomingPacket->type ) );

    switch( pIncomingPacket->type )
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	781b      	ldrb	r3, [r3, #0]
 800b502:	2bd0      	cmp	r3, #208	@ 0xd0
 800b504:	d01d      	beq.n	800b542 <handleIncomingAck+0xaa>
 800b506:	2bd0      	cmp	r3, #208	@ 0xd0
 800b508:	dc64      	bgt.n	800b5d4 <handleIncomingAck+0x13c>
 800b50a:	2bb0      	cmp	r3, #176	@ 0xb0
 800b50c:	d044      	beq.n	800b598 <handleIncomingAck+0x100>
 800b50e:	2bb0      	cmp	r3, #176	@ 0xb0
 800b510:	dc60      	bgt.n	800b5d4 <handleIncomingAck+0x13c>
 800b512:	2b90      	cmp	r3, #144	@ 0x90
 800b514:	d040      	beq.n	800b598 <handleIncomingAck+0x100>
 800b516:	2b90      	cmp	r3, #144	@ 0x90
 800b518:	dc5c      	bgt.n	800b5d4 <handleIncomingAck+0x13c>
 800b51a:	2b70      	cmp	r3, #112	@ 0x70
 800b51c:	d009      	beq.n	800b532 <handleIncomingAck+0x9a>
 800b51e:	2b70      	cmp	r3, #112	@ 0x70
 800b520:	dc58      	bgt.n	800b5d4 <handleIncomingAck+0x13c>
 800b522:	2b62      	cmp	r3, #98	@ 0x62
 800b524:	d005      	beq.n	800b532 <handleIncomingAck+0x9a>
 800b526:	2b62      	cmp	r3, #98	@ 0x62
 800b528:	dc54      	bgt.n	800b5d4 <handleIncomingAck+0x13c>
 800b52a:	2b40      	cmp	r3, #64	@ 0x40
 800b52c:	d001      	beq.n	800b532 <handleIncomingAck+0x9a>
 800b52e:	2b50      	cmp	r3, #80	@ 0x50
 800b530:	d150      	bne.n	800b5d4 <handleIncomingAck+0x13c>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBREL:
        case MQTT_PACKET_TYPE_PUBCOMP:

            /* Handle all the publish acks. The app callback is invoked here. */
            status = handlePublishAcks( pContext, pIncomingPacket );
 800b532:	68b9      	ldr	r1, [r7, #8]
 800b534:	68f8      	ldr	r0, [r7, #12]
 800b536:	f7ff ff2f 	bl	800b398 <handlePublishAcks>
 800b53a:	4603      	mov	r3, r0
 800b53c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            break;
 800b540:	e04d      	b.n	800b5de <handleIncomingAck+0x146>

        case MQTT_PACKET_TYPE_PINGRESP:
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b542:	f107 031e 	add.w	r3, r7, #30
 800b546:	2200      	movs	r2, #0
 800b548:	4619      	mov	r1, r3
 800b54a:	68b8      	ldr	r0, [r7, #8]
 800b54c:	f001 febe 	bl	800d2cc <MQTT_DeserializeAck>
 800b550:	4603      	mov	r3, r0
 800b552:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) && !manageKeepAlive;
 800b556:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d107      	bne.n	800b56e <handleIncomingAck+0xd6>
 800b55e:	79fb      	ldrb	r3, [r7, #7]
 800b560:	f083 0301 	eor.w	r3, r3, #1
 800b564:	b2db      	uxtb	r3, r3
 800b566:	2b00      	cmp	r3, #0
 800b568:	d001      	beq.n	800b56e <handleIncomingAck+0xd6>
 800b56a:	2301      	movs	r3, #1
 800b56c:	e000      	b.n	800b570 <handleIncomingAck+0xd8>
 800b56e:	2300      	movs	r3, #0
 800b570:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b574:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b578:	f003 0301 	and.w	r3, r3, #1
 800b57c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

            if( ( status == MQTTSuccess ) && ( manageKeepAlive == true ) )
 800b580:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b584:	2b00      	cmp	r3, #0
 800b586:	d129      	bne.n	800b5dc <handleIncomingAck+0x144>
 800b588:	79fb      	ldrb	r3, [r7, #7]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d026      	beq.n	800b5dc <handleIncomingAck+0x144>
            {
                pContext->waitingForPingResp = false;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            }

            break;
 800b596:	e021      	b.n	800b5dc <handleIncomingAck+0x144>

        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
            /* Deserialize and give these to the app provided callback. */
            status = MQTT_DeserializeAck( pIncomingPacket, &packetIdentifier, NULL );
 800b598:	f107 031e 	add.w	r3, r7, #30
 800b59c:	2200      	movs	r2, #0
 800b59e:	4619      	mov	r1, r3
 800b5a0:	68b8      	ldr	r0, [r7, #8]
 800b5a2:	f001 fe93 	bl	800d2cc <MQTT_DeserializeAck>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            invokeAppCallback = ( status == MQTTSuccess ) || ( status == MQTTServerRefused );
 800b5ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d003      	beq.n	800b5bc <handleIncomingAck+0x124>
 800b5b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5b8:	2b06      	cmp	r3, #6
 800b5ba:	d101      	bne.n	800b5c0 <handleIncomingAck+0x128>
 800b5bc:	2301      	movs	r3, #1
 800b5be:	e000      	b.n	800b5c2 <handleIncomingAck+0x12a>
 800b5c0:	2300      	movs	r3, #0
 800b5c2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b5c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b5ca:	f003 0301 	and.w	r3, r3, #1
 800b5ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 800b5d2:	e004      	b.n	800b5de <handleIncomingAck+0x146>

        default:
            /* Bad response from the server. */
            LogError( ( "Unexpected packet type from server: PacketType=%02x.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800b5d4:	2305      	movs	r3, #5
 800b5d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800b5da:	e000      	b.n	800b5de <handleIncomingAck+0x146>
            break;
 800b5dc:	bf00      	nop
    }

    if( invokeAppCallback == true )
 800b5de:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d00f      	beq.n	800b606 <handleIncomingAck+0x16e>
    {
        /* Set fields of deserialized struct. */
        deserializedInfo.packetIdentifier = packetIdentifier;
 800b5e6:	8bfb      	ldrh	r3, [r7, #30]
 800b5e8:	823b      	strh	r3, [r7, #16]
        deserializedInfo.deserializationResult = status;
 800b5ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b5ee:	763b      	strb	r3, [r7, #24]
        deserializedInfo.pPublishInfo = NULL;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	617b      	str	r3, [r7, #20]
        appCallback( pContext, pIncomingPacket, &deserializedInfo );
 800b5f4:	f107 0210 	add.w	r2, r7, #16
 800b5f8:	6a3b      	ldr	r3, [r7, #32]
 800b5fa:	68b9      	ldr	r1, [r7, #8]
 800b5fc:	68f8      	ldr	r0, [r7, #12]
 800b5fe:	4798      	blx	r3
        /* In case a SUBACK indicated refusal, reset the status to continue the loop. */
        status = MQTTSuccess;
 800b600:	2300      	movs	r3, #0
 800b602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	3728      	adds	r7, #40	@ 0x28
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	08013b84 	.word	0x08013b84
 800b618:	08014760 	.word	0x08014760
 800b61c:	08013aa8 	.word	0x08013aa8
 800b620:	08013d54 	.word	0x08013d54
 800b624:	08013d6c 	.word	0x08013d6c

0800b628 <receiveSingleIteration>:
/*-----------------------------------------------------------*/

static MQTTStatus_t receiveSingleIteration( MQTTContext_t * pContext,
                                            bool manageKeepAlive )
{
 800b628:	b590      	push	{r4, r7, lr}
 800b62a:	b08b      	sub	sp, #44	@ 0x2c
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	460b      	mov	r3, r1
 800b632:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800b634:	2300      	movs	r3, #0
 800b636:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTPacketInfo_t incomingPacket = { 0 };
 800b63a:	f107 0308 	add.w	r3, r7, #8
 800b63e:	2200      	movs	r2, #0
 800b640:	601a      	str	r2, [r3, #0]
 800b642:	605a      	str	r2, [r3, #4]
 800b644:	609a      	str	r2, [r3, #8]
 800b646:	60da      	str	r2, [r3, #12]
    int32_t recvBytes;
    size_t totalMQTTPacketLength = 0;
 800b648:	2300      	movs	r3, #0
 800b64a:	623b      	str	r3, [r7, #32]

    assert( pContext != NULL );
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d106      	bne.n	800b660 <receiveSingleIteration+0x38>
 800b652:	4b6b      	ldr	r3, [pc, #428]	@ (800b800 <receiveSingleIteration+0x1d8>)
 800b654:	4a6b      	ldr	r2, [pc, #428]	@ (800b804 <receiveSingleIteration+0x1dc>)
 800b656:	f240 61c7 	movw	r1, #1735	@ 0x6c7
 800b65a:	486b      	ldr	r0, [pc, #428]	@ (800b808 <receiveSingleIteration+0x1e0>)
 800b65c:	f006 f944 	bl	80118e8 <__assert_func>
    assert( pContext->networkBuffer.pBuffer != NULL );
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a1b      	ldr	r3, [r3, #32]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d106      	bne.n	800b676 <receiveSingleIteration+0x4e>
 800b668:	4b68      	ldr	r3, [pc, #416]	@ (800b80c <receiveSingleIteration+0x1e4>)
 800b66a:	4a66      	ldr	r2, [pc, #408]	@ (800b804 <receiveSingleIteration+0x1dc>)
 800b66c:	f44f 61d9 	mov.w	r1, #1736	@ 0x6c8
 800b670:	4865      	ldr	r0, [pc, #404]	@ (800b808 <receiveSingleIteration+0x1e0>)
 800b672:	f006 f939 	bl	80118e8 <__assert_func>

    /* Read as many bytes as possible into the network buffer. */
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	69d0      	ldr	r0, [r2, #28]
                                                   &( pContext->networkBuffer.pBuffer[ pContext->index ] ),
 800b67e:	687a      	ldr	r2, [r7, #4]
 800b680:	6a11      	ldr	r1, [r2, #32]
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800b686:	188c      	adds	r4, r1, r2
                                                   pContext->networkBuffer.size - pContext->index );
 800b688:	687a      	ldr	r2, [r7, #4]
 800b68a:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
    recvBytes = pContext->transportInterface.recv( pContext->transportInterface.pNetworkContext,
 800b690:	1a8a      	subs	r2, r1, r2
 800b692:	4621      	mov	r1, r4
 800b694:	4798      	blx	r3
 800b696:	61f8      	str	r0, [r7, #28]

    if( recvBytes < 0 )
 800b698:	69fb      	ldr	r3, [r7, #28]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	da0c      	bge.n	800b6b8 <receiveSingleIteration+0x90>
    {
        /* The receive function has failed. Bubble up the error up to the user. */
        status = MQTTRecvFailed;
 800b69e:	2304      	movs	r3, #4
 800b6a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d125      	bne.n	800b6fa <receiveSingleIteration+0xd2>
        {
            pContext->connectStatus = MQTTDisconnectPending;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800b6b6:	e020      	b.n	800b6fa <receiveSingleIteration+0xd2>
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }
    else if( ( recvBytes == 0 ) && ( pContext->index == 0U ) )
 800b6b8:	69fb      	ldr	r3, [r7, #28]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d107      	bne.n	800b6ce <receiveSingleIteration+0xa6>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d103      	bne.n	800b6ce <receiveSingleIteration+0xa6>
    {
        /* No more bytes available since the last read and neither is anything in
         * the buffer. */
        status = MQTTNoDataAvailable;
 800b6c6:	2307      	movs	r3, #7
 800b6c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b6cc:	e015      	b.n	800b6fa <receiveSingleIteration+0xd2>
    /* Either something was received, or there is still data to be processed in the
     * buffer, or both. */
    else
    {
        /* Update the number of bytes in the MQTT fixed buffer. */
        pContext->index += ( size_t ) recvBytes;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b6d2:	69fb      	ldr	r3, [r7, #28]
 800b6d4:	441a      	add	r2, r3
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	641a      	str	r2, [r3, #64]	@ 0x40

        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6a18      	ldr	r0, [r3, #32]
                                                          &( pContext->index ),
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	3340      	adds	r3, #64	@ 0x40
        status = MQTT_ProcessIncomingPacketTypeAndLength( pContext->networkBuffer.pBuffer,
 800b6e2:	f107 0208 	add.w	r2, r7, #8
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	f001 fed9 	bl	800d49e <MQTT_ProcessIncomingPacketTypeAndLength>
 800b6ec:	4603      	mov	r3, r0
 800b6ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          &incomingPacket );

        totalMQTTPacketLength = incomingPacket.remainingLength + incomingPacket.headerLength;
 800b6f2:	693a      	ldr	r2, [r7, #16]
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	623b      	str	r3, [r7, #32]
    }

    /* No data was received, check for keep alive timeout. */
    if( recvBytes == 0 )
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d112      	bne.n	800b726 <receiveSingleIteration+0xfe>
    {
        if( manageKeepAlive == true )
 800b700:	78fb      	ldrb	r3, [r7, #3]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d00f      	beq.n	800b726 <receiveSingleIteration+0xfe>
        {
            /* Keep the copy of the status to be reset later. */
            MQTTStatus_t statusCopy = status;
 800b706:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b70a:	76fb      	strb	r3, [r7, #27]

            /* Assign status so an error can be bubbled up to application,
             * but reset it on success. */
            status = handleKeepAlive( pContext );
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f7ff fd25 	bl	800b15c <handleKeepAlive>
 800b712:	4603      	mov	r3, r0
 800b714:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if( status == MQTTSuccess )
 800b718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d102      	bne.n	800b726 <receiveSingleIteration+0xfe>
            {
                /* Reset the status. */
                status = statusCopy;
 800b720:	7efb      	ldrb	r3, [r7, #27]
 800b722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }
    }

    /* Check whether there is data available before processing the packet further. */
    if( ( status == MQTTNeedMoreBytes ) || ( status == MQTTNoDataAvailable ) )
 800b726:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b72a:	2b0b      	cmp	r3, #11
 800b72c:	d01e      	beq.n	800b76c <receiveSingleIteration+0x144>
 800b72e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b732:	2b07      	cmp	r3, #7
 800b734:	d01a      	beq.n	800b76c <receiveSingleIteration+0x144>
    {
        /* Do nothing as there is nothing to be processed right now. The proper
         * error code will be bubbled up to the user. */
    }
    /* Any other error code. */
    else if( status != MQTTSuccess )
 800b736:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d116      	bne.n	800b76c <receiveSingleIteration+0x144>
    {
        LogError( ( "Call to receiveSingleIteration failed. Status=%s",
                    MQTT_Status_strerror( status ) ) );
    }
    /* If the MQTT Packet size is bigger than the buffer itself. */
    else if( totalMQTTPacketLength > pContext->networkBuffer.size )
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b742:	6a3a      	ldr	r2, [r7, #32]
 800b744:	429a      	cmp	r2, r3
 800b746:	d909      	bls.n	800b75c <receiveSingleIteration+0x134>
    {
        /* Discard the packet from the receive buffer and drain the pending
         * data from the socket buffer. */
        status = discardStoredPacket( pContext,
 800b748:	f107 0308 	add.w	r3, r7, #8
 800b74c:	4619      	mov	r1, r3
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f7ff fb8e 	bl	800ae70 <discardStoredPacket>
 800b754:	4603      	mov	r3, r0
 800b756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b75a:	e007      	b.n	800b76c <receiveSingleIteration+0x144>
                                      &incomingPacket );
    }
    /* If the total packet is of more length than the bytes we have available. */
    else if( totalMQTTPacketLength > pContext->index )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b760:	6a3a      	ldr	r2, [r7, #32]
 800b762:	429a      	cmp	r2, r3
 800b764:	d902      	bls.n	800b76c <receiveSingleIteration+0x144>
    {
        status = MQTTNeedMoreBytes;
 800b766:	230b      	movs	r3, #11
 800b768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        /* MISRA else. */
    }

    /* Handle received packet. If incomplete data was read then this will not execute. */
    if( status == MQTTSuccess )
 800b76c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b770:	2b00      	cmp	r3, #0
 800b772:	d138      	bne.n	800b7e6 <receiveSingleIteration+0x1be>
    {
        incomingPacket.pRemainingData = &pContext->networkBuffer.pBuffer[ incomingPacket.headerLength ];
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	6a1a      	ldr	r2, [r3, #32]
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	4413      	add	r3, r2
 800b77c:	60fb      	str	r3, [r7, #12]

        /* PUBLISH packets allow flags in the lower four bits. For other
         * packet types, they are reserved. */
        if( ( incomingPacket.type & 0xF0U ) == MQTT_PACKET_TYPE_PUBLISH )
 800b77e:	7a3b      	ldrb	r3, [r7, #8]
 800b780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b784:	2b30      	cmp	r3, #48	@ 0x30
 800b786:	d109      	bne.n	800b79c <receiveSingleIteration+0x174>
        {
            status = handleIncomingPublish( pContext, &incomingPacket );
 800b788:	f107 0308 	add.w	r3, r7, #8
 800b78c:	4619      	mov	r1, r3
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7ff fd62 	bl	800b258 <handleIncomingPublish>
 800b794:	4603      	mov	r3, r0
 800b796:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800b79a:	e009      	b.n	800b7b0 <receiveSingleIteration+0x188>
        }
        else
        {
            status = handleIncomingAck( pContext, &incomingPacket, manageKeepAlive );
 800b79c:	78fa      	ldrb	r2, [r7, #3]
 800b79e:	f107 0308 	add.w	r3, r7, #8
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f7ff fe77 	bl	800b498 <handleIncomingAck>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        /* Update the index to reflect the remaining bytes in the buffer.  */
        pContext->index -= totalMQTTPacketLength;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b7b4:	6a3b      	ldr	r3, [r7, #32]
 800b7b6:	1ad2      	subs	r2, r2, r3
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Move the remaining bytes to the front of the buffer. */
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6a18      	ldr	r0, [r3, #32]
                          &( pContext->networkBuffer.pBuffer[ totalMQTTPacketLength ] ),
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6a1a      	ldr	r2, [r3, #32]
 800b7c4:	6a3b      	ldr	r3, [r7, #32]
 800b7c6:	18d1      	adds	r1, r2, r3
        ( void ) memmove( pContext->networkBuffer.pBuffer,
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	f006 fb2d 	bl	8011e2c <memmove>
                          pContext->index );

        if( status == MQTTSuccess )
 800b7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d105      	bne.n	800b7e6 <receiveSingleIteration+0x1be>
        {
            pContext->lastPacketRxTime = pContext->getTime();
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7de:	4798      	blx	r3
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	639a      	str	r2, [r3, #56]	@ 0x38
        }
    }

    if( status == MQTTNoDataAvailable )
 800b7e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b7ea:	2b07      	cmp	r3, #7
 800b7ec:	d102      	bne.n	800b7f4 <receiveSingleIteration+0x1cc>
    {
        /* No data available is not an error. Reset to MQTTSuccess so the
         * return code will indicate success. */
        status = MQTTSuccess;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return status;
 800b7f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	372c      	adds	r7, #44	@ 0x2c
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd90      	pop	{r4, r7, pc}
 800b800:	08013b84 	.word	0x08013b84
 800b804:	08014774 	.word	0x08014774
 800b808:	08013aa8 	.word	0x08013aa8
 800b80c:	08013cc0 	.word	0x08013cc0

0800b810 <addEncodedStringToVector>:
static size_t addEncodedStringToVector( uint8_t serializedLength[ CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES ],
                                        const char * const string,
                                        uint16_t length,
                                        TransportOutVector_t * iterator,
                                        size_t * updatedLength )
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b088      	sub	sp, #32
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	603b      	str	r3, [r7, #0]
 800b81c:	4613      	mov	r3, r2
 800b81e:	80fb      	strh	r3, [r7, #6]
    size_t packetLength = 0U;
 800b820:	2300      	movs	r3, #0
 800b822:	61fb      	str	r3, [r7, #28]
    TransportOutVector_t * pLocalIterator = iterator;
 800b824:	683b      	ldr	r3, [r7, #0]
 800b826:	617b      	str	r3, [r7, #20]
    size_t vectorsAdded = 0U;
 800b828:	2300      	movs	r3, #0
 800b82a:	61bb      	str	r3, [r7, #24]

    /* When length is non-zero, the string must be non-NULL. */
    assert( ( length != 0U ) ? ( string != NULL ) : true );
 800b82c:	88fb      	ldrh	r3, [r7, #6]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d009      	beq.n	800b846 <addEncodedStringToVector+0x36>
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d106      	bne.n	800b846 <addEncodedStringToVector+0x36>
 800b838:	4b1e      	ldr	r3, [pc, #120]	@ (800b8b4 <addEncodedStringToVector+0xa4>)
 800b83a:	4a1f      	ldr	r2, [pc, #124]	@ (800b8b8 <addEncodedStringToVector+0xa8>)
 800b83c:	f240 7191 	movw	r1, #1937	@ 0x791
 800b840:	481e      	ldr	r0, [pc, #120]	@ (800b8bc <addEncodedStringToVector+0xac>)
 800b842:	f006 f851 	bl	80118e8 <__assert_func>

    serializedLength[ 0 ] = ( ( uint8_t ) ( ( length ) >> 8 ) );
 800b846:	88fb      	ldrh	r3, [r7, #6]
 800b848:	0a1b      	lsrs	r3, r3, #8
 800b84a:	b29b      	uxth	r3, r3
 800b84c:	b2da      	uxtb	r2, r3
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	701a      	strb	r2, [r3, #0]
    serializedLength[ 1 ] = ( ( uint8_t ) ( ( length ) & 0x00ffU ) );
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	3301      	adds	r3, #1
 800b856:	88fa      	ldrh	r2, [r7, #6]
 800b858:	b2d2      	uxtb	r2, r2
 800b85a:	701a      	strb	r2, [r3, #0]

    /* Add the serialized length of the string first. */
    pLocalIterator[ 0 ].iov_base = serializedLength;
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	601a      	str	r2, [r3, #0]
    pLocalIterator[ 0 ].iov_len = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	2202      	movs	r2, #2
 800b866:	605a      	str	r2, [r3, #4]
    vectorsAdded++;
 800b868:	69bb      	ldr	r3, [r7, #24]
 800b86a:	3301      	adds	r3, #1
 800b86c:	61bb      	str	r3, [r7, #24]
    packetLength = CORE_MQTT_SERIALIZED_LENGTH_FIELD_BYTES;
 800b86e:	2302      	movs	r3, #2
 800b870:	61fb      	str	r3, [r7, #28]

    /* Sometimes the string can be NULL that is, of 0 length. In that case,
     * only the length field should be encoded in the vector. */
    if( ( string != NULL ) && ( length != 0U ) )
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d011      	beq.n	800b89c <addEncodedStringToVector+0x8c>
 800b878:	88fb      	ldrh	r3, [r7, #6]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d00e      	beq.n	800b89c <addEncodedStringToVector+0x8c>
    {
        /* Then add the pointer to the string itself. */
        pLocalIterator[ 1 ].iov_base = string;
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	3308      	adds	r3, #8
 800b882:	68ba      	ldr	r2, [r7, #8]
 800b884:	601a      	str	r2, [r3, #0]
        pLocalIterator[ 1 ].iov_len = length;
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	3308      	adds	r3, #8
 800b88a:	88fa      	ldrh	r2, [r7, #6]
 800b88c:	605a      	str	r2, [r3, #4]
        vectorsAdded++;
 800b88e:	69bb      	ldr	r3, [r7, #24]
 800b890:	3301      	adds	r3, #1
 800b892:	61bb      	str	r3, [r7, #24]
        packetLength += length;
 800b894:	88fb      	ldrh	r3, [r7, #6]
 800b896:	69fa      	ldr	r2, [r7, #28]
 800b898:	4413      	add	r3, r2
 800b89a:	61fb      	str	r3, [r7, #28]
    }

    ( *updatedLength ) = ( *updatedLength ) + packetLength;
 800b89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	441a      	add	r2, r3
 800b8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a6:	601a      	str	r2, [r3, #0]

    return vectorsAdded;
 800b8a8:	69bb      	ldr	r3, [r7, #24]
}
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	3720      	adds	r7, #32
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}
 800b8b2:	bf00      	nop
 800b8b4:	08013d8c 	.word	0x08013d8c
 800b8b8:	0801478c 	.word	0x0801478c
 800b8bc:	08013aa8 	.word	0x08013aa8

0800b8c0 <sendPublishWithoutCopy>:
static MQTTStatus_t sendPublishWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTPublishInfo_t * pPublishInfo,
                                            uint8_t * pMqttHeader,
                                            size_t headerSize,
                                            uint16_t packetId )
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b092      	sub	sp, #72	@ 0x48
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    size_t ioVectorLength;
    size_t totalMessageLength;
    bool dupFlagChanged = false;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
     * Packet ID (only when QoS > QoS0)                    + 1 = 3
     * Payload                                             + 1 = 4  */
    TransportOutVector_t pIoVector[ 4U ];

    /* The header is sent first. */
    pIoVector[ 0U ].iov_base = pMqttHeader;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	61bb      	str	r3, [r7, #24]
    pIoVector[ 0U ].iov_len = headerSize;
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	61fb      	str	r3, [r7, #28]
    totalMessageLength = headerSize;
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Then the topic name has to be sent. */
    pIoVector[ 1U ].iov_base = pPublishInfo->pTopicName;
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	623b      	str	r3, [r7, #32]
    pIoVector[ 1U ].iov_len = pPublishInfo->topicNameLength;
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	891b      	ldrh	r3, [r3, #8]
 800b8f0:	627b      	str	r3, [r7, #36]	@ 0x24
    totalMessageLength += pPublishInfo->topicNameLength;
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	891b      	ldrh	r3, [r3, #8]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8fa:	4413      	add	r3, r2
 800b8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* The next field's index should be 2 as the first two fields
     * have been filled in. */
    ioVectorLength = 2U;
 800b8fe:	2302      	movs	r3, #2
 800b900:	643b      	str	r3, [r7, #64]	@ 0x40

    if( pPublishInfo->qos > MQTTQoS0 )
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	781b      	ldrb	r3, [r3, #0]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d020      	beq.n	800b94c <sendPublishWithoutCopy+0x8c>
    {
        /* Encode the packet ID. */
        serializedPacketID[ 0 ] = ( ( uint8_t ) ( ( packetId ) >> 8 ) );
 800b90a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b90e:	0a1b      	lsrs	r3, r3, #8
 800b910:	b29b      	uxth	r3, r3
 800b912:	b2db      	uxtb	r3, r3
 800b914:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        serializedPacketID[ 1 ] = ( ( uint8_t ) ( ( packetId ) & 0x00ffU ) );
 800b918:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

        pIoVector[ ioVectorLength ].iov_base = serializedPacketID;
 800b922:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b924:	00db      	lsls	r3, r3, #3
 800b926:	3348      	adds	r3, #72	@ 0x48
 800b928:	443b      	add	r3, r7
 800b92a:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800b92e:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = sizeof( serializedPacketID );
 800b932:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b934:	00db      	lsls	r3, r3, #3
 800b936:	3348      	adds	r3, #72	@ 0x48
 800b938:	443b      	add	r3, r7
 800b93a:	2202      	movs	r2, #2
 800b93c:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800b940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b942:	3301      	adds	r3, #1
 800b944:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += sizeof( serializedPacketID );
 800b946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b948:	3302      	adds	r3, #2
 800b94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Publish packets are allowed to contain no payload. */
    if( pPublishInfo->payloadLength > 0U )
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	691b      	ldr	r3, [r3, #16]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d017      	beq.n	800b984 <sendPublishWithoutCopy+0xc4>
    {
        pIoVector[ ioVectorLength ].iov_base = pPublishInfo->pPayload;
 800b954:	68bb      	ldr	r3, [r7, #8]
 800b956:	68da      	ldr	r2, [r3, #12]
 800b958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b95a:	00db      	lsls	r3, r3, #3
 800b95c:	3348      	adds	r3, #72	@ 0x48
 800b95e:	443b      	add	r3, r7
 800b960:	f843 2c30 	str.w	r2, [r3, #-48]
        pIoVector[ ioVectorLength ].iov_len = pPublishInfo->payloadLength;
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	691a      	ldr	r2, [r3, #16]
 800b968:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b96a:	00db      	lsls	r3, r3, #3
 800b96c:	3348      	adds	r3, #72	@ 0x48
 800b96e:	443b      	add	r3, r7
 800b970:	f843 2c2c 	str.w	r2, [r3, #-44]

        ioVectorLength++;
 800b974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b976:	3301      	adds	r3, #1
 800b978:	643b      	str	r3, [r7, #64]	@ 0x40
        totalMessageLength += pPublishInfo->payloadLength;
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	691b      	ldr	r3, [r3, #16]
 800b97e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b980:	4413      	add	r3, r2
 800b982:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* store a copy of the publish for retransmission purposes */
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d042      	beq.n	800ba12 <sendPublishWithoutCopy+0x152>
        ( pContext->storeFunction != NULL ) )
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    if( ( pPublishInfo->qos > MQTTQoS0 ) &&
 800b990:	2b00      	cmp	r3, #0
 800b992:	d03e      	beq.n	800ba12 <sendPublishWithoutCopy+0x152>
    {
        /* If not already set, set the dup flag before storing a copy of the publish
         * this is because on retrieving back this copy we will get it in the form of an
         * array of TransportOutVector_t that holds the data in a const pointer which cannot be
         * changed after retrieving. */
        if( pPublishInfo->dup != true )
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	789b      	ldrb	r3, [r3, #2]
 800b998:	f083 0301 	eor.w	r3, r3, #1
 800b99c:	b2db      	uxtb	r3, r3
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d00e      	beq.n	800b9c0 <sendPublishWithoutCopy+0x100>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, true );
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f001 fd4a 	bl	800d43e <MQTT_UpdateDuplicatePublishFlag>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            dupFlagChanged = ( status == MQTTSuccess );
 800b9b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	bf0c      	ite	eq
 800b9b8:	2301      	moveq	r3, #1
 800b9ba:	2300      	movne	r3, #0
 800b9bc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        }

        if( status == MQTTSuccess )
 800b9c0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d115      	bne.n	800b9f4 <sendPublishWithoutCopy+0x134>
        {
            MQTTVec_t mqttVec;

            mqttVec.pVector = pIoVector;
 800b9c8:	f107 0318 	add.w	r3, r7, #24
 800b9cc:	613b      	str	r3, [r7, #16]
            mqttVec.vectorLen = ioVectorLength;
 800b9ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b9d0:	617b      	str	r3, [r7, #20]

            if( pContext->storeFunction( pContext, packetId, &mqttVec ) != true )
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9d6:	f107 0210 	add.w	r2, r7, #16
 800b9da:	f8b7 1050 	ldrh.w	r1, [r7, #80]	@ 0x50
 800b9de:	68f8      	ldr	r0, [r7, #12]
 800b9e0:	4798      	blx	r3
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	f083 0301 	eor.w	r3, r3, #1
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d002      	beq.n	800b9f4 <sendPublishWithoutCopy+0x134>
            {
                status = MQTTPublishStoreFailed;
 800b9ee:	230f      	movs	r3, #15
 800b9f0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        /* change the value of the dup flag to its original, if it was changed */
        if( ( status == MQTTSuccess ) && ( dupFlagChanged == true ) )
 800b9f4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d10a      	bne.n	800ba12 <sendPublishWithoutCopy+0x152>
 800b9fc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d006      	beq.n	800ba12 <sendPublishWithoutCopy+0x152>
        {
            status = MQTT_UpdateDuplicatePublishFlag( pMqttHeader, false );
 800ba04:	2100      	movs	r1, #0
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f001 fd19 	bl	800d43e <MQTT_UpdateDuplicatePublishFlag>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    if( ( status == MQTTSuccess ) &&
 800ba12:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d10d      	bne.n	800ba36 <sendPublishWithoutCopy+0x176>
        ( sendMessageVector( pContext, pIoVector, ioVectorLength ) != ( int32_t ) totalMessageLength ) )
 800ba1a:	f107 0318 	add.w	r3, r7, #24
 800ba1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ba20:	4619      	mov	r1, r3
 800ba22:	68f8      	ldr	r0, [r7, #12]
 800ba24:	f7fe ff1c 	bl	800a860 <sendMessageVector>
 800ba28:	4602      	mov	r2, r0
 800ba2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if( ( status == MQTTSuccess ) &&
 800ba2c:	429a      	cmp	r2, r3
 800ba2e:	d002      	beq.n	800ba36 <sendPublishWithoutCopy+0x176>
    {
        status = MQTTSendFailed;
 800ba30:	2303      	movs	r3, #3
 800ba32:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return status;
 800ba36:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3748      	adds	r7, #72	@ 0x48
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
	...

0800ba44 <sendConnectWithoutCopy>:

static MQTTStatus_t sendConnectWithoutCopy( MQTTContext_t * pContext,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800ba44:	b580      	push	{r7, lr}
 800ba46:	b0ac      	sub	sp, #176	@ 0xb0
 800ba48:	af02      	add	r7, sp, #8
 800ba4a:	60f8      	str	r0, [r7, #12]
 800ba4c:	60b9      	str	r1, [r7, #8]
 800ba4e:	607a      	str	r2, [r7, #4]
 800ba50:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ba52:	2300      	movs	r3, #0
 800ba54:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    TransportOutVector_t * iterator;
    size_t ioVectorLength = 0U;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    size_t totalMessageLength = 0U;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
     * Will payload        + 2 = 7
     * Username            + 2 = 9
     * Password            + 2 = 11 */
    TransportOutVector_t pIoVector[ 11U ];

    iterator = pIoVector;
 800ba64:	f107 0310 	add.w	r3, r7, #16
 800ba68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    pIndex = connectPacketHeader;
 800ba6c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800ba70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Validate arguments. */
    if( ( pWillInfo != NULL ) && ( pWillInfo->pTopicName == NULL ) )
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d007      	beq.n	800ba8a <sendConnectWithoutCopy+0x46>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	685b      	ldr	r3, [r3, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d103      	bne.n	800ba8a <sendConnectWithoutCopy+0x46>
    {
        LogError( ( "pWillInfo->pTopicName cannot be NULL if Will is present." ) );
        status = MQTTBadParameter;
 800ba82:	2301      	movs	r3, #1
 800ba84:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800ba88:	e0e4      	b.n	800bc54 <sendConnectWithoutCopy+0x210>
    }
    else
    {
        pIndex = MQTT_SerializeConnectFixedHeader( pIndex,
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	687a      	ldr	r2, [r7, #4]
 800ba8e:	68b9      	ldr	r1, [r7, #8]
 800ba90:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 800ba94:	f001 fa1e 	bl	800ced4 <MQTT_SerializeConnectFixedHeader>
 800ba98:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
                                                   pConnectInfo,
                                                   pWillInfo,
                                                   remainingLength );

        assert( ( ( size_t ) ( pIndex - connectPacketHeader ) ) <= sizeof( connectPacketHeader ) );
 800ba9c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800baa0:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800baa4:	1ad3      	subs	r3, r2, r3
 800baa6:	2b0f      	cmp	r3, #15
 800baa8:	d906      	bls.n	800bab8 <sendConnectWithoutCopy+0x74>
 800baaa:	4b6d      	ldr	r3, [pc, #436]	@ (800bc60 <sendConnectWithoutCopy+0x21c>)
 800baac:	4a6d      	ldr	r2, [pc, #436]	@ (800bc64 <sendConnectWithoutCopy+0x220>)
 800baae:	f640 1112 	movw	r1, #2322	@ 0x912
 800bab2:	486d      	ldr	r0, [pc, #436]	@ (800bc68 <sendConnectWithoutCopy+0x224>)
 800bab4:	f005 ff18 	bl	80118e8 <__assert_func>

        /* The header gets sent first. */
        iterator->iov_base = connectPacketHeader;
 800bab8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800babc:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 800bac0:	601a      	str	r2, [r3, #0]
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-182 */
        /* More details at: https://github.com/FreeRTOS/coreMQTT/blob/main/MISRA.md#rule-108 */
        /* coverity[misra_c_2012_rule_18_2_violation] */
        /* coverity[misra_c_2012_rule_10_8_violation] */
        iterator->iov_len = ( size_t ) ( pIndex - connectPacketHeader );
 800bac2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800bac6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800baca:	1ad3      	subs	r3, r2, r3
 800bacc:	461a      	mov	r2, r3
 800bace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bad2:	605a      	str	r2, [r3, #4]
        totalMessageLength += iterator->iov_len;
 800bad4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bad8:	685a      	ldr	r2, [r3, #4]
 800bada:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bade:	4413      	add	r3, r2
 800bae0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        iterator++;
 800bae4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bae8:	3308      	adds	r3, #8
 800baea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength++;
 800baee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800baf2:	3301      	adds	r3, #1
 800baf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        /* Serialize the client ID. */
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
                                                 pConnectInfo->pClientIdentifier,
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	6859      	ldr	r1, [r3, #4]
                                                 pConnectInfo->clientIdentifierLength,
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	891a      	ldrh	r2, [r3, #8]
        vectorsAdded = addEncodedStringToVector( serializedClientIDLength,
 800bb00:	f107 0088 	add.w	r0, r7, #136	@ 0x88
 800bb04:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb0e:	f7ff fe7f 	bl	800b810 <addEncodedStringToVector>
 800bb12:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                 iterator,
                                                 &totalMessageLength );

        /* Update the iterator to point to the next empty slot. */
        iterator = &iterator[ vectorsAdded ];
 800bb16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb1a:	00db      	lsls	r3, r3, #3
 800bb1c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bb20:	4413      	add	r3, r2
 800bb22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        ioVectorLength += vectorsAdded;
 800bb26:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb2e:	4413      	add	r3, r2
 800bb30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

        if( pWillInfo != NULL )
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d03c      	beq.n	800bbb4 <sendConnectWithoutCopy+0x170>
        {
            /* Serialize the topic. */
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
                                                     pWillInfo->pTopicName,
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6859      	ldr	r1, [r3, #4]
                                                     pWillInfo->topicNameLength,
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	891a      	ldrh	r2, [r3, #8]
            vectorsAdded = addEncodedStringToVector( serializedTopicLength,
 800bb42:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800bb46:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb50:	f7ff fe5e 	bl	800b810 <addEncodedStringToVector>
 800bb54:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bb58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb5c:	00db      	lsls	r3, r3, #3
 800bb5e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bb62:	4413      	add	r3, r2
 800bb64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bb68:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bb6c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb70:	4413      	add	r3, r2
 800bb72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


            /* Serialize the payload. Payload of last will and testament can be NULL. */
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
                                                     pWillInfo->pPayload,
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	68d9      	ldr	r1, [r3, #12]
                                                     ( uint16_t ) pWillInfo->payloadLength,
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	691b      	ldr	r3, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedPayloadLength,
 800bb7e:	b29a      	uxth	r2, r3
 800bb80:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800bb84:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bb88:	9300      	str	r3, [sp, #0]
 800bb8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bb8e:	f7ff fe3f 	bl	800b810 <addEncodedStringToVector>
 800bb92:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bb96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb9a:	00db      	lsls	r3, r3, #3
 800bb9c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bba0:	4413      	add	r3, r2
 800bba2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bba6:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bbaa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbae:	4413      	add	r3, r2
 800bbb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the user name if provided. */
        if( pConnectInfo->pUserName != NULL )
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	68db      	ldr	r3, [r3, #12]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d01d      	beq.n	800bbf8 <sendConnectWithoutCopy+0x1b4>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
                                                     pConnectInfo->pUserName,
 800bbbc:	68bb      	ldr	r3, [r7, #8]
 800bbbe:	68d9      	ldr	r1, [r3, #12]
                                                     pConnectInfo->userNameLength,
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	8a1a      	ldrh	r2, [r3, #16]
            vectorsAdded = addEncodedStringToVector( serializedUsernameLength,
 800bbc4:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800bbc8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bbcc:	9300      	str	r3, [sp, #0]
 800bbce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bbd2:	f7ff fe1d 	bl	800b810 <addEncodedStringToVector>
 800bbd6:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );

            /* Update the iterator to point to the next empty slot. */
            iterator = &iterator[ vectorsAdded ];
 800bbda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbde:	00db      	lsls	r3, r3, #3
 800bbe0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800bbe4:	4413      	add	r3, r2
 800bbe6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
            ioVectorLength += vectorsAdded;
 800bbea:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bbee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbf2:	4413      	add	r3, r2
 800bbf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        /* Encode the password if provided. */
        if( pConnectInfo->pPassword != NULL )
 800bbf8:	68bb      	ldr	r3, [r7, #8]
 800bbfa:	695b      	ldr	r3, [r3, #20]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d015      	beq.n	800bc2c <sendConnectWithoutCopy+0x1e8>
        {
            /* Serialize the user name string. */
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
                                                     pConnectInfo->pPassword,
 800bc00:	68bb      	ldr	r3, [r7, #8]
 800bc02:	6959      	ldr	r1, [r3, #20]
                                                     pConnectInfo->passwordLength,
 800bc04:	68bb      	ldr	r3, [r7, #8]
 800bc06:	8b1a      	ldrh	r2, [r3, #24]
            vectorsAdded = addEncodedStringToVector( serializedPasswordLength,
 800bc08:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 800bc0c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800bc10:	9300      	str	r3, [sp, #0]
 800bc12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bc16:	f7ff fdfb 	bl	800b810 <addEncodedStringToVector>
 800bc1a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                                                     iterator,
                                                     &totalMessageLength );
            /* Update the iterator to point to the next empty slot. */
            ioVectorLength += vectorsAdded;
 800bc1e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bc22:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc26:	4413      	add	r3, r2
 800bc28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }

        bytesSentOrError = sendMessageVector( pContext, pIoVector, ioVectorLength );
 800bc2c:	f107 0310 	add.w	r3, r7, #16
 800bc30:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800bc34:	4619      	mov	r1, r3
 800bc36:	68f8      	ldr	r0, [r7, #12]
 800bc38:	f7fe fe12 	bl	800a860 <sendMessageVector>
 800bc3c:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

        if( bytesSentOrError != ( int32_t ) totalMessageLength )
 800bc40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc44:	461a      	mov	r2, r3
 800bc46:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	d002      	beq.n	800bc54 <sendConnectWithoutCopy+0x210>
        {
            status = MQTTSendFailed;
 800bc4e:	2303      	movs	r3, #3
 800bc50:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        }
    }

    return status;
 800bc54:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	37a8      	adds	r7, #168	@ 0xa8
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	08013dbc 	.word	0x08013dbc
 800bc64:	080147a8 	.word	0x080147a8
 800bc68:	08013aa8 	.word	0x08013aa8

0800bc6c <receiveConnack>:
static MQTTStatus_t receiveConnack( MQTTContext_t * pContext,
                                    uint32_t timeoutMs,
                                    bool cleanSession,
                                    MQTTPacketInfo_t * pIncomingPacket,
                                    bool * pSessionPresent )
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b08c      	sub	sp, #48	@ 0x30
 800bc70:	af02      	add	r7, sp, #8
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	60b9      	str	r1, [r7, #8]
 800bc76:	603b      	str	r3, [r7, #0]
 800bc78:	4613      	mov	r3, r2
 800bc7a:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MQTTGetCurrentTimeFunc_t getTimeStamp = NULL;
 800bc82:	2300      	movs	r3, #0
 800bc84:	61bb      	str	r3, [r7, #24]
    uint32_t entryTimeMs = 0U, remainingTimeMs = 0U, timeTakenMs = 0U;
 800bc86:	2300      	movs	r3, #0
 800bc88:	617b      	str	r3, [r7, #20]
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	623b      	str	r3, [r7, #32]
 800bc8e:	2300      	movs	r3, #0
 800bc90:	613b      	str	r3, [r7, #16]
    bool breakFromLoop = false;
 800bc92:	2300      	movs	r3, #0
 800bc94:	77fb      	strb	r3, [r7, #31]
    uint16_t loopCount = 0U;
 800bc96:	2300      	movs	r3, #0
 800bc98:	83bb      	strh	r3, [r7, #28]

    assert( pContext != NULL );
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d106      	bne.n	800bcae <receiveConnack+0x42>
 800bca0:	4b4e      	ldr	r3, [pc, #312]	@ (800bddc <receiveConnack+0x170>)
 800bca2:	4a4f      	ldr	r2, [pc, #316]	@ (800bde0 <receiveConnack+0x174>)
 800bca4:	f640 1179 	movw	r1, #2425	@ 0x979
 800bca8:	484e      	ldr	r0, [pc, #312]	@ (800bde4 <receiveConnack+0x178>)
 800bcaa:	f005 fe1d 	bl	80118e8 <__assert_func>
    assert( pIncomingPacket != NULL );
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d106      	bne.n	800bcc2 <receiveConnack+0x56>
 800bcb4:	4b4c      	ldr	r3, [pc, #304]	@ (800bde8 <receiveConnack+0x17c>)
 800bcb6:	4a4a      	ldr	r2, [pc, #296]	@ (800bde0 <receiveConnack+0x174>)
 800bcb8:	f640 117a 	movw	r1, #2426	@ 0x97a
 800bcbc:	4849      	ldr	r0, [pc, #292]	@ (800bde4 <receiveConnack+0x178>)
 800bcbe:	f005 fe13 	bl	80118e8 <__assert_func>
    assert( pContext->getTime != NULL );
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d106      	bne.n	800bcd8 <receiveConnack+0x6c>
 800bcca:	4b48      	ldr	r3, [pc, #288]	@ (800bdec <receiveConnack+0x180>)
 800bccc:	4a44      	ldr	r2, [pc, #272]	@ (800bde0 <receiveConnack+0x174>)
 800bcce:	f640 117b 	movw	r1, #2427	@ 0x97b
 800bcd2:	4844      	ldr	r0, [pc, #272]	@ (800bde4 <receiveConnack+0x178>)
 800bcd4:	f005 fe08 	bl	80118e8 <__assert_func>

    getTimeStamp = pContext->getTime;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcdc:	61bb      	str	r3, [r7, #24]

    /* Get the entry time for the function. */
    entryTimeMs = getTimeStamp();
 800bcde:	69bb      	ldr	r3, [r7, #24]
 800bce0:	4798      	blx	r3
 800bce2:	6178      	str	r0, [r7, #20]
    {
        /* Transport read for incoming CONNACK packet type and length.
         * MQTT_GetIncomingPacketTypeAndLength is a blocking call and it is
         * returned after a transport receive timeout, an error, or a successful
         * receive of packet type and length. */
        status = MQTT_GetIncomingPacketTypeAndLength( pContext->transportInterface.recv,
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	6918      	ldr	r0, [r3, #16]
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	69db      	ldr	r3, [r3, #28]
 800bcec:	683a      	ldr	r2, [r7, #0]
 800bcee:	4619      	mov	r1, r3
 800bcf0:	f001 fb5f 	bl	800d3b2 <MQTT_GetIncomingPacketTypeAndLength>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
         * 2. If timeoutMs is 0:
         *    Loop times out based on the maximum number of retries config
         *    MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT. This config will control
         *    maximum the number of retry attempts to read the CONNACK packet.
         *    A value of 0 for the config will try once to read CONNACK. */
        if( timeoutMs > 0U )
 800bcfa:	68bb      	ldr	r3, [r7, #8]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d00e      	beq.n	800bd1e <receiveConnack+0xb2>
        {
            breakFromLoop = calculateElapsedTime( getTimeStamp(), entryTimeMs ) >= timeoutMs;
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	4798      	blx	r3
 800bd04:	4603      	mov	r3, r0
 800bd06:	6979      	ldr	r1, [r7, #20]
 800bd08:	4618      	mov	r0, r3
 800bd0a:	f7fe ff35 	bl	800ab78 <calculateElapsedTime>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	4293      	cmp	r3, r2
 800bd14:	bf94      	ite	ls
 800bd16:	2301      	movls	r3, #1
 800bd18:	2300      	movhi	r3, #0
 800bd1a:	77fb      	strb	r3, [r7, #31]
 800bd1c:	e008      	b.n	800bd30 <receiveConnack+0xc4>
        }
        else
        {
            breakFromLoop = loopCount >= MQTT_MAX_CONNACK_RECEIVE_RETRY_COUNT;
 800bd1e:	8bbb      	ldrh	r3, [r7, #28]
 800bd20:	2b04      	cmp	r3, #4
 800bd22:	bf8c      	ite	hi
 800bd24:	2301      	movhi	r3, #1
 800bd26:	2300      	movls	r3, #0
 800bd28:	77fb      	strb	r3, [r7, #31]
            loopCount++;
 800bd2a:	8bbb      	ldrh	r3, [r7, #28]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	83bb      	strh	r3, [r7, #28]
        }

        /* Loop until there is data to read or if we have exceeded the timeout/retries. */
    } while( ( status == MQTTNoDataAvailable ) && ( breakFromLoop == false ) );
 800bd30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd34:	2b07      	cmp	r3, #7
 800bd36:	d105      	bne.n	800bd44 <receiveConnack+0xd8>
 800bd38:	7ffb      	ldrb	r3, [r7, #31]
 800bd3a:	f083 0301 	eor.w	r3, r3, #1
 800bd3e:	b2db      	uxtb	r3, r3
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d1cf      	bne.n	800bce4 <receiveConnack+0x78>

    if( status == MQTTSuccess )
 800bd44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d123      	bne.n	800bd94 <receiveConnack+0x128>
    {
        /* Time taken in this function so far. */
        timeTakenMs = calculateElapsedTime( getTimeStamp(), entryTimeMs );
 800bd4c:	69bb      	ldr	r3, [r7, #24]
 800bd4e:	4798      	blx	r3
 800bd50:	4603      	mov	r3, r0
 800bd52:	6979      	ldr	r1, [r7, #20]
 800bd54:	4618      	mov	r0, r3
 800bd56:	f7fe ff0f 	bl	800ab78 <calculateElapsedTime>
 800bd5a:	6138      	str	r0, [r7, #16]

        if( timeTakenMs < timeoutMs )
 800bd5c:	693a      	ldr	r2, [r7, #16]
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d203      	bcs.n	800bd6c <receiveConnack+0x100>
        {
            /* Calculate remaining time for receiving the remainder of
             * the packet. */
            remainingTimeMs = timeoutMs - timeTakenMs;
 800bd64:	68ba      	ldr	r2, [r7, #8]
 800bd66:	693b      	ldr	r3, [r7, #16]
 800bd68:	1ad3      	subs	r3, r2, r3
 800bd6a:	623b      	str	r3, [r7, #32]
         * Invoking receivePacket with remainingTime as 0 would attempt to
         * recv from network once. If using retries, the remainder of the
         * CONNACK packet is tried to be read only once. Reading once would be
         * good as the packet type and remaining length was already read. Hence,
         * the probability of the remaining 2 bytes available to read is very high. */
        if( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK )
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	781b      	ldrb	r3, [r3, #0]
 800bd70:	2b20      	cmp	r3, #32
 800bd72:	d10c      	bne.n	800bd8e <receiveConnack+0x122>
        {
            status = receivePacket( pContext,
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	6a3a      	ldr	r2, [r7, #32]
 800bd78:	9201      	str	r2, [sp, #4]
 800bd7a:	68da      	ldr	r2, [r3, #12]
 800bd7c:	9200      	str	r2, [sp, #0]
 800bd7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bd80:	68f8      	ldr	r0, [r7, #12]
 800bd82:	f7ff f8fd 	bl	800af80 <receivePacket>
 800bd86:	4603      	mov	r3, r0
 800bd88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bd8c:	e002      	b.n	800bd94 <receiveConnack+0x128>
        {
            LogError( ( "Incorrect packet type %X received while expecting"
                        " CONNACK(%X).",
                        ( unsigned int ) pIncomingPacket->type,
                        MQTT_PACKET_TYPE_CONNACK ) );
            status = MQTTBadResponse;
 800bd8e:	2305      	movs	r3, #5
 800bd90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    if( status == MQTTSuccess )
 800bd94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d10b      	bne.n	800bdb4 <receiveConnack+0x148>
    {
        /* Update the packet info pointer to the buffer read. */
        pIncomingPacket->pRemainingData = pContext->networkBuffer.pBuffer;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	6a1a      	ldr	r2, [r3, #32]
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	605a      	str	r2, [r3, #4]

        /* Deserialize CONNACK. */
        status = MQTT_DeserializeAck( pIncomingPacket, NULL, pSessionPresent );
 800bda4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bda6:	2100      	movs	r1, #0
 800bda8:	6838      	ldr	r0, [r7, #0]
 800bdaa:	f001 fa8f 	bl	800d2cc <MQTT_DeserializeAck>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If a clean session is requested, a session present should not be set by
     * broker. */
    if( status == MQTTSuccess )
 800bdb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d109      	bne.n	800bdd0 <receiveConnack+0x164>
    {
        if( ( cleanSession == true ) && ( *pSessionPresent == true ) )
 800bdbc:	79fb      	ldrb	r3, [r7, #7]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d006      	beq.n	800bdd0 <receiveConnack+0x164>
 800bdc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc4:	781b      	ldrb	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d002      	beq.n	800bdd0 <receiveConnack+0x164>
        {
            LogError( ( "Unexpected session present flag in CONNACK response from broker."
                        " CONNECT request with clean session was made with broker." ) );
            status = MQTTBadResponse;
 800bdca:	2305      	movs	r3, #5
 800bdcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "CONNACK recv failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800bdd0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3728      	adds	r7, #40	@ 0x28
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	08013b84 	.word	0x08013b84
 800bde0:	080147c0 	.word	0x080147c0
 800bde4:	08013aa8 	.word	0x08013aa8
 800bde8:	08013d54 	.word	0x08013d54
 800bdec:	08013ba8 	.word	0x08013ba8

0800bdf0 <handleUncleanSessionResumption>:

/*-----------------------------------------------------------*/

static MQTTStatus_t handleUncleanSessionResumption( MQTTContext_t * pContext )
{
 800bdf0:	b590      	push	{r4, r7, lr}
 800bdf2:	b089      	sub	sp, #36	@ 0x24
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	77fb      	strb	r3, [r7, #31]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	61bb      	str	r3, [r7, #24]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800be00:	2300      	movs	r3, #0
 800be02:	83bb      	strh	r3, [r7, #28]
    MQTTPublishState_t state = MQTTStateNull;
 800be04:	2300      	movs	r3, #0
 800be06:	75fb      	strb	r3, [r7, #23]
    size_t totalMessageLength = 0;
 800be08:	2300      	movs	r3, #0
 800be0a:	613b      	str	r3, [r7, #16]
    uint8_t * pMqttPacket = NULL;
 800be0c:	2300      	movs	r3, #0
 800be0e:	60fb      	str	r3, [r7, #12]

    assert( pContext != NULL );
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d106      	bne.n	800be24 <handleUncleanSessionResumption+0x34>
 800be16:	4b33      	ldr	r3, [pc, #204]	@ (800bee4 <handleUncleanSessionResumption+0xf4>)
 800be18:	4a33      	ldr	r2, [pc, #204]	@ (800bee8 <handleUncleanSessionResumption+0xf8>)
 800be1a:	f640 11f2 	movw	r1, #2546	@ 0x9f2
 800be1e:	4833      	ldr	r0, [pc, #204]	@ (800beec <handleUncleanSessionResumption+0xfc>)
 800be20:	f005 fd62 	bl	80118e8 <__assert_func>

    /* Get the next packet ID for which a PUBREL need to be resent. */
    packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800be24:	f107 0217 	add.w	r2, r7, #23
 800be28:	f107 0318 	add.w	r3, r7, #24
 800be2c:	4619      	mov	r1, r3
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f002 f8fb 	bl	800e02a <MQTT_PubrelToResend>
 800be34:	4603      	mov	r3, r0
 800be36:	83bb      	strh	r3, [r7, #28]

    /* Resend all the PUBREL acks after session is reestablished. */
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800be38:	e011      	b.n	800be5e <handleUncleanSessionResumption+0x6e>
           ( status == MQTTSuccess ) )
    {
        status = sendPublishAcks( pContext, packetId, state );
 800be3a:	7dfa      	ldrb	r2, [r7, #23]
 800be3c:	8bbb      	ldrh	r3, [r7, #28]
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7ff f917 	bl	800b074 <sendPublishAcks>
 800be46:	4603      	mov	r3, r0
 800be48:	77fb      	strb	r3, [r7, #31]

        packetId = MQTT_PubrelToResend( pContext, &cursor, &state );
 800be4a:	f107 0217 	add.w	r2, r7, #23
 800be4e:	f107 0318 	add.w	r3, r7, #24
 800be52:	4619      	mov	r1, r3
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f002 f8e8 	bl	800e02a <MQTT_PubrelToResend>
 800be5a:	4603      	mov	r3, r0
 800be5c:	83bb      	strh	r3, [r7, #28]
    while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800be5e:	8bbb      	ldrh	r3, [r7, #28]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d002      	beq.n	800be6a <handleUncleanSessionResumption+0x7a>
 800be64:	7ffb      	ldrb	r3, [r7, #31]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d0e7      	beq.n	800be3a <handleUncleanSessionResumption+0x4a>
    }

    if( ( status == MQTTSuccess ) &&
 800be6a:	7ffb      	ldrb	r3, [r7, #31]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d134      	bne.n	800beda <handleUncleanSessionResumption+0xea>
        ( pContext->retrieveFunction != NULL ) )
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
    if( ( status == MQTTSuccess ) &&
 800be74:	2b00      	cmp	r3, #0
 800be76:	d030      	beq.n	800beda <handleUncleanSessionResumption+0xea>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800be78:	2300      	movs	r3, #0
 800be7a:	61bb      	str	r3, [r7, #24]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800be7c:	f107 0318 	add.w	r3, r7, #24
 800be80:	4619      	mov	r1, r3
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f002 f8ff 	bl	800e086 <MQTT_PublishToResend>
 800be88:	4603      	mov	r3, r0
 800be8a:	83bb      	strh	r3, [r7, #28]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800be8c:	8bbb      	ldrh	r3, [r7, #28]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d01d      	beq.n	800bece <handleUncleanSessionResumption+0xde>
            {
                if( pContext->retrieveFunction( pContext, packetId, &pMqttPacket, &totalMessageLength ) != true )
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800be96:	f107 0310 	add.w	r3, r7, #16
 800be9a:	f107 020c 	add.w	r2, r7, #12
 800be9e:	8bb9      	ldrh	r1, [r7, #28]
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	47a0      	blx	r4
 800bea4:	4603      	mov	r3, r0
 800bea6:	f083 0301 	eor.w	r3, r3, #1
 800beaa:	b2db      	uxtb	r3, r3
 800beac:	2b00      	cmp	r3, #0
 800beae:	d002      	beq.n	800beb6 <handleUncleanSessionResumption+0xc6>
                {
                    status = MQTTPublishRetrieveFailed;
 800beb0:	2310      	movs	r3, #16
 800beb2:	77fb      	strb	r3, [r7, #31]
                    break;
 800beb4:	e011      	b.n	800beda <handleUncleanSessionResumption+0xea>
                }

                MQTT_PRE_STATE_UPDATE_HOOK( pContext );

                if( sendBuffer( pContext, pMqttPacket, totalMessageLength ) != ( int32_t ) totalMessageLength )
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	693a      	ldr	r2, [r7, #16]
 800beba:	4619      	mov	r1, r3
 800bebc:	6878      	ldr	r0, [r7, #4]
 800bebe:	f7fe fdc1 	bl	800aa44 <sendBuffer>
 800bec2:	4603      	mov	r3, r0
 800bec4:	693a      	ldr	r2, [r7, #16]
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d001      	beq.n	800bece <handleUncleanSessionResumption+0xde>
                {
                    status = MQTTSendFailed;
 800beca:	2303      	movs	r3, #3
 800becc:	77fb      	strb	r3, [r7, #31]
                }

                MQTT_POST_STATE_UPDATE_HOOK( pContext );
            }
        } while( ( packetId != MQTT_PACKET_ID_INVALID ) &&
 800bece:	8bbb      	ldrh	r3, [r7, #28]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d002      	beq.n	800beda <handleUncleanSessionResumption+0xea>
 800bed4:	7ffb      	ldrb	r3, [r7, #31]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d0d0      	beq.n	800be7c <handleUncleanSessionResumption+0x8c>
                 ( status == MQTTSuccess ) );
    }

    return status;
 800beda:	7ffb      	ldrb	r3, [r7, #31]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	3724      	adds	r7, #36	@ 0x24
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd90      	pop	{r4, r7, pc}
 800bee4:	08013b84 	.word	0x08013b84
 800bee8:	080147d0 	.word	0x080147d0
 800beec:	08013aa8 	.word	0x08013aa8

0800bef0 <handleCleanSession>:

static MQTTStatus_t handleCleanSession( MQTTContext_t * pContext )
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b084      	sub	sp, #16
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800bef8:	2300      	movs	r3, #0
 800befa:	73fb      	strb	r3, [r7, #15]
    MQTTStateCursor_t cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800befc:	2300      	movs	r3, #0
 800befe:	60bb      	str	r3, [r7, #8]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800bf00:	2300      	movs	r3, #0
 800bf02:	81bb      	strh	r3, [r7, #12]

    assert( pContext != NULL );
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d106      	bne.n	800bf18 <handleCleanSession+0x28>
 800bf0a:	4b25      	ldr	r3, [pc, #148]	@ (800bfa0 <handleCleanSession+0xb0>)
 800bf0c:	4a25      	ldr	r2, [pc, #148]	@ (800bfa4 <handleCleanSession+0xb4>)
 800bf0e:	f640 2129 	movw	r1, #2601	@ 0xa29
 800bf12:	4825      	ldr	r0, [pc, #148]	@ (800bfa8 <handleCleanSession+0xb8>)
 800bf14:	f005 fce8 	bl	80118e8 <__assert_func>

    /* Reset the index and clear the buffer when a new session is established. */
    pContext->index = 0;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) memset( pContext->networkBuffer.pBuffer, 0, pContext->networkBuffer.size );
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	6a18      	ldr	r0, [r3, #32]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf26:	461a      	mov	r2, r3
 800bf28:	2100      	movs	r1, #0
 800bf2a:	f005 ff99 	bl	8011e60 <memset>

    if( pContext->clearFunction != NULL )
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d015      	beq.n	800bf62 <handleCleanSession+0x72>
    {
        cursor = MQTT_STATE_CURSOR_INITIALIZER;
 800bf36:	2300      	movs	r3, #0
 800bf38:	60bb      	str	r3, [r7, #8]

        /* Resend all the PUBLISH for which PUBACK/PUBREC is not received
         * after session is reestablished. */
        do
        {
            packetId = MQTT_PublishToResend( pContext, &cursor );
 800bf3a:	f107 0308 	add.w	r3, r7, #8
 800bf3e:	4619      	mov	r1, r3
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f002 f8a0 	bl	800e086 <MQTT_PublishToResend>
 800bf46:	4603      	mov	r3, r0
 800bf48:	81bb      	strh	r3, [r7, #12]

            if( packetId != MQTT_PACKET_ID_INVALID )
 800bf4a:	89bb      	ldrh	r3, [r7, #12]
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d005      	beq.n	800bf5c <handleCleanSession+0x6c>
            {
                pContext->clearFunction( pContext, packetId );
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf54:	89ba      	ldrh	r2, [r7, #12]
 800bf56:	4611      	mov	r1, r2
 800bf58:	6878      	ldr	r0, [r7, #4]
 800bf5a:	4798      	blx	r3
            }
        } while( packetId != MQTT_PACKET_ID_INVALID );
 800bf5c:	89bb      	ldrh	r3, [r7, #12]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d1eb      	bne.n	800bf3a <handleCleanSession+0x4a>
    }

    if( pContext->outgoingPublishRecordMaxCount > 0U )
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d008      	beq.n	800bf7c <handleCleanSession+0x8c>
    {
        /* Clear any existing records if a new session is established. */
        ( void ) memset( pContext->outgoingPublishRecords,
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6818      	ldr	r0, [r3, #0]
                         0x00,
                         pContext->outgoingPublishRecordMaxCount * sizeof( *pContext->outgoingPublishRecords ) );
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	689b      	ldr	r3, [r3, #8]
        ( void ) memset( pContext->outgoingPublishRecords,
 800bf72:	009b      	lsls	r3, r3, #2
 800bf74:	461a      	mov	r2, r3
 800bf76:	2100      	movs	r1, #0
 800bf78:	f005 ff72 	bl	8011e60 <memset>
    }

    if( pContext->incomingPublishRecordMaxCount > 0U )
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d008      	beq.n	800bf96 <handleCleanSession+0xa6>
    {
        ( void ) memset( pContext->incomingPublishRecords,
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	6858      	ldr	r0, [r3, #4]
                         0x00,
                         pContext->incomingPublishRecordMaxCount * sizeof( *pContext->incomingPublishRecords ) );
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	68db      	ldr	r3, [r3, #12]
        ( void ) memset( pContext->incomingPublishRecords,
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	461a      	mov	r2, r3
 800bf90:	2100      	movs	r1, #0
 800bf92:	f005 ff65 	bl	8011e60 <memset>
    }

    return status;
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf98:	4618      	mov	r0, r3
 800bf9a:	3710      	adds	r7, #16
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	bd80      	pop	{r7, pc}
 800bfa0:	08013b84 	.word	0x08013b84
 800bfa4:	080147f0 	.word	0x080147f0
 800bfa8:	08013aa8 	.word	0x08013aa8

0800bfac <validatePublishParams>:

static MQTTStatus_t validatePublishParams( const MQTTContext_t * pContext,
                                           const MQTTPublishInfo_t * pPublishInfo,
                                           uint16_t packetId )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b087      	sub	sp, #28
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	60f8      	str	r0, [r7, #12]
 800bfb4:	60b9      	str	r1, [r7, #8]
 800bfb6:	4613      	mov	r3, r2
 800bfb8:	80fb      	strh	r3, [r7, #6]
    MQTTStatus_t status = MQTTSuccess;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pPublishInfo == NULL ) )
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d002      	beq.n	800bfca <validatePublishParams+0x1e>
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d102      	bne.n	800bfd0 <validatePublishParams+0x24>
    {
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pPublishInfo=%p.",
                    ( void * ) pContext,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	75fb      	strb	r3, [r7, #23]
 800bfce:	e01e      	b.n	800c00e <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->qos != MQTTQoS0 ) && ( packetId == 0U ) )
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	781b      	ldrb	r3, [r3, #0]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d005      	beq.n	800bfe4 <validatePublishParams+0x38>
 800bfd8:	88fb      	ldrh	r3, [r7, #6]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d102      	bne.n	800bfe4 <validatePublishParams+0x38>
    {
        LogError( ( "Packet Id is 0 for PUBLISH with QoS=%u.",
                    ( unsigned int ) pPublishInfo->qos ) );
        status = MQTTBadParameter;
 800bfde:	2301      	movs	r3, #1
 800bfe0:	75fb      	strb	r3, [r7, #23]
 800bfe2:	e014      	b.n	800c00e <validatePublishParams+0x62>
    }
    else if( ( pPublishInfo->payloadLength > 0U ) && ( pPublishInfo->pPayload == NULL ) )
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	691b      	ldr	r3, [r3, #16]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d006      	beq.n	800bffa <validatePublishParams+0x4e>
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d102      	bne.n	800bffa <validatePublishParams+0x4e>
    {
        LogError( ( "A nonzero payload length requires a non-NULL payload: "
                    "payloadLength=%lu, pPayload=%p.",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    pPublishInfo->pPayload ) );
        status = MQTTBadParameter;
 800bff4:	2301      	movs	r3, #1
 800bff6:	75fb      	strb	r3, [r7, #23]
 800bff8:	e009      	b.n	800c00e <validatePublishParams+0x62>
    }
    else if( ( pContext->outgoingPublishRecords == NULL ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d105      	bne.n	800c00e <validatePublishParams+0x62>
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	781b      	ldrb	r3, [r3, #0]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d001      	beq.n	800c00e <validatePublishParams+0x62>
    {
        LogError( ( "Trying to publish a QoS > MQTTQoS0 packet when outgoing publishes "
                    "for QoS1/QoS2 have not been enabled. Please, call MQTT_InitStatefulQoS "
                    "to initialize and enable the use of QoS1/QoS2 publishes." ) );
        status = MQTTBadParameter;
 800c00a:	2301      	movs	r3, #1
 800c00c:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* MISRA else */
    }

    return status;
 800c00e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c010:	4618      	mov	r0, r3
 800c012:	371c      	adds	r7, #28
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <MQTT_Init>:
MQTTStatus_t MQTT_Init( MQTTContext_t * pContext,
                        const TransportInterface_t * pTransportInterface,
                        MQTTGetCurrentTimeFunc_t getTimeFunction,
                        MQTTEventCallback_t userCallback,
                        const MQTTFixedBuffer_t * pNetworkBuffer )
{
 800c01c:	b590      	push	{r4, r7, lr}
 800c01e:	b087      	sub	sp, #28
 800c020:	af00      	add	r7, sp, #0
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	607a      	str	r2, [r7, #4]
 800c028:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800c02a:	2300      	movs	r3, #0
 800c02c:	75fb      	strb	r3, [r7, #23]

    /* Validate arguments. */
    if( ( pContext == NULL ) || ( pTransportInterface == NULL ) ||
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d005      	beq.n	800c040 <MQTT_Init+0x24>
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d002      	beq.n	800c040 <MQTT_Init+0x24>
 800c03a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d102      	bne.n	800c046 <MQTT_Init+0x2a>
                    "pTransportInterface=%p, "
                    "pNetworkBuffer=%p",
                    ( void * ) pContext,
                    ( void * ) pTransportInterface,
                    ( void * ) pNetworkBuffer ) );
        status = MQTTBadParameter;
 800c040:	2301      	movs	r3, #1
 800c042:	75fb      	strb	r3, [r7, #23]
 800c044:	e03a      	b.n	800c0bc <MQTT_Init+0xa0>
    }
    else if( getTimeFunction == NULL )
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d102      	bne.n	800c052 <MQTT_Init+0x36>
    {
        LogError( ( "Invalid parameter: getTimeFunction is NULL" ) );
        status = MQTTBadParameter;
 800c04c:	2301      	movs	r3, #1
 800c04e:	75fb      	strb	r3, [r7, #23]
 800c050:	e034      	b.n	800c0bc <MQTT_Init+0xa0>
    }
    else if( userCallback == NULL )
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d102      	bne.n	800c05e <MQTT_Init+0x42>
    {
        LogError( ( "Invalid parameter: userCallback is NULL" ) );
        status = MQTTBadParameter;
 800c058:	2301      	movs	r3, #1
 800c05a:	75fb      	strb	r3, [r7, #23]
 800c05c:	e02e      	b.n	800c0bc <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->recv == NULL )
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d102      	bne.n	800c06c <MQTT_Init+0x50>
    {
        LogError( ( "Invalid parameter: pTransportInterface->recv is NULL" ) );
        status = MQTTBadParameter;
 800c066:	2301      	movs	r3, #1
 800c068:	75fb      	strb	r3, [r7, #23]
 800c06a:	e027      	b.n	800c0bc <MQTT_Init+0xa0>
    }
    else if( pTransportInterface->send == NULL )
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d102      	bne.n	800c07a <MQTT_Init+0x5e>
    {
        LogError( ( "Invalid parameter: pTransportInterface->send is NULL" ) );
        status = MQTTBadParameter;
 800c074:	2301      	movs	r3, #1
 800c076:	75fb      	strb	r3, [r7, #23]
 800c078:	e020      	b.n	800c0bc <MQTT_Init+0xa0>
    }
    else
    {
        ( void ) memset( pContext, 0x00, sizeof( MQTTContext_t ) );
 800c07a:	225c      	movs	r2, #92	@ 0x5c
 800c07c:	2100      	movs	r1, #0
 800c07e:	68f8      	ldr	r0, [r7, #12]
 800c080:	f005 feee 	bl	8011e60 <memset>

        pContext->connectStatus = MQTTNotConnected;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        pContext->transportInterface = *pTransportInterface;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	f103 0410 	add.w	r4, r3, #16
 800c094:	4613      	mov	r3, r2
 800c096:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c098:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        pContext->getTime = getTimeFunction;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	687a      	ldr	r2, [r7, #4]
 800c0a0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pContext->appCallback = userCallback;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	683a      	ldr	r2, [r7, #0]
 800c0a6:	631a      	str	r2, [r3, #48]	@ 0x30
        pContext->networkBuffer = *pNetworkBuffer;
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0ac:	3320      	adds	r3, #32
 800c0ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c0b2:	e883 0003 	stmia.w	r3, {r0, r1}

        /* Zero is not a valid packet ID per MQTT spec. Start from 1. */
        pContext->nextPacketId = 1;
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    return status;
 800c0bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	371c      	adds	r7, #28
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd90      	pop	{r4, r7, pc}

0800c0c6 <MQTT_Connect>:
MQTTStatus_t MQTT_Connect( MQTTContext_t * pContext,
                           const MQTTConnectInfo_t * pConnectInfo,
                           const MQTTPublishInfo_t * pWillInfo,
                           uint32_t timeoutMs,
                           bool * pSessionPresent )
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b08e      	sub	sp, #56	@ 0x38
 800c0ca:	af02      	add	r7, sp, #8
 800c0cc:	60f8      	str	r0, [r7, #12]
 800c0ce:	60b9      	str	r1, [r7, #8]
 800c0d0:	607a      	str	r2, [r7, #4]
 800c0d2:	603b      	str	r3, [r7, #0]
    size_t remainingLength = 0UL, packetSize = 0UL;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c0d8:	2300      	movs	r3, #0
 800c0da:	627b      	str	r3, [r7, #36]	@ 0x24
    MQTTStatus_t status = MQTTSuccess;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    MQTTPacketInfo_t incomingPacket = { 0 };
 800c0e2:	f107 0314 	add.w	r3, r7, #20
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	601a      	str	r2, [r3, #0]
 800c0ea:	605a      	str	r2, [r3, #4]
 800c0ec:	609a      	str	r2, [r3, #8]
 800c0ee:	60da      	str	r2, [r3, #12]
    MQTTConnectionStatus_t connectStatus;

    incomingPacket.type = ( uint8_t ) 0;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	753b      	strb	r3, [r7, #20]

    if( ( pContext == NULL ) || ( pConnectInfo == NULL ) || ( pSessionPresent == NULL ) )
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d005      	beq.n	800c106 <MQTT_Connect+0x40>
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d002      	beq.n	800c106 <MQTT_Connect+0x40>
 800c100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <MQTT_Connect+0x46>
        LogError( ( "Argument cannot be NULL: pContext=%p, "
                    "pConnectInfo=%p, pSessionPresent=%p.",
                    ( void * ) pContext,
                    ( void * ) pConnectInfo,
                    ( void * ) pSessionPresent ) );
        status = MQTTBadParameter;
 800c106:	2301      	movs	r3, #1
 800c108:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c10c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10a      	bne.n	800c12a <MQTT_Connect+0x64>
    {
        /* Get MQTT connect packet size and remaining length. */
        status = MQTT_GetConnectPacketSize( pConnectInfo,
 800c114:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c118:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800c11c:	6879      	ldr	r1, [r7, #4]
 800c11e:	68b8      	ldr	r0, [r7, #8]
 800c120:	f000 ff50 	bl	800cfc4 <MQTT_GetConnectPacketSize>
 800c124:	4603      	mov	r3, r0
 800c126:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        LogDebug( ( "CONNECT packet size is %lu and remaining length is %lu.",
                    ( unsigned long ) packetSize,
                    ( unsigned long ) remainingLength ) );
    }

    if( status == MQTTSuccess )
 800c12a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d155      	bne.n	800c1de <MQTT_Connect+0x118>
    {
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c138:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        if( connectStatus != MQTTNotConnected )
 800c13c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c140:	2b00      	cmp	r3, #0
 800c142:	d008      	beq.n	800c156 <MQTT_Connect+0x90>
        {
            status = ( connectStatus == MQTTConnected ) ? MQTTStatusConnected : MQTTStatusDisconnectPending;
 800c144:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c148:	2b01      	cmp	r3, #1
 800c14a:	d101      	bne.n	800c150 <MQTT_Connect+0x8a>
 800c14c:	230c      	movs	r3, #12
 800c14e:	e000      	b.n	800c152 <MQTT_Connect+0x8c>
 800c150:	230e      	movs	r3, #14
 800c152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c156:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d108      	bne.n	800c170 <MQTT_Connect+0xaa>
        {
            status = sendConnectWithoutCopy( pContext,
 800c15e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c160:	687a      	ldr	r2, [r7, #4]
 800c162:	68b9      	ldr	r1, [r7, #8]
 800c164:	68f8      	ldr	r0, [r7, #12]
 800c166:	f7ff fc6d 	bl	800ba44 <sendConnectWithoutCopy>
 800c16a:	4603      	mov	r3, r0
 800c16c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                             pWillInfo,
                                             remainingLength );
        }

        /* Read CONNACK from transport layer. */
        if( status == MQTTSuccess )
 800c170:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c174:	2b00      	cmp	r3, #0
 800c176:	d10d      	bne.n	800c194 <MQTT_Connect+0xce>
        {
            status = receiveConnack( pContext,
                                     timeoutMs,
                                     pConnectInfo->cleanSession,
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	781a      	ldrb	r2, [r3, #0]
            status = receiveConnack( pContext,
 800c17c:	f107 0114 	add.w	r1, r7, #20
 800c180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c182:	9300      	str	r3, [sp, #0]
 800c184:	460b      	mov	r3, r1
 800c186:	6839      	ldr	r1, [r7, #0]
 800c188:	68f8      	ldr	r0, [r7, #12]
 800c18a:	f7ff fd6f 	bl	800bc6c <receiveConnack>
 800c18e:	4603      	mov	r3, r0
 800c190:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                     &incomingPacket,
                                     pSessionPresent );
        }

        if( ( status == MQTTSuccess ) && ( *pSessionPresent != true ) )
 800c194:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d10c      	bne.n	800c1b6 <MQTT_Connect+0xf0>
 800c19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c19e:	781b      	ldrb	r3, [r3, #0]
 800c1a0:	f083 0301 	eor.w	r3, r3, #1
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d005      	beq.n	800c1b6 <MQTT_Connect+0xf0>
        {
            status = handleCleanSession( pContext );
 800c1aa:	68f8      	ldr	r0, [r7, #12]
 800c1ac:	f7ff fea0 	bl	800bef0 <handleCleanSession>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if( status == MQTTSuccess )
 800c1b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d10f      	bne.n	800c1de <MQTT_Connect+0x118>
        {
            pContext->connectStatus = MQTTConnected;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	2201      	movs	r2, #1
 800c1c2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
            /* Initialize keep-alive fields after a successful connection. */
            pContext->keepAliveIntervalSec = pConnectInfo->keepAliveSeconds;
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	885a      	ldrh	r2, [r3, #2]
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
            pContext->waitingForPingResp = false;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pContext->pingReqSendTimeMs = 0U;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    if( ( status == MQTTSuccess ) && ( *pSessionPresent == true ) )
 800c1de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d109      	bne.n	800c1fa <MQTT_Connect+0x134>
 800c1e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1e8:	781b      	ldrb	r3, [r3, #0]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d005      	beq.n	800c1fa <MQTT_Connect+0x134>
    {
        /* Resend PUBRELs and PUBLISHES when reestablishing a session */
        status = handleUncleanSessionResumption( pContext );
 800c1ee:	68f8      	ldr	r0, [r7, #12]
 800c1f0:	f7ff fdfe 	bl	800bdf0 <handleUncleanSessionResumption>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if( status == MQTTSuccess )
 800c1fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d013      	beq.n	800c22a <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT connection established with the broker." ) );
    }
    else if( ( status == MQTTStatusConnected ) || ( status == MQTTStatusDisconnectPending ) )
 800c202:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c206:	2b0c      	cmp	r3, #12
 800c208:	d00f      	beq.n	800c22a <MQTT_Connect+0x164>
 800c20a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c20e:	2b0e      	cmp	r3, #14
 800c210:	d00b      	beq.n	800c22a <MQTT_Connect+0x164>
    {
        LogInfo( ( "MQTT Connection is either already established or a disconnect is pending, return status = %s.",
                   MQTT_Status_strerror( status ) ) );
    }
    else if( pContext == NULL )
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d008      	beq.n	800c22a <MQTT_Connect+0x164>
        LogError( ( "MQTT connection failed with status = %s.",
                    MQTT_Status_strerror( status ) ) );

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        if( pContext->connectStatus == MQTTConnected )
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c21e:	2b01      	cmp	r3, #1
 800c220:	d103      	bne.n	800c22a <MQTT_Connect+0x164>
             * the retransmits fail for some reason on an unclean session
             * connection. In this case we need to retry the re-transmits
             * which can only be done using the connect API and that can only
             * be done once we are disconnected, hence we ask the user to
             * call disconnect here */
            pContext->connectStatus = MQTTDisconnectPending;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2202      	movs	r2, #2
 800c226:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c22a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3730      	adds	r7, #48	@ 0x30
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <MQTT_Publish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Publish( MQTTContext_t * pContext,
                           const MQTTPublishInfo_t * pPublishInfo,
                           uint16_t packetId )
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b08c      	sub	sp, #48	@ 0x30
 800c23a:	af02      	add	r7, sp, #8
 800c23c:	60f8      	str	r0, [r7, #12]
 800c23e:	60b9      	str	r1, [r7, #8]
 800c240:	4613      	mov	r3, r2
 800c242:	80fb      	strh	r3, [r7, #6]
    size_t headerSize = 0UL;
 800c244:	2300      	movs	r3, #0
 800c246:	623b      	str	r3, [r7, #32]
    size_t remainingLength = 0UL;
 800c248:	2300      	movs	r3, #0
 800c24a:	61fb      	str	r3, [r7, #28]
    size_t packetSize = 0UL;
 800c24c:	2300      	movs	r3, #0
 800c24e:	61bb      	str	r3, [r7, #24]
    MQTTPublishState_t publishStatus = MQTTStateNull;
 800c250:	2300      	movs	r3, #0
 800c252:	75fb      	strb	r3, [r7, #23]
     * an extra call to 'send' (in case writev is not defined) to send the
     * topic length.    */
    uint8_t mqttHeader[ 7U ];

    /* Validate arguments. */
    MQTTStatus_t status = validatePublishParams( pContext, pPublishInfo, packetId );
 800c254:	88fb      	ldrh	r3, [r7, #6]
 800c256:	461a      	mov	r2, r3
 800c258:	68b9      	ldr	r1, [r7, #8]
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f7ff fea6 	bl	800bfac <validatePublishParams>
 800c260:	4603      	mov	r3, r0
 800c262:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if( status == MQTTSuccess )
 800c266:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d10a      	bne.n	800c284 <MQTT_Publish+0x4e>
    {
        /* Get the remaining length and packet size.*/
        status = MQTT_GetPublishPacketSize( pPublishInfo,
 800c26e:	f107 0218 	add.w	r2, r7, #24
 800c272:	f107 031c 	add.w	r3, r7, #28
 800c276:	4619      	mov	r1, r3
 800c278:	68b8      	ldr	r0, [r7, #8]
 800c27a:	f000 ff2f 	bl	800d0dc <MQTT_GetPublishPacketSize>
 800c27e:	4603      	mov	r3, r0
 800c280:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                            &remainingLength,
                                            &packetSize );
    }

    if( status == MQTTSuccess )
 800c284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d10a      	bne.n	800c2a2 <MQTT_Publish+0x6c>
    {
        status = MQTT_SerializePublishHeaderWithoutTopic( pPublishInfo,
 800c28c:	69f9      	ldr	r1, [r7, #28]
 800c28e:	f107 0320 	add.w	r3, r7, #32
 800c292:	f107 0210 	add.w	r2, r7, #16
 800c296:	68b8      	ldr	r0, [r7, #8]
 800c298:	f000 fa0c 	bl	800c6b4 <MQTT_SerializePublishHeaderWithoutTopic>
 800c29c:	4603      	mov	r3, r0
 800c29e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                                          remainingLength,
                                                          mqttHeader,
                                                          &headerSize );
    }

    if( status == MQTTSuccess )
 800c2a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d155      	bne.n	800c356 <MQTT_Publish+0x120>
    {
        /* Take the mutex as multiple send calls are required for sending this
         * packet. */
        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c2b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        if( connectStatus != MQTTConnected )
 800c2b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d008      	beq.n	800c2ce <MQTT_Publish+0x98>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c2bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d101      	bne.n	800c2c8 <MQTT_Publish+0x92>
 800c2c4:	230d      	movs	r3, #13
 800c2c6:	e000      	b.n	800c2ca <MQTT_Publish+0x94>
 800c2c8:	230e      	movs	r3, #14
 800c2ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( ( status == MQTTSuccess ) && ( pPublishInfo->qos > MQTTQoS0 ) )
 800c2ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d118      	bne.n	800c308 <MQTT_Publish+0xd2>
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	781b      	ldrb	r3, [r3, #0]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d014      	beq.n	800c308 <MQTT_Publish+0xd2>
        {
            /* Set the flag so that the corresponding hook can be called later. */

            status = MQTT_ReserveState( pContext,
                                        packetId,
                                        pPublishInfo->qos );
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_ReserveState( pContext,
 800c2e2:	88fb      	ldrh	r3, [r7, #6]
 800c2e4:	4619      	mov	r1, r3
 800c2e6:	68f8      	ldr	r0, [r7, #12]
 800c2e8:	f001 fd58 	bl	800dd9c <MQTT_ReserveState>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            /* State already exists for a duplicate packet.
             * If a state doesn't exist, it will be handled as a new publish in
             * state engine. */
            if( ( status == MQTTStateCollision ) && ( pPublishInfo->dup == true ) )
 800c2f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2f6:	2b09      	cmp	r3, #9
 800c2f8:	d106      	bne.n	800c308 <MQTT_Publish+0xd2>
 800c2fa:	68bb      	ldr	r3, [r7, #8]
 800c2fc:	789b      	ldrb	r3, [r3, #2]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d002      	beq.n	800c308 <MQTT_Publish+0xd2>
            {
                status = MQTTSuccess;
 800c302:	2300      	movs	r3, #0
 800c304:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if( status == MQTTSuccess )
 800c308:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d10c      	bne.n	800c32a <MQTT_Publish+0xf4>
        {
            status = sendPublishWithoutCopy( pContext,
 800c310:	6a39      	ldr	r1, [r7, #32]
 800c312:	f107 0210 	add.w	r2, r7, #16
 800c316:	88fb      	ldrh	r3, [r7, #6]
 800c318:	9300      	str	r3, [sp, #0]
 800c31a:	460b      	mov	r3, r1
 800c31c:	68b9      	ldr	r1, [r7, #8]
 800c31e:	68f8      	ldr	r0, [r7, #12]
 800c320:	f7ff face 	bl	800b8c0 <sendPublishWithoutCopy>
 800c324:	4603      	mov	r3, r0
 800c326:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                             mqttHeader,
                                             headerSize,
                                             packetId );
        }

        if( ( status == MQTTSuccess ) &&
 800c32a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d111      	bne.n	800c356 <MQTT_Publish+0x120>
            ( pPublishInfo->qos > MQTTQoS0 ) )
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	781b      	ldrb	r3, [r3, #0]
        if( ( status == MQTTSuccess ) &&
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00d      	beq.n	800c356 <MQTT_Publish+0x120>
            /* Update state machine after PUBLISH is sent.
             * Only to be done for QoS1 or QoS2. */
            status = MQTT_UpdateStatePublish( pContext,
                                              packetId,
                                              MQTT_SEND,
                                              pPublishInfo->qos,
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	781a      	ldrb	r2, [r3, #0]
            status = MQTT_UpdateStatePublish( pContext,
 800c33e:	88f9      	ldrh	r1, [r7, #6]
 800c340:	f107 0317 	add.w	r3, r7, #23
 800c344:	9300      	str	r3, [sp, #0]
 800c346:	4613      	mov	r3, r2
 800c348:	2200      	movs	r2, #0
 800c34a:	68f8      	ldr	r0, [r7, #12]
 800c34c:	f001 fd7f 	bl	800de4e <MQTT_UpdateStatePublish>
 800c350:	4603      	mov	r3, r0
 800c352:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    {
        LogError( ( "MQTT PUBLISH failed with status %s.",
                    MQTT_Status_strerror( status ) ) );
    }

    return status;
 800c356:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c35a:	4618      	mov	r0, r3
 800c35c:	3728      	adds	r7, #40	@ 0x28
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}
	...

0800c364 <MQTT_Ping>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_Ping( MQTTContext_t * pContext )
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b08a      	sub	sp, #40	@ 0x28
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
    int32_t sendResult = 0;
 800c36c:	2300      	movs	r3, #0
 800c36e:	623b      	str	r3, [r7, #32]
    MQTTStatus_t status = MQTTSuccess;
 800c370:	2300      	movs	r3, #0
 800c372:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    size_t packetSize = 0U;
 800c376:	2300      	movs	r3, #0
 800c378:	61bb      	str	r3, [r7, #24]
    /* MQTT ping packets are of fixed length. */
    uint8_t pingreqPacket[ 2U ];
    MQTTFixedBuffer_t localBuffer;
    MQTTConnectionStatus_t connectStatus;

    localBuffer.pBuffer = pingreqPacket;
 800c37a:	f107 0314 	add.w	r3, r7, #20
 800c37e:	60fb      	str	r3, [r7, #12]
    localBuffer.size = sizeof( pingreqPacket );
 800c380:	2302      	movs	r3, #2
 800c382:	613b      	str	r3, [r7, #16]

    if( pContext == NULL )
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d102      	bne.n	800c390 <MQTT_Ping+0x2c>
    {
        LogError( ( "pContext is NULL." ) );
        status = MQTTBadParameter;
 800c38a:	2301      	movs	r3, #1
 800c38c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c394:	2b00      	cmp	r3, #0
 800c396:	d116      	bne.n	800c3c6 <MQTT_Ping+0x62>
    {
        /* Get MQTT PINGREQ packet size. */
        status = MQTT_GetPingreqPacketSize( &packetSize );
 800c398:	f107 0318 	add.w	r3, r7, #24
 800c39c:	4618      	mov	r0, r3
 800c39e:	f000 ff21 	bl	800d1e4 <MQTT_GetPingreqPacketSize>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if( status == MQTTSuccess )
 800c3a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d10a      	bne.n	800c3c6 <MQTT_Ping+0x62>
        {
            assert( packetSize == localBuffer.size );
 800c3b0:	693a      	ldr	r2, [r7, #16]
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d006      	beq.n	800c3c6 <MQTT_Ping+0x62>
 800c3b8:	4b23      	ldr	r3, [pc, #140]	@ (800c448 <MQTT_Ping+0xe4>)
 800c3ba:	4a24      	ldr	r2, [pc, #144]	@ (800c44c <MQTT_Ping+0xe8>)
 800c3bc:	f640 41af 	movw	r1, #3247	@ 0xcaf
 800c3c0:	4823      	ldr	r0, [pc, #140]	@ (800c450 <MQTT_Ping+0xec>)
 800c3c2:	f005 fa91 	bl	80118e8 <__assert_func>
        {
            LogError( ( "Failed to get the PINGREQ packet size." ) );
        }
    }

    if( status == MQTTSuccess )
 800c3c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d107      	bne.n	800c3de <MQTT_Ping+0x7a>
    {
        /* Serialize MQTT PINGREQ. */
        status = MQTT_SerializePingreq( &localBuffer );
 800c3ce:	f107 030c 	add.w	r3, r7, #12
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f000 ff1c 	bl	800d210 <MQTT_SerializePingreq>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if( status == MQTTSuccess )
 800c3de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d12a      	bne.n	800c43c <MQTT_Ping+0xd8>
        /* Take the mutex as the send call should not be interrupted in
         * between. */

        MQTT_PRE_STATE_UPDATE_HOOK( pContext );

        connectStatus = pContext->connectStatus;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800c3ec:	77fb      	strb	r3, [r7, #31]

        if( connectStatus != MQTTConnected )
 800c3ee:	7ffb      	ldrb	r3, [r7, #31]
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d007      	beq.n	800c404 <MQTT_Ping+0xa0>
        {
            status = ( connectStatus == MQTTNotConnected ) ? MQTTStatusNotConnected : MQTTStatusDisconnectPending;
 800c3f4:	7ffb      	ldrb	r3, [r7, #31]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d101      	bne.n	800c3fe <MQTT_Ping+0x9a>
 800c3fa:	230d      	movs	r3, #13
 800c3fc:	e000      	b.n	800c400 <MQTT_Ping+0x9c>
 800c3fe:	230e      	movs	r3, #14
 800c400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if( status == MQTTSuccess )
 800c404:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d117      	bne.n	800c43c <MQTT_Ping+0xd8>
            /* Send the serialized PINGREQ packet to transport layer.
             * Here, we do not use the vectored IO approach for efficiency as the
             * Ping packet does not have numerous fields which need to be copied
             * from the user provided buffers. Thus it can be sent directly. */
            sendResult = sendBuffer( pContext,
                                     localBuffer.pBuffer,
 800c40c:	68fb      	ldr	r3, [r7, #12]
            sendResult = sendBuffer( pContext,
 800c40e:	69ba      	ldr	r2, [r7, #24]
 800c410:	4619      	mov	r1, r3
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f7fe fb16 	bl	800aa44 <sendBuffer>
 800c418:	6238      	str	r0, [r7, #32]
                                     packetSize );

            /* It is an error to not send the entire PINGREQ packet. */
            if( sendResult < ( int32_t ) packetSize )
 800c41a:	69bb      	ldr	r3, [r7, #24]
 800c41c:	461a      	mov	r2, r3
 800c41e:	6a3b      	ldr	r3, [r7, #32]
 800c420:	4293      	cmp	r3, r2
 800c422:	da03      	bge.n	800c42c <MQTT_Ping+0xc8>
            {
                LogError( ( "Transport send failed for PINGREQ packet." ) );
                status = MQTTSendFailed;
 800c424:	2303      	movs	r3, #3
 800c426:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c42a:	e007      	b.n	800c43c <MQTT_Ping+0xd8>
            }
            else
            {
                pContext->pingReqSendTimeMs = pContext->lastPacketTxTime;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	649a      	str	r2, [r3, #72]	@ 0x48
                pContext->waitingForPingResp = true;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2201      	movs	r2, #1
 800c438:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        }

        MQTT_POST_STATE_UPDATE_HOOK( pContext );
    }

    return status;
 800c43c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c440:	4618      	mov	r0, r3
 800c442:	3728      	adds	r7, #40	@ 0x28
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}
 800c448:	08013e10 	.word	0x08013e10
 800c44c:	08014804 	.word	0x08014804
 800c450:	08013aa8 	.word	0x08013aa8

0800c454 <MQTT_ProcessLoop>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessLoop( MQTTContext_t * pContext )
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b084      	sub	sp, #16
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTBadParameter;
 800c45c:	2301      	movs	r3, #1
 800c45e:	73fb      	strb	r3, [r7, #15]

    if( pContext == NULL )
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d011      	beq.n	800c48a <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context cannot be NULL." ) );
    }
    else if( pContext->getTime == NULL )
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d00d      	beq.n	800c48a <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: MQTT Context must have valid getTime." ) );
    }
    else if( pContext->networkBuffer.pBuffer == NULL )
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6a1b      	ldr	r3, [r3, #32]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d009      	beq.n	800c48a <MQTT_ProcessLoop+0x36>
    {
        LogError( ( "Invalid input parameter: The MQTT context's networkBuffer must not be NULL." ) );
    }
    else
    {
        pContext->controlPacketSent = false;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2200      	movs	r2, #0
 800c47a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        status = receiveSingleIteration( pContext, true );
 800c47e:	2101      	movs	r1, #1
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f7ff f8d1 	bl	800b628 <receiveSingleIteration>
 800c486:	4603      	mov	r3, r0
 800c488:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800c48a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3710      	adds	r7, #16
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <remainingLengthEncodedSize>:
static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp );

/*-----------------------------------------------------------*/

static size_t remainingLengthEncodedSize( size_t length )
{
 800c494:	b480      	push	{r7}
 800c496:	b085      	sub	sp, #20
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]

    /* Determine how many bytes are needed to encode length.
     * The values below are taken from the MQTT 3.1.1 spec. */

    /* 1 byte is needed to encode lengths between 0 and 127. */
    if( length < 128U )
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c4a0:	d802      	bhi.n	800c4a8 <remainingLengthEncodedSize+0x14>
    {
        encodedSize = 1U;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	60fb      	str	r3, [r7, #12]
 800c4a6:	e00f      	b.n	800c4c8 <remainingLengthEncodedSize+0x34>
    }
    /* 2 bytes are needed to encode lengths between 128 and 16,383. */
    else if( length < 16384U )
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c4ae:	d202      	bcs.n	800c4b6 <remainingLengthEncodedSize+0x22>
    {
        encodedSize = 2U;
 800c4b0:	2302      	movs	r3, #2
 800c4b2:	60fb      	str	r3, [r7, #12]
 800c4b4:	e008      	b.n	800c4c8 <remainingLengthEncodedSize+0x34>
    }
    /* 3 bytes are needed to encode lengths between 16,384 and 2,097,151. */
    else if( length < 2097152U )
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c4bc:	d202      	bcs.n	800c4c4 <remainingLengthEncodedSize+0x30>
    {
        encodedSize = 3U;
 800c4be:	2303      	movs	r3, #3
 800c4c0:	60fb      	str	r3, [r7, #12]
 800c4c2:	e001      	b.n	800c4c8 <remainingLengthEncodedSize+0x34>
    }
    /* 4 bytes are needed to encode lengths between 2,097,152 and 268,435,455. */
    else
    {
        encodedSize = 4U;
 800c4c4:	2304      	movs	r3, #4
 800c4c6:	60fb      	str	r3, [r7, #12]

    LogDebug( ( "Encoded size for length %lu is %lu bytes.",
                ( unsigned long ) length,
                ( unsigned long ) encodedSize ) );

    return encodedSize;
 800c4c8:	68fb      	ldr	r3, [r7, #12]
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3714      	adds	r7, #20
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d4:	4770      	bx	lr
	...

0800c4d8 <encodeRemainingLength>:

/*-----------------------------------------------------------*/

static uint8_t * encodeRemainingLength( uint8_t * pDestination,
                                        size_t length )
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b086      	sub	sp, #24
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	6039      	str	r1, [r7, #0]
    uint8_t lengthByte;
    uint8_t * pLengthEnd = NULL;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	613b      	str	r3, [r7, #16]
    size_t remainingLength = length;
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	60fb      	str	r3, [r7, #12]

    assert( pDestination != NULL );
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d106      	bne.n	800c4fe <encodeRemainingLength+0x26>
 800c4f0:	4b12      	ldr	r3, [pc, #72]	@ (800c53c <encodeRemainingLength+0x64>)
 800c4f2:	4a13      	ldr	r2, [pc, #76]	@ (800c540 <encodeRemainingLength+0x68>)
 800c4f4:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800c4f8:	4812      	ldr	r0, [pc, #72]	@ (800c544 <encodeRemainingLength+0x6c>)
 800c4fa:	f005 f9f5 	bl	80118e8 <__assert_func>

    pLengthEnd = pDestination;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	613b      	str	r3, [r7, #16]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        lengthByte = ( uint8_t ) ( remainingLength % 128U );
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	b2db      	uxtb	r3, r3
 800c506:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c50a:	75fb      	strb	r3, [r7, #23]
        remainingLength = remainingLength / 128U;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	09db      	lsrs	r3, r3, #7
 800c510:	60fb      	str	r3, [r7, #12]

        /* Set the high bit of this byte, indicating that there's more data. */
        if( remainingLength > 0U )
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d003      	beq.n	800c520 <encodeRemainingLength+0x48>
        {
            UINT8_SET_BIT( lengthByte, 7 );
 800c518:	7dfb      	ldrb	r3, [r7, #23]
 800c51a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c51e:	75fb      	strb	r3, [r7, #23]
        }

        /* Output a single encoded byte. */
        *pLengthEnd = lengthByte;
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	7dfa      	ldrb	r2, [r7, #23]
 800c524:	701a      	strb	r2, [r3, #0]
        pLengthEnd++;
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	3301      	adds	r3, #1
 800c52a:	613b      	str	r3, [r7, #16]
    } while( remainingLength > 0U );
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1e7      	bne.n	800c502 <encodeRemainingLength+0x2a>

    return pLengthEnd;
 800c532:	693b      	ldr	r3, [r7, #16]
}
 800c534:	4618      	mov	r0, r3
 800c536:	3718      	adds	r7, #24
 800c538:	46bd      	mov	sp, r7
 800c53a:	bd80      	pop	{r7, pc}
 800c53c:	08013fa4 	.word	0x08013fa4
 800c540:	08014810 	.word	0x08014810
 800c544:	08013fbc 	.word	0x08013fbc

0800c548 <encodeString>:
/*-----------------------------------------------------------*/

static uint8_t * encodeString( uint8_t * pDestination,
                               const char * pSource,
                               uint16_t sourceLength )
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b086      	sub	sp, #24
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	60f8      	str	r0, [r7, #12]
 800c550:	60b9      	str	r1, [r7, #8]
 800c552:	4613      	mov	r3, r2
 800c554:	80fb      	strh	r3, [r7, #6]
    uint8_t * pBuffer = NULL;
 800c556:	2300      	movs	r3, #0
 800c558:	617b      	str	r3, [r7, #20]

    assert( pDestination != NULL );
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d106      	bne.n	800c56e <encodeString+0x26>
 800c560:	4b15      	ldr	r3, [pc, #84]	@ (800c5b8 <encodeString+0x70>)
 800c562:	4a16      	ldr	r2, [pc, #88]	@ (800c5bc <encodeString+0x74>)
 800c564:	f240 2113 	movw	r1, #531	@ 0x213
 800c568:	4815      	ldr	r0, [pc, #84]	@ (800c5c0 <encodeString+0x78>)
 800c56a:	f005 f9bd 	bl	80118e8 <__assert_func>

    pBuffer = pDestination;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	617b      	str	r3, [r7, #20]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pBuffer = UINT16_HIGH_BYTE( sourceLength );
 800c572:	88fb      	ldrh	r3, [r7, #6]
 800c574:	0a1b      	lsrs	r3, r3, #8
 800c576:	b29b      	uxth	r3, r3
 800c578:	b2da      	uxtb	r2, r3
 800c57a:	697b      	ldr	r3, [r7, #20]
 800c57c:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	3301      	adds	r3, #1
 800c582:	617b      	str	r3, [r7, #20]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pBuffer = UINT16_LOW_BYTE( sourceLength );
 800c584:	88fb      	ldrh	r3, [r7, #6]
 800c586:	b2da      	uxtb	r2, r3
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	701a      	strb	r2, [r3, #0]
    pBuffer++;
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	3301      	adds	r3, #1
 800c590:	617b      	str	r3, [r7, #20]

    /* Copy the string into pBuffer. */
    if( pSource != NULL )
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d005      	beq.n	800c5a4 <encodeString+0x5c>
    {
        ( void ) memcpy( ( void * ) pBuffer, ( const void * ) pSource, sourceLength );
 800c598:	88fb      	ldrh	r3, [r7, #6]
 800c59a:	461a      	mov	r2, r3
 800c59c:	68b9      	ldr	r1, [r7, #8]
 800c59e:	6978      	ldr	r0, [r7, #20]
 800c5a0:	f005 fdbd 	bl	801211e <memcpy>
    }

    /* Return the pointer to the end of the encoded string. */
    pBuffer = &pBuffer[ sourceLength ];
 800c5a4:	88fb      	ldrh	r3, [r7, #6]
 800c5a6:	697a      	ldr	r2, [r7, #20]
 800c5a8:	4413      	add	r3, r2
 800c5aa:	617b      	str	r3, [r7, #20]

    return pBuffer;
 800c5ac:	697b      	ldr	r3, [r7, #20]
}
 800c5ae:	4618      	mov	r0, r3
 800c5b0:	3718      	adds	r7, #24
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
 800c5b6:	bf00      	nop
 800c5b8:	08013fa4 	.word	0x08013fa4
 800c5bc:	08014828 	.word	0x08014828
 800c5c0:	08013fbc 	.word	0x08013fbc

0800c5c4 <calculatePublishPacketSize>:
/*-----------------------------------------------------------*/

static bool calculatePublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b088      	sub	sp, #32
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
    bool status = true;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	77fb      	strb	r3, [r7, #31]
    size_t packetSize = 0, payloadLimit = 0;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	61bb      	str	r3, [r7, #24]
 800c5d8:	2300      	movs	r3, #0
 800c5da:	617b      	str	r3, [r7, #20]

    assert( pPublishInfo != NULL );
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d106      	bne.n	800c5f0 <calculatePublishPacketSize+0x2c>
 800c5e2:	4b2e      	ldr	r3, [pc, #184]	@ (800c69c <calculatePublishPacketSize+0xd8>)
 800c5e4:	4a2e      	ldr	r2, [pc, #184]	@ (800c6a0 <calculatePublishPacketSize+0xdc>)
 800c5e6:	f44f 710d 	mov.w	r1, #564	@ 0x234
 800c5ea:	482e      	ldr	r0, [pc, #184]	@ (800c6a4 <calculatePublishPacketSize+0xe0>)
 800c5ec:	f005 f97c 	bl	80118e8 <__assert_func>
    assert( pRemainingLength != NULL );
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d106      	bne.n	800c604 <calculatePublishPacketSize+0x40>
 800c5f6:	4b2c      	ldr	r3, [pc, #176]	@ (800c6a8 <calculatePublishPacketSize+0xe4>)
 800c5f8:	4a29      	ldr	r2, [pc, #164]	@ (800c6a0 <calculatePublishPacketSize+0xdc>)
 800c5fa:	f240 2135 	movw	r1, #565	@ 0x235
 800c5fe:	4829      	ldr	r0, [pc, #164]	@ (800c6a4 <calculatePublishPacketSize+0xe0>)
 800c600:	f005 f972 	bl	80118e8 <__assert_func>
    assert( pPacketSize != NULL );
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d106      	bne.n	800c618 <calculatePublishPacketSize+0x54>
 800c60a:	4b28      	ldr	r3, [pc, #160]	@ (800c6ac <calculatePublishPacketSize+0xe8>)
 800c60c:	4a24      	ldr	r2, [pc, #144]	@ (800c6a0 <calculatePublishPacketSize+0xdc>)
 800c60e:	f240 2136 	movw	r1, #566	@ 0x236
 800c612:	4824      	ldr	r0, [pc, #144]	@ (800c6a4 <calculatePublishPacketSize+0xe0>)
 800c614:	f005 f968 	bl	80118e8 <__assert_func>

    /* The variable header of a PUBLISH packet always contains the topic name.
     * The first 2 bytes of UTF-8 string contains length of the string.
     */
    packetSize += pPublishInfo->topicNameLength + sizeof( uint16_t );
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	891b      	ldrh	r3, [r3, #8]
 800c61c:	461a      	mov	r2, r3
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	4413      	add	r3, r2
 800c622:	3302      	adds	r3, #2
 800c624:	61bb      	str	r3, [r7, #24]

    /* The variable header of a QoS 1 or 2 PUBLISH packet contains a 2-byte
     * packet identifier. */
    if( pPublishInfo->qos > MQTTQoS0 )
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	781b      	ldrb	r3, [r3, #0]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d002      	beq.n	800c634 <calculatePublishPacketSize+0x70>
    {
        packetSize += sizeof( uint16_t );
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	3302      	adds	r3, #2
 800c632:	61bb      	str	r3, [r7, #24]
    }

    /* Calculate the maximum allowed size of the payload for the given parameters.
     * This calculation excludes the "Remaining length" encoding, whose size is not
     * yet known. */
    payloadLimit = MQTT_MAX_REMAINING_LENGTH - packetSize - 1U;
 800c634:	69ba      	ldr	r2, [r7, #24]
 800c636:	4b1e      	ldr	r3, [pc, #120]	@ (800c6b0 <calculatePublishPacketSize+0xec>)
 800c638:	1a9b      	subs	r3, r3, r2
 800c63a:	617b      	str	r3, [r7, #20]

    /* Ensure that the given payload fits within the calculated limit. */
    if( pPublishInfo->payloadLength > payloadLimit )
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	691b      	ldr	r3, [r3, #16]
 800c640:	697a      	ldr	r2, [r7, #20]
 800c642:	429a      	cmp	r2, r3
 800c644:	d202      	bcs.n	800c64c <calculatePublishPacketSize+0x88>
                    "%lu so as not to exceed the maximum "
                    "remaining length of MQTT 3.1.1 packet( %lu ).",
                    ( unsigned long ) pPublishInfo->payloadLength,
                    ( unsigned long ) payloadLimit,
                    MQTT_MAX_REMAINING_LENGTH ) );
        status = false;
 800c646:	2300      	movs	r3, #0
 800c648:	77fb      	strb	r3, [r7, #31]
 800c64a:	e021      	b.n	800c690 <calculatePublishPacketSize+0xcc>
    }
    else
    {
        /* Add the length of the PUBLISH payload. At this point, the "Remaining length"
         * has been calculated. */
        packetSize += pPublishInfo->payloadLength;
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	691b      	ldr	r3, [r3, #16]
 800c650:	69ba      	ldr	r2, [r7, #24]
 800c652:	4413      	add	r3, r2
 800c654:	61bb      	str	r3, [r7, #24]

        /* Now that the "Remaining length" is known, recalculate the payload limit
         * based on the size of its encoding. */
        payloadLimit -= remainingLengthEncodedSize( packetSize );
 800c656:	69b8      	ldr	r0, [r7, #24]
 800c658:	f7ff ff1c 	bl	800c494 <remainingLengthEncodedSize>
 800c65c:	4602      	mov	r2, r0
 800c65e:	697b      	ldr	r3, [r7, #20]
 800c660:	1a9b      	subs	r3, r3, r2
 800c662:	617b      	str	r3, [r7, #20]

        /* Check that the given payload fits within the size allowed by MQTT spec. */
        if( pPublishInfo->payloadLength > payloadLimit )
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	691b      	ldr	r3, [r3, #16]
 800c668:	697a      	ldr	r2, [r7, #20]
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d202      	bcs.n	800c674 <calculatePublishPacketSize+0xb0>
                        "%lu so as not to exceed the maximum "
                        "remaining length of MQTT 3.1.1 packet( %lu ).",
                        ( unsigned long ) pPublishInfo->payloadLength,
                        ( unsigned long ) payloadLimit,
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = false;
 800c66e:	2300      	movs	r3, #0
 800c670:	77fb      	strb	r3, [r7, #31]
 800c672:	e00d      	b.n	800c690 <calculatePublishPacketSize+0xcc>
        }
        else
        {
            /* Set the "Remaining length" output parameter and calculate the full
             * size of the PUBLISH packet. */
            *pRemainingLength = packetSize;
 800c674:	68bb      	ldr	r3, [r7, #8]
 800c676:	69ba      	ldr	r2, [r7, #24]
 800c678:	601a      	str	r2, [r3, #0]

            packetSize += 1U + remainingLengthEncodedSize( packetSize );
 800c67a:	69b8      	ldr	r0, [r7, #24]
 800c67c:	f7ff ff0a 	bl	800c494 <remainingLengthEncodedSize>
 800c680:	4603      	mov	r3, r0
 800c682:	3301      	adds	r3, #1
 800c684:	69ba      	ldr	r2, [r7, #24]
 800c686:	4413      	add	r3, r2
 800c688:	61bb      	str	r3, [r7, #24]
            *pPacketSize = packetSize;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	69ba      	ldr	r2, [r7, #24]
 800c68e:	601a      	str	r2, [r3, #0]
    }

    LogDebug( ( "PUBLISH packet remaining length=%lu and packet size=%lu.",
                ( unsigned long ) *pRemainingLength,
                ( unsigned long ) *pPacketSize ) );
    return status;
 800c690:	7ffb      	ldrb	r3, [r7, #31]
}
 800c692:	4618      	mov	r0, r3
 800c694:	3720      	adds	r7, #32
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}
 800c69a:	bf00      	nop
 800c69c:	08013ff0 	.word	0x08013ff0
 800c6a0:	08014838 	.word	0x08014838
 800c6a4:	08013fbc 	.word	0x08013fbc
 800c6a8:	08014008 	.word	0x08014008
 800c6ac:	08014024 	.word	0x08014024
 800c6b0:	0ffffffe 	.word	0x0ffffffe

0800c6b4 <MQTT_SerializePublishHeaderWithoutTopic>:

MQTTStatus_t MQTT_SerializePublishHeaderWithoutTopic( const MQTTPublishInfo_t * pPublishInfo,
                                                      size_t remainingLength,
                                                      uint8_t * pBuffer,
                                                      size_t * headerSize )
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b088      	sub	sp, #32
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	607a      	str	r2, [r7, #4]
 800c6c0:	603b      	str	r3, [r7, #0]
    size_t headerLength;
    uint8_t * pIndex;
    MQTTStatus_t status = MQTTSuccess;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	77bb      	strb	r3, [r7, #30]

    /* The first byte of a PUBLISH packet contains the packet type and flags. */
    uint8_t publishFlags = MQTT_PACKET_TYPE_PUBLISH;
 800c6c6:	2330      	movs	r3, #48	@ 0x30
 800c6c8:	77fb      	strb	r3, [r7, #31]

    /* Get the start address of the buffer. */
    pIndex = pBuffer;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	61bb      	str	r3, [r7, #24]

    /* Length of serialized packet = First byte
     *                               + Length of encoded remaining length
     *                               + Encoded topic length. */
    headerLength = 1U + remainingLengthEncodedSize( remainingLength ) + 2U;
 800c6ce:	68b8      	ldr	r0, [r7, #8]
 800c6d0:	f7ff fee0 	bl	800c494 <remainingLengthEncodedSize>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	3303      	adds	r3, #3
 800c6d8:	617b      	str	r3, [r7, #20]

    if( pPublishInfo->qos == MQTTQoS1 )
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	781b      	ldrb	r3, [r3, #0]
 800c6de:	2b01      	cmp	r3, #1
 800c6e0:	d104      	bne.n	800c6ec <MQTT_SerializePublishHeaderWithoutTopic+0x38>
    {
        LogDebug( ( "Adding QoS as QoS1 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 );
 800c6e2:	7ffb      	ldrb	r3, [r7, #31]
 800c6e4:	f043 0302 	orr.w	r3, r3, #2
 800c6e8:	77fb      	strb	r3, [r7, #31]
 800c6ea:	e007      	b.n	800c6fc <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    }
    else if( pPublishInfo->qos == MQTTQoS2 )
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	781b      	ldrb	r3, [r3, #0]
 800c6f0:	2b02      	cmp	r3, #2
 800c6f2:	d103      	bne.n	800c6fc <MQTT_SerializePublishHeaderWithoutTopic+0x48>
    {
        LogDebug( ( "Adding QoS as QoS2 in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 );
 800c6f4:	7ffb      	ldrb	r3, [r7, #31]
 800c6f6:	f043 0304 	orr.w	r3, r3, #4
 800c6fa:	77fb      	strb	r3, [r7, #31]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( pPublishInfo->retain == true )
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	785b      	ldrb	r3, [r3, #1]
 800c700:	2b00      	cmp	r3, #0
 800c702:	d003      	beq.n	800c70c <MQTT_SerializePublishHeaderWithoutTopic+0x58>
    {
        LogDebug( ( "Adding retain bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800c704:	7ffb      	ldrb	r3, [r7, #31]
 800c706:	f043 0301 	orr.w	r3, r3, #1
 800c70a:	77fb      	strb	r3, [r7, #31]
    }

    if( pPublishInfo->dup == true )
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	789b      	ldrb	r3, [r3, #2]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d003      	beq.n	800c71c <MQTT_SerializePublishHeaderWithoutTopic+0x68>
    {
        LogDebug( ( "Adding dup bit in PUBLISH flags." ) );
        UINT8_SET_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800c714:	7ffb      	ldrb	r3, [r7, #31]
 800c716:	f043 0308 	orr.w	r3, r3, #8
 800c71a:	77fb      	strb	r3, [r7, #31]
    }

    *pIndex = publishFlags;
 800c71c:	69bb      	ldr	r3, [r7, #24]
 800c71e:	7ffa      	ldrb	r2, [r7, #31]
 800c720:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c722:	69bb      	ldr	r3, [r7, #24]
 800c724:	3301      	adds	r3, #1
 800c726:	61bb      	str	r3, [r7, #24]

    /* The "Remaining length" is encoded from the second byte. */
    pIndex = encodeRemainingLength( pIndex, remainingLength );
 800c728:	68b9      	ldr	r1, [r7, #8]
 800c72a:	69b8      	ldr	r0, [r7, #24]
 800c72c:	f7ff fed4 	bl	800c4d8 <encodeRemainingLength>
 800c730:	61b8      	str	r0, [r7, #24]

    /* The first byte of a UTF-8 string is the high byte of the string length. */
    *pIndex = UINT16_HIGH_BYTE( pPublishInfo->topicNameLength );
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	891b      	ldrh	r3, [r3, #8]
 800c736:	0a1b      	lsrs	r3, r3, #8
 800c738:	b29b      	uxth	r3, r3
 800c73a:	b2da      	uxtb	r2, r3
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c740:	69bb      	ldr	r3, [r7, #24]
 800c742:	3301      	adds	r3, #1
 800c744:	61bb      	str	r3, [r7, #24]

    /* The second byte of a UTF-8 string is the low byte of the string length. */
    *pIndex = UINT16_LOW_BYTE( pPublishInfo->topicNameLength );
 800c746:	68fb      	ldr	r3, [r7, #12]
 800c748:	891b      	ldrh	r3, [r3, #8]
 800c74a:	b2da      	uxtb	r2, r3
 800c74c:	69bb      	ldr	r3, [r7, #24]
 800c74e:	701a      	strb	r2, [r3, #0]
    pIndex++;
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	3301      	adds	r3, #1
 800c754:	61bb      	str	r3, [r7, #24]

    *headerSize = headerLength;
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	697a      	ldr	r2, [r7, #20]
 800c75a:	601a      	str	r2, [r3, #0]

    return status;
 800c75c:	7fbb      	ldrb	r3, [r7, #30]
}
 800c75e:	4618      	mov	r0, r3
 800c760:	3720      	adds	r7, #32
 800c762:	46bd      	mov	sp, r7
 800c764:	bd80      	pop	{r7, pc}

0800c766 <getRemainingLength>:
    assert( ( ( size_t ) ( pIndex - pFixedBuffer->pBuffer ) ) <= pFixedBuffer->size );
}

static size_t getRemainingLength( TransportRecv_t recvFunc,
                                  NetworkContext_t * pNetworkContext )
{
 800c766:	b580      	push	{r7, lr}
 800c768:	b088      	sub	sp, #32
 800c76a:	af00      	add	r7, sp, #0
 800c76c:	6078      	str	r0, [r7, #4]
 800c76e:	6039      	str	r1, [r7, #0]
    size_t remainingLength = 0, multiplier = 1, bytesDecoded = 0, expectedSize = 0;
 800c770:	2300      	movs	r3, #0
 800c772:	61fb      	str	r3, [r7, #28]
 800c774:	2301      	movs	r3, #1
 800c776:	61bb      	str	r3, [r7, #24]
 800c778:	2300      	movs	r3, #0
 800c77a:	617b      	str	r3, [r7, #20]
 800c77c:	2300      	movs	r3, #0
 800c77e:	613b      	str	r3, [r7, #16]
    uint8_t encodedByte = 0;
 800c780:	2300      	movs	r3, #0
 800c782:	72fb      	strb	r3, [r7, #11]
    int32_t bytesReceived = 0;
 800c784:	2300      	movs	r3, #0
 800c786:	60fb      	str	r3, [r7, #12]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c788:	69bb      	ldr	r3, [r7, #24]
 800c78a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c78e:	d903      	bls.n	800c798 <getRemainingLength+0x32>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c790:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c794:	61fb      	str	r3, [r7, #28]
 800c796:	e01c      	b.n	800c7d2 <getRemainingLength+0x6c>
        }
        else
        {
            bytesReceived = recvFunc( pNetworkContext, &encodedByte, 1U );
 800c798:	f107 010b 	add.w	r1, r7, #11
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2201      	movs	r2, #1
 800c7a0:	6838      	ldr	r0, [r7, #0]
 800c7a2:	4798      	blx	r3
 800c7a4:	60f8      	str	r0, [r7, #12]

            if( bytesReceived == 1 )
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	2b01      	cmp	r3, #1
 800c7aa:	d10f      	bne.n	800c7cc <getRemainingLength+0x66>
            {
                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c7ac:	7afb      	ldrb	r3, [r7, #11]
 800c7ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7b2:	69ba      	ldr	r2, [r7, #24]
 800c7b4:	fb02 f303 	mul.w	r3, r2, r3
 800c7b8:	69fa      	ldr	r2, [r7, #28]
 800c7ba:	4413      	add	r3, r2
 800c7bc:	61fb      	str	r3, [r7, #28]
                multiplier *= 128U;
 800c7be:	69bb      	ldr	r3, [r7, #24]
 800c7c0:	01db      	lsls	r3, r3, #7
 800c7c2:	61bb      	str	r3, [r7, #24]
                bytesDecoded++;
 800c7c4:	697b      	ldr	r3, [r7, #20]
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	617b      	str	r3, [r7, #20]
 800c7ca:	e002      	b.n	800c7d2 <getRemainingLength+0x6c>
            }
            else
            {
                remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c7cc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c7d0:	61fb      	str	r3, [r7, #28]
            }
        }

        if( remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800c7d2:	69fb      	ldr	r3, [r7, #28]
 800c7d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7d8:	d004      	beq.n	800c7e4 <getRemainingLength+0x7e>
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c7da:	7afb      	ldrb	r3, [r7, #11]
 800c7dc:	b25b      	sxtb	r3, r3
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	dbd2      	blt.n	800c788 <getRemainingLength+0x22>
 800c7e2:	e000      	b.n	800c7e6 <getRemainingLength+0x80>
            break;
 800c7e4:	bf00      	nop

    /* Check that the decoded remaining length conforms to the MQTT specification. */
    if( remainingLength != MQTT_REMAINING_LENGTH_INVALID )
 800c7e6:	69fb      	ldr	r3, [r7, #28]
 800c7e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7ec:	d00a      	beq.n	800c804 <getRemainingLength+0x9e>
    {
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c7ee:	69f8      	ldr	r0, [r7, #28]
 800c7f0:	f7ff fe50 	bl	800c494 <remainingLengthEncodedSize>
 800c7f4:	6138      	str	r0, [r7, #16]

        if( bytesDecoded != expectedSize )
 800c7f6:	697a      	ldr	r2, [r7, #20]
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d002      	beq.n	800c804 <getRemainingLength+0x9e>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c7fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c802:	61fb      	str	r3, [r7, #28]
        }
    }

    return remainingLength;
 800c804:	69fb      	ldr	r3, [r7, #28]
}
 800c806:	4618      	mov	r0, r3
 800c808:	3720      	adds	r7, #32
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}

0800c80e <processRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t processRemainingLength( const uint8_t * pBuffer,
                                            const size_t * pIndex,
                                            MQTTPacketInfo_t * pIncomingPacket )
{
 800c80e:	b580      	push	{r7, lr}
 800c810:	b08a      	sub	sp, #40	@ 0x28
 800c812:	af00      	add	r7, sp, #0
 800c814:	60f8      	str	r0, [r7, #12]
 800c816:	60b9      	str	r1, [r7, #8]
 800c818:	607a      	str	r2, [r7, #4]
    size_t remainingLength = 0;
 800c81a:	2300      	movs	r3, #0
 800c81c:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t multiplier = 1;
 800c81e:	2301      	movs	r3, #1
 800c820:	623b      	str	r3, [r7, #32]
    size_t bytesDecoded = 0;
 800c822:	2300      	movs	r3, #0
 800c824:	61fb      	str	r3, [r7, #28]
    size_t expectedSize = 0;
 800c826:	2300      	movs	r3, #0
 800c828:	617b      	str	r3, [r7, #20]
    uint8_t encodedByte = 0;
 800c82a:	2300      	movs	r3, #0
 800c82c:	76fb      	strb	r3, [r7, #27]
    MQTTStatus_t status = MQTTSuccess;
 800c82e:	2300      	movs	r3, #0
 800c830:	76bb      	strb	r3, [r7, #26]

    /* This algorithm is copied from the MQTT v3.1.1 spec. */
    do
    {
        if( multiplier > 2097152U ) /* 128 ^ 3 */
 800c832:	6a3b      	ldr	r3, [r7, #32]
 800c834:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c838:	d905      	bls.n	800c846 <processRemainingLength+0x38>
        {
            remainingLength = MQTT_REMAINING_LENGTH_INVALID;
 800c83a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800c83e:	627b      	str	r3, [r7, #36]	@ 0x24

            LogError( ( "Invalid remaining length in the packet.\n" ) );

            status = MQTTBadResponse;
 800c840:	2305      	movs	r3, #5
 800c842:	76bb      	strb	r3, [r7, #26]
 800c844:	e01d      	b.n	800c882 <processRemainingLength+0x74>
        }
        else
        {
            if( *pIndex > ( bytesDecoded + 1U ) )
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	681a      	ldr	r2, [r3, #0]
 800c84a:	69fb      	ldr	r3, [r7, #28]
 800c84c:	3301      	adds	r3, #1
 800c84e:	429a      	cmp	r2, r3
 800c850:	d915      	bls.n	800c87e <processRemainingLength+0x70>
            {
                /* Get the next byte. It is at the next position after the bytes
                 * decoded till now since the header of one byte was read before. */
                encodedByte = pBuffer[ bytesDecoded + 1U ];
 800c852:	69fb      	ldr	r3, [r7, #28]
 800c854:	3301      	adds	r3, #1
 800c856:	68fa      	ldr	r2, [r7, #12]
 800c858:	4413      	add	r3, r2
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	76fb      	strb	r3, [r7, #27]

                remainingLength += ( ( size_t ) encodedByte & 0x7FU ) * multiplier;
 800c85e:	7efb      	ldrb	r3, [r7, #27]
 800c860:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c864:	6a3a      	ldr	r2, [r7, #32]
 800c866:	fb02 f303 	mul.w	r3, r2, r3
 800c86a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c86c:	4413      	add	r3, r2
 800c86e:	627b      	str	r3, [r7, #36]	@ 0x24
                multiplier *= 128U;
 800c870:	6a3b      	ldr	r3, [r7, #32]
 800c872:	01db      	lsls	r3, r3, #7
 800c874:	623b      	str	r3, [r7, #32]
                bytesDecoded++;
 800c876:	69fb      	ldr	r3, [r7, #28]
 800c878:	3301      	adds	r3, #1
 800c87a:	61fb      	str	r3, [r7, #28]
 800c87c:	e001      	b.n	800c882 <processRemainingLength+0x74>
            }
            else
            {
                status = MQTTNeedMoreBytes;
 800c87e:	230b      	movs	r3, #11
 800c880:	76bb      	strb	r3, [r7, #26]
            }
        }

        /* If the response is incorrect, or no more data is available, then
         * break out of the loop. */
        if( ( remainingLength == MQTT_REMAINING_LENGTH_INVALID ) ||
 800c882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c888:	d006      	beq.n	800c898 <processRemainingLength+0x8a>
 800c88a:	7ebb      	ldrb	r3, [r7, #26]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d103      	bne.n	800c898 <processRemainingLength+0x8a>
            ( status != MQTTSuccess ) )
        {
            break;
        }
    } while( ( encodedByte & 0x80U ) != 0U );
 800c890:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c894:	2b00      	cmp	r3, #0
 800c896:	dbcc      	blt.n	800c832 <processRemainingLength+0x24>

    if( status == MQTTSuccess )
 800c898:	7ebb      	ldrb	r3, [r7, #26]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d111      	bne.n	800c8c2 <processRemainingLength+0xb4>
    {
        /* Check that the decoded remaining length conforms to the MQTT specification. */
        expectedSize = remainingLengthEncodedSize( remainingLength );
 800c89e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c8a0:	f7ff fdf8 	bl	800c494 <remainingLengthEncodedSize>
 800c8a4:	6178      	str	r0, [r7, #20]

        if( bytesDecoded != expectedSize )
 800c8a6:	69fa      	ldr	r2, [r7, #28]
 800c8a8:	697b      	ldr	r3, [r7, #20]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d002      	beq.n	800c8b4 <processRemainingLength+0xa6>
        {
            LogError( ( "Expected and actual length of decoded bytes do not match.\n" ) );
            status = MQTTBadResponse;
 800c8ae:	2305      	movs	r3, #5
 800c8b0:	76bb      	strb	r3, [r7, #26]
 800c8b2:	e006      	b.n	800c8c2 <processRemainingLength+0xb4>
        }
        else
        {
            pIncomingPacket->remainingLength = remainingLength;
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8b8:	609a      	str	r2, [r3, #8]
            pIncomingPacket->headerLength = bytesDecoded + 1U;
 800c8ba:	69fb      	ldr	r3, [r7, #28]
 800c8bc:	1c5a      	adds	r2, r3, #1
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	60da      	str	r2, [r3, #12]
        }
    }

    return status;
 800c8c2:	7ebb      	ldrb	r3, [r7, #26]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3728      	adds	r7, #40	@ 0x28
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd80      	pop	{r7, pc}

0800c8cc <incomingPacketValid>:

/*-----------------------------------------------------------*/

static bool incomingPacketValid( uint8_t packetType )
{
 800c8cc:	b480      	push	{r7}
 800c8ce:	b085      	sub	sp, #20
 800c8d0:	af00      	add	r7, sp, #0
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	71fb      	strb	r3, [r7, #7]
    bool status = false;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	73fb      	strb	r3, [r7, #15]

    /* Check packet type. Mask out lower bits to ignore flags. */
    switch( packetType & 0xF0U )
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c8e0:	2bd0      	cmp	r3, #208	@ 0xd0
 800c8e2:	d01d      	beq.n	800c920 <incomingPacketValid+0x54>
 800c8e4:	2bd0      	cmp	r3, #208	@ 0xd0
 800c8e6:	d826      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c8e8:	2bb0      	cmp	r3, #176	@ 0xb0
 800c8ea:	d019      	beq.n	800c920 <incomingPacketValid+0x54>
 800c8ec:	2bb0      	cmp	r3, #176	@ 0xb0
 800c8ee:	d822      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c8f0:	2b90      	cmp	r3, #144	@ 0x90
 800c8f2:	d015      	beq.n	800c920 <incomingPacketValid+0x54>
 800c8f4:	2b90      	cmp	r3, #144	@ 0x90
 800c8f6:	d81e      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c8f8:	2b70      	cmp	r3, #112	@ 0x70
 800c8fa:	d011      	beq.n	800c920 <incomingPacketValid+0x54>
 800c8fc:	2b70      	cmp	r3, #112	@ 0x70
 800c8fe:	d81a      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c900:	2b60      	cmp	r3, #96	@ 0x60
 800c902:	d010      	beq.n	800c926 <incomingPacketValid+0x5a>
 800c904:	2b60      	cmp	r3, #96	@ 0x60
 800c906:	d816      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c908:	2b50      	cmp	r3, #80	@ 0x50
 800c90a:	d009      	beq.n	800c920 <incomingPacketValid+0x54>
 800c90c:	2b50      	cmp	r3, #80	@ 0x50
 800c90e:	d812      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c910:	2b40      	cmp	r3, #64	@ 0x40
 800c912:	d005      	beq.n	800c920 <incomingPacketValid+0x54>
 800c914:	2b40      	cmp	r3, #64	@ 0x40
 800c916:	d80e      	bhi.n	800c936 <incomingPacketValid+0x6a>
 800c918:	2b20      	cmp	r3, #32
 800c91a:	d001      	beq.n	800c920 <incomingPacketValid+0x54>
 800c91c:	2b30      	cmp	r3, #48	@ 0x30
 800c91e:	d10a      	bne.n	800c936 <incomingPacketValid+0x6a>
        case MQTT_PACKET_TYPE_PUBREC:
        case MQTT_PACKET_TYPE_PUBCOMP:
        case MQTT_PACKET_TYPE_SUBACK:
        case MQTT_PACKET_TYPE_UNSUBACK:
        case MQTT_PACKET_TYPE_PINGRESP:
            status = true;
 800c920:	2301      	movs	r3, #1
 800c922:	73fb      	strb	r3, [r7, #15]
            break;
 800c924:	e00a      	b.n	800c93c <incomingPacketValid+0x70>

        case ( MQTT_PACKET_TYPE_PUBREL & 0xF0U ):

            /* The second bit of a PUBREL must be set. */
            if( ( packetType & 0x02U ) > 0U )
 800c926:	79fb      	ldrb	r3, [r7, #7]
 800c928:	f003 0302 	and.w	r3, r3, #2
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d004      	beq.n	800c93a <incomingPacketValid+0x6e>
            {
                status = true;
 800c930:	2301      	movs	r3, #1
 800c932:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800c934:	e001      	b.n	800c93a <incomingPacketValid+0x6e>

        /* Any other packet type is invalid. */
        default:
            LogWarn( ( "Incoming packet invalid: Packet type=%u.",
                       ( unsigned int ) packetType ) );
            break;
 800c936:	bf00      	nop
 800c938:	e000      	b.n	800c93c <incomingPacketValid+0x70>
            break;
 800c93a:	bf00      	nop
    }

    return status;
 800c93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c93e:	4618      	mov	r0, r3
 800c940:	3714      	adds	r7, #20
 800c942:	46bd      	mov	sp, r7
 800c944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c948:	4770      	bx	lr

0800c94a <checkPublishRemainingLength>:
/*-----------------------------------------------------------*/

static MQTTStatus_t checkPublishRemainingLength( size_t remainingLength,
                                                 MQTTQoS_t qos,
                                                 size_t qos0Minimum )
{
 800c94a:	b480      	push	{r7}
 800c94c:	b087      	sub	sp, #28
 800c94e:	af00      	add	r7, sp, #0
 800c950:	60f8      	str	r0, [r7, #12]
 800c952:	460b      	mov	r3, r1
 800c954:	607a      	str	r2, [r7, #4]
 800c956:	72fb      	strb	r3, [r7, #11]
    MQTTStatus_t status = MQTTSuccess;
 800c958:	2300      	movs	r3, #0
 800c95a:	75fb      	strb	r3, [r7, #23]

    /* Sanity checks for "Remaining length". */
    if( qos == MQTTQoS0 )
 800c95c:	7afb      	ldrb	r3, [r7, #11]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d106      	bne.n	800c970 <checkPublishRemainingLength+0x26>
    {
        /* Check that the "Remaining length" is greater than the minimum. */
        if( remainingLength < qos0Minimum )
 800c962:	68fa      	ldr	r2, [r7, #12]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	429a      	cmp	r2, r3
 800c968:	d209      	bcs.n	800c97e <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 0 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) qos0Minimum ) );

            status = MQTTBadResponse;
 800c96a:	2305      	movs	r3, #5
 800c96c:	75fb      	strb	r3, [r7, #23]
 800c96e:	e006      	b.n	800c97e <checkPublishRemainingLength+0x34>
    else
    {
        /* Check that the "Remaining length" is greater than the minimum. For
         * QoS 1 or 2, this will be two bytes greater than for QoS 0 due to the
         * packet identifier. */
        if( remainingLength < ( qos0Minimum + 2U ) )
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	3302      	adds	r3, #2
 800c974:	68fa      	ldr	r2, [r7, #12]
 800c976:	429a      	cmp	r2, r3
 800c978:	d201      	bcs.n	800c97e <checkPublishRemainingLength+0x34>
        {
            LogError( ( "QoS 1 or 2 PUBLISH cannot have a remaining length less than %lu.",
                        ( unsigned long ) ( qos0Minimum + 2U ) ) );

            status = MQTTBadResponse;
 800c97a:	2305      	movs	r3, #5
 800c97c:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800c97e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c980:	4618      	mov	r0, r3
 800c982:	371c      	adds	r7, #28
 800c984:	46bd      	mov	sp, r7
 800c986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c98a:	4770      	bx	lr

0800c98c <processPublishFlags>:

/*-----------------------------------------------------------*/

static MQTTStatus_t processPublishFlags( uint8_t publishFlags,
                                         MQTTPublishInfo_t * pPublishInfo )
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	4603      	mov	r3, r0
 800c994:	6039      	str	r1, [r7, #0]
 800c996:	71fb      	strb	r3, [r7, #7]
    MQTTStatus_t status = MQTTSuccess;
 800c998:	2300      	movs	r3, #0
 800c99a:	73fb      	strb	r3, [r7, #15]

    assert( pPublishInfo != NULL );
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d106      	bne.n	800c9b0 <processPublishFlags+0x24>
 800c9a2:	4b20      	ldr	r3, [pc, #128]	@ (800ca24 <processPublishFlags+0x98>)
 800c9a4:	4a20      	ldr	r2, [pc, #128]	@ (800ca28 <processPublishFlags+0x9c>)
 800c9a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c9aa:	4820      	ldr	r0, [pc, #128]	@ (800ca2c <processPublishFlags+0xa0>)
 800c9ac:	f004 ff9c 	bl	80118e8 <__assert_func>

    /* Check for QoS 2. */
    if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS2 ) )
 800c9b0:	79fb      	ldrb	r3, [r7, #7]
 800c9b2:	f003 0304 	and.w	r3, r3, #4
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d00b      	beq.n	800c9d2 <processPublishFlags+0x46>
    {
        /* PUBLISH packet is invalid if both QoS 1 and QoS 2 bits are set. */
        if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800c9ba:	79fb      	ldrb	r3, [r7, #7]
 800c9bc:	f003 0302 	and.w	r3, r3, #2
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d002      	beq.n	800c9ca <processPublishFlags+0x3e>
        {
            LogError( ( "Bad QoS: 3." ) );

            status = MQTTBadResponse;
 800c9c4:	2305      	movs	r3, #5
 800c9c6:	73fb      	strb	r3, [r7, #15]
 800c9c8:	e00f      	b.n	800c9ea <processPublishFlags+0x5e>
        }
        else
        {
            pPublishInfo->qos = MQTTQoS2;
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	2202      	movs	r2, #2
 800c9ce:	701a      	strb	r2, [r3, #0]
 800c9d0:	e00b      	b.n	800c9ea <processPublishFlags+0x5e>
        }
    }
    /* Check for QoS 1. */
    else if( UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_QOS1 ) )
 800c9d2:	79fb      	ldrb	r3, [r7, #7]
 800c9d4:	f003 0302 	and.w	r3, r3, #2
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d003      	beq.n	800c9e4 <processPublishFlags+0x58>
    {
        pPublishInfo->qos = MQTTQoS1;
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	2201      	movs	r2, #1
 800c9e0:	701a      	strb	r2, [r3, #0]
 800c9e2:	e002      	b.n	800c9ea <processPublishFlags+0x5e>
    }
    /* If the PUBLISH isn't QoS 1 or 2, then it's QoS 0. */
    else
    {
        pPublishInfo->qos = MQTTQoS0;
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800c9ea:	7bfb      	ldrb	r3, [r7, #15]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d113      	bne.n	800ca18 <processPublishFlags+0x8c>
    {
        LogDebug( ( "QoS is %d.", ( int ) pPublishInfo->qos ) );

        /* Parse the Retain bit. */
        pPublishInfo->retain = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_RETAIN );
 800c9f0:	79fb      	ldrb	r3, [r7, #7]
 800c9f2:	f003 0301 	and.w	r3, r3, #1
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	bf14      	ite	ne
 800c9fa:	2301      	movne	r3, #1
 800c9fc:	2300      	moveq	r3, #0
 800c9fe:	b2da      	uxtb	r2, r3
 800ca00:	683b      	ldr	r3, [r7, #0]
 800ca02:	705a      	strb	r2, [r3, #1]

        LogDebug( ( "Retain bit is %d.", ( int ) pPublishInfo->retain ) );

        /* Parse the DUP bit. */
        pPublishInfo->dup = UINT8_CHECK_BIT( publishFlags, MQTT_PUBLISH_FLAG_DUP );
 800ca04:	79fb      	ldrb	r3, [r7, #7]
 800ca06:	f003 0308 	and.w	r3, r3, #8
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	bf14      	ite	ne
 800ca0e:	2301      	movne	r3, #1
 800ca10:	2300      	moveq	r3, #0
 800ca12:	b2da      	uxtb	r2, r3
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	709a      	strb	r2, [r3, #2]

        LogDebug( ( "DUP bit is %d.", ( int ) pPublishInfo->dup ) );
    }

    return status;
 800ca18:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3710      	adds	r7, #16
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	08013ff0 	.word	0x08013ff0
 800ca28:	08014854 	.word	0x08014854
 800ca2c:	08013fbc 	.word	0x08013fbc

0800ca30 <logConnackResponse>:

/*-----------------------------------------------------------*/

static void logConnackResponse( uint8_t responseCode )
{
 800ca30:	b5b0      	push	{r4, r5, r7, lr}
 800ca32:	b088      	sub	sp, #32
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	4603      	mov	r3, r0
 800ca38:	71fb      	strb	r3, [r7, #7]
    const char * const pConnackResponses[ 6 ] =
 800ca3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ca6c <logConnackResponse+0x3c>)
 800ca3c:	f107 0408 	add.w	r4, r7, #8
 800ca40:	461d      	mov	r5, r3
 800ca42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ca44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ca46:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ca4a:	e884 0003 	stmia.w	r4, {r0, r1}

    /* Avoid unused parameter warning when assert and logs are disabled. */
    ( void ) responseCode;
    ( void ) pConnackResponses;

    assert( responseCode <= 5U );
 800ca4e:	79fb      	ldrb	r3, [r7, #7]
 800ca50:	2b05      	cmp	r3, #5
 800ca52:	d906      	bls.n	800ca62 <logConnackResponse+0x32>
 800ca54:	4b06      	ldr	r3, [pc, #24]	@ (800ca70 <logConnackResponse+0x40>)
 800ca56:	4a07      	ldr	r2, [pc, #28]	@ (800ca74 <logConnackResponse+0x44>)
 800ca58:	f44f 6185 	mov.w	r1, #1064	@ 0x428
 800ca5c:	4806      	ldr	r0, [pc, #24]	@ (800ca78 <logConnackResponse+0x48>)
 800ca5e:	f004 ff43 	bl	80118e8 <__assert_func>
    else
    {
        /* Log an error based on the CONNACK response code. */
        LogError( ( "%s", pConnackResponses[ responseCode ] ) );
    }
}
 800ca62:	bf00      	nop
 800ca64:	3720      	adds	r7, #32
 800ca66:	46bd      	mov	sp, r7
 800ca68:	bdb0      	pop	{r4, r5, r7, pc}
 800ca6a:	bf00      	nop
 800ca6c:	08014244 	.word	0x08014244
 800ca70:	0801413c 	.word	0x0801413c
 800ca74:	08014868 	.word	0x08014868
 800ca78:	08013fbc 	.word	0x08013fbc

0800ca7c <deserializeConnack>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeConnack( const MQTTPacketInfo_t * pConnack,
                                        bool * pSessionPresent )
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ca86:	2300      	movs	r3, #0
 800ca88:	73fb      	strb	r3, [r7, #15]
    const uint8_t * pRemainingData = NULL;
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	60bb      	str	r3, [r7, #8]

    assert( pConnack != NULL );
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d106      	bne.n	800caa2 <deserializeConnack+0x26>
 800ca94:	4b29      	ldr	r3, [pc, #164]	@ (800cb3c <deserializeConnack+0xc0>)
 800ca96:	4a2a      	ldr	r2, [pc, #168]	@ (800cb40 <deserializeConnack+0xc4>)
 800ca98:	f240 413e 	movw	r1, #1086	@ 0x43e
 800ca9c:	4829      	ldr	r0, [pc, #164]	@ (800cb44 <deserializeConnack+0xc8>)
 800ca9e:	f004 ff23 	bl	80118e8 <__assert_func>
    assert( pSessionPresent != NULL );
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d106      	bne.n	800cab6 <deserializeConnack+0x3a>
 800caa8:	4b27      	ldr	r3, [pc, #156]	@ (800cb48 <deserializeConnack+0xcc>)
 800caaa:	4a25      	ldr	r2, [pc, #148]	@ (800cb40 <deserializeConnack+0xc4>)
 800caac:	f240 413f 	movw	r1, #1087	@ 0x43f
 800cab0:	4824      	ldr	r0, [pc, #144]	@ (800cb44 <deserializeConnack+0xc8>)
 800cab2:	f004 ff19 	bl	80118e8 <__assert_func>
    pRemainingData = pConnack->pRemainingData;
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	685b      	ldr	r3, [r3, #4]
 800caba:	60bb      	str	r3, [r7, #8]

    /* According to MQTT 3.1.1, the second byte of CONNACK must specify a
     * "Remaining length" of 2. */
    if( pConnack->remainingLength != MQTT_PACKET_CONNACK_REMAINING_LENGTH )
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	689b      	ldr	r3, [r3, #8]
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d002      	beq.n	800caca <deserializeConnack+0x4e>
    {
        LogError( ( "CONNACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_CONNACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800cac4:	2305      	movs	r3, #5
 800cac6:	73fb      	strb	r3, [r7, #15]
 800cac8:	e01a      	b.n	800cb00 <deserializeConnack+0x84>
    }

    /* Check the reserved bits in CONNACK. The high 7 bits of the third byte
     * in CONNACK must be 0. */
    else if( ( pRemainingData[ 0 ] | 0x01U ) != 0x01U )
 800caca:	68bb      	ldr	r3, [r7, #8]
 800cacc:	781b      	ldrb	r3, [r3, #0]
 800cace:	2b01      	cmp	r3, #1
 800cad0:	d902      	bls.n	800cad8 <deserializeConnack+0x5c>
    {
        LogError( ( "Reserved bits in CONNACK incorrect." ) );

        status = MQTTBadResponse;
 800cad2:	2305      	movs	r3, #5
 800cad4:	73fb      	strb	r3, [r7, #15]
 800cad6:	e013      	b.n	800cb00 <deserializeConnack+0x84>
    }
    else
    {
        /* Determine if the "Session Present" bit is set. This is the lowest bit of
         * the third byte in CONNACK. */
        if( ( pRemainingData[ 0 ] & MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	781b      	ldrb	r3, [r3, #0]
 800cadc:	f003 0301 	and.w	r3, r3, #1
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d00a      	beq.n	800cafa <deserializeConnack+0x7e>
            == MQTT_PACKET_CONNACK_SESSION_PRESENT_MASK )
        {
            LogDebug( ( "CONNACK session present bit set." ) );
            *pSessionPresent = true;
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	2201      	movs	r2, #1
 800cae8:	701a      	strb	r2, [r3, #0]

            /* MQTT 3.1.1 specifies that the fourth byte in CONNACK must be 0 if the
             * "Session Present" bit is set. */
            if( pRemainingData[ 1 ] != 0U )
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	3301      	adds	r3, #1
 800caee:	781b      	ldrb	r3, [r3, #0]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d005      	beq.n	800cb00 <deserializeConnack+0x84>
            {
                LogError( ( "Session Present bit is set, but connect return code in CONNACK is %u (nonzero).",
                            ( unsigned int ) pRemainingData[ 1 ] ) );
                status = MQTTBadResponse;
 800caf4:	2305      	movs	r3, #5
 800caf6:	73fb      	strb	r3, [r7, #15]
 800caf8:	e002      	b.n	800cb00 <deserializeConnack+0x84>
            }
        }
        else
        {
            LogDebug( ( "CONNACK session present bit not set." ) );
            *pSessionPresent = false;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	2200      	movs	r2, #0
 800cafe:	701a      	strb	r2, [r3, #0]
        }
    }

    if( status == MQTTSuccess )
 800cb00:	7bfb      	ldrb	r3, [r7, #15]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d114      	bne.n	800cb30 <deserializeConnack+0xb4>
    {
        /* In MQTT 3.1.1, only values 0 through 5 are valid CONNACK response codes. */
        if( pRemainingData[ 1 ] > 5U )
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	2b05      	cmp	r3, #5
 800cb0e:	d902      	bls.n	800cb16 <deserializeConnack+0x9a>
        {
            LogError( ( "CONNACK response %u is invalid.",
                        ( unsigned int ) pRemainingData[ 1 ] ) );

            status = MQTTBadResponse;
 800cb10:	2305      	movs	r3, #5
 800cb12:	73fb      	strb	r3, [r7, #15]
 800cb14:	e00c      	b.n	800cb30 <deserializeConnack+0xb4>
        }
        else
        {
            /* Print the appropriate message for the CONNACK response code if logs are
             * enabled. */
            logConnackResponse( pRemainingData[ 1 ] );
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f7ff ff87 	bl	800ca30 <logConnackResponse>

            /* A nonzero CONNACK response code means the connection was refused. */
            if( pRemainingData[ 1 ] > 0U )
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	3301      	adds	r3, #1
 800cb26:	781b      	ldrb	r3, [r3, #0]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d001      	beq.n	800cb30 <deserializeConnack+0xb4>
            {
                status = MQTTServerRefused;
 800cb2c:	2306      	movs	r3, #6
 800cb2e:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return status;
 800cb30:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3710      	adds	r7, #16
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	0801425c 	.word	0x0801425c
 800cb40:	0801487c 	.word	0x0801487c
 800cb44:	08013fbc 	.word	0x08013fbc
 800cb48:	08014270 	.word	0x08014270

0800cb4c <readSubackStatus>:

/*-----------------------------------------------------------*/

static MQTTStatus_t readSubackStatus( size_t statusCount,
                                      const uint8_t * pStatusStart )
{
 800cb4c:	b580      	push	{r7, lr}
 800cb4e:	b086      	sub	sp, #24
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
 800cb54:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cb56:	2300      	movs	r3, #0
 800cb58:	75fb      	strb	r3, [r7, #23]
    uint8_t subscriptionStatus = 0;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	73fb      	strb	r3, [r7, #15]
    size_t i = 0;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	613b      	str	r3, [r7, #16]

    assert( pStatusStart != NULL );
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d106      	bne.n	800cb76 <readSubackStatus+0x2a>
 800cb68:	4b17      	ldr	r3, [pc, #92]	@ (800cbc8 <readSubackStatus+0x7c>)
 800cb6a:	4a18      	ldr	r2, [pc, #96]	@ (800cbcc <readSubackStatus+0x80>)
 800cb6c:	f44f 619c 	mov.w	r1, #1248	@ 0x4e0
 800cb70:	4817      	ldr	r0, [pc, #92]	@ (800cbd0 <readSubackStatus+0x84>)
 800cb72:	f004 feb9 	bl	80118e8 <__assert_func>

    /* Iterate through each status byte in the SUBACK packet. */
    for( i = 0; i < statusCount; i++ )
 800cb76:	2300      	movs	r3, #0
 800cb78:	613b      	str	r3, [r7, #16]
 800cb7a:	e019      	b.n	800cbb0 <readSubackStatus+0x64>
    {
        /* Read a single status byte in SUBACK. */
        subscriptionStatus = pStatusStart[ i ];
 800cb7c:	683a      	ldr	r2, [r7, #0]
 800cb7e:	693b      	ldr	r3, [r7, #16]
 800cb80:	4413      	add	r3, r2
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	73fb      	strb	r3, [r7, #15]

        /* MQTT 3.1.1 defines the following values as status codes. */
        switch( subscriptionStatus )
 800cb86:	7bfb      	ldrb	r3, [r7, #15]
 800cb88:	2b02      	cmp	r3, #2
 800cb8a:	dc02      	bgt.n	800cb92 <readSubackStatus+0x46>
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	da08      	bge.n	800cba2 <readSubackStatus+0x56>
 800cb90:	e004      	b.n	800cb9c <readSubackStatus+0x50>
 800cb92:	2b80      	cmp	r3, #128	@ 0x80
 800cb94:	d102      	bne.n	800cb9c <readSubackStatus+0x50>
            case 0x80:

                LogWarn( ( "Topic filter %lu refused.", ( unsigned long ) i ) );

                /* Application should remove subscription from the list */
                status = MQTTServerRefused;
 800cb96:	2306      	movs	r3, #6
 800cb98:	75fb      	strb	r3, [r7, #23]

                break;
 800cb9a:	e003      	b.n	800cba4 <readSubackStatus+0x58>

            default:
                LogError( ( "Bad SUBSCRIBE status %u.",
                            ( unsigned int ) subscriptionStatus ) );

                status = MQTTBadResponse;
 800cb9c:	2305      	movs	r3, #5
 800cb9e:	75fb      	strb	r3, [r7, #23]

                break;
 800cba0:	e000      	b.n	800cba4 <readSubackStatus+0x58>
                break;
 800cba2:	bf00      	nop
        }

        /* Stop parsing the subscription statuses if a bad response was received. */
        if( status == MQTTBadResponse )
 800cba4:	7dfb      	ldrb	r3, [r7, #23]
 800cba6:	2b05      	cmp	r3, #5
 800cba8:	d007      	beq.n	800cbba <readSubackStatus+0x6e>
    for( i = 0; i < statusCount; i++ )
 800cbaa:	693b      	ldr	r3, [r7, #16]
 800cbac:	3301      	adds	r3, #1
 800cbae:	613b      	str	r3, [r7, #16]
 800cbb0:	693a      	ldr	r2, [r7, #16]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d3e1      	bcc.n	800cb7c <readSubackStatus+0x30>
 800cbb8:	e000      	b.n	800cbbc <readSubackStatus+0x70>
        {
            break;
 800cbba:	bf00      	nop
        }
    }

    return status;
 800cbbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	3718      	adds	r7, #24
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	bd80      	pop	{r7, pc}
 800cbc6:	bf00      	nop
 800cbc8:	080142bc 	.word	0x080142bc
 800cbcc:	08014890 	.word	0x08014890
 800cbd0:	08013fbc 	.word	0x08013fbc

0800cbd4 <deserializeSuback>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSuback( const MQTTPacketInfo_t * pSuback,
                                       uint16_t * pPacketIdentifier )
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	75fb      	strb	r3, [r7, #23]
    size_t remainingLength;
    const uint8_t * pVariableHeader = NULL;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	613b      	str	r3, [r7, #16]

    assert( pSuback != NULL );
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d106      	bne.n	800cbfa <deserializeSuback+0x26>
 800cbec:	4b20      	ldr	r3, [pc, #128]	@ (800cc70 <deserializeSuback+0x9c>)
 800cbee:	4a21      	ldr	r2, [pc, #132]	@ (800cc74 <deserializeSuback+0xa0>)
 800cbf0:	f240 5119 	movw	r1, #1305	@ 0x519
 800cbf4:	4820      	ldr	r0, [pc, #128]	@ (800cc78 <deserializeSuback+0xa4>)
 800cbf6:	f004 fe77 	bl	80118e8 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d106      	bne.n	800cc0e <deserializeSuback+0x3a>
 800cc00:	4b1e      	ldr	r3, [pc, #120]	@ (800cc7c <deserializeSuback+0xa8>)
 800cc02:	4a1c      	ldr	r2, [pc, #112]	@ (800cc74 <deserializeSuback+0xa0>)
 800cc04:	f240 511a 	movw	r1, #1306	@ 0x51a
 800cc08:	481b      	ldr	r0, [pc, #108]	@ (800cc78 <deserializeSuback+0xa4>)
 800cc0a:	f004 fe6d 	bl	80118e8 <__assert_func>

    remainingLength = pSuback->remainingLength;
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	689b      	ldr	r3, [r3, #8]
 800cc12:	60fb      	str	r3, [r7, #12]
    pVariableHeader = pSuback->pRemainingData;
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	613b      	str	r3, [r7, #16]

    /* A SUBACK must have a remaining length of at least 3 to accommodate the
     * packet identifier and at least 1 return code. */
    if( remainingLength < 3U )
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	2b02      	cmp	r3, #2
 800cc1e:	d802      	bhi.n	800cc26 <deserializeSuback+0x52>
    {
        LogError( ( "SUBACK cannot have a remaining length less than 3." ) );
        status = MQTTBadResponse;
 800cc20:	2305      	movs	r3, #5
 800cc22:	75fb      	strb	r3, [r7, #23]
 800cc24:	e01e      	b.n	800cc64 <deserializeSuback+0x90>
    }
    else
    {
        /* Extract the packet identifier (first 2 bytes of variable header) from SUBACK. */
        *pPacketIdentifier = UINT16_DECODE( pVariableHeader );
 800cc26:	693b      	ldr	r3, [r7, #16]
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	b21b      	sxth	r3, r3
 800cc2c:	021b      	lsls	r3, r3, #8
 800cc2e:	b21a      	sxth	r2, r3
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	3301      	adds	r3, #1
 800cc34:	781b      	ldrb	r3, [r3, #0]
 800cc36:	b21b      	sxth	r3, r3
 800cc38:	4313      	orrs	r3, r2
 800cc3a:	b21b      	sxth	r3, r3
 800cc3c:	b29a      	uxth	r2, r3
 800cc3e:	683b      	ldr	r3, [r7, #0]
 800cc40:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        if( *pPacketIdentifier == 0U )
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	881b      	ldrh	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d102      	bne.n	800cc50 <deserializeSuback+0x7c>
        {
            status = MQTTBadResponse;
 800cc4a:	2305      	movs	r3, #5
 800cc4c:	75fb      	strb	r3, [r7, #23]
 800cc4e:	e009      	b.n	800cc64 <deserializeSuback+0x90>
        }
        else
        {
            status = readSubackStatus( remainingLength - sizeof( uint16_t ),
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	1e9a      	subs	r2, r3, #2
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	3302      	adds	r3, #2
 800cc58:	4619      	mov	r1, r3
 800cc5a:	4610      	mov	r0, r2
 800cc5c:	f7ff ff76 	bl	800cb4c <readSubackStatus>
 800cc60:	4603      	mov	r3, r0
 800cc62:	75fb      	strb	r3, [r7, #23]
                                       &pVariableHeader[ sizeof( uint16_t ) ] );
        }
    }

    return status;
 800cc64:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3718      	adds	r7, #24
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}
 800cc6e:	bf00      	nop
 800cc70:	080142d4 	.word	0x080142d4
 800cc74:	080148a4 	.word	0x080148a4
 800cc78:	08013fbc 	.word	0x08013fbc
 800cc7c:	080142e4 	.word	0x080142e4

0800cc80 <deserializePublish>:
/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                        uint16_t * pPacketId,
                                        MQTTPublishInfo_t * pPublishInfo )
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b088      	sub	sp, #32
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	60f8      	str	r0, [r7, #12]
 800cc88:	60b9      	str	r1, [r7, #8]
 800cc8a:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	77fb      	strb	r3, [r7, #31]
    const uint8_t * pVariableHeader, * pPacketIdentifierHigh = NULL;
 800cc90:	2300      	movs	r3, #0
 800cc92:	61bb      	str	r3, [r7, #24]

    assert( pIncomingPacket != NULL );
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d106      	bne.n	800cca8 <deserializePublish+0x28>
 800cc9a:	4b54      	ldr	r3, [pc, #336]	@ (800cdec <deserializePublish+0x16c>)
 800cc9c:	4a54      	ldr	r2, [pc, #336]	@ (800cdf0 <deserializePublish+0x170>)
 800cc9e:	f240 517e 	movw	r1, #1406	@ 0x57e
 800cca2:	4854      	ldr	r0, [pc, #336]	@ (800cdf4 <deserializePublish+0x174>)
 800cca4:	f004 fe20 	bl	80118e8 <__assert_func>
    assert( pPacketId != NULL );
 800cca8:	68bb      	ldr	r3, [r7, #8]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d106      	bne.n	800ccbc <deserializePublish+0x3c>
 800ccae:	4b52      	ldr	r3, [pc, #328]	@ (800cdf8 <deserializePublish+0x178>)
 800ccb0:	4a4f      	ldr	r2, [pc, #316]	@ (800cdf0 <deserializePublish+0x170>)
 800ccb2:	f240 517f 	movw	r1, #1407	@ 0x57f
 800ccb6:	484f      	ldr	r0, [pc, #316]	@ (800cdf4 <deserializePublish+0x174>)
 800ccb8:	f004 fe16 	bl	80118e8 <__assert_func>
    assert( pPublishInfo != NULL );
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d106      	bne.n	800ccd0 <deserializePublish+0x50>
 800ccc2:	4b4e      	ldr	r3, [pc, #312]	@ (800cdfc <deserializePublish+0x17c>)
 800ccc4:	4a4a      	ldr	r2, [pc, #296]	@ (800cdf0 <deserializePublish+0x170>)
 800ccc6:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 800ccca:	484a      	ldr	r0, [pc, #296]	@ (800cdf4 <deserializePublish+0x174>)
 800cccc:	f004 fe0c 	bl	80118e8 <__assert_func>
    assert( pIncomingPacket->pRemainingData != NULL );
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d106      	bne.n	800cce6 <deserializePublish+0x66>
 800ccd8:	4b49      	ldr	r3, [pc, #292]	@ (800ce00 <deserializePublish+0x180>)
 800ccda:	4a45      	ldr	r2, [pc, #276]	@ (800cdf0 <deserializePublish+0x170>)
 800ccdc:	f240 5181 	movw	r1, #1409	@ 0x581
 800cce0:	4844      	ldr	r0, [pc, #272]	@ (800cdf4 <deserializePublish+0x174>)
 800cce2:	f004 fe01 	bl	80118e8 <__assert_func>

    pVariableHeader = pIncomingPacket->pRemainingData;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	685b      	ldr	r3, [r3, #4]
 800ccea:	617b      	str	r3, [r7, #20]
    /* The flags are the lower 4 bits of the first byte in PUBLISH. */
    status = processPublishFlags( ( pIncomingPacket->type & 0x0FU ), pPublishInfo );
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	781b      	ldrb	r3, [r3, #0]
 800ccf0:	f003 030f 	and.w	r3, r3, #15
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	6879      	ldr	r1, [r7, #4]
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	f7ff fe47 	bl	800c98c <processPublishFlags>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	77fb      	strb	r3, [r7, #31]

    if( status == MQTTSuccess )
 800cd02:	7ffb      	ldrb	r3, [r7, #31]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d109      	bne.n	800cd1c <deserializePublish+0x9c>
        /* Sanity checks for "Remaining length". A QoS 0 PUBLISH  must have a remaining
         * length of at least 3 to accommodate topic name length (2 bytes) and topic
         * name (at least 1 byte). A QoS 1 or 2 PUBLISH must have a remaining length of
         * at least 5 for the packet identifier in addition to the topic name length and
         * topic name. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	6898      	ldr	r0, [r3, #8]
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	781b      	ldrb	r3, [r3, #0]
 800cd10:	2203      	movs	r2, #3
 800cd12:	4619      	mov	r1, r3
 800cd14:	f7ff fe19 	bl	800c94a <checkPublishRemainingLength>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	77fb      	strb	r3, [r7, #31]
                                              pPublishInfo->qos,
                                              MQTT_MIN_PUBLISH_REMAINING_LENGTH_QOS0 );
    }

    if( status == MQTTSuccess )
 800cd1c:	7ffb      	ldrb	r3, [r7, #31]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d119      	bne.n	800cd56 <deserializePublish+0xd6>
    {
        /* Extract the topic name starting from the first byte of the variable header.
         * The topic name string starts at byte 3 in the variable header. */
        pPublishInfo->topicNameLength = UINT16_DECODE( pVariableHeader );
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	b21b      	sxth	r3, r3
 800cd28:	021b      	lsls	r3, r3, #8
 800cd2a:	b21a      	sxth	r2, r3
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	b21b      	sxth	r3, r3
 800cd34:	4313      	orrs	r3, r2
 800cd36:	b21b      	sxth	r3, r3
 800cd38:	b29a      	uxth	r2, r3
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	811a      	strh	r2, [r3, #8]

        /* Sanity checks for topic name length and "Remaining length". The remaining
         * length must be at least as large as the variable length header. */
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	6898      	ldr	r0, [r3, #8]
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	7819      	ldrb	r1, [r3, #0]
                                              pPublishInfo->qos,
                                              pPublishInfo->topicNameLength + sizeof( uint16_t ) );
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	891b      	ldrh	r3, [r3, #8]
        status = checkPublishRemainingLength( pIncomingPacket->remainingLength,
 800cd4a:	3302      	adds	r3, #2
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	f7ff fdfc 	bl	800c94a <checkPublishRemainingLength>
 800cd52:	4603      	mov	r3, r0
 800cd54:	77fb      	strb	r3, [r7, #31]
    }

    if( status == MQTTSuccess )
 800cd56:	7ffb      	ldrb	r3, [r7, #31]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d124      	bne.n	800cda6 <deserializePublish+0x126>
    {
        /* Parse the topic. */
        pPublishInfo->pTopicName = ( const char * ) ( &pVariableHeader[ sizeof( uint16_t ) ] );
 800cd5c:	697b      	ldr	r3, [r7, #20]
 800cd5e:	1c9a      	adds	r2, r3, #2
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	605a      	str	r2, [r3, #4]
        LogDebug( ( "Topic name length: %hu.", ( unsigned short ) pPublishInfo->topicNameLength ) );

        /* Extract the packet identifier for QoS 1 or 2 PUBLISH packets. Packet
         * identifier starts immediately after the topic name. */
        /* coverity[tainted_scalar] */
        pPacketIdentifierHigh = ( const uint8_t * ) ( &pPublishInfo->pTopicName[ pPublishInfo->topicNameLength ] );
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	685b      	ldr	r3, [r3, #4]
 800cd68:	687a      	ldr	r2, [r7, #4]
 800cd6a:	8912      	ldrh	r2, [r2, #8]
 800cd6c:	4413      	add	r3, r2
 800cd6e:	61bb      	str	r3, [r7, #24]

        if( pPublishInfo->qos > MQTTQoS0 )
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	781b      	ldrb	r3, [r3, #0]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d016      	beq.n	800cda6 <deserializePublish+0x126>
        {
            *pPacketId = UINT16_DECODE( pPacketIdentifierHigh );
 800cd78:	69bb      	ldr	r3, [r7, #24]
 800cd7a:	781b      	ldrb	r3, [r3, #0]
 800cd7c:	b21b      	sxth	r3, r3
 800cd7e:	021b      	lsls	r3, r3, #8
 800cd80:	b21a      	sxth	r2, r3
 800cd82:	69bb      	ldr	r3, [r7, #24]
 800cd84:	3301      	adds	r3, #1
 800cd86:	781b      	ldrb	r3, [r3, #0]
 800cd88:	b21b      	sxth	r3, r3
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	b21b      	sxth	r3, r3
 800cd8e:	b29a      	uxth	r2, r3
 800cd90:	68bb      	ldr	r3, [r7, #8]
 800cd92:	801a      	strh	r2, [r3, #0]

            LogDebug( ( "Packet identifier %hu.",
                        ( unsigned short ) *pPacketId ) );

            /* Advance pointer two bytes to start of payload as in the QoS 0 case. */
            pPacketIdentifierHigh = &pPacketIdentifierHigh[ sizeof( uint16_t ) ];
 800cd94:	69bb      	ldr	r3, [r7, #24]
 800cd96:	3302      	adds	r3, #2
 800cd98:	61bb      	str	r3, [r7, #24]

            /* Packet identifier cannot be 0. */
            if( *pPacketId == 0U )
 800cd9a:	68bb      	ldr	r3, [r7, #8]
 800cd9c:	881b      	ldrh	r3, [r3, #0]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d101      	bne.n	800cda6 <deserializePublish+0x126>
            {
                LogError( ( "Packet identifier cannot be 0." ) );
                status = MQTTBadResponse;
 800cda2:	2305      	movs	r3, #5
 800cda4:	77fb      	strb	r3, [r7, #31]
            }
        }
    }

    if( status == MQTTSuccess )
 800cda6:	7ffb      	ldrb	r3, [r7, #31]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d119      	bne.n	800cde0 <deserializePublish+0x160>
    {
        /* Calculate the length of the payload. QoS 1 or 2 PUBLISH packets contain
         * a packet identifier, but QoS 0 PUBLISH packets do not. */
        pPublishInfo->payloadLength = pIncomingPacket->remainingLength - pPublishInfo->topicNameLength - sizeof( uint16_t );
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	689b      	ldr	r3, [r3, #8]
 800cdb0:	687a      	ldr	r2, [r7, #4]
 800cdb2:	8912      	ldrh	r2, [r2, #8]
 800cdb4:	1a9b      	subs	r3, r3, r2
 800cdb6:	1e9a      	subs	r2, r3, #2
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	611a      	str	r2, [r3, #16]

        if( pPublishInfo->qos != MQTTQoS0 )
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	781b      	ldrb	r3, [r3, #0]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d004      	beq.n	800cdce <deserializePublish+0x14e>
        {
            /* Two more bytes for the packet identifier. */
            pPublishInfo->payloadLength -= sizeof( uint16_t );
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	691b      	ldr	r3, [r3, #16]
 800cdc8:	1e9a      	subs	r2, r3, #2
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	611a      	str	r2, [r3, #16]
        }

        /* Set payload if it exists. */
        pPublishInfo->pPayload = ( pPublishInfo->payloadLength != 0U ) ? pPacketIdentifierHigh : NULL;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	691b      	ldr	r3, [r3, #16]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d001      	beq.n	800cdda <deserializePublish+0x15a>
 800cdd6:	69bb      	ldr	r3, [r7, #24]
 800cdd8:	e000      	b.n	800cddc <deserializePublish+0x15c>
 800cdda:	2300      	movs	r3, #0
 800cddc:	687a      	ldr	r2, [r7, #4]
 800cdde:	60d3      	str	r3, [r2, #12]

        LogDebug( ( "Payload length %lu.",
                    ( unsigned long ) pPublishInfo->payloadLength ) );
    }

    return status;
 800cde0:	7ffb      	ldrb	r3, [r7, #31]
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3720      	adds	r7, #32
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}
 800cdea:	bf00      	nop
 800cdec:	08014300 	.word	0x08014300
 800cdf0:	080148b8 	.word	0x080148b8
 800cdf4:	08013fbc 	.word	0x08013fbc
 800cdf8:	08014318 	.word	0x08014318
 800cdfc:	08013ff0 	.word	0x08013ff0
 800ce00:	0801432c 	.word	0x0801432c

0800ce04 <deserializeSimpleAck>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializeSimpleAck( const MQTTPacketInfo_t * pAck,
                                          uint16_t * pPacketIdentifier )
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b084      	sub	sp, #16
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	6078      	str	r0, [r7, #4]
 800ce0c:	6039      	str	r1, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	73fb      	strb	r3, [r7, #15]

    assert( pAck != NULL );
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d106      	bne.n	800ce26 <deserializeSimpleAck+0x22>
 800ce18:	4b19      	ldr	r3, [pc, #100]	@ (800ce80 <deserializeSimpleAck+0x7c>)
 800ce1a:	4a1a      	ldr	r2, [pc, #104]	@ (800ce84 <deserializeSimpleAck+0x80>)
 800ce1c:	f240 51db 	movw	r1, #1499	@ 0x5db
 800ce20:	4819      	ldr	r0, [pc, #100]	@ (800ce88 <deserializeSimpleAck+0x84>)
 800ce22:	f004 fd61 	bl	80118e8 <__assert_func>
    assert( pPacketIdentifier != NULL );
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d106      	bne.n	800ce3a <deserializeSimpleAck+0x36>
 800ce2c:	4b17      	ldr	r3, [pc, #92]	@ (800ce8c <deserializeSimpleAck+0x88>)
 800ce2e:	4a15      	ldr	r2, [pc, #84]	@ (800ce84 <deserializeSimpleAck+0x80>)
 800ce30:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800ce34:	4814      	ldr	r0, [pc, #80]	@ (800ce88 <deserializeSimpleAck+0x84>)
 800ce36:	f004 fd57 	bl	80118e8 <__assert_func>

    /* Check that the "Remaining length" of the received ACK is 2. */
    if( pAck->remainingLength != MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH )
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	689b      	ldr	r3, [r3, #8]
 800ce3e:	2b02      	cmp	r3, #2
 800ce40:	d002      	beq.n	800ce48 <deserializeSimpleAck+0x44>
    {
        LogError( ( "ACK does not have remaining length of %u.",
                    ( unsigned int ) MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ce42:	2305      	movs	r3, #5
 800ce44:	73fb      	strb	r3, [r7, #15]
 800ce46:	e015      	b.n	800ce74 <deserializeSimpleAck+0x70>
    }
    else
    {
        /* Extract the packet identifier (third and fourth bytes) from ACK. */
        *pPacketIdentifier = UINT16_DECODE( pAck->pRemainingData );
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	685b      	ldr	r3, [r3, #4]
 800ce4c:	781b      	ldrb	r3, [r3, #0]
 800ce4e:	b21b      	sxth	r3, r3
 800ce50:	021b      	lsls	r3, r3, #8
 800ce52:	b21a      	sxth	r2, r3
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	3301      	adds	r3, #1
 800ce5a:	781b      	ldrb	r3, [r3, #0]
 800ce5c:	b21b      	sxth	r3, r3
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	b21b      	sxth	r3, r3
 800ce62:	b29a      	uxth	r2, r3
 800ce64:	683b      	ldr	r3, [r7, #0]
 800ce66:	801a      	strh	r2, [r3, #0]

        LogDebug( ( "Packet identifier %hu.",
                    ( unsigned short ) *pPacketIdentifier ) );

        /* Packet identifier cannot be 0. */
        if( *pPacketIdentifier == 0U )
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	881b      	ldrh	r3, [r3, #0]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d101      	bne.n	800ce74 <deserializeSimpleAck+0x70>
        {
            LogError( ( "Packet identifier cannot be 0." ) );
            status = MQTTBadResponse;
 800ce70:	2305      	movs	r3, #5
 800ce72:	73fb      	strb	r3, [r7, #15]
        }
    }

    return status;
 800ce74:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	3710      	adds	r7, #16
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	08014354 	.word	0x08014354
 800ce84:	080148cc 	.word	0x080148cc
 800ce88:	08013fbc 	.word	0x08013fbc
 800ce8c:	080142e4 	.word	0x080142e4

0800ce90 <deserializePingresp>:

/*-----------------------------------------------------------*/

static MQTTStatus_t deserializePingresp( const MQTTPacketInfo_t * pPingresp )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	73fb      	strb	r3, [r7, #15]

    assert( pPingresp != NULL );
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d106      	bne.n	800ceb0 <deserializePingresp+0x20>
 800cea2:	4b09      	ldr	r3, [pc, #36]	@ (800cec8 <deserializePingresp+0x38>)
 800cea4:	4a09      	ldr	r2, [pc, #36]	@ (800cecc <deserializePingresp+0x3c>)
 800cea6:	f240 51ff 	movw	r1, #1535	@ 0x5ff
 800ceaa:	4809      	ldr	r0, [pc, #36]	@ (800ced0 <deserializePingresp+0x40>)
 800ceac:	f004 fd1c 	bl	80118e8 <__assert_func>

    /* Check the "Remaining length" (second byte) of the received PINGRESP is 0. */
    if( pPingresp->remainingLength != MQTT_PACKET_PINGRESP_REMAINING_LENGTH )
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	689b      	ldr	r3, [r3, #8]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d001      	beq.n	800cebc <deserializePingresp+0x2c>
    {
        LogError( ( "PINGRESP does not have remaining length of %u.",
                    MQTT_PACKET_PINGRESP_REMAINING_LENGTH ) );

        status = MQTTBadResponse;
 800ceb8:	2305      	movs	r3, #5
 800ceba:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800cebc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3710      	adds	r7, #16
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	bf00      	nop
 800cec8:	08014364 	.word	0x08014364
 800cecc:	080148e4 	.word	0x080148e4
 800ced0:	08013fbc 	.word	0x08013fbc

0800ced4 <MQTT_SerializeConnectFixedHeader>:

uint8_t * MQTT_SerializeConnectFixedHeader( uint8_t * pIndex,
                                            const MQTTConnectInfo_t * pConnectInfo,
                                            const MQTTPublishInfo_t * pWillInfo,
                                            size_t remainingLength )
{
 800ced4:	b580      	push	{r7, lr}
 800ced6:	b086      	sub	sp, #24
 800ced8:	af00      	add	r7, sp, #0
 800ceda:	60f8      	str	r0, [r7, #12]
 800cedc:	60b9      	str	r1, [r7, #8]
 800cede:	607a      	str	r2, [r7, #4]
 800cee0:	603b      	str	r3, [r7, #0]
    uint8_t * pIndexLocal = pIndex;
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	613b      	str	r3, [r7, #16]
    uint8_t connectFlags = 0U;
 800cee6:	2300      	movs	r3, #0
 800cee8:	75fb      	strb	r3, [r7, #23]

    /* The first byte in the CONNECT packet is the control packet type. */
    *pIndexLocal = MQTT_PACKET_TYPE_CONNECT;
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	2210      	movs	r2, #16
 800ceee:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	3301      	adds	r3, #1
 800cef4:	613b      	str	r3, [r7, #16]

    /* The remaining length of the CONNECT packet is encoded starting from the
     * second byte. The remaining length does not include the length of the fixed
     * header or the encoding of the remaining length. */
    pIndexLocal = encodeRemainingLength( pIndexLocal, remainingLength );
 800cef6:	6839      	ldr	r1, [r7, #0]
 800cef8:	6938      	ldr	r0, [r7, #16]
 800cefa:	f7ff faed 	bl	800c4d8 <encodeRemainingLength>
 800cefe:	6138      	str	r0, [r7, #16]

    /* The string "MQTT" is placed at the beginning of the CONNECT packet's variable
     * header. This string is 4 bytes long. */
    pIndexLocal = encodeString( pIndexLocal, "MQTT", 4 );
 800cf00:	2204      	movs	r2, #4
 800cf02:	492f      	ldr	r1, [pc, #188]	@ (800cfc0 <MQTT_SerializeConnectFixedHeader+0xec>)
 800cf04:	6938      	ldr	r0, [r7, #16]
 800cf06:	f7ff fb1f 	bl	800c548 <encodeString>
 800cf0a:	6138      	str	r0, [r7, #16]

    /* The MQTT protocol version is the second field of the variable header. */
    *pIndexLocal = MQTT_VERSION_3_1_1;
 800cf0c:	693b      	ldr	r3, [r7, #16]
 800cf0e:	2204      	movs	r2, #4
 800cf10:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	3301      	adds	r3, #1
 800cf16:	613b      	str	r3, [r7, #16]

    /* Set the clean session flag if needed. */
    if( pConnectInfo->cleanSession == true )
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	781b      	ldrb	r3, [r3, #0]
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d003      	beq.n	800cf28 <MQTT_SerializeConnectFixedHeader+0x54>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_CLEAN );
 800cf20:	7dfb      	ldrb	r3, [r7, #23]
 800cf22:	f043 0302 	orr.w	r3, r3, #2
 800cf26:	75fb      	strb	r3, [r7, #23]
    }

    /* Set the flags for username and password if provided. */
    if( pConnectInfo->pUserName != NULL )
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d003      	beq.n	800cf38 <MQTT_SerializeConnectFixedHeader+0x64>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_USERNAME );
 800cf30:	7dfb      	ldrb	r3, [r7, #23]
 800cf32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cf36:	75fb      	strb	r3, [r7, #23]
    }

    if( pConnectInfo->pPassword != NULL )
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	695b      	ldr	r3, [r3, #20]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d003      	beq.n	800cf48 <MQTT_SerializeConnectFixedHeader+0x74>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_PASSWORD );
 800cf40:	7dfb      	ldrb	r3, [r7, #23]
 800cf42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf46:	75fb      	strb	r3, [r7, #23]
    }

    /* Set will flag if a Last Will and Testament is provided. */
    if( pWillInfo != NULL )
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d01c      	beq.n	800cf88 <MQTT_SerializeConnectFixedHeader+0xb4>
    {
        UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL );
 800cf4e:	7dfb      	ldrb	r3, [r7, #23]
 800cf50:	f043 0304 	orr.w	r3, r3, #4
 800cf54:	75fb      	strb	r3, [r7, #23]

        /* Flags only need to be changed for Will QoS 1 or 2. */
        if( pWillInfo->qos == MQTTQoS1 )
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	2b01      	cmp	r3, #1
 800cf5c:	d104      	bne.n	800cf68 <MQTT_SerializeConnectFixedHeader+0x94>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS1 );
 800cf5e:	7dfb      	ldrb	r3, [r7, #23]
 800cf60:	f043 0308 	orr.w	r3, r3, #8
 800cf64:	75fb      	strb	r3, [r7, #23]
 800cf66:	e007      	b.n	800cf78 <MQTT_SerializeConnectFixedHeader+0xa4>
        }
        else if( pWillInfo->qos == MQTTQoS2 )
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	781b      	ldrb	r3, [r3, #0]
 800cf6c:	2b02      	cmp	r3, #2
 800cf6e:	d103      	bne.n	800cf78 <MQTT_SerializeConnectFixedHeader+0xa4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_QOS2 );
 800cf70:	7dfb      	ldrb	r3, [r7, #23]
 800cf72:	f043 0310 	orr.w	r3, r3, #16
 800cf76:	75fb      	strb	r3, [r7, #23]
        else
        {
            /* Empty else MISRA 15.7 */
        }

        if( pWillInfo->retain == true )
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	785b      	ldrb	r3, [r3, #1]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d003      	beq.n	800cf88 <MQTT_SerializeConnectFixedHeader+0xb4>
        {
            UINT8_SET_BIT( connectFlags, MQTT_CONNECT_FLAG_WILL_RETAIN );
 800cf80:	7dfb      	ldrb	r3, [r7, #23]
 800cf82:	f043 0320 	orr.w	r3, r3, #32
 800cf86:	75fb      	strb	r3, [r7, #23]
        }
    }

    *pIndexLocal = connectFlags;
 800cf88:	693b      	ldr	r3, [r7, #16]
 800cf8a:	7dfa      	ldrb	r2, [r7, #23]
 800cf8c:	701a      	strb	r2, [r3, #0]
    pIndexLocal++;
 800cf8e:	693b      	ldr	r3, [r7, #16]
 800cf90:	3301      	adds	r3, #1
 800cf92:	613b      	str	r3, [r7, #16]

    /* Write the 2 bytes of the keep alive interval into the CONNECT packet. */
    pIndexLocal[ 0 ] = UINT16_HIGH_BYTE( pConnectInfo->keepAliveSeconds );
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	885b      	ldrh	r3, [r3, #2]
 800cf98:	0a1b      	lsrs	r3, r3, #8
 800cf9a:	b29b      	uxth	r3, r3
 800cf9c:	b2da      	uxtb	r2, r3
 800cf9e:	693b      	ldr	r3, [r7, #16]
 800cfa0:	701a      	strb	r2, [r3, #0]
    pIndexLocal[ 1 ] = UINT16_LOW_BYTE( pConnectInfo->keepAliveSeconds );
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	885a      	ldrh	r2, [r3, #2]
 800cfa6:	693b      	ldr	r3, [r7, #16]
 800cfa8:	3301      	adds	r3, #1
 800cfaa:	b2d2      	uxtb	r2, r2
 800cfac:	701a      	strb	r2, [r3, #0]
    pIndexLocal = &pIndexLocal[ 2 ];
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	3302      	adds	r3, #2
 800cfb2:	613b      	str	r3, [r7, #16]

    return pIndexLocal;
 800cfb4:	693b      	ldr	r3, [r7, #16]
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3718      	adds	r7, #24
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	bf00      	nop
 800cfc0:	08014378 	.word	0x08014378

0800cfc4 <MQTT_GetConnectPacketSize>:

MQTTStatus_t MQTT_GetConnectPacketSize( const MQTTConnectInfo_t * pConnectInfo,
                                        const MQTTPublishInfo_t * pWillInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b088      	sub	sp, #32
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	60f8      	str	r0, [r7, #12]
 800cfcc:	60b9      	str	r1, [r7, #8]
 800cfce:	607a      	str	r2, [r7, #4]
 800cfd0:	603b      	str	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	77fb      	strb	r3, [r7, #31]
    size_t remainingLength;

    /* The CONNECT packet will always include a 10-byte variable header. */
    size_t connectPacketSize = MQTT_PACKET_CONNECT_HEADER_SIZE;
 800cfd6:	230a      	movs	r3, #10
 800cfd8:	61bb      	str	r3, [r7, #24]

    /* Validate arguments. */
    if( ( pConnectInfo == NULL ) || ( pRemainingLength == NULL ) ||
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d005      	beq.n	800cfec <MQTT_GetConnectPacketSize+0x28>
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d002      	beq.n	800cfec <MQTT_GetConnectPacketSize+0x28>
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d102      	bne.n	800cff2 <MQTT_GetConnectPacketSize+0x2e>
        LogError( ( "Argument cannot be NULL: pConnectInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pConnectInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800cfec:	2301      	movs	r3, #1
 800cfee:	77fb      	strb	r3, [r7, #31]
 800cff0:	e06f      	b.n	800d0d2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) ^ ( ( pConnectInfo->pClientIdentifier == NULL ) || ( *( pConnectInfo->pClientIdentifier ) == '\0' ) ) )
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	891b      	ldrh	r3, [r3, #8]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	bf0c      	ite	eq
 800cffa:	2301      	moveq	r3, #1
 800cffc:	2300      	movne	r3, #0
 800cffe:	b2da      	uxtb	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	685b      	ldr	r3, [r3, #4]
 800d004:	2b00      	cmp	r3, #0
 800d006:	d004      	beq.n	800d012 <MQTT_GetConnectPacketSize+0x4e>
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	781b      	ldrb	r3, [r3, #0]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d101      	bne.n	800d016 <MQTT_GetConnectPacketSize+0x52>
 800d012:	2301      	movs	r3, #1
 800d014:	e000      	b.n	800d018 <MQTT_GetConnectPacketSize+0x54>
 800d016:	2300      	movs	r3, #0
 800d018:	f003 0301 	and.w	r3, r3, #1
 800d01c:	b2db      	uxtb	r3, r3
 800d01e:	4053      	eors	r3, r2
 800d020:	b2db      	uxtb	r3, r3
 800d022:	2b00      	cmp	r3, #0
 800d024:	d002      	beq.n	800d02c <MQTT_GetConnectPacketSize+0x68>
    {
        LogError( ( "Client ID length and value mismatch." ) );
        status = MQTTBadParameter;
 800d026:	2301      	movs	r3, #1
 800d028:	77fb      	strb	r3, [r7, #31]
 800d02a:	e052      	b.n	800d0d2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pConnectInfo->clientIdentifierLength == 0U ) && ( pConnectInfo->cleanSession == false ) )
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	891b      	ldrh	r3, [r3, #8]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d109      	bne.n	800d048 <MQTT_GetConnectPacketSize+0x84>
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	781b      	ldrb	r3, [r3, #0]
 800d038:	f083 0301 	eor.w	r3, r3, #1
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d002      	beq.n	800d048 <MQTT_GetConnectPacketSize+0x84>
    {
        LogError( ( "Zero-length client identifier requires cleanSession=true per MQTT 3.1.1." ) );
        status = MQTTBadParameter;
 800d042:	2301      	movs	r3, #1
 800d044:	77fb      	strb	r3, [r7, #31]
 800d046:	e044      	b.n	800d0d2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else if( ( pWillInfo != NULL ) && ( pWillInfo->payloadLength > ( size_t ) UINT16_MAX ) )
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d007      	beq.n	800d05e <MQTT_GetConnectPacketSize+0x9a>
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	691b      	ldr	r3, [r3, #16]
 800d052:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d056:	d302      	bcc.n	800d05e <MQTT_GetConnectPacketSize+0x9a>
         * packet will never be larger than 327699 bytes. */
        LogError( ( "The Will Message length must not exceed %d. "
                    "pWillInfo->payloadLength=%lu.",
                    UINT16_MAX,
                    ( unsigned long ) pWillInfo->payloadLength ) );
        status = MQTTBadParameter;
 800d058:	2301      	movs	r3, #1
 800d05a:	77fb      	strb	r3, [r7, #31]
 800d05c:	e039      	b.n	800d0d2 <MQTT_GetConnectPacketSize+0x10e>
    }
    else
    {
        /* Add the length of the client identifier. */
        connectPacketSize += pConnectInfo->clientIdentifierLength + sizeof( uint16_t );
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	891b      	ldrh	r3, [r3, #8]
 800d062:	461a      	mov	r2, r3
 800d064:	69bb      	ldr	r3, [r7, #24]
 800d066:	4413      	add	r3, r2
 800d068:	3302      	adds	r3, #2
 800d06a:	61bb      	str	r3, [r7, #24]

        /* Add the lengths of the will message and topic name if provided. */
        if( pWillInfo != NULL )
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d009      	beq.n	800d086 <MQTT_GetConnectPacketSize+0xc2>
        {
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	891b      	ldrh	r3, [r3, #8]
 800d076:	461a      	mov	r2, r3
                                 pWillInfo->payloadLength + sizeof( uint16_t );
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	691b      	ldr	r3, [r3, #16]
            connectPacketSize += pWillInfo->topicNameLength + sizeof( uint16_t ) +
 800d07c:	441a      	add	r2, r3
 800d07e:	69bb      	ldr	r3, [r7, #24]
 800d080:	4413      	add	r3, r2
 800d082:	3304      	adds	r3, #4
 800d084:	61bb      	str	r3, [r7, #24]
        }

        /* Add the lengths of the user name and password if provided. */
        if( pConnectInfo->pUserName != NULL )
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	68db      	ldr	r3, [r3, #12]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d006      	beq.n	800d09c <MQTT_GetConnectPacketSize+0xd8>
        {
            connectPacketSize += pConnectInfo->userNameLength + sizeof( uint16_t );
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	8a1b      	ldrh	r3, [r3, #16]
 800d092:	461a      	mov	r2, r3
 800d094:	69bb      	ldr	r3, [r7, #24]
 800d096:	4413      	add	r3, r2
 800d098:	3302      	adds	r3, #2
 800d09a:	61bb      	str	r3, [r7, #24]
        }

        if( pConnectInfo->pPassword != NULL )
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	695b      	ldr	r3, [r3, #20]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d006      	beq.n	800d0b2 <MQTT_GetConnectPacketSize+0xee>
        {
            connectPacketSize += pConnectInfo->passwordLength + sizeof( uint16_t );
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	8b1b      	ldrh	r3, [r3, #24]
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	69bb      	ldr	r3, [r7, #24]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	3302      	adds	r3, #2
 800d0b0:	61bb      	str	r3, [r7, #24]
        }

        /* At this point, the "Remaining Length" field of the MQTT CONNECT packet has
         * been calculated. */
        remainingLength = connectPacketSize;
 800d0b2:	69bb      	ldr	r3, [r7, #24]
 800d0b4:	617b      	str	r3, [r7, #20]

        /* Calculate the full size of the MQTT CONNECT packet by adding the size of
         * the "Remaining Length" field plus 1 byte for the "Packet Type" field. */
        connectPacketSize += 1U + remainingLengthEncodedSize( connectPacketSize );
 800d0b6:	69b8      	ldr	r0, [r7, #24]
 800d0b8:	f7ff f9ec 	bl	800c494 <remainingLengthEncodedSize>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	3301      	adds	r3, #1
 800d0c0:	69ba      	ldr	r2, [r7, #24]
 800d0c2:	4413      	add	r3, r2
 800d0c4:	61bb      	str	r3, [r7, #24]
         * (maximum username length) 65535 + (encoded length) 2 +
         * (maximum password length) 65535 + (encoded length) 2 +
         * (packet type field length) 1 +
         * (CONNECT packet encoded length) 3 = 327699 */

        *pRemainingLength = remainingLength;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	697a      	ldr	r2, [r7, #20]
 800d0ca:	601a      	str	r2, [r3, #0]
        *pPacketSize = connectPacketSize;
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	69ba      	ldr	r2, [r7, #24]
 800d0d0:	601a      	str	r2, [r3, #0]
        LogDebug( ( "CONNECT packet remaining length=%lu and packet size=%lu.",
                    ( unsigned long ) *pRemainingLength,
                    ( unsigned long ) *pPacketSize ) );
    }

    return status;
 800d0d2:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3720      	adds	r7, #32
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <MQTT_GetPublishPacketSize>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPublishPacketSize( const MQTTPublishInfo_t * pPublishInfo,
                                        size_t * pRemainingLength,
                                        size_t * pPacketSize )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b086      	sub	sp, #24
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	60f8      	str	r0, [r7, #12]
 800d0e4:	60b9      	str	r1, [r7, #8]
 800d0e6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	75fb      	strb	r3, [r7, #23]

    if( ( pPublishInfo == NULL ) || ( pRemainingLength == NULL ) || ( pPacketSize == NULL ) )
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d005      	beq.n	800d0fe <MQTT_GetPublishPacketSize+0x22>
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d002      	beq.n	800d0fe <MQTT_GetPublishPacketSize+0x22>
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d102      	bne.n	800d104 <MQTT_GetPublishPacketSize+0x28>
        LogError( ( "Argument cannot be NULL: pPublishInfo=%p, "
                    "pRemainingLength=%p, pPacketSize=%p.",
                    ( void * ) pPublishInfo,
                    ( void * ) pRemainingLength,
                    ( void * ) pPacketSize ) );
        status = MQTTBadParameter;
 800d0fe:	2301      	movs	r3, #1
 800d100:	75fb      	strb	r3, [r7, #23]
 800d102:	e017      	b.n	800d134 <MQTT_GetPublishPacketSize+0x58>
    }
    else if( ( pPublishInfo->pTopicName == NULL ) || ( pPublishInfo->topicNameLength == 0U ) )
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d003      	beq.n	800d114 <MQTT_GetPublishPacketSize+0x38>
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	891b      	ldrh	r3, [r3, #8]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d102      	bne.n	800d11a <MQTT_GetPublishPacketSize+0x3e>
    {
        LogError( ( "Invalid topic name for PUBLISH: pTopicName=%p, "
                    "topicNameLength=%hu.",
                    ( void * ) pPublishInfo->pTopicName,
                    ( unsigned short ) pPublishInfo->topicNameLength ) );
        status = MQTTBadParameter;
 800d114:	2301      	movs	r3, #1
 800d116:	75fb      	strb	r3, [r7, #23]
 800d118:	e00c      	b.n	800d134 <MQTT_GetPublishPacketSize+0x58>
    }
    else
    {
        /* Calculate the "Remaining length" field and total packet size. If it exceeds
         * what is allowed in the MQTT standard, return an error. */
        if( calculatePublishPacketSize( pPublishInfo, pRemainingLength, pPacketSize ) == false )
 800d11a:	687a      	ldr	r2, [r7, #4]
 800d11c:	68b9      	ldr	r1, [r7, #8]
 800d11e:	68f8      	ldr	r0, [r7, #12]
 800d120:	f7ff fa50 	bl	800c5c4 <calculatePublishPacketSize>
 800d124:	4603      	mov	r3, r0
 800d126:	f083 0301 	eor.w	r3, r3, #1
 800d12a:	b2db      	uxtb	r3, r3
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d001      	beq.n	800d134 <MQTT_GetPublishPacketSize+0x58>
        {
            LogError( ( "PUBLISH packet remaining length exceeds %lu, which is the "
                        "maximum size allowed by MQTT 3.1.1.",
                        MQTT_MAX_REMAINING_LENGTH ) );
            status = MQTTBadParameter;
 800d130:	2301      	movs	r3, #1
 800d132:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d134:	7dfb      	ldrb	r3, [r7, #23]
}
 800d136:	4618      	mov	r0, r3
 800d138:	3718      	adds	r7, #24
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}

0800d13e <MQTT_SerializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializeAck( const MQTTFixedBuffer_t * pFixedBuffer,
                                uint8_t packetType,
                                uint16_t packetId )
{
 800d13e:	b480      	push	{r7}
 800d140:	b085      	sub	sp, #20
 800d142:	af00      	add	r7, sp, #0
 800d144:	6078      	str	r0, [r7, #4]
 800d146:	460b      	mov	r3, r1
 800d148:	70fb      	strb	r3, [r7, #3]
 800d14a:	4613      	mov	r3, r2
 800d14c:	803b      	strh	r3, [r7, #0]
    MQTTStatus_t status = MQTTSuccess;
 800d14e:	2300      	movs	r3, #0
 800d150:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d102      	bne.n	800d15e <MQTT_SerializeAck+0x20>
    {
        LogError( ( "Provided buffer is NULL." ) );
        status = MQTTBadParameter;
 800d158:	2301      	movs	r3, #1
 800d15a:	73fb      	strb	r3, [r7, #15]
 800d15c:	e03b      	b.n	800d1d6 <MQTT_SerializeAck+0x98>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d102      	bne.n	800d16c <MQTT_SerializeAck+0x2e>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d166:	2301      	movs	r3, #1
 800d168:	73fb      	strb	r3, [r7, #15]
 800d16a:	e034      	b.n	800d1d6 <MQTT_SerializeAck+0x98>
    }
    /* The buffer must be able to fit 4 bytes for the packet. */
    else if( pFixedBuffer->size < MQTT_PUBLISH_ACK_PACKET_SIZE )
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	685b      	ldr	r3, [r3, #4]
 800d170:	2b03      	cmp	r3, #3
 800d172:	d802      	bhi.n	800d17a <MQTT_SerializeAck+0x3c>
    {
        LogError( ( "Insufficient memory for packet." ) );
        status = MQTTNoMemory;
 800d174:	2302      	movs	r3, #2
 800d176:	73fb      	strb	r3, [r7, #15]
 800d178:	e02d      	b.n	800d1d6 <MQTT_SerializeAck+0x98>
    }
    else if( packetId == 0U )
 800d17a:	883b      	ldrh	r3, [r7, #0]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d102      	bne.n	800d186 <MQTT_SerializeAck+0x48>
    {
        LogError( ( "Packet ID cannot be 0." ) );
        status = MQTTBadParameter;
 800d180:	2301      	movs	r3, #1
 800d182:	73fb      	strb	r3, [r7, #15]
 800d184:	e027      	b.n	800d1d6 <MQTT_SerializeAck+0x98>
    }
    else
    {
        switch( packetType )
 800d186:	78fb      	ldrb	r3, [r7, #3]
 800d188:	2b70      	cmp	r3, #112	@ 0x70
 800d18a:	d009      	beq.n	800d1a0 <MQTT_SerializeAck+0x62>
 800d18c:	2b70      	cmp	r3, #112	@ 0x70
 800d18e:	dc1f      	bgt.n	800d1d0 <MQTT_SerializeAck+0x92>
 800d190:	2b62      	cmp	r3, #98	@ 0x62
 800d192:	d005      	beq.n	800d1a0 <MQTT_SerializeAck+0x62>
 800d194:	2b62      	cmp	r3, #98	@ 0x62
 800d196:	dc1b      	bgt.n	800d1d0 <MQTT_SerializeAck+0x92>
 800d198:	2b40      	cmp	r3, #64	@ 0x40
 800d19a:	d001      	beq.n	800d1a0 <MQTT_SerializeAck+0x62>
 800d19c:	2b50      	cmp	r3, #80	@ 0x50
 800d19e:	d117      	bne.n	800d1d0 <MQTT_SerializeAck+0x92>
            /* Only publish acks are serialized by the client. */
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                pFixedBuffer->pBuffer[ 0 ] = packetType;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	78fa      	ldrb	r2, [r7, #3]
 800d1a6:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 1 ] = MQTT_PACKET_SIMPLE_ACK_REMAINING_LENGTH;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	2202      	movs	r2, #2
 800d1b0:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 2 ] = UINT16_HIGH_BYTE( packetId );
 800d1b2:	883b      	ldrh	r3, [r7, #0]
 800d1b4:	0a1b      	lsrs	r3, r3, #8
 800d1b6:	b29a      	uxth	r2, r3
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	3302      	adds	r3, #2
 800d1be:	b2d2      	uxtb	r2, r2
 800d1c0:	701a      	strb	r2, [r3, #0]
                pFixedBuffer->pBuffer[ 3 ] = UINT16_LOW_BYTE( packetId );
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	3303      	adds	r3, #3
 800d1c8:	883a      	ldrh	r2, [r7, #0]
 800d1ca:	b2d2      	uxtb	r2, r2
 800d1cc:	701a      	strb	r2, [r3, #0]
                break;
 800d1ce:	e002      	b.n	800d1d6 <MQTT_SerializeAck+0x98>

            default:
                LogError( ( "Packet type is not a publish ACK: Packet type=%02x",
                            ( unsigned int ) packetType ) );
                status = MQTTBadParameter;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	73fb      	strb	r3, [r7, #15]
                break;
 800d1d4:	bf00      	nop
        }
    }

    return status;
 800d1d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	3714      	adds	r7, #20
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <MQTT_GetPingreqPacketSize>:
}

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetPingreqPacketSize( size_t * pPacketSize )
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b085      	sub	sp, #20
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	73fb      	strb	r3, [r7, #15]

    if( pPacketSize == NULL )
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d102      	bne.n	800d1fc <MQTT_GetPingreqPacketSize+0x18>
    {
        LogError( ( "pPacketSize is NULL." ) );
        status = MQTTBadParameter;
 800d1f6:	2301      	movs	r3, #1
 800d1f8:	73fb      	strb	r3, [r7, #15]
 800d1fa:	e002      	b.n	800d202 <MQTT_GetPingreqPacketSize+0x1e>
    }
    else
    {
        /* MQTT PINGREQ packets always have the same size. */
        *pPacketSize = MQTT_PACKET_PINGREQ_SIZE;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2202      	movs	r2, #2
 800d200:	601a      	str	r2, [r3, #0]
    }

    return status;
 800d202:	7bfb      	ldrb	r3, [r7, #15]
}
 800d204:	4618      	mov	r0, r3
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <MQTT_SerializePingreq>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_SerializePingreq( const MQTTFixedBuffer_t * pFixedBuffer )
{
 800d210:	b480      	push	{r7}
 800d212:	b085      	sub	sp, #20
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d218:	2300      	movs	r3, #0
 800d21a:	73fb      	strb	r3, [r7, #15]

    if( pFixedBuffer == NULL )
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d102      	bne.n	800d228 <MQTT_SerializePingreq+0x18>
    {
        LogError( ( "pFixedBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d222:	2301      	movs	r3, #1
 800d224:	73fb      	strb	r3, [r7, #15]
 800d226:	e005      	b.n	800d234 <MQTT_SerializePingreq+0x24>
    }
    else if( pFixedBuffer->pBuffer == NULL )
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d101      	bne.n	800d234 <MQTT_SerializePingreq+0x24>
    {
        LogError( ( "pFixedBuffer->pBuffer cannot be NULL." ) );
        status = MQTTBadParameter;
 800d230:	2301      	movs	r3, #1
 800d232:	73fb      	strb	r3, [r7, #15]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    if( status == MQTTSuccess )
 800d234:	7bfb      	ldrb	r3, [r7, #15]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d105      	bne.n	800d246 <MQTT_SerializePingreq+0x36>
    {
        if( pFixedBuffer->size < MQTT_PACKET_PINGREQ_SIZE )
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	685b      	ldr	r3, [r3, #4]
 800d23e:	2b01      	cmp	r3, #1
 800d240:	d801      	bhi.n	800d246 <MQTT_SerializePingreq+0x36>
        {
            LogError( ( "Buffer size of %lu is not sufficient to hold "
                        "serialized PINGREQ packet of size of %lu.",
                        ( unsigned long ) pFixedBuffer->size,
                        MQTT_PACKET_PINGREQ_SIZE ) );
            status = MQTTNoMemory;
 800d242:	2302      	movs	r3, #2
 800d244:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( status == MQTTSuccess )
 800d246:	7bfb      	ldrb	r3, [r7, #15]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d108      	bne.n	800d25e <MQTT_SerializePingreq+0x4e>
    {
        /* Ping request packets are always the same. */
        pFixedBuffer->pBuffer[ 0 ] = MQTT_PACKET_TYPE_PINGREQ;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	22c0      	movs	r2, #192	@ 0xc0
 800d252:	701a      	strb	r2, [r3, #0]
        pFixedBuffer->pBuffer[ 1 ] = 0x00;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	3301      	adds	r3, #1
 800d25a:	2200      	movs	r2, #0
 800d25c:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d260:	4618      	mov	r0, r3
 800d262:	3714      	adds	r7, #20
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr

0800d26c <MQTT_DeserializePublish>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializePublish( const MQTTPacketInfo_t * pIncomingPacket,
                                      uint16_t * pPacketId,
                                      MQTTPublishInfo_t * pPublishInfo )
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	60f8      	str	r0, [r7, #12]
 800d274:	60b9      	str	r1, [r7, #8]
 800d276:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d278:	2300      	movs	r3, #0
 800d27a:	75fb      	strb	r3, [r7, #23]

    if( ( pIncomingPacket == NULL ) || ( pPacketId == NULL ) || ( pPublishInfo == NULL ) )
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d005      	beq.n	800d28e <MQTT_DeserializePublish+0x22>
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d002      	beq.n	800d28e <MQTT_DeserializePublish+0x22>
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d102      	bne.n	800d294 <MQTT_DeserializePublish+0x28>
        LogError( ( "Argument cannot be NULL: pIncomingPacket=%p, "
                    "pPacketId=%p, pPublishInfo=%p",
                    ( void * ) pIncomingPacket,
                    ( void * ) pPacketId,
                    ( void * ) pPublishInfo ) );
        status = MQTTBadParameter;
 800d28e:	2301      	movs	r3, #1
 800d290:	75fb      	strb	r3, [r7, #23]
 800d292:	e016      	b.n	800d2c2 <MQTT_DeserializePublish+0x56>
    }
    else if( ( pIncomingPacket->type & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d29c:	2b30      	cmp	r3, #48	@ 0x30
 800d29e:	d002      	beq.n	800d2a6 <MQTT_DeserializePublish+0x3a>
    {
        LogError( ( "Packet is not publish. Packet type: %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	75fb      	strb	r3, [r7, #23]
 800d2a4:	e00d      	b.n	800d2c2 <MQTT_DeserializePublish+0x56>
    }
    else if( pIncomingPacket->pRemainingData == NULL )
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d102      	bne.n	800d2b4 <MQTT_DeserializePublish+0x48>
    {
        LogError( ( "Argument cannot be NULL: "
                    "pIncomingPacket->pRemainingData is NULL." ) );
        status = MQTTBadParameter;
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	75fb      	strb	r3, [r7, #23]
 800d2b2:	e006      	b.n	800d2c2 <MQTT_DeserializePublish+0x56>
    }
    else
    {
        status = deserializePublish( pIncomingPacket, pPacketId, pPublishInfo );
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	68b9      	ldr	r1, [r7, #8]
 800d2b8:	68f8      	ldr	r0, [r7, #12]
 800d2ba:	f7ff fce1 	bl	800cc80 <deserializePublish>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 800d2c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	3718      	adds	r7, #24
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	bd80      	pop	{r7, pc}

0800d2cc <MQTT_DeserializeAck>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_DeserializeAck( const MQTTPacketInfo_t * pIncomingPacket,
                                  uint16_t * pPacketId,
                                  bool * pSessionPresent )
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	b086      	sub	sp, #24
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	60f8      	str	r0, [r7, #12]
 800d2d4:	60b9      	str	r1, [r7, #8]
 800d2d6:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d102      	bne.n	800d2e8 <MQTT_DeserializeAck+0x1c>
    {
        LogError( ( "pIncomingPacket cannot be NULL." ) );
        status = MQTTBadParameter;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	75fb      	strb	r3, [r7, #23]
 800d2e6:	e05f      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for packet identifier cannot be NULL for packets other than
     * CONNACK and PINGRESP. */
    else if( ( pPacketId == NULL ) &&
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d10a      	bne.n	800d304 <MQTT_DeserializeAck+0x38>
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	781b      	ldrb	r3, [r3, #0]
    else if( ( pPacketId == NULL ) &&
 800d2f2:	2b20      	cmp	r3, #32
 800d2f4:	d006      	beq.n	800d304 <MQTT_DeserializeAck+0x38>
               ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) ) )
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
             ( ( pIncomingPacket->type != MQTT_PACKET_TYPE_CONNACK ) &&
 800d2fa:	2bd0      	cmp	r3, #208	@ 0xd0
 800d2fc:	d002      	beq.n	800d304 <MQTT_DeserializeAck+0x38>
    {
        LogError( ( "pPacketId cannot be NULL for packet type %02x.",
                    ( unsigned int ) pIncomingPacket->type ) );
        status = MQTTBadParameter;
 800d2fe:	2301      	movs	r3, #1
 800d300:	75fb      	strb	r3, [r7, #23]
 800d302:	e051      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>
    }
    /* Pointer for session present cannot be NULL for CONNACK. */
    else if( ( pSessionPresent == NULL ) &&
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d106      	bne.n	800d318 <MQTT_DeserializeAck+0x4c>
             ( pIncomingPacket->type == MQTT_PACKET_TYPE_CONNACK ) )
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	781b      	ldrb	r3, [r3, #0]
    else if( ( pSessionPresent == NULL ) &&
 800d30e:	2b20      	cmp	r3, #32
 800d310:	d102      	bne.n	800d318 <MQTT_DeserializeAck+0x4c>
    {
        LogError( ( "pSessionPresent cannot be NULL for CONNACK packet." ) );
        status = MQTTBadParameter;
 800d312:	2301      	movs	r3, #1
 800d314:	75fb      	strb	r3, [r7, #23]
 800d316:	e047      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>
    }

    /* Pointer for remaining data cannot be NULL for packets other
     * than PINGRESP. */
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	685b      	ldr	r3, [r3, #4]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d106      	bne.n	800d32e <MQTT_DeserializeAck+0x62>
             ( pIncomingPacket->type != MQTT_PACKET_TYPE_PINGRESP ) )
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	781b      	ldrb	r3, [r3, #0]
    else if( ( pIncomingPacket->pRemainingData == NULL ) &&
 800d324:	2bd0      	cmp	r3, #208	@ 0xd0
 800d326:	d002      	beq.n	800d32e <MQTT_DeserializeAck+0x62>
    {
        LogError( ( "Remaining data of incoming packet is NULL." ) );
        status = MQTTBadParameter;
 800d328:	2301      	movs	r3, #1
 800d32a:	75fb      	strb	r3, [r7, #23]
 800d32c:	e03c      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>
    }
    else
    {
        /* Make sure response packet is a valid ack. */
        switch( pIncomingPacket->type )
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	781b      	ldrb	r3, [r3, #0]
 800d332:	2bd0      	cmp	r3, #208	@ 0xd0
 800d334:	d028      	beq.n	800d388 <MQTT_DeserializeAck+0xbc>
 800d336:	2bd0      	cmp	r3, #208	@ 0xd0
 800d338:	dc33      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d33a:	2bb0      	cmp	r3, #176	@ 0xb0
 800d33c:	d02a      	beq.n	800d394 <MQTT_DeserializeAck+0xc8>
 800d33e:	2bb0      	cmp	r3, #176	@ 0xb0
 800d340:	dc2f      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d342:	2b90      	cmp	r3, #144	@ 0x90
 800d344:	d019      	beq.n	800d37a <MQTT_DeserializeAck+0xae>
 800d346:	2b90      	cmp	r3, #144	@ 0x90
 800d348:	dc2b      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d34a:	2b70      	cmp	r3, #112	@ 0x70
 800d34c:	d022      	beq.n	800d394 <MQTT_DeserializeAck+0xc8>
 800d34e:	2b70      	cmp	r3, #112	@ 0x70
 800d350:	dc27      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d352:	2b62      	cmp	r3, #98	@ 0x62
 800d354:	d01e      	beq.n	800d394 <MQTT_DeserializeAck+0xc8>
 800d356:	2b62      	cmp	r3, #98	@ 0x62
 800d358:	dc23      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d35a:	2b50      	cmp	r3, #80	@ 0x50
 800d35c:	d01a      	beq.n	800d394 <MQTT_DeserializeAck+0xc8>
 800d35e:	2b50      	cmp	r3, #80	@ 0x50
 800d360:	dc1f      	bgt.n	800d3a2 <MQTT_DeserializeAck+0xd6>
 800d362:	2b20      	cmp	r3, #32
 800d364:	d002      	beq.n	800d36c <MQTT_DeserializeAck+0xa0>
 800d366:	2b40      	cmp	r3, #64	@ 0x40
 800d368:	d014      	beq.n	800d394 <MQTT_DeserializeAck+0xc8>
 800d36a:	e01a      	b.n	800d3a2 <MQTT_DeserializeAck+0xd6>
        {
            case MQTT_PACKET_TYPE_CONNACK:
                status = deserializeConnack( pIncomingPacket, pSessionPresent );
 800d36c:	6879      	ldr	r1, [r7, #4]
 800d36e:	68f8      	ldr	r0, [r7, #12]
 800d370:	f7ff fb84 	bl	800ca7c <deserializeConnack>
 800d374:	4603      	mov	r3, r0
 800d376:	75fb      	strb	r3, [r7, #23]
                break;
 800d378:	e016      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_SUBACK:
                status = deserializeSuback( pIncomingPacket, pPacketId );
 800d37a:	68b9      	ldr	r1, [r7, #8]
 800d37c:	68f8      	ldr	r0, [r7, #12]
 800d37e:	f7ff fc29 	bl	800cbd4 <deserializeSuback>
 800d382:	4603      	mov	r3, r0
 800d384:	75fb      	strb	r3, [r7, #23]
                break;
 800d386:	e00f      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>

            case MQTT_PACKET_TYPE_PINGRESP:
                status = deserializePingresp( pIncomingPacket );
 800d388:	68f8      	ldr	r0, [r7, #12]
 800d38a:	f7ff fd81 	bl	800ce90 <deserializePingresp>
 800d38e:	4603      	mov	r3, r0
 800d390:	75fb      	strb	r3, [r7, #23]
                break;
 800d392:	e009      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>
            case MQTT_PACKET_TYPE_UNSUBACK:
            case MQTT_PACKET_TYPE_PUBACK:
            case MQTT_PACKET_TYPE_PUBREC:
            case MQTT_PACKET_TYPE_PUBREL:
            case MQTT_PACKET_TYPE_PUBCOMP:
                status = deserializeSimpleAck( pIncomingPacket, pPacketId );
 800d394:	68b9      	ldr	r1, [r7, #8]
 800d396:	68f8      	ldr	r0, [r7, #12]
 800d398:	f7ff fd34 	bl	800ce04 <deserializeSimpleAck>
 800d39c:	4603      	mov	r3, r0
 800d39e:	75fb      	strb	r3, [r7, #23]
                break;
 800d3a0:	e002      	b.n	800d3a8 <MQTT_DeserializeAck+0xdc>

            /* Any other packet type is invalid. */
            default:
                LogError( ( "IotMqtt_DeserializeResponse() called with unknown packet type:(%02x).",
                            ( unsigned int ) pIncomingPacket->type ) );
                status = MQTTBadResponse;
 800d3a2:	2305      	movs	r3, #5
 800d3a4:	75fb      	strb	r3, [r7, #23]
                break;
 800d3a6:	bf00      	nop
        }
    }

    return status;
 800d3a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	3718      	adds	r7, #24
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	bd80      	pop	{r7, pc}

0800d3b2 <MQTT_GetIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_GetIncomingPacketTypeAndLength( TransportRecv_t readFunc,
                                                  NetworkContext_t * pNetworkContext,
                                                  MQTTPacketInfo_t * pIncomingPacket )
{
 800d3b2:	b580      	push	{r7, lr}
 800d3b4:	b086      	sub	sp, #24
 800d3b6:	af00      	add	r7, sp, #0
 800d3b8:	60f8      	str	r0, [r7, #12]
 800d3ba:	60b9      	str	r1, [r7, #8]
 800d3bc:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	75fb      	strb	r3, [r7, #23]
    int32_t bytesReceived = 0;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	613b      	str	r3, [r7, #16]

    if( pIncomingPacket == NULL )
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d102      	bne.n	800d3d2 <MQTT_GetIncomingPacketTypeAndLength+0x20>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	75fb      	strb	r3, [r7, #23]
 800d3d0:	e005      	b.n	800d3de <MQTT_GetIncomingPacketTypeAndLength+0x2c>
    }
    else
    {
        /* Read a single byte. */
        bytesReceived = readFunc( pNetworkContext,
                                  &( pIncomingPacket->type ),
 800d3d2:	6879      	ldr	r1, [r7, #4]
        bytesReceived = readFunc( pNetworkContext,
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	2201      	movs	r2, #1
 800d3d8:	68b8      	ldr	r0, [r7, #8]
 800d3da:	4798      	blx	r3
 800d3dc:	6138      	str	r0, [r7, #16]
                                  1U );
    }

    if( bytesReceived == 1 )
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d119      	bne.n	800d418 <MQTT_GetIncomingPacketTypeAndLength+0x66>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f7ff fa6f 	bl	800c8cc <incomingPacketValid>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d00e      	beq.n	800d412 <MQTT_GetIncomingPacketTypeAndLength+0x60>
        {
            pIncomingPacket->remainingLength = getRemainingLength( readFunc,
 800d3f4:	68b9      	ldr	r1, [r7, #8]
 800d3f6:	68f8      	ldr	r0, [r7, #12]
 800d3f8:	f7ff f9b5 	bl	800c766 <getRemainingLength>
 800d3fc:	4602      	mov	r2, r0
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	609a      	str	r2, [r3, #8]
                                                                   pNetworkContext );

            if( pIncomingPacket->remainingLength == MQTT_REMAINING_LENGTH_INVALID )
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	689b      	ldr	r3, [r3, #8]
 800d406:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d40a:	d113      	bne.n	800d434 <MQTT_GetIncomingPacketTypeAndLength+0x82>
            {
                LogError( ( "Incoming packet remaining length invalid." ) );
                status = MQTTBadResponse;
 800d40c:	2305      	movs	r3, #5
 800d40e:	75fb      	strb	r3, [r7, #23]
 800d410:	e010      	b.n	800d434 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d412:	2305      	movs	r3, #5
 800d414:	75fb      	strb	r3, [r7, #23]
 800d416:	e00d      	b.n	800d434 <MQTT_GetIncomingPacketTypeAndLength+0x82>
        }
    }
    else if( ( status != MQTTBadParameter ) && ( bytesReceived == 0 ) )
 800d418:	7dfb      	ldrb	r3, [r7, #23]
 800d41a:	2b01      	cmp	r3, #1
 800d41c:	d005      	beq.n	800d42a <MQTT_GetIncomingPacketTypeAndLength+0x78>
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d102      	bne.n	800d42a <MQTT_GetIncomingPacketTypeAndLength+0x78>
    {
        status = MQTTNoDataAvailable;
 800d424:	2307      	movs	r3, #7
 800d426:	75fb      	strb	r3, [r7, #23]
 800d428:	e004      	b.n	800d434 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    }

    /* If the input packet was valid, then any other number of bytes received is
     * a failure. */
    else if( status != MQTTBadParameter )
 800d42a:	7dfb      	ldrb	r3, [r7, #23]
 800d42c:	2b01      	cmp	r3, #1
 800d42e:	d001      	beq.n	800d434 <MQTT_GetIncomingPacketTypeAndLength+0x82>
    {
        LogError( ( "A single byte was not read from the transport: "
                    "transportStatus=%ld.",
                    ( long int ) bytesReceived ) );
        status = MQTTRecvFailed;
 800d430:	2304      	movs	r3, #4
 800d432:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* Empty else MISRA 15.7 */
    }

    return status;
 800d434:	7dfb      	ldrb	r3, [r7, #23]
}
 800d436:	4618      	mov	r0, r3
 800d438:	3718      	adds	r7, #24
 800d43a:	46bd      	mov	sp, r7
 800d43c:	bd80      	pop	{r7, pc}

0800d43e <MQTT_UpdateDuplicatePublishFlag>:

/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_UpdateDuplicatePublishFlag( uint8_t * pHeader,
                                              bool set )
{
 800d43e:	b480      	push	{r7}
 800d440:	b085      	sub	sp, #20
 800d442:	af00      	add	r7, sp, #0
 800d444:	6078      	str	r0, [r7, #4]
 800d446:	460b      	mov	r3, r1
 800d448:	70fb      	strb	r3, [r7, #3]
    MQTTStatus_t status = MQTTSuccess;
 800d44a:	2300      	movs	r3, #0
 800d44c:	73fb      	strb	r3, [r7, #15]

    if( pHeader == NULL )
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d102      	bne.n	800d45a <MQTT_UpdateDuplicatePublishFlag+0x1c>
    {
        LogError( ( "Header cannot be NULL" ) );
        status = MQTTBadParameter;
 800d454:	2301      	movs	r3, #1
 800d456:	73fb      	strb	r3, [r7, #15]
 800d458:	e01a      	b.n	800d490 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( ( ( *pHeader ) & 0xF0U ) != MQTT_PACKET_TYPE_PUBLISH )
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	781b      	ldrb	r3, [r3, #0]
 800d45e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d462:	2b30      	cmp	r3, #48	@ 0x30
 800d464:	d002      	beq.n	800d46c <MQTT_UpdateDuplicatePublishFlag+0x2e>
    {
        LogError( ( "Header is not publish packet header" ) );
        status = MQTTBadParameter;
 800d466:	2301      	movs	r3, #1
 800d468:	73fb      	strb	r3, [r7, #15]
 800d46a:	e011      	b.n	800d490 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else if( set == true )
 800d46c:	78fb      	ldrb	r3, [r7, #3]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d007      	beq.n	800d482 <MQTT_UpdateDuplicatePublishFlag+0x44>
    {
        UINT8_SET_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	f043 0308 	orr.w	r3, r3, #8
 800d47a:	b2da      	uxtb	r2, r3
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	701a      	strb	r2, [r3, #0]
 800d480:	e006      	b.n	800d490 <MQTT_UpdateDuplicatePublishFlag+0x52>
    }
    else
    {
        UINT8_CLEAR_BIT( *pHeader, MQTT_PUBLISH_FLAG_DUP );
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	f023 0308 	bic.w	r3, r3, #8
 800d48a:	b2da      	uxtb	r2, r3
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	701a      	strb	r2, [r3, #0]
    }

    return status;
 800d490:	7bfb      	ldrb	r3, [r7, #15]
}
 800d492:	4618      	mov	r0, r3
 800d494:	3714      	adds	r7, #20
 800d496:	46bd      	mov	sp, r7
 800d498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49c:	4770      	bx	lr

0800d49e <MQTT_ProcessIncomingPacketTypeAndLength>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ProcessIncomingPacketTypeAndLength( const uint8_t * pBuffer,
                                                      const size_t * pIndex,
                                                      MQTTPacketInfo_t * pIncomingPacket )
{
 800d49e:	b580      	push	{r7, lr}
 800d4a0:	b086      	sub	sp, #24
 800d4a2:	af00      	add	r7, sp, #0
 800d4a4:	60f8      	str	r0, [r7, #12]
 800d4a6:	60b9      	str	r1, [r7, #8]
 800d4a8:	607a      	str	r2, [r7, #4]
    MQTTStatus_t status = MQTTSuccess;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	75fb      	strb	r3, [r7, #23]

    if( pIncomingPacket == NULL )
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d102      	bne.n	800d4ba <MQTT_ProcessIncomingPacketTypeAndLength+0x1c>
    {
        LogError( ( "Invalid parameter: pIncomingPacket is NULL." ) );
        status = MQTTBadParameter;
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	75fb      	strb	r3, [r7, #23]
 800d4b8:	e016      	b.n	800d4e8 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pIndex == NULL )
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d102      	bne.n	800d4c6 <MQTT_ProcessIncomingPacketTypeAndLength+0x28>
    {
        LogError( ( "Invalid parameter: pIndex is NULL." ) );
        status = MQTTBadParameter;
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	75fb      	strb	r3, [r7, #23]
 800d4c4:	e010      	b.n	800d4e8 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else if( pBuffer == NULL )
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d102      	bne.n	800d4d2 <MQTT_ProcessIncomingPacketTypeAndLength+0x34>
    {
        LogError( ( "Invalid parameter: pBuffer is NULL." ) );
        status = MQTTBadParameter;
 800d4cc:	2301      	movs	r3, #1
 800d4ce:	75fb      	strb	r3, [r7, #23]
 800d4d0:	e00a      	b.n	800d4e8 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    /* There should be at least one byte in the buffer */
    else if( *pIndex < 1U )
 800d4d2:	68bb      	ldr	r3, [r7, #8]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d102      	bne.n	800d4e0 <MQTT_ProcessIncomingPacketTypeAndLength+0x42>
    {
        /* No data is available. There are 0 bytes received from the network
         * receive function. */
        status = MQTTNoDataAvailable;
 800d4da:	2307      	movs	r3, #7
 800d4dc:	75fb      	strb	r3, [r7, #23]
 800d4de:	e003      	b.n	800d4e8 <MQTT_ProcessIncomingPacketTypeAndLength+0x4a>
    }
    else
    {
        /* At least one byte is present which should be deciphered. */
        pIncomingPacket->type = pBuffer[ 0 ];
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	781a      	ldrb	r2, [r3, #0]
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	701a      	strb	r2, [r3, #0]
    }

    if( status == MQTTSuccess )
 800d4e8:	7dfb      	ldrb	r3, [r7, #23]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d111      	bne.n	800d512 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
    {
        /* Check validity. */
        if( incomingPacketValid( pIncomingPacket->type ) == true )
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	781b      	ldrb	r3, [r3, #0]
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	f7ff f9ea 	bl	800c8cc <incomingPacketValid>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d007      	beq.n	800d50e <MQTT_ProcessIncomingPacketTypeAndLength+0x70>
        {
            status = processRemainingLength( pBuffer,
 800d4fe:	687a      	ldr	r2, [r7, #4]
 800d500:	68b9      	ldr	r1, [r7, #8]
 800d502:	68f8      	ldr	r0, [r7, #12]
 800d504:	f7ff f983 	bl	800c80e <processRemainingLength>
 800d508:	4603      	mov	r3, r0
 800d50a:	75fb      	strb	r3, [r7, #23]
 800d50c:	e001      	b.n	800d512 <MQTT_ProcessIncomingPacketTypeAndLength+0x74>
        }
        else
        {
            LogError( ( "Incoming packet invalid: Packet type=%u.",
                        ( unsigned int ) pIncomingPacket->type ) );
            status = MQTTBadResponse;
 800d50e:	2305      	movs	r3, #5
 800d510:	75fb      	strb	r3, [r7, #23]
        }
    }

    return status;
 800d512:	7dfb      	ldrb	r3, [r7, #23]
}
 800d514:	4618      	mov	r0, r3
 800d516:	3718      	adds	r7, #24
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}

0800d51c <validateTransitionPublish>:

static bool validateTransitionPublish( MQTTPublishState_t currentState,
                                       MQTTPublishState_t newState,
                                       MQTTStateOperation_t opType,
                                       MQTTQoS_t qos )
{
 800d51c:	b490      	push	{r4, r7}
 800d51e:	b084      	sub	sp, #16
 800d520:	af00      	add	r7, sp, #0
 800d522:	4604      	mov	r4, r0
 800d524:	4608      	mov	r0, r1
 800d526:	4611      	mov	r1, r2
 800d528:	461a      	mov	r2, r3
 800d52a:	4623      	mov	r3, r4
 800d52c:	71fb      	strb	r3, [r7, #7]
 800d52e:	4603      	mov	r3, r0
 800d530:	71bb      	strb	r3, [r7, #6]
 800d532:	460b      	mov	r3, r1
 800d534:	717b      	strb	r3, [r7, #5]
 800d536:	4613      	mov	r3, r2
 800d538:	713b      	strb	r3, [r7, #4]
    bool isValid = false;
 800d53a:	2300      	movs	r3, #0
 800d53c:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d53e:	79fb      	ldrb	r3, [r7, #7]
 800d540:	2b07      	cmp	r3, #7
 800d542:	d848      	bhi.n	800d5d6 <validateTransitionPublish+0xba>
 800d544:	a201      	add	r2, pc, #4	@ (adr r2, 800d54c <validateTransitionPublish+0x30>)
 800d546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d54a:	bf00      	nop
 800d54c:	0800d56d 	.word	0x0800d56d
 800d550:	0800d591 	.word	0x0800d591
 800d554:	0800d5d7 	.word	0x0800d5d7
 800d558:	0800d5d7 	.word	0x0800d5d7
 800d55c:	0800d5d7 	.word	0x0800d5d7
 800d560:	0800d5d7 	.word	0x0800d5d7
 800d564:	0800d5bb 	.word	0x0800d5bb
 800d568:	0800d5c9 	.word	0x0800d5c9
    {
        case MQTTStateNull:

            /* Transitions from null occur when storing a new entry into the record. */
            if( opType == MQTT_RECEIVE )
 800d56c:	797b      	ldrb	r3, [r7, #5]
 800d56e:	2b01      	cmp	r3, #1
 800d570:	d133      	bne.n	800d5da <validateTransitionPublish+0xbe>
            {
                isValid = ( newState == MQTTPubAckSend ) || ( newState == MQTTPubRecSend );
 800d572:	79bb      	ldrb	r3, [r7, #6]
 800d574:	2b02      	cmp	r3, #2
 800d576:	d002      	beq.n	800d57e <validateTransitionPublish+0x62>
 800d578:	79bb      	ldrb	r3, [r7, #6]
 800d57a:	2b03      	cmp	r3, #3
 800d57c:	d101      	bne.n	800d582 <validateTransitionPublish+0x66>
 800d57e:	2301      	movs	r3, #1
 800d580:	e000      	b.n	800d584 <validateTransitionPublish+0x68>
 800d582:	2300      	movs	r3, #0
 800d584:	73fb      	strb	r3, [r7, #15]
 800d586:	7bfb      	ldrb	r3, [r7, #15]
 800d588:	f003 0301 	and.w	r3, r3, #1
 800d58c:	73fb      	strb	r3, [r7, #15]
            }

            break;
 800d58e:	e024      	b.n	800d5da <validateTransitionPublish+0xbe>

        case MQTTPublishSend:

            /* Outgoing publish. All such publishes start in this state due to
             * the reserve operation. */
            switch( qos )
 800d590:	793b      	ldrb	r3, [r7, #4]
 800d592:	2b01      	cmp	r3, #1
 800d594:	d002      	beq.n	800d59c <validateTransitionPublish+0x80>
 800d596:	2b02      	cmp	r3, #2
 800d598:	d007      	beq.n	800d5aa <validateTransitionPublish+0x8e>
                    isValid = newState == MQTTPubRecPending;
                    break;

                default:
                    /* QoS 0 is checked before calling this function. */
                    break;
 800d59a:	e00d      	b.n	800d5b8 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubAckPending;
 800d59c:	79bb      	ldrb	r3, [r7, #6]
 800d59e:	2b06      	cmp	r3, #6
 800d5a0:	bf0c      	ite	eq
 800d5a2:	2301      	moveq	r3, #1
 800d5a4:	2300      	movne	r3, #0
 800d5a6:	73fb      	strb	r3, [r7, #15]
                    break;
 800d5a8:	e006      	b.n	800d5b8 <validateTransitionPublish+0x9c>
                    isValid = newState == MQTTPubRecPending;
 800d5aa:	79bb      	ldrb	r3, [r7, #6]
 800d5ac:	2b07      	cmp	r3, #7
 800d5ae:	bf0c      	ite	eq
 800d5b0:	2301      	moveq	r3, #1
 800d5b2:	2300      	movne	r3, #0
 800d5b4:	73fb      	strb	r3, [r7, #15]
                    break;
 800d5b6:	bf00      	nop
            }

            break;
 800d5b8:	e010      	b.n	800d5dc <validateTransitionPublish+0xc0>
         * reestablished. */
        case MQTTPubAckPending:

            /* When a session is reestablished, outgoing QoS1 publishes in state
             * #MQTTPubAckPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubAckPending;
 800d5ba:	79bb      	ldrb	r3, [r7, #6]
 800d5bc:	2b06      	cmp	r3, #6
 800d5be:	bf0c      	ite	eq
 800d5c0:	2301      	moveq	r3, #1
 800d5c2:	2300      	movne	r3, #0
 800d5c4:	73fb      	strb	r3, [r7, #15]

            break;
 800d5c6:	e009      	b.n	800d5dc <validateTransitionPublish+0xc0>

        case MQTTPubRecPending:

            /* When a session is reestablished, outgoing QoS2 publishes in state
             * #MQTTPubRecPending can be resent. The state remains the same. */
            isValid = newState == MQTTPubRecPending;
 800d5c8:	79bb      	ldrb	r3, [r7, #6]
 800d5ca:	2b07      	cmp	r3, #7
 800d5cc:	bf0c      	ite	eq
 800d5ce:	2301      	moveq	r3, #1
 800d5d0:	2300      	movne	r3, #0
 800d5d2:	73fb      	strb	r3, [r7, #15]

            break;
 800d5d4:	e002      	b.n	800d5dc <validateTransitionPublish+0xc0>

        default:
            /* For a PUBLISH, we should not start from any other state. */
            break;
 800d5d6:	bf00      	nop
 800d5d8:	e000      	b.n	800d5dc <validateTransitionPublish+0xc0>
            break;
 800d5da:	bf00      	nop
    }

    return isValid;
 800d5dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3710      	adds	r7, #16
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bc90      	pop	{r4, r7}
 800d5e6:	4770      	bx	lr

0800d5e8 <validateTransitionAck>:

/*-----------------------------------------------------------*/

static bool validateTransitionAck( MQTTPublishState_t currentState,
                                   MQTTPublishState_t newState )
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b085      	sub	sp, #20
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	460a      	mov	r2, r1
 800d5f2:	71fb      	strb	r3, [r7, #7]
 800d5f4:	4613      	mov	r3, r2
 800d5f6:	71bb      	strb	r3, [r7, #6]
    bool isValid = false;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	73fb      	strb	r3, [r7, #15]

    switch( currentState )
 800d5fc:	79fb      	ldrb	r3, [r7, #7]
 800d5fe:	3b02      	subs	r3, #2
 800d600:	2b07      	cmp	r3, #7
 800d602:	d85c      	bhi.n	800d6be <validateTransitionAck+0xd6>
 800d604:	a201      	add	r2, pc, #4	@ (adr r2, 800d60c <validateTransitionAck+0x24>)
 800d606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d60a:	bf00      	nop
 800d60c:	0800d62d 	.word	0x0800d62d
 800d610:	0800d63b 	.word	0x0800d63b
 800d614:	0800d693 	.word	0x0800d693
 800d618:	0800d667 	.word	0x0800d667
 800d61c:	0800d62d 	.word	0x0800d62d
 800d620:	0800d685 	.word	0x0800d685
 800d624:	0800d649 	.word	0x0800d649
 800d628:	0800d6a1 	.word	0x0800d6a1
    {
        case MQTTPubAckSend:
        /* Incoming publish, QoS 1. */
        case MQTTPubAckPending:
            /* Outgoing publish, QoS 1. */
            isValid = newState == MQTTPublishDone;
 800d62c:	79bb      	ldrb	r3, [r7, #6]
 800d62e:	2b0a      	cmp	r3, #10
 800d630:	bf0c      	ite	eq
 800d632:	2301      	moveq	r3, #1
 800d634:	2300      	movne	r3, #0
 800d636:	73fb      	strb	r3, [r7, #15]
            break;
 800d638:	e042      	b.n	800d6c0 <validateTransitionAck+0xd8>

        case MQTTPubRecSend:
            /* Incoming publish, QoS 2. */
            isValid = newState == MQTTPubRelPending;
 800d63a:	79bb      	ldrb	r3, [r7, #6]
 800d63c:	2b08      	cmp	r3, #8
 800d63e:	bf0c      	ite	eq
 800d640:	2301      	moveq	r3, #1
 800d642:	2300      	movne	r3, #0
 800d644:	73fb      	strb	r3, [r7, #15]
            break;
 800d646:	e03b      	b.n	800d6c0 <validateTransitionAck+0xd8>
             *    5. MQTT broker resent the un-acked publish.
             *    6. Publish is received when publish record state is in
             *       MQTTPubRelPending.
             *    7. Sending out a PUBREC will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPubCompSend ) ||
 800d648:	79bb      	ldrb	r3, [r7, #6]
 800d64a:	2b05      	cmp	r3, #5
 800d64c:	d002      	beq.n	800d654 <validateTransitionAck+0x6c>
 800d64e:	79bb      	ldrb	r3, [r7, #6]
 800d650:	2b08      	cmp	r3, #8
 800d652:	d101      	bne.n	800d658 <validateTransitionAck+0x70>
 800d654:	2301      	movs	r3, #1
 800d656:	e000      	b.n	800d65a <validateTransitionAck+0x72>
 800d658:	2300      	movs	r3, #0
 800d65a:	73fb      	strb	r3, [r7, #15]
 800d65c:	7bfb      	ldrb	r3, [r7, #15]
 800d65e:	f003 0301 	and.w	r3, r3, #1
 800d662:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubRelPending );
            break;
 800d664:	e02c      	b.n	800d6c0 <validateTransitionAck+0xd8>
             *       for an incoming PUBREL.
             *    2. Reestablished an MQTT session.
             *    3. MQTT broker resent the un-acked PUBREL.
             *    4. Receiving the PUBREL again will result in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d666:	79bb      	ldrb	r3, [r7, #6]
 800d668:	2b0a      	cmp	r3, #10
 800d66a:	d002      	beq.n	800d672 <validateTransitionAck+0x8a>
 800d66c:	79bb      	ldrb	r3, [r7, #6]
 800d66e:	2b05      	cmp	r3, #5
 800d670:	d101      	bne.n	800d676 <validateTransitionAck+0x8e>
 800d672:	2301      	movs	r3, #1
 800d674:	e000      	b.n	800d678 <validateTransitionAck+0x90>
 800d676:	2300      	movs	r3, #0
 800d678:	73fb      	strb	r3, [r7, #15]
 800d67a:	7bfb      	ldrb	r3, [r7, #15]
 800d67c:	f003 0301 	and.w	r3, r3, #1
 800d680:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompSend );
            break;
 800d682:	e01d      	b.n	800d6c0 <validateTransitionAck+0xd8>

        case MQTTPubRecPending:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubRelSend;
 800d684:	79bb      	ldrb	r3, [r7, #6]
 800d686:	2b04      	cmp	r3, #4
 800d688:	bf0c      	ite	eq
 800d68a:	2301      	moveq	r3, #1
 800d68c:	2300      	movne	r3, #0
 800d68e:	73fb      	strb	r3, [r7, #15]
            break;
 800d690:	e016      	b.n	800d6c0 <validateTransitionAck+0xd8>

        case MQTTPubRelSend:
            /* Outgoing publish, Qos 2. */
            isValid = newState == MQTTPubCompPending;
 800d692:	79bb      	ldrb	r3, [r7, #6]
 800d694:	2b09      	cmp	r3, #9
 800d696:	bf0c      	ite	eq
 800d698:	2301      	moveq	r3, #1
 800d69a:	2300      	movne	r3, #0
 800d69c:	73fb      	strb	r3, [r7, #15]
            break;
 800d69e:	e00f      	b.n	800d6c0 <validateTransitionAck+0xd8>
             *    1. A TCP connection failure happened before receiving a PUBCOMP
             *       for an outgoing PUBREL.
             *    2. An MQTT session is reestablished.
             *    3. Resending the un-acked PUBREL results in this transition
             *       to the same state. */
            isValid = ( newState == MQTTPublishDone ) ||
 800d6a0:	79bb      	ldrb	r3, [r7, #6]
 800d6a2:	2b0a      	cmp	r3, #10
 800d6a4:	d002      	beq.n	800d6ac <validateTransitionAck+0xc4>
 800d6a6:	79bb      	ldrb	r3, [r7, #6]
 800d6a8:	2b09      	cmp	r3, #9
 800d6aa:	d101      	bne.n	800d6b0 <validateTransitionAck+0xc8>
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	e000      	b.n	800d6b2 <validateTransitionAck+0xca>
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	73fb      	strb	r3, [r7, #15]
 800d6b4:	7bfb      	ldrb	r3, [r7, #15]
 800d6b6:	f003 0301 	and.w	r3, r3, #1
 800d6ba:	73fb      	strb	r3, [r7, #15]
                      ( newState == MQTTPubCompPending );
            break;
 800d6bc:	e000      	b.n	800d6c0 <validateTransitionAck+0xd8>
             *    have been in this state.
             * 3. MQTTStateNull - If an ack was sent/received the record should
             *    exist.
             * 4. Any other state is invalid.
             */
            break;
 800d6be:	bf00      	nop
    }

    return isValid;
 800d6c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3714      	adds	r7, #20
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop

0800d6d0 <isPublishOutgoing>:

/*-----------------------------------------------------------*/

static bool isPublishOutgoing( MQTTPubAckType_t packetType,
                               MQTTStateOperation_t opType )
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b085      	sub	sp, #20
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	460a      	mov	r2, r1
 800d6da:	71fb      	strb	r3, [r7, #7]
 800d6dc:	4613      	mov	r3, r2
 800d6de:	71bb      	strb	r3, [r7, #6]
    bool isOutgoing = false;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	73fb      	strb	r3, [r7, #15]

    switch( packetType )
 800d6e4:	79fb      	ldrb	r3, [r7, #7]
 800d6e6:	2b03      	cmp	r3, #3
 800d6e8:	d009      	beq.n	800d6fe <isPublishOutgoing+0x2e>
 800d6ea:	2b03      	cmp	r3, #3
 800d6ec:	dc15      	bgt.n	800d71a <isPublishOutgoing+0x4a>
 800d6ee:	2b01      	cmp	r3, #1
 800d6f0:	dc02      	bgt.n	800d6f8 <isPublishOutgoing+0x28>
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	da03      	bge.n	800d6fe <isPublishOutgoing+0x2e>
            isOutgoing = opType == MQTT_SEND;
            break;

        default:
            /* No other ack type. */
            break;
 800d6f6:	e010      	b.n	800d71a <isPublishOutgoing+0x4a>
    switch( packetType )
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	d007      	beq.n	800d70c <isPublishOutgoing+0x3c>
            break;
 800d6fc:	e00d      	b.n	800d71a <isPublishOutgoing+0x4a>
            isOutgoing = opType == MQTT_RECEIVE;
 800d6fe:	79bb      	ldrb	r3, [r7, #6]
 800d700:	2b01      	cmp	r3, #1
 800d702:	bf0c      	ite	eq
 800d704:	2301      	moveq	r3, #1
 800d706:	2300      	movne	r3, #0
 800d708:	73fb      	strb	r3, [r7, #15]
            break;
 800d70a:	e007      	b.n	800d71c <isPublishOutgoing+0x4c>
            isOutgoing = opType == MQTT_SEND;
 800d70c:	79bb      	ldrb	r3, [r7, #6]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	bf0c      	ite	eq
 800d712:	2301      	moveq	r3, #1
 800d714:	2300      	movne	r3, #0
 800d716:	73fb      	strb	r3, [r7, #15]
            break;
 800d718:	e000      	b.n	800d71c <isPublishOutgoing+0x4c>
            break;
 800d71a:	bf00      	nop
    }

    return isOutgoing;
 800d71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d71e:	4618      	mov	r0, r3
 800d720:	3714      	adds	r7, #20
 800d722:	46bd      	mov	sp, r7
 800d724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d728:	4770      	bx	lr
	...

0800d72c <findInRecord>:
static size_t findInRecord( const MQTTPubAckInfo_t * records,
                            size_t recordCount,
                            uint16_t packetId,
                            MQTTQoS_t * pQos,
                            MQTTPublishState_t * pCurrentState )
{
 800d72c:	b580      	push	{r7, lr}
 800d72e:	b086      	sub	sp, #24
 800d730:	af00      	add	r7, sp, #0
 800d732:	60f8      	str	r0, [r7, #12]
 800d734:	60b9      	str	r1, [r7, #8]
 800d736:	603b      	str	r3, [r7, #0]
 800d738:	4613      	mov	r3, r2
 800d73a:	80fb      	strh	r3, [r7, #6]
    size_t index = 0;
 800d73c:	2300      	movs	r3, #0
 800d73e:	617b      	str	r3, [r7, #20]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d740:	88fb      	ldrh	r3, [r7, #6]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d106      	bne.n	800d754 <findInRecord+0x28>
 800d746:	4b1b      	ldr	r3, [pc, #108]	@ (800d7b4 <findInRecord+0x88>)
 800d748:	4a1b      	ldr	r2, [pc, #108]	@ (800d7b8 <findInRecord+0x8c>)
 800d74a:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800d74e:	481b      	ldr	r0, [pc, #108]	@ (800d7bc <findInRecord+0x90>)
 800d750:	f004 f8ca 	bl	80118e8 <__assert_func>

    *pCurrentState = MQTTStateNull;
 800d754:	6a3b      	ldr	r3, [r7, #32]
 800d756:	2200      	movs	r2, #0
 800d758:	701a      	strb	r2, [r3, #0]

    for( index = 0; index < recordCount; index++ )
 800d75a:	2300      	movs	r3, #0
 800d75c:	617b      	str	r3, [r7, #20]
 800d75e:	e019      	b.n	800d794 <findInRecord+0x68>
    {
        if( records[ index ].packetId == packetId )
 800d760:	697b      	ldr	r3, [r7, #20]
 800d762:	009b      	lsls	r3, r3, #2
 800d764:	68fa      	ldr	r2, [r7, #12]
 800d766:	4413      	add	r3, r2
 800d768:	881b      	ldrh	r3, [r3, #0]
 800d76a:	88fa      	ldrh	r2, [r7, #6]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	d10e      	bne.n	800d78e <findInRecord+0x62>
        {
            *pQos = records[ index ].qos;
 800d770:	697b      	ldr	r3, [r7, #20]
 800d772:	009b      	lsls	r3, r3, #2
 800d774:	68fa      	ldr	r2, [r7, #12]
 800d776:	4413      	add	r3, r2
 800d778:	789a      	ldrb	r2, [r3, #2]
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	701a      	strb	r2, [r3, #0]
            *pCurrentState = records[ index ].publishState;
 800d77e:	697b      	ldr	r3, [r7, #20]
 800d780:	009b      	lsls	r3, r3, #2
 800d782:	68fa      	ldr	r2, [r7, #12]
 800d784:	4413      	add	r3, r2
 800d786:	78da      	ldrb	r2, [r3, #3]
 800d788:	6a3b      	ldr	r3, [r7, #32]
 800d78a:	701a      	strb	r2, [r3, #0]
            break;
 800d78c:	e006      	b.n	800d79c <findInRecord+0x70>
    for( index = 0; index < recordCount; index++ )
 800d78e:	697b      	ldr	r3, [r7, #20]
 800d790:	3301      	adds	r3, #1
 800d792:	617b      	str	r3, [r7, #20]
 800d794:	697a      	ldr	r2, [r7, #20]
 800d796:	68bb      	ldr	r3, [r7, #8]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d3e1      	bcc.n	800d760 <findInRecord+0x34>
        }
    }

    if( index == recordCount )
 800d79c:	697a      	ldr	r2, [r7, #20]
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	d102      	bne.n	800d7aa <findInRecord+0x7e>
    {
        index = MQTT_INVALID_STATE_COUNT;
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	43db      	mvns	r3, r3
 800d7a8:	617b      	str	r3, [r7, #20]
    }

    return index;
 800d7aa:	697b      	ldr	r3, [r7, #20]
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3718      	adds	r7, #24
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}
 800d7b4:	08014398 	.word	0x08014398
 800d7b8:	080148f8 	.word	0x080148f8
 800d7bc:	080143bc 	.word	0x080143bc

0800d7c0 <compactRecords>:

/*-----------------------------------------------------------*/

static void compactRecords( MQTTPubAckInfo_t * records,
                            size_t recordCount )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
 800d7c8:	6039      	str	r1, [r7, #0]
    size_t index = 0;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	60fb      	str	r3, [r7, #12]
    size_t emptyIndex = MQTT_INVALID_STATE_COUNT;
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	43db      	mvns	r3, r3
 800d7d2:	60bb      	str	r3, [r7, #8]

    assert( records != NULL );
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d150      	bne.n	800d87c <compactRecords+0xbc>
 800d7da:	4b2d      	ldr	r3, [pc, #180]	@ (800d890 <compactRecords+0xd0>)
 800d7dc:	4a2d      	ldr	r2, [pc, #180]	@ (800d894 <compactRecords+0xd4>)
 800d7de:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d7e2:	482d      	ldr	r0, [pc, #180]	@ (800d898 <compactRecords+0xd8>)
 800d7e4:	f004 f880 	bl	80118e8 <__assert_func>

    /* Find the empty spots and fill those with non empty values. */
    for( ; index < recordCount; index++ )
    {
        /* Find the first empty spot. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	009b      	lsls	r3, r3, #2
 800d7ec:	687a      	ldr	r2, [r7, #4]
 800d7ee:	4413      	add	r3, r2
 800d7f0:	881b      	ldrh	r3, [r3, #0]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d107      	bne.n	800d806 <compactRecords+0x46>
        {
            if( emptyIndex == MQTT_INVALID_STATE_COUNT )
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	43db      	mvns	r3, r3
 800d7fa:	68ba      	ldr	r2, [r7, #8]
 800d7fc:	429a      	cmp	r2, r3
 800d7fe:	d13a      	bne.n	800d876 <compactRecords+0xb6>
            {
                emptyIndex = index;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	60bb      	str	r3, [r7, #8]
 800d804:	e037      	b.n	800d876 <compactRecords+0xb6>
            }
        }
        else
        {
            if( emptyIndex != MQTT_INVALID_STATE_COUNT )
 800d806:	2300      	movs	r3, #0
 800d808:	43db      	mvns	r3, r3
 800d80a:	68ba      	ldr	r2, [r7, #8]
 800d80c:	429a      	cmp	r2, r3
 800d80e:	d032      	beq.n	800d876 <compactRecords+0xb6>
            {
                /* Copy over the contents at non empty index to empty index. */
                records[ emptyIndex ].packetId = records[ index ].packetId;
 800d810:	68fb      	ldr	r3, [r7, #12]
 800d812:	009b      	lsls	r3, r3, #2
 800d814:	687a      	ldr	r2, [r7, #4]
 800d816:	441a      	add	r2, r3
 800d818:	68bb      	ldr	r3, [r7, #8]
 800d81a:	009b      	lsls	r3, r3, #2
 800d81c:	6879      	ldr	r1, [r7, #4]
 800d81e:	440b      	add	r3, r1
 800d820:	8812      	ldrh	r2, [r2, #0]
 800d822:	801a      	strh	r2, [r3, #0]
                records[ emptyIndex ].qos = records[ index ].qos;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	009b      	lsls	r3, r3, #2
 800d828:	687a      	ldr	r2, [r7, #4]
 800d82a:	441a      	add	r2, r3
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	009b      	lsls	r3, r3, #2
 800d830:	6879      	ldr	r1, [r7, #4]
 800d832:	440b      	add	r3, r1
 800d834:	7892      	ldrb	r2, [r2, #2]
 800d836:	709a      	strb	r2, [r3, #2]
                records[ emptyIndex ].publishState = records[ index ].publishState;
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	009b      	lsls	r3, r3, #2
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	441a      	add	r2, r3
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	009b      	lsls	r3, r3, #2
 800d844:	6879      	ldr	r1, [r7, #4]
 800d846:	440b      	add	r3, r1
 800d848:	78d2      	ldrb	r2, [r2, #3]
 800d84a:	70da      	strb	r2, [r3, #3]

                /* Mark the record at current non empty index as invalid. */
                records[ index ].packetId = MQTT_PACKET_ID_INVALID;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	009b      	lsls	r3, r3, #2
 800d850:	687a      	ldr	r2, [r7, #4]
 800d852:	4413      	add	r3, r2
 800d854:	2200      	movs	r2, #0
 800d856:	801a      	strh	r2, [r3, #0]
                records[ index ].qos = MQTTQoS0;
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	009b      	lsls	r3, r3, #2
 800d85c:	687a      	ldr	r2, [r7, #4]
 800d85e:	4413      	add	r3, r2
 800d860:	2200      	movs	r2, #0
 800d862:	709a      	strb	r2, [r3, #2]
                records[ index ].publishState = MQTTStateNull;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	009b      	lsls	r3, r3, #2
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	4413      	add	r3, r2
 800d86c:	2200      	movs	r2, #0
 800d86e:	70da      	strb	r2, [r3, #3]

                /* Advance the emptyIndex. */
                emptyIndex++;
 800d870:	68bb      	ldr	r3, [r7, #8]
 800d872:	3301      	adds	r3, #1
 800d874:	60bb      	str	r3, [r7, #8]
    for( ; index < recordCount; index++ )
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	3301      	adds	r3, #1
 800d87a:	60fb      	str	r3, [r7, #12]
 800d87c:	68fa      	ldr	r2, [r7, #12]
 800d87e:	683b      	ldr	r3, [r7, #0]
 800d880:	429a      	cmp	r2, r3
 800d882:	d3b1      	bcc.n	800d7e8 <compactRecords+0x28>
            }
        }
    }
}
 800d884:	bf00      	nop
 800d886:	bf00      	nop
 800d888:	3710      	adds	r7, #16
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	080143ec 	.word	0x080143ec
 800d894:	08014908 	.word	0x08014908
 800d898:	080143bc 	.word	0x080143bc

0800d89c <addRecord>:
static MQTTStatus_t addRecord( MQTTPubAckInfo_t * records,
                               size_t recordCount,
                               uint16_t packetId,
                               MQTTQoS_t qos,
                               MQTTPublishState_t publishState )
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b088      	sub	sp, #32
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	60b9      	str	r1, [r7, #8]
 800d8a6:	4611      	mov	r1, r2
 800d8a8:	461a      	mov	r2, r3
 800d8aa:	460b      	mov	r3, r1
 800d8ac:	80fb      	strh	r3, [r7, #6]
 800d8ae:	4613      	mov	r3, r2
 800d8b0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTNoMemory;
 800d8b2:	2302      	movs	r3, #2
 800d8b4:	77fb      	strb	r3, [r7, #31]
    int32_t index = 0;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	61bb      	str	r3, [r7, #24]
    size_t availableIndex = recordCount;
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	617b      	str	r3, [r7, #20]
    bool validEntryFound = false;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	74fb      	strb	r3, [r7, #19]

    assert( packetId != MQTT_PACKET_ID_INVALID );
 800d8c2:	88fb      	ldrh	r3, [r7, #6]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d106      	bne.n	800d8d6 <addRecord+0x3a>
 800d8c8:	4b32      	ldr	r3, [pc, #200]	@ (800d994 <addRecord+0xf8>)
 800d8ca:	4a33      	ldr	r2, [pc, #204]	@ (800d998 <addRecord+0xfc>)
 800d8cc:	f240 210d 	movw	r1, #525	@ 0x20d
 800d8d0:	4832      	ldr	r0, [pc, #200]	@ (800d99c <addRecord+0x100>)
 800d8d2:	f004 f809 	bl	80118e8 <__assert_func>
    assert( qos != MQTTQoS0 );
 800d8d6:	797b      	ldrb	r3, [r7, #5]
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d106      	bne.n	800d8ea <addRecord+0x4e>
 800d8dc:	4b30      	ldr	r3, [pc, #192]	@ (800d9a0 <addRecord+0x104>)
 800d8de:	4a2e      	ldr	r2, [pc, #184]	@ (800d998 <addRecord+0xfc>)
 800d8e0:	f240 210e 	movw	r1, #526	@ 0x20e
 800d8e4:	482d      	ldr	r0, [pc, #180]	@ (800d99c <addRecord+0x100>)
 800d8e6:	f003 ffff 	bl	80118e8 <__assert_func>

    /* Check if we have to compact the records. This is known by checking if
     * the last spot in the array is filled. */
    if( records[ recordCount - 1U ].packetId != MQTT_PACKET_ID_INVALID )
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800d8f0:	3b01      	subs	r3, #1
 800d8f2:	009b      	lsls	r3, r3, #2
 800d8f4:	68fa      	ldr	r2, [r7, #12]
 800d8f6:	4413      	add	r3, r2
 800d8f8:	881b      	ldrh	r3, [r3, #0]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d003      	beq.n	800d906 <addRecord+0x6a>
    {
        compactRecords( records, recordCount );
 800d8fe:	68b9      	ldr	r1, [r7, #8]
 800d900:	68f8      	ldr	r0, [r7, #12]
 800d902:	f7ff ff5d 	bl	800d7c0 <compactRecords>

    /* Start from end so first available index will be populated.
     * Available index is always found after the last element in the records.
     * This is to make sure the relative order of the records in order to meet
     * the message ordering requirement of MQTT spec 3.1.1. */
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	3b01      	subs	r3, #1
 800d90a:	61bb      	str	r3, [r7, #24]
 800d90c:	e021      	b.n	800d952 <addRecord+0xb6>
    {
        /* Available index is only found after packet at the highest index. */
        if( records[ index ].packetId == MQTT_PACKET_ID_INVALID )
 800d90e:	69bb      	ldr	r3, [r7, #24]
 800d910:	009b      	lsls	r3, r3, #2
 800d912:	68fa      	ldr	r2, [r7, #12]
 800d914:	4413      	add	r3, r2
 800d916:	881b      	ldrh	r3, [r3, #0]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d108      	bne.n	800d92e <addRecord+0x92>
        {
            if( validEntryFound == false )
 800d91c:	7cfb      	ldrb	r3, [r7, #19]
 800d91e:	f083 0301 	eor.w	r3, r3, #1
 800d922:	b2db      	uxtb	r3, r3
 800d924:	2b00      	cmp	r3, #0
 800d926:	d011      	beq.n	800d94c <addRecord+0xb0>
            {
                availableIndex = ( size_t ) index;
 800d928:	69bb      	ldr	r3, [r7, #24]
 800d92a:	617b      	str	r3, [r7, #20]
 800d92c:	e00e      	b.n	800d94c <addRecord+0xb0>
            }
        }
        else
        {
            /* A non-empty spot found in the records. */
            validEntryFound = true;
 800d92e:	2301      	movs	r3, #1
 800d930:	74fb      	strb	r3, [r7, #19]

            if( records[ index ].packetId == packetId )
 800d932:	69bb      	ldr	r3, [r7, #24]
 800d934:	009b      	lsls	r3, r3, #2
 800d936:	68fa      	ldr	r2, [r7, #12]
 800d938:	4413      	add	r3, r2
 800d93a:	881b      	ldrh	r3, [r3, #0]
 800d93c:	88fa      	ldrh	r2, [r7, #6]
 800d93e:	429a      	cmp	r2, r3
 800d940:	d104      	bne.n	800d94c <addRecord+0xb0>
                /* Collision. */
                LogError( ( "Collision when adding PacketID=%u at index=%d.",
                            ( unsigned int ) packetId,
                            ( int ) index ) );

                status = MQTTStateCollision;
 800d942:	2309      	movs	r3, #9
 800d944:	77fb      	strb	r3, [r7, #31]
                availableIndex = recordCount;
 800d946:	68bb      	ldr	r3, [r7, #8]
 800d948:	617b      	str	r3, [r7, #20]
                break;
 800d94a:	e005      	b.n	800d958 <addRecord+0xbc>
    for( index = ( ( int32_t ) recordCount - 1 ); index >= 0; index-- )
 800d94c:	69bb      	ldr	r3, [r7, #24]
 800d94e:	3b01      	subs	r3, #1
 800d950:	61bb      	str	r3, [r7, #24]
 800d952:	69bb      	ldr	r3, [r7, #24]
 800d954:	2b00      	cmp	r3, #0
 800d956:	dada      	bge.n	800d90e <addRecord+0x72>
            }
        }
    }

    if( availableIndex < recordCount )
 800d958:	697a      	ldr	r2, [r7, #20]
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	429a      	cmp	r2, r3
 800d95e:	d214      	bcs.n	800d98a <addRecord+0xee>
    {
        records[ availableIndex ].packetId = packetId;
 800d960:	697b      	ldr	r3, [r7, #20]
 800d962:	009b      	lsls	r3, r3, #2
 800d964:	68fa      	ldr	r2, [r7, #12]
 800d966:	4413      	add	r3, r2
 800d968:	88fa      	ldrh	r2, [r7, #6]
 800d96a:	801a      	strh	r2, [r3, #0]
        records[ availableIndex ].qos = qos;
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	009b      	lsls	r3, r3, #2
 800d970:	68fa      	ldr	r2, [r7, #12]
 800d972:	4413      	add	r3, r2
 800d974:	797a      	ldrb	r2, [r7, #5]
 800d976:	709a      	strb	r2, [r3, #2]
        records[ availableIndex ].publishState = publishState;
 800d978:	697b      	ldr	r3, [r7, #20]
 800d97a:	009b      	lsls	r3, r3, #2
 800d97c:	68fa      	ldr	r2, [r7, #12]
 800d97e:	4413      	add	r3, r2
 800d980:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800d984:	70da      	strb	r2, [r3, #3]
        status = MQTTSuccess;
 800d986:	2300      	movs	r3, #0
 800d988:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800d98a:	7ffb      	ldrb	r3, [r7, #31]
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3720      	adds	r7, #32
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}
 800d994:	08014398 	.word	0x08014398
 800d998:	08014918 	.word	0x08014918
 800d99c:	080143bc 	.word	0x080143bc
 800d9a0:	080143fc 	.word	0x080143fc

0800d9a4 <updateRecord>:

static void updateRecord( MQTTPubAckInfo_t * records,
                          size_t recordIndex,
                          MQTTPublishState_t newState,
                          bool shouldDelete )
{
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b084      	sub	sp, #16
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	60f8      	str	r0, [r7, #12]
 800d9ac:	60b9      	str	r1, [r7, #8]
 800d9ae:	4611      	mov	r1, r2
 800d9b0:	461a      	mov	r2, r3
 800d9b2:	460b      	mov	r3, r1
 800d9b4:	71fb      	strb	r3, [r7, #7]
 800d9b6:	4613      	mov	r3, r2
 800d9b8:	71bb      	strb	r3, [r7, #6]
    assert( records != NULL );
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d106      	bne.n	800d9ce <updateRecord+0x2a>
 800d9c0:	4b13      	ldr	r3, [pc, #76]	@ (800da10 <updateRecord+0x6c>)
 800d9c2:	4a14      	ldr	r2, [pc, #80]	@ (800da14 <updateRecord+0x70>)
 800d9c4:	f240 214a 	movw	r1, #586	@ 0x24a
 800d9c8:	4813      	ldr	r0, [pc, #76]	@ (800da18 <updateRecord+0x74>)
 800d9ca:	f003 ff8d 	bl	80118e8 <__assert_func>

    if( shouldDelete == true )
 800d9ce:	79bb      	ldrb	r3, [r7, #6]
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d012      	beq.n	800d9fa <updateRecord+0x56>
    {
        /* Mark the record as invalid. */
        records[ recordIndex ].packetId = MQTT_PACKET_ID_INVALID;
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	009b      	lsls	r3, r3, #2
 800d9d8:	68fa      	ldr	r2, [r7, #12]
 800d9da:	4413      	add	r3, r2
 800d9dc:	2200      	movs	r2, #0
 800d9de:	801a      	strh	r2, [r3, #0]
        records[ recordIndex ].qos = MQTTQoS0;
 800d9e0:	68bb      	ldr	r3, [r7, #8]
 800d9e2:	009b      	lsls	r3, r3, #2
 800d9e4:	68fa      	ldr	r2, [r7, #12]
 800d9e6:	4413      	add	r3, r2
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	709a      	strb	r2, [r3, #2]
        records[ recordIndex ].publishState = MQTTStateNull;
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	009b      	lsls	r3, r3, #2
 800d9f0:	68fa      	ldr	r2, [r7, #12]
 800d9f2:	4413      	add	r3, r2
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
        records[ recordIndex ].publishState = newState;
    }
}
 800d9f8:	e005      	b.n	800da06 <updateRecord+0x62>
        records[ recordIndex ].publishState = newState;
 800d9fa:	68bb      	ldr	r3, [r7, #8]
 800d9fc:	009b      	lsls	r3, r3, #2
 800d9fe:	68fa      	ldr	r2, [r7, #12]
 800da00:	4413      	add	r3, r2
 800da02:	79fa      	ldrb	r2, [r7, #7]
 800da04:	70da      	strb	r2, [r3, #3]
}
 800da06:	bf00      	nop
 800da08:	3710      	adds	r7, #16
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
 800da0e:	bf00      	nop
 800da10:	080143ec 	.word	0x080143ec
 800da14:	08014924 	.word	0x08014924
 800da18:	080143bc 	.word	0x080143bc

0800da1c <stateSelect>:
/*-----------------------------------------------------------*/

static uint16_t stateSelect( const MQTTContext_t * pMqttContext,
                             uint16_t searchStates,
                             MQTTStateCursor_t * pCursor )
{
 800da1c:	b580      	push	{r7, lr}
 800da1e:	b088      	sub	sp, #32
 800da20:	af00      	add	r7, sp, #0
 800da22:	60f8      	str	r0, [r7, #12]
 800da24:	460b      	mov	r3, r1
 800da26:	607a      	str	r2, [r7, #4]
 800da28:	817b      	strh	r3, [r7, #10]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800da2a:	2300      	movs	r3, #0
 800da2c:	83fb      	strh	r3, [r7, #30]
    uint16_t outgoingStates = 0U;
 800da2e:	2300      	movs	r3, #0
 800da30:	83bb      	strh	r3, [r7, #28]
    const MQTTPubAckInfo_t * records = NULL;
 800da32:	2300      	movs	r3, #0
 800da34:	61bb      	str	r3, [r7, #24]
    size_t maxCount;
    bool stateCheck = false;
 800da36:	2300      	movs	r3, #0
 800da38:	75fb      	strb	r3, [r7, #23]

    assert( pMqttContext != NULL );
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d106      	bne.n	800da4e <stateSelect+0x32>
 800da40:	4b43      	ldr	r3, [pc, #268]	@ (800db50 <stateSelect+0x134>)
 800da42:	4a44      	ldr	r2, [pc, #272]	@ (800db54 <stateSelect+0x138>)
 800da44:	f240 2165 	movw	r1, #613	@ 0x265
 800da48:	4843      	ldr	r0, [pc, #268]	@ (800db58 <stateSelect+0x13c>)
 800da4a:	f003 ff4d 	bl	80118e8 <__assert_func>
    assert( searchStates != 0U );
 800da4e:	897b      	ldrh	r3, [r7, #10]
 800da50:	2b00      	cmp	r3, #0
 800da52:	d106      	bne.n	800da62 <stateSelect+0x46>
 800da54:	4b41      	ldr	r3, [pc, #260]	@ (800db5c <stateSelect+0x140>)
 800da56:	4a3f      	ldr	r2, [pc, #252]	@ (800db54 <stateSelect+0x138>)
 800da58:	f240 2166 	movw	r1, #614	@ 0x266
 800da5c:	483e      	ldr	r0, [pc, #248]	@ (800db58 <stateSelect+0x13c>)
 800da5e:	f003 ff43 	bl	80118e8 <__assert_func>
    assert( pCursor != NULL );
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d106      	bne.n	800da76 <stateSelect+0x5a>
 800da68:	4b3d      	ldr	r3, [pc, #244]	@ (800db60 <stateSelect+0x144>)
 800da6a:	4a3a      	ldr	r2, [pc, #232]	@ (800db54 <stateSelect+0x138>)
 800da6c:	f240 2167 	movw	r1, #615	@ 0x267
 800da70:	4839      	ldr	r0, [pc, #228]	@ (800db58 <stateSelect+0x13c>)
 800da72:	f003 ff39 	bl	80118e8 <__assert_func>

    /* Create a bit map with all the outgoing publish states. */
    UINT16_SET_BIT( outgoingStates, MQTTPublishSend );
 800da76:	8bbb      	ldrh	r3, [r7, #28]
 800da78:	f043 0302 	orr.w	r3, r3, #2
 800da7c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubAckPending );
 800da7e:	8bbb      	ldrh	r3, [r7, #28]
 800da80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da84:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRecPending );
 800da86:	8bbb      	ldrh	r3, [r7, #28]
 800da88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da8c:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubRelSend );
 800da8e:	8bbb      	ldrh	r3, [r7, #28]
 800da90:	f043 0310 	orr.w	r3, r3, #16
 800da94:	83bb      	strh	r3, [r7, #28]
    UINT16_SET_BIT( outgoingStates, MQTTPubCompPending );
 800da96:	8bbb      	ldrh	r3, [r7, #28]
 800da98:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800da9c:	83bb      	strh	r3, [r7, #28]

    /* Only outgoing publish records need to be searched. */
    assert( ( outgoingStates & searchStates ) > 0U );
 800da9e:	8bba      	ldrh	r2, [r7, #28]
 800daa0:	897b      	ldrh	r3, [r7, #10]
 800daa2:	4013      	ands	r3, r2
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d106      	bne.n	800dab8 <stateSelect+0x9c>
 800daaa:	4b2e      	ldr	r3, [pc, #184]	@ (800db64 <stateSelect+0x148>)
 800daac:	4a29      	ldr	r2, [pc, #164]	@ (800db54 <stateSelect+0x138>)
 800daae:	f240 2171 	movw	r1, #625	@ 0x271
 800dab2:	4829      	ldr	r0, [pc, #164]	@ (800db58 <stateSelect+0x13c>)
 800dab4:	f003 ff18 	bl	80118e8 <__assert_func>
    assert( ( ~outgoingStates & searchStates ) == 0U );
 800dab8:	8bbb      	ldrh	r3, [r7, #28]
 800daba:	43da      	mvns	r2, r3
 800dabc:	897b      	ldrh	r3, [r7, #10]
 800dabe:	4013      	ands	r3, r2
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d006      	beq.n	800dad2 <stateSelect+0xb6>
 800dac4:	4b28      	ldr	r3, [pc, #160]	@ (800db68 <stateSelect+0x14c>)
 800dac6:	4a23      	ldr	r2, [pc, #140]	@ (800db54 <stateSelect+0x138>)
 800dac8:	f240 2172 	movw	r1, #626	@ 0x272
 800dacc:	4822      	ldr	r0, [pc, #136]	@ (800db58 <stateSelect+0x13c>)
 800dace:	f003 ff0b 	bl	80118e8 <__assert_func>

    records = pMqttContext->outgoingPublishRecords;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	61bb      	str	r3, [r7, #24]
    maxCount = pMqttContext->outgoingPublishRecordMaxCount;
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	613b      	str	r3, [r7, #16]

    while( *pCursor < maxCount )
 800dade:	e02d      	b.n	800db3c <stateSelect+0x120>
    {
        /* Check if any of the search states are present. */
        stateCheck = UINT16_CHECK_BIT( searchStates, records[ *pCursor ].publishState );
 800dae0:	897a      	ldrh	r2, [r7, #10]
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	009b      	lsls	r3, r3, #2
 800dae8:	69b9      	ldr	r1, [r7, #24]
 800daea:	440b      	add	r3, r1
 800daec:	78db      	ldrb	r3, [r3, #3]
 800daee:	4619      	mov	r1, r3
 800daf0:	2301      	movs	r3, #1
 800daf2:	408b      	lsls	r3, r1
 800daf4:	401a      	ands	r2, r3
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	009b      	lsls	r3, r3, #2
 800dafc:	69b9      	ldr	r1, [r7, #24]
 800dafe:	440b      	add	r3, r1
 800db00:	78db      	ldrb	r3, [r3, #3]
 800db02:	4619      	mov	r1, r3
 800db04:	2301      	movs	r3, #1
 800db06:	408b      	lsls	r3, r1
 800db08:	429a      	cmp	r2, r3
 800db0a:	bf0c      	ite	eq
 800db0c:	2301      	moveq	r3, #1
 800db0e:	2300      	movne	r3, #0
 800db10:	75fb      	strb	r3, [r7, #23]

        if( stateCheck == true )
 800db12:	7dfb      	ldrb	r3, [r7, #23]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d00c      	beq.n	800db32 <stateSelect+0x116>
        {
            packetId = records[ *pCursor ].packetId;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	009b      	lsls	r3, r3, #2
 800db1e:	69ba      	ldr	r2, [r7, #24]
 800db20:	4413      	add	r3, r2
 800db22:	881b      	ldrh	r3, [r3, #0]
 800db24:	83fb      	strh	r3, [r7, #30]
            ( *pCursor )++;
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	1c5a      	adds	r2, r3, #1
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	601a      	str	r2, [r3, #0]
            break;
 800db30:	e009      	b.n	800db46 <stateSelect+0x12a>
        }

        ( *pCursor )++;
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	1c5a      	adds	r2, r3, #1
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	601a      	str	r2, [r3, #0]
    while( *pCursor < maxCount )
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	693a      	ldr	r2, [r7, #16]
 800db42:	429a      	cmp	r2, r3
 800db44:	d8cc      	bhi.n	800dae0 <stateSelect+0xc4>
    }

    return packetId;
 800db46:	8bfb      	ldrh	r3, [r7, #30]
}
 800db48:	4618      	mov	r0, r3
 800db4a:	3720      	adds	r7, #32
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}
 800db50:	0801440c 	.word	0x0801440c
 800db54:	08014934 	.word	0x08014934
 800db58:	080143bc 	.word	0x080143bc
 800db5c:	08014424 	.word	0x08014424
 800db60:	08014438 	.word	0x08014438
 800db64:	08014448 	.word	0x08014448
 800db68:	08014470 	.word	0x08014470

0800db6c <MQTT_CalculateStateAck>:
/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStateAck( MQTTPubAckType_t packetType,
                                           MQTTStateOperation_t opType,
                                           MQTTQoS_t qos )
{
 800db6c:	b480      	push	{r7}
 800db6e:	b085      	sub	sp, #20
 800db70:	af00      	add	r7, sp, #0
 800db72:	4603      	mov	r3, r0
 800db74:	71fb      	strb	r3, [r7, #7]
 800db76:	460b      	mov	r3, r1
 800db78:	71bb      	strb	r3, [r7, #6]
 800db7a:	4613      	mov	r3, r2
 800db7c:	717b      	strb	r3, [r7, #5]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800db7e:	2300      	movs	r3, #0
 800db80:	73fb      	strb	r3, [r7, #15]
    /* There are more QoS2 cases than QoS1, so initialize to that. */
    bool qosValid = qos == MQTTQoS2;
 800db82:	797b      	ldrb	r3, [r7, #5]
 800db84:	2b02      	cmp	r3, #2
 800db86:	bf0c      	ite	eq
 800db88:	2301      	moveq	r3, #1
 800db8a:	2300      	movne	r3, #0
 800db8c:	73bb      	strb	r3, [r7, #14]

    switch( packetType )
 800db8e:	79fb      	ldrb	r3, [r7, #7]
 800db90:	2b03      	cmp	r3, #3
 800db92:	d827      	bhi.n	800dbe4 <MQTT_CalculateStateAck+0x78>
 800db94:	a201      	add	r2, pc, #4	@ (adr r2, 800db9c <MQTT_CalculateStateAck+0x30>)
 800db96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db9a:	bf00      	nop
 800db9c:	0800dbad 	.word	0x0800dbad
 800dba0:	0800dbbf 	.word	0x0800dbbf
 800dba4:	0800dbcf 	.word	0x0800dbcf
 800dba8:	0800dbdf 	.word	0x0800dbdf
    {
        case MQTTPuback:
            qosValid = qos == MQTTQoS1;
 800dbac:	797b      	ldrb	r3, [r7, #5]
 800dbae:	2b01      	cmp	r3, #1
 800dbb0:	bf0c      	ite	eq
 800dbb2:	2301      	moveq	r3, #1
 800dbb4:	2300      	movne	r3, #0
 800dbb6:	73bb      	strb	r3, [r7, #14]
            calculatedState = MQTTPublishDone;
 800dbb8:	230a      	movs	r3, #10
 800dbba:	73fb      	strb	r3, [r7, #15]
            break;
 800dbbc:	e013      	b.n	800dbe6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrec:

            /* Incoming publish: send PUBREC, PUBREL pending.
             * Outgoing publish: receive PUBREC, send PUBREL. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRelPending : MQTTPubRelSend;
 800dbbe:	79bb      	ldrb	r3, [r7, #6]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d101      	bne.n	800dbc8 <MQTT_CalculateStateAck+0x5c>
 800dbc4:	2308      	movs	r3, #8
 800dbc6:	e000      	b.n	800dbca <MQTT_CalculateStateAck+0x5e>
 800dbc8:	2304      	movs	r3, #4
 800dbca:	73fb      	strb	r3, [r7, #15]
            break;
 800dbcc:	e00b      	b.n	800dbe6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubrel:

            /* Incoming publish: receive PUBREL, send PUBCOMP.
             * Outgoing publish: send PUBREL, PUBCOMP pending. */
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubCompPending : MQTTPubCompSend;
 800dbce:	79bb      	ldrb	r3, [r7, #6]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d101      	bne.n	800dbd8 <MQTT_CalculateStateAck+0x6c>
 800dbd4:	2309      	movs	r3, #9
 800dbd6:	e000      	b.n	800dbda <MQTT_CalculateStateAck+0x6e>
 800dbd8:	2305      	movs	r3, #5
 800dbda:	73fb      	strb	r3, [r7, #15]
            break;
 800dbdc:	e003      	b.n	800dbe6 <MQTT_CalculateStateAck+0x7a>

        case MQTTPubcomp:
            calculatedState = MQTTPublishDone;
 800dbde:	230a      	movs	r3, #10
 800dbe0:	73fb      	strb	r3, [r7, #15]
            break;
 800dbe2:	e000      	b.n	800dbe6 <MQTT_CalculateStateAck+0x7a>

        default:
            /* No other ack type. */
            break;
 800dbe4:	bf00      	nop
    }

    /* Sanity check, make sure ack and QoS agree. */
    if( qosValid == false )
 800dbe6:	7bbb      	ldrb	r3, [r7, #14]
 800dbe8:	f083 0301 	eor.w	r3, r3, #1
 800dbec:	b2db      	uxtb	r3, r3
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d001      	beq.n	800dbf6 <MQTT_CalculateStateAck+0x8a>
    {
        calculatedState = MQTTStateNull;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	73fb      	strb	r3, [r7, #15]
    }

    return calculatedState;
 800dbf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	3714      	adds	r7, #20
 800dbfc:	46bd      	mov	sp, r7
 800dbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc02:	4770      	bx	lr

0800dc04 <updateStateAck>:
                                    size_t maxRecordCount,
                                    size_t recordIndex,
                                    uint16_t packetId,
                                    MQTTPublishState_t currentState,
                                    MQTTPublishState_t newState )
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b088      	sub	sp, #32
 800dc08:	af02      	add	r7, sp, #8
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	60b9      	str	r1, [r7, #8]
 800dc0e:	607a      	str	r2, [r7, #4]
 800dc10:	807b      	strh	r3, [r7, #2]
    MQTTStatus_t status = MQTTIllegalState;
 800dc12:	2308      	movs	r3, #8
 800dc14:	75fb      	strb	r3, [r7, #23]
    bool shouldDeleteRecord = false;
 800dc16:	2300      	movs	r3, #0
 800dc18:	75bb      	strb	r3, [r7, #22]
    bool isTransitionValid = false;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	757b      	strb	r3, [r7, #21]

    assert( records != NULL );
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d106      	bne.n	800dc32 <updateStateAck+0x2e>
 800dc24:	4b22      	ldr	r3, [pc, #136]	@ (800dcb0 <updateStateAck+0xac>)
 800dc26:	4a23      	ldr	r2, [pc, #140]	@ (800dcb4 <updateStateAck+0xb0>)
 800dc28:	f240 21c7 	movw	r1, #711	@ 0x2c7
 800dc2c:	4822      	ldr	r0, [pc, #136]	@ (800dcb8 <updateStateAck+0xb4>)
 800dc2e:	f003 fe5b 	bl	80118e8 <__assert_func>

    /* Record to be deleted if the state transition is completed or if a PUBREC
     * is received for an outgoing QoS2 publish. When a PUBREC is received,
     * record is deleted and added back to the end of the records to maintain
     * ordering for PUBRELs. */
    shouldDeleteRecord = ( newState == MQTTPublishDone ) || ( newState == MQTTPubRelSend );
 800dc32:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dc36:	2b0a      	cmp	r3, #10
 800dc38:	d003      	beq.n	800dc42 <updateStateAck+0x3e>
 800dc3a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dc3e:	2b04      	cmp	r3, #4
 800dc40:	d101      	bne.n	800dc46 <updateStateAck+0x42>
 800dc42:	2301      	movs	r3, #1
 800dc44:	e000      	b.n	800dc48 <updateStateAck+0x44>
 800dc46:	2300      	movs	r3, #0
 800dc48:	75bb      	strb	r3, [r7, #22]
 800dc4a:	7dbb      	ldrb	r3, [r7, #22]
 800dc4c:	f003 0301 	and.w	r3, r3, #1
 800dc50:	75bb      	strb	r3, [r7, #22]
    isTransitionValid = validateTransitionAck( currentState, newState );
 800dc52:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dc56:	f897 3020 	ldrb.w	r3, [r7, #32]
 800dc5a:	4611      	mov	r1, r2
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	f7ff fcc3 	bl	800d5e8 <validateTransitionAck>
 800dc62:	4603      	mov	r3, r0
 800dc64:	757b      	strb	r3, [r7, #21]

    if( isTransitionValid == true )
 800dc66:	7d7b      	ldrb	r3, [r7, #21]
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d01c      	beq.n	800dca6 <updateStateAck+0xa2>
    {
        status = MQTTSuccess;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	75fb      	strb	r3, [r7, #23]

        /* Update record for acks. When sending or receiving acks for packets that
         * are resent during a session reestablishment, the new state and
         * current state can be the same. No update of record required in that case. */
        if( currentState != newState )
 800dc70:	f897 2020 	ldrb.w	r2, [r7, #32]
 800dc74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dc78:	429a      	cmp	r2, r3
 800dc7a:	d014      	beq.n	800dca6 <updateStateAck+0xa2>
        {
            updateRecord( records,
 800dc7c:	7dbb      	ldrb	r3, [r7, #22]
 800dc7e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800dc82:	6879      	ldr	r1, [r7, #4]
 800dc84:	68f8      	ldr	r0, [r7, #12]
 800dc86:	f7ff fe8d 	bl	800d9a4 <updateRecord>

            /* For QoS2 messages, in order to preserve the message ordering, when
             * a PUBREC is received for an outgoing publish, the record should be
             * moved to the last. This move will help preserve the order in which
             * a PUBREL needs to be resent in case of a session reestablishment. */
            if( newState == MQTTPubRelSend )
 800dc8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800dc8e:	2b04      	cmp	r3, #4
 800dc90:	d109      	bne.n	800dca6 <updateStateAck+0xa2>
            {
                status = addRecord( records,
 800dc92:	887a      	ldrh	r2, [r7, #2]
 800dc94:	2304      	movs	r3, #4
 800dc96:	9300      	str	r3, [sp, #0]
 800dc98:	2302      	movs	r3, #2
 800dc9a:	68b9      	ldr	r1, [r7, #8]
 800dc9c:	68f8      	ldr	r0, [r7, #12]
 800dc9e:	f7ff fdfd 	bl	800d89c <addRecord>
 800dca2:	4603      	mov	r3, r0
 800dca4:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800dca6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3718      	adds	r7, #24
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}
 800dcb0:	080143ec 	.word	0x080143ec
 800dcb4:	08014940 	.word	0x08014940
 800dcb8:	080143bc 	.word	0x080143bc

0800dcbc <updateStatePublish>:
                                        uint16_t packetId,
                                        MQTTStateOperation_t opType,
                                        MQTTQoS_t qos,
                                        MQTTPublishState_t currentState,
                                        MQTTPublishState_t newState )
{
 800dcbc:	b590      	push	{r4, r7, lr}
 800dcbe:	b089      	sub	sp, #36	@ 0x24
 800dcc0:	af02      	add	r7, sp, #8
 800dcc2:	60f8      	str	r0, [r7, #12]
 800dcc4:	60b9      	str	r1, [r7, #8]
 800dcc6:	4611      	mov	r1, r2
 800dcc8:	461a      	mov	r2, r3
 800dcca:	460b      	mov	r3, r1
 800dccc:	80fb      	strh	r3, [r7, #6]
 800dcce:	4613      	mov	r3, r2
 800dcd0:	717b      	strb	r3, [r7, #5]
    MQTTStatus_t status = MQTTSuccess;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	75fb      	strb	r3, [r7, #23]
    bool isTransitionValid = false;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	75bb      	strb	r3, [r7, #22]

    assert( pMqttContext != NULL );
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d106      	bne.n	800dcee <updateStatePublish+0x32>
 800dce0:	4b29      	ldr	r3, [pc, #164]	@ (800dd88 <updateStatePublish+0xcc>)
 800dce2:	4a2a      	ldr	r2, [pc, #168]	@ (800dd8c <updateStatePublish+0xd0>)
 800dce4:	f44f 7141 	mov.w	r1, #772	@ 0x304
 800dce8:	4829      	ldr	r0, [pc, #164]	@ (800dd90 <updateStatePublish+0xd4>)
 800dcea:	f003 fdfd 	bl	80118e8 <__assert_func>
    assert( packetId != MQTT_PACKET_ID_INVALID );
 800dcee:	88fb      	ldrh	r3, [r7, #6]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d106      	bne.n	800dd02 <updateStatePublish+0x46>
 800dcf4:	4b27      	ldr	r3, [pc, #156]	@ (800dd94 <updateStatePublish+0xd8>)
 800dcf6:	4a25      	ldr	r2, [pc, #148]	@ (800dd8c <updateStatePublish+0xd0>)
 800dcf8:	f240 3105 	movw	r1, #773	@ 0x305
 800dcfc:	4824      	ldr	r0, [pc, #144]	@ (800dd90 <updateStatePublish+0xd4>)
 800dcfe:	f003 fdf3 	bl	80118e8 <__assert_func>
    assert( qos != MQTTQoS0 );
 800dd02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d106      	bne.n	800dd18 <updateStatePublish+0x5c>
 800dd0a:	4b23      	ldr	r3, [pc, #140]	@ (800dd98 <updateStatePublish+0xdc>)
 800dd0c:	4a1f      	ldr	r2, [pc, #124]	@ (800dd8c <updateStatePublish+0xd0>)
 800dd0e:	f240 3106 	movw	r1, #774	@ 0x306
 800dd12:	481f      	ldr	r0, [pc, #124]	@ (800dd90 <updateStatePublish+0xd4>)
 800dd14:	f003 fde8 	bl	80118e8 <__assert_func>

    /* This will always succeed for an incoming publish. This is due to the fact
     * that the passed in currentState must be MQTTStateNull, since
     * #MQTT_UpdateStatePublish does not perform a lookup for receives. */
    isTransitionValid = validateTransitionPublish( currentState, newState, opType, qos );
 800dd18:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800dd1c:	797a      	ldrb	r2, [r7, #5]
 800dd1e:	f897 1030 	ldrb.w	r1, [r7, #48]	@ 0x30
 800dd22:	f897 002c 	ldrb.w	r0, [r7, #44]	@ 0x2c
 800dd26:	f7ff fbf9 	bl	800d51c <validateTransitionPublish>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	75bb      	strb	r3, [r7, #22]

    if( isTransitionValid == true )
 800dd2e:	7dbb      	ldrb	r3, [r7, #22]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d021      	beq.n	800dd78 <updateStatePublish+0xbc>
    {
        /* addRecord will check for collisions. */
        if( opType == MQTT_RECEIVE )
 800dd34:	797b      	ldrb	r3, [r7, #5]
 800dd36:	2b01      	cmp	r3, #1
 800dd38:	d10f      	bne.n	800dd5a <updateStatePublish+0x9e>
        {
            status = addRecord( pMqttContext->incomingPublishRecords,
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	6858      	ldr	r0, [r3, #4]
                                pMqttContext->incomingPublishRecordMaxCount,
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	68d9      	ldr	r1, [r3, #12]
            status = addRecord( pMqttContext->incomingPublishRecords,
 800dd42:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800dd46:	88fa      	ldrh	r2, [r7, #6]
 800dd48:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800dd4c:	9300      	str	r3, [sp, #0]
 800dd4e:	4623      	mov	r3, r4
 800dd50:	f7ff fda4 	bl	800d89c <addRecord>
 800dd54:	4603      	mov	r3, r0
 800dd56:	75fb      	strb	r3, [r7, #23]
 800dd58:	e010      	b.n	800dd7c <updateStatePublish+0xc0>
        /* Send operation. */
        else
        {
            /* Skip updating record when publish is resend and no state
             * update is required. */
            if( currentState != newState )
 800dd5a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800dd5e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800dd62:	429a      	cmp	r2, r3
 800dd64:	d00a      	beq.n	800dd7c <updateStatePublish+0xc0>
            {
                updateRecord( pMqttContext->outgoingPublishRecords,
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	6818      	ldr	r0, [r3, #0]
 800dd6a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800dd6e:	2300      	movs	r3, #0
 800dd70:	68b9      	ldr	r1, [r7, #8]
 800dd72:	f7ff fe17 	bl	800d9a4 <updateRecord>
 800dd76:	e001      	b.n	800dd7c <updateStatePublish+0xc0>
            }
        }
    }
    else
    {
        status = MQTTIllegalState;
 800dd78:	2308      	movs	r3, #8
 800dd7a:	75fb      	strb	r3, [r7, #23]
        LogError( ( "Invalid transition from state %s to state %s.",
                    MQTT_State_strerror( currentState ),
                    MQTT_State_strerror( newState ) ) );
    }

    return status;
 800dd7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd7e:	4618      	mov	r0, r3
 800dd80:	371c      	adds	r7, #28
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd90      	pop	{r4, r7, pc}
 800dd86:	bf00      	nop
 800dd88:	0801440c 	.word	0x0801440c
 800dd8c:	08014950 	.word	0x08014950
 800dd90:	080143bc 	.word	0x080143bc
 800dd94:	08014398 	.word	0x08014398
 800dd98:	080143fc 	.word	0x080143fc

0800dd9c <MQTT_ReserveState>:
/*-----------------------------------------------------------*/

MQTTStatus_t MQTT_ReserveState( const MQTTContext_t * pMqttContext,
                                uint16_t packetId,
                                MQTTQoS_t qos )
{
 800dd9c:	b590      	push	{r4, r7, lr}
 800dd9e:	b087      	sub	sp, #28
 800dda0:	af02      	add	r7, sp, #8
 800dda2:	6078      	str	r0, [r7, #4]
 800dda4:	460b      	mov	r3, r1
 800dda6:	807b      	strh	r3, [r7, #2]
 800dda8:	4613      	mov	r3, r2
 800ddaa:	707b      	strb	r3, [r7, #1]
    MQTTStatus_t status = MQTTSuccess;
 800ddac:	2300      	movs	r3, #0
 800ddae:	73fb      	strb	r3, [r7, #15]

    if( qos == MQTTQoS0 )
 800ddb0:	787b      	ldrb	r3, [r7, #1]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d102      	bne.n	800ddbc <MQTT_ReserveState+0x20>
    {
        status = MQTTSuccess;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	73fb      	strb	r3, [r7, #15]
 800ddba:	e014      	b.n	800dde6 <MQTT_ReserveState+0x4a>
    }
    else if( ( packetId == MQTT_PACKET_ID_INVALID ) || ( pMqttContext == NULL ) )
 800ddbc:	887b      	ldrh	r3, [r7, #2]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d002      	beq.n	800ddc8 <MQTT_ReserveState+0x2c>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d102      	bne.n	800ddce <MQTT_ReserveState+0x32>
    {
        status = MQTTBadParameter;
 800ddc8:	2301      	movs	r3, #1
 800ddca:	73fb      	strb	r3, [r7, #15]
 800ddcc:	e00b      	b.n	800dde6 <MQTT_ReserveState+0x4a>
    }
    else
    {
        /* Collisions are detected when adding the record. */
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6818      	ldr	r0, [r3, #0]
                            pMqttContext->outgoingPublishRecordMaxCount,
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6899      	ldr	r1, [r3, #8]
        status = addRecord( pMqttContext->outgoingPublishRecords,
 800ddd6:	787b      	ldrb	r3, [r7, #1]
 800ddd8:	887a      	ldrh	r2, [r7, #2]
 800ddda:	2401      	movs	r4, #1
 800dddc:	9400      	str	r4, [sp, #0]
 800ddde:	f7ff fd5d 	bl	800d89c <addRecord>
 800dde2:	4603      	mov	r3, r0
 800dde4:	73fb      	strb	r3, [r7, #15]
                            packetId,
                            qos,
                            MQTTPublishSend );
    }

    return status;
 800dde6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	3714      	adds	r7, #20
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd90      	pop	{r4, r7, pc}

0800ddf0 <MQTT_CalculateStatePublish>:

/*-----------------------------------------------------------*/

MQTTPublishState_t MQTT_CalculateStatePublish( MQTTStateOperation_t opType,
                                               MQTTQoS_t qos )
{
 800ddf0:	b480      	push	{r7}
 800ddf2:	b085      	sub	sp, #20
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	4603      	mov	r3, r0
 800ddf8:	460a      	mov	r2, r1
 800ddfa:	71fb      	strb	r3, [r7, #7]
 800ddfc:	4613      	mov	r3, r2
 800ddfe:	71bb      	strb	r3, [r7, #6]
    MQTTPublishState_t calculatedState = MQTTStateNull;
 800de00:	2300      	movs	r3, #0
 800de02:	73fb      	strb	r3, [r7, #15]

    switch( qos )
 800de04:	79bb      	ldrb	r3, [r7, #6]
 800de06:	2b02      	cmp	r3, #2
 800de08:	d011      	beq.n	800de2e <MQTT_CalculateStatePublish+0x3e>
 800de0a:	2b02      	cmp	r3, #2
 800de0c:	dc17      	bgt.n	800de3e <MQTT_CalculateStatePublish+0x4e>
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d002      	beq.n	800de18 <MQTT_CalculateStatePublish+0x28>
 800de12:	2b01      	cmp	r3, #1
 800de14:	d003      	beq.n	800de1e <MQTT_CalculateStatePublish+0x2e>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
            break;

        default:
            /* No other QoS values. */
            break;
 800de16:	e012      	b.n	800de3e <MQTT_CalculateStatePublish+0x4e>
            calculatedState = MQTTPublishDone;
 800de18:	230a      	movs	r3, #10
 800de1a:	73fb      	strb	r3, [r7, #15]
            break;
 800de1c:	e010      	b.n	800de40 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubAckPending : MQTTPubAckSend;
 800de1e:	79fb      	ldrb	r3, [r7, #7]
 800de20:	2b00      	cmp	r3, #0
 800de22:	d101      	bne.n	800de28 <MQTT_CalculateStatePublish+0x38>
 800de24:	2306      	movs	r3, #6
 800de26:	e000      	b.n	800de2a <MQTT_CalculateStatePublish+0x3a>
 800de28:	2302      	movs	r3, #2
 800de2a:	73fb      	strb	r3, [r7, #15]
            break;
 800de2c:	e008      	b.n	800de40 <MQTT_CalculateStatePublish+0x50>
            calculatedState = ( opType == MQTT_SEND ) ? MQTTPubRecPending : MQTTPubRecSend;
 800de2e:	79fb      	ldrb	r3, [r7, #7]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d101      	bne.n	800de38 <MQTT_CalculateStatePublish+0x48>
 800de34:	2307      	movs	r3, #7
 800de36:	e000      	b.n	800de3a <MQTT_CalculateStatePublish+0x4a>
 800de38:	2303      	movs	r3, #3
 800de3a:	73fb      	strb	r3, [r7, #15]
            break;
 800de3c:	e000      	b.n	800de40 <MQTT_CalculateStatePublish+0x50>
            break;
 800de3e:	bf00      	nop
    }

    return calculatedState;
 800de40:	7bfb      	ldrb	r3, [r7, #15]
}
 800de42:	4618      	mov	r0, r3
 800de44:	3714      	adds	r7, #20
 800de46:	46bd      	mov	sp, r7
 800de48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de4c:	4770      	bx	lr

0800de4e <MQTT_UpdateStatePublish>:
MQTTStatus_t MQTT_UpdateStatePublish( const MQTTContext_t * pMqttContext,
                                      uint16_t packetId,
                                      MQTTStateOperation_t opType,
                                      MQTTQoS_t qos,
                                      MQTTPublishState_t * pNewState )
{
 800de4e:	b590      	push	{r4, r7, lr}
 800de50:	b08b      	sub	sp, #44	@ 0x2c
 800de52:	af04      	add	r7, sp, #16
 800de54:	6078      	str	r0, [r7, #4]
 800de56:	4608      	mov	r0, r1
 800de58:	4611      	mov	r1, r2
 800de5a:	461a      	mov	r2, r3
 800de5c:	4603      	mov	r3, r0
 800de5e:	807b      	strh	r3, [r7, #2]
 800de60:	460b      	mov	r3, r1
 800de62:	707b      	strb	r3, [r7, #1]
 800de64:	4613      	mov	r3, r2
 800de66:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800de68:	2300      	movs	r3, #0
 800de6a:	73fb      	strb	r3, [r7, #15]
    MQTTPublishState_t currentState = MQTTStateNull;
 800de6c:	2300      	movs	r3, #0
 800de6e:	73bb      	strb	r3, [r7, #14]
    MQTTStatus_t mqttStatus = MQTTSuccess;
 800de70:	2300      	movs	r3, #0
 800de72:	75fb      	strb	r3, [r7, #23]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800de74:	2300      	movs	r3, #0
 800de76:	43db      	mvns	r3, r3
 800de78:	613b      	str	r3, [r7, #16]
    MQTTQoS_t foundQoS = MQTTQoS0;
 800de7a:	2300      	movs	r3, #0
 800de7c:	737b      	strb	r3, [r7, #13]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d002      	beq.n	800de8a <MQTT_UpdateStatePublish+0x3c>
 800de84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de86:	2b00      	cmp	r3, #0
 800de88:	d102      	bne.n	800de90 <MQTT_UpdateStatePublish+0x42>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );

        mqttStatus = MQTTBadParameter;
 800de8a:	2301      	movs	r3, #1
 800de8c:	75fb      	strb	r3, [r7, #23]
 800de8e:	e028      	b.n	800dee2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( qos == MQTTQoS0 )
 800de90:	783b      	ldrb	r3, [r7, #0]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d103      	bne.n	800de9e <MQTT_UpdateStatePublish+0x50>
    {
        /* QoS 0 publish. Do nothing. */
        *pNewState = MQTTPublishDone;
 800de96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de98:	220a      	movs	r2, #10
 800de9a:	701a      	strb	r2, [r3, #0]
 800de9c:	e021      	b.n	800dee2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800de9e:	887b      	ldrh	r3, [r7, #2]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d102      	bne.n	800deaa <MQTT_UpdateStatePublish+0x5c>
    {
        /* Publishes > QoS 0 need a valid packet ID. */
        mqttStatus = MQTTBadParameter;
 800dea4:	2301      	movs	r3, #1
 800dea6:	75fb      	strb	r3, [r7, #23]
 800dea8:	e01b      	b.n	800dee2 <MQTT_UpdateStatePublish+0x94>
    }
    else if( opType == MQTT_SEND )
 800deaa:	787b      	ldrb	r3, [r7, #1]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d118      	bne.n	800dee2 <MQTT_UpdateStatePublish+0x94>
    {
        /* Search record for entry so we can check QoS. */
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6818      	ldr	r0, [r3, #0]
                                    pMqttContext->outgoingPublishRecordMaxCount,
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	6899      	ldr	r1, [r3, #8]
        recordIndex = findInRecord( pMqttContext->outgoingPublishRecords,
 800deb8:	f107 040d 	add.w	r4, r7, #13
 800debc:	887a      	ldrh	r2, [r7, #2]
 800debe:	f107 030e 	add.w	r3, r7, #14
 800dec2:	9300      	str	r3, [sp, #0]
 800dec4:	4623      	mov	r3, r4
 800dec6:	f7ff fc31 	bl	800d72c <findInRecord>
 800deca:	6138      	str	r0, [r7, #16]
                                    packetId,
                                    &foundQoS,
                                    &currentState );

        if( ( recordIndex == MQTT_INVALID_STATE_COUNT ) || ( foundQoS != qos ) )
 800decc:	2300      	movs	r3, #0
 800dece:	43db      	mvns	r3, r3
 800ded0:	693a      	ldr	r2, [r7, #16]
 800ded2:	429a      	cmp	r2, r3
 800ded4:	d003      	beq.n	800dede <MQTT_UpdateStatePublish+0x90>
 800ded6:	7b7b      	ldrb	r3, [r7, #13]
 800ded8:	783a      	ldrb	r2, [r7, #0]
 800deda:	429a      	cmp	r2, r3
 800dedc:	d001      	beq.n	800dee2 <MQTT_UpdateStatePublish+0x94>
        {
            /* Entry should match with supplied QoS. */
            mqttStatus = MQTTBadParameter;
 800dede:	2301      	movs	r3, #1
 800dee0:	75fb      	strb	r3, [r7, #23]
    else
    {
        /* QoS 1 or 2 receive. Nothing to be done. */
    }

    if( ( qos != MQTTQoS0 ) && ( mqttStatus == MQTTSuccess ) )
 800dee2:	783b      	ldrb	r3, [r7, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d020      	beq.n	800df2a <MQTT_UpdateStatePublish+0xdc>
 800dee8:	7dfb      	ldrb	r3, [r7, #23]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d11d      	bne.n	800df2a <MQTT_UpdateStatePublish+0xdc>
    {
        newState = MQTT_CalculateStatePublish( opType, qos );
 800deee:	783a      	ldrb	r2, [r7, #0]
 800def0:	787b      	ldrb	r3, [r7, #1]
 800def2:	4611      	mov	r1, r2
 800def4:	4618      	mov	r0, r3
 800def6:	f7ff ff7b 	bl	800ddf0 <MQTT_CalculateStatePublish>
 800defa:	4603      	mov	r3, r0
 800defc:	73fb      	strb	r3, [r7, #15]
        /* Validate state transition and update state records. */
        mqttStatus = updateStatePublish( pMqttContext,
 800defe:	7bbb      	ldrb	r3, [r7, #14]
 800df00:	7878      	ldrb	r0, [r7, #1]
 800df02:	8879      	ldrh	r1, [r7, #2]
 800df04:	7bfa      	ldrb	r2, [r7, #15]
 800df06:	9202      	str	r2, [sp, #8]
 800df08:	9301      	str	r3, [sp, #4]
 800df0a:	783b      	ldrb	r3, [r7, #0]
 800df0c:	9300      	str	r3, [sp, #0]
 800df0e:	4603      	mov	r3, r0
 800df10:	460a      	mov	r2, r1
 800df12:	6939      	ldr	r1, [r7, #16]
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f7ff fed1 	bl	800dcbc <updateStatePublish>
 800df1a:	4603      	mov	r3, r0
 800df1c:	75fb      	strb	r3, [r7, #23]
                                         qos,
                                         currentState,
                                         newState );

        /* Update output parameter on success. */
        if( mqttStatus == MQTTSuccess )
 800df1e:	7dfb      	ldrb	r3, [r7, #23]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d102      	bne.n	800df2a <MQTT_UpdateStatePublish+0xdc>
        {
            *pNewState = newState;
 800df24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df26:	7bfa      	ldrb	r2, [r7, #15]
 800df28:	701a      	strb	r2, [r3, #0]
        }
    }

    return mqttStatus;
 800df2a:	7dfb      	ldrb	r3, [r7, #23]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	371c      	adds	r7, #28
 800df30:	46bd      	mov	sp, r7
 800df32:	bd90      	pop	{r4, r7, pc}

0800df34 <MQTT_UpdateStateAck>:
MQTTStatus_t MQTT_UpdateStateAck( const MQTTContext_t * pMqttContext,
                                  uint16_t packetId,
                                  MQTTPubAckType_t packetType,
                                  MQTTStateOperation_t opType,
                                  MQTTPublishState_t * pNewState )
{
 800df34:	b580      	push	{r7, lr}
 800df36:	b08a      	sub	sp, #40	@ 0x28
 800df38:	af02      	add	r7, sp, #8
 800df3a:	6078      	str	r0, [r7, #4]
 800df3c:	4608      	mov	r0, r1
 800df3e:	4611      	mov	r1, r2
 800df40:	461a      	mov	r2, r3
 800df42:	4603      	mov	r3, r0
 800df44:	807b      	strh	r3, [r7, #2]
 800df46:	460b      	mov	r3, r1
 800df48:	707b      	strb	r3, [r7, #1]
 800df4a:	4613      	mov	r3, r2
 800df4c:	703b      	strb	r3, [r7, #0]
    MQTTPublishState_t newState = MQTTStateNull;
 800df4e:	2300      	movs	r3, #0
 800df50:	74bb      	strb	r3, [r7, #18]
    MQTTPublishState_t currentState = MQTTStateNull;
 800df52:	2300      	movs	r3, #0
 800df54:	743b      	strb	r3, [r7, #16]
    bool isOutgoingPublish = isPublishOutgoing( packetType, opType );
 800df56:	783a      	ldrb	r2, [r7, #0]
 800df58:	787b      	ldrb	r3, [r7, #1]
 800df5a:	4611      	mov	r1, r2
 800df5c:	4618      	mov	r0, r3
 800df5e:	f7ff fbb7 	bl	800d6d0 <isPublishOutgoing>
 800df62:	4603      	mov	r3, r0
 800df64:	747b      	strb	r3, [r7, #17]
    MQTTQoS_t qos = MQTTQoS0;
 800df66:	2300      	movs	r3, #0
 800df68:	73fb      	strb	r3, [r7, #15]
    size_t maxRecordCount = MQTT_INVALID_STATE_COUNT;
 800df6a:	2300      	movs	r3, #0
 800df6c:	43db      	mvns	r3, r3
 800df6e:	61fb      	str	r3, [r7, #28]
    size_t recordIndex = MQTT_INVALID_STATE_COUNT;
 800df70:	2300      	movs	r3, #0
 800df72:	43db      	mvns	r3, r3
 800df74:	61bb      	str	r3, [r7, #24]

    MQTTPubAckInfo_t * records = NULL;
 800df76:	2300      	movs	r3, #0
 800df78:	617b      	str	r3, [r7, #20]
    MQTTStatus_t status = MQTTBadResponse;
 800df7a:	2305      	movs	r3, #5
 800df7c:	74fb      	strb	r3, [r7, #19]

    if( ( pMqttContext == NULL ) || ( pNewState == NULL ) )
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d002      	beq.n	800df8a <MQTT_UpdateStateAck+0x56>
 800df84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df86:	2b00      	cmp	r3, #0
 800df88:	d102      	bne.n	800df90 <MQTT_UpdateStateAck+0x5c>
    {
        LogError( ( "Argument cannot be NULL: pMqttContext=%p, pNewState=%p.",
                    ( void * ) pMqttContext,
                    ( void * ) pNewState ) );
        status = MQTTBadParameter;
 800df8a:	2301      	movs	r3, #1
 800df8c:	74fb      	strb	r3, [r7, #19]
 800df8e:	e027      	b.n	800dfe0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetId == MQTT_PACKET_ID_INVALID )
 800df90:	887b      	ldrh	r3, [r7, #2]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d102      	bne.n	800df9c <MQTT_UpdateStateAck+0x68>
    {
        LogError( ( "Packet ID must be nonzero." ) );
        status = MQTTBadParameter;
 800df96:	2301      	movs	r3, #1
 800df98:	74fb      	strb	r3, [r7, #19]
 800df9a:	e021      	b.n	800dfe0 <MQTT_UpdateStateAck+0xac>
    }
    else if( packetType > MQTTPubcomp )
 800df9c:	787b      	ldrb	r3, [r7, #1]
 800df9e:	2b03      	cmp	r3, #3
 800dfa0:	d902      	bls.n	800dfa8 <MQTT_UpdateStateAck+0x74>
    {
        LogError( ( "Invalid packet type %u.", ( unsigned int ) packetType ) );
        status = MQTTBadParameter;
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	74fb      	strb	r3, [r7, #19]
 800dfa6:	e01b      	b.n	800dfe0 <MQTT_UpdateStateAck+0xac>
    }
    else
    {
        if( isOutgoingPublish == true )
 800dfa8:	7c7b      	ldrb	r3, [r7, #17]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d006      	beq.n	800dfbc <MQTT_UpdateStateAck+0x88>
        {
            records = pMqttContext->outgoingPublishRecords;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->outgoingPublishRecordMaxCount;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	689b      	ldr	r3, [r3, #8]
 800dfb8:	61fb      	str	r3, [r7, #28]
 800dfba:	e005      	b.n	800dfc8 <MQTT_UpdateStateAck+0x94>
        }
        else
        {
            records = pMqttContext->incomingPublishRecords;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	685b      	ldr	r3, [r3, #4]
 800dfc0:	617b      	str	r3, [r7, #20]
            maxRecordCount = pMqttContext->incomingPublishRecordMaxCount;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	68db      	ldr	r3, [r3, #12]
 800dfc6:	61fb      	str	r3, [r7, #28]
        }

        recordIndex = findInRecord( records,
 800dfc8:	f107 010f 	add.w	r1, r7, #15
 800dfcc:	887a      	ldrh	r2, [r7, #2]
 800dfce:	f107 0310 	add.w	r3, r7, #16
 800dfd2:	9300      	str	r3, [sp, #0]
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	69f9      	ldr	r1, [r7, #28]
 800dfd8:	6978      	ldr	r0, [r7, #20]
 800dfda:	f7ff fba7 	bl	800d72c <findInRecord>
 800dfde:	61b8      	str	r0, [r7, #24]
                                    packetId,
                                    &qos,
                                    &currentState );
    }

    if( recordIndex != MQTT_INVALID_STATE_COUNT )
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	43db      	mvns	r3, r3
 800dfe4:	69ba      	ldr	r2, [r7, #24]
 800dfe6:	429a      	cmp	r2, r3
 800dfe8:	d01a      	beq.n	800e020 <MQTT_UpdateStateAck+0xec>
    {
        newState = MQTT_CalculateStateAck( packetType, opType, qos );
 800dfea:	7bfa      	ldrb	r2, [r7, #15]
 800dfec:	7839      	ldrb	r1, [r7, #0]
 800dfee:	787b      	ldrb	r3, [r7, #1]
 800dff0:	4618      	mov	r0, r3
 800dff2:	f7ff fdbb 	bl	800db6c <MQTT_CalculateStateAck>
 800dff6:	4603      	mov	r3, r0
 800dff8:	74bb      	strb	r3, [r7, #18]

        /* Validate state transition and update state record. */
        status = updateStateAck( records,
 800dffa:	7c3b      	ldrb	r3, [r7, #16]
 800dffc:	8879      	ldrh	r1, [r7, #2]
 800dffe:	7cba      	ldrb	r2, [r7, #18]
 800e000:	9201      	str	r2, [sp, #4]
 800e002:	9300      	str	r3, [sp, #0]
 800e004:	460b      	mov	r3, r1
 800e006:	69ba      	ldr	r2, [r7, #24]
 800e008:	69f9      	ldr	r1, [r7, #28]
 800e00a:	6978      	ldr	r0, [r7, #20]
 800e00c:	f7ff fdfa 	bl	800dc04 <updateStateAck>
 800e010:	4603      	mov	r3, r0
 800e012:	74fb      	strb	r3, [r7, #19]
                                 packetId,
                                 currentState,
                                 newState );

        /* Update the output parameter. */
        if( status == MQTTSuccess )
 800e014:	7cfb      	ldrb	r3, [r7, #19]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d102      	bne.n	800e020 <MQTT_UpdateStateAck+0xec>
        {
            *pNewState = newState;
 800e01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e01c:	7cba      	ldrb	r2, [r7, #18]
 800e01e:	701a      	strb	r2, [r3, #0]
    {
        LogError( ( "No matching record found for publish: PacketId=%u.",
                    ( unsigned int ) packetId ) );
    }

    return status;
 800e020:	7cfb      	ldrb	r3, [r7, #19]
}
 800e022:	4618      	mov	r0, r3
 800e024:	3720      	adds	r7, #32
 800e026:	46bd      	mov	sp, r7
 800e028:	bd80      	pop	{r7, pc}

0800e02a <MQTT_PubrelToResend>:
/*-----------------------------------------------------------*/

uint16_t MQTT_PubrelToResend( const MQTTContext_t * pMqttContext,
                              MQTTStateCursor_t * pCursor,
                              MQTTPublishState_t * pState )
{
 800e02a:	b580      	push	{r7, lr}
 800e02c:	b086      	sub	sp, #24
 800e02e:	af00      	add	r7, sp, #0
 800e030:	60f8      	str	r0, [r7, #12]
 800e032:	60b9      	str	r1, [r7, #8]
 800e034:	607a      	str	r2, [r7, #4]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e036:	2300      	movs	r3, #0
 800e038:	82fb      	strh	r3, [r7, #22]
    uint16_t searchStates = 0U;
 800e03a:	2300      	movs	r3, #0
 800e03c:	82bb      	strh	r3, [r7, #20]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) || ( pState == NULL ) )
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d01b      	beq.n	800e07c <MQTT_PubrelToResend+0x52>
 800e044:	68bb      	ldr	r3, [r7, #8]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d018      	beq.n	800e07c <MQTT_PubrelToResend+0x52>
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d015      	beq.n	800e07c <MQTT_PubrelToResend+0x52>
    }
    else
    {
        /* PUBREL for packets in state #MQTTPubCompPending and #MQTTPubRelSend
         * would need to be resent when a session is reestablished.*/
        UINT16_SET_BIT( searchStates, MQTTPubCompPending );
 800e050:	8abb      	ldrh	r3, [r7, #20]
 800e052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e056:	82bb      	strh	r3, [r7, #20]
        UINT16_SET_BIT( searchStates, MQTTPubRelSend );
 800e058:	8abb      	ldrh	r3, [r7, #20]
 800e05a:	f043 0310 	orr.w	r3, r3, #16
 800e05e:	82bb      	strh	r3, [r7, #20]
        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e060:	8abb      	ldrh	r3, [r7, #20]
 800e062:	68ba      	ldr	r2, [r7, #8]
 800e064:	4619      	mov	r1, r3
 800e066:	68f8      	ldr	r0, [r7, #12]
 800e068:	f7ff fcd8 	bl	800da1c <stateSelect>
 800e06c:	4603      	mov	r3, r0
 800e06e:	82fb      	strh	r3, [r7, #22]

        /* The state needs to be in #MQTTPubRelSend for sending PUBREL. */
        if( packetId != MQTT_PACKET_ID_INVALID )
 800e070:	8afb      	ldrh	r3, [r7, #22]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d002      	beq.n	800e07c <MQTT_PubrelToResend+0x52>
        {
            *pState = MQTTPubRelSend;
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	2204      	movs	r2, #4
 800e07a:	701a      	strb	r2, [r3, #0]
        }
    }

    return packetId;
 800e07c:	8afb      	ldrh	r3, [r7, #22]
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3718      	adds	r7, #24
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}

0800e086 <MQTT_PublishToResend>:

/*-----------------------------------------------------------*/

uint16_t MQTT_PublishToResend( const MQTTContext_t * pMqttContext,
                               MQTTStateCursor_t * pCursor )
{
 800e086:	b580      	push	{r7, lr}
 800e088:	b084      	sub	sp, #16
 800e08a:	af00      	add	r7, sp, #0
 800e08c:	6078      	str	r0, [r7, #4]
 800e08e:	6039      	str	r1, [r7, #0]
    uint16_t packetId = MQTT_PACKET_ID_INVALID;
 800e090:	2300      	movs	r3, #0
 800e092:	81fb      	strh	r3, [r7, #14]
    uint16_t searchStates = 0U;
 800e094:	2300      	movs	r3, #0
 800e096:	81bb      	strh	r3, [r7, #12]

    /* Validate arguments. */
    if( ( pMqttContext == NULL ) || ( pCursor == NULL ) )
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d016      	beq.n	800e0cc <MQTT_PublishToResend+0x46>
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d013      	beq.n	800e0cc <MQTT_PublishToResend+0x46>
    else
    {
        /* Packets in state #MQTTPublishSend, #MQTTPubAckPending and
         * #MQTTPubRecPending would need to be resent when a session is
         * reestablished. */
        UINT16_SET_BIT( searchStates, MQTTPublishSend );
 800e0a4:	89bb      	ldrh	r3, [r7, #12]
 800e0a6:	f043 0302 	orr.w	r3, r3, #2
 800e0aa:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubAckPending );
 800e0ac:	89bb      	ldrh	r3, [r7, #12]
 800e0ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e0b2:	81bb      	strh	r3, [r7, #12]
        UINT16_SET_BIT( searchStates, MQTTPubRecPending );
 800e0b4:	89bb      	ldrh	r3, [r7, #12]
 800e0b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0ba:	81bb      	strh	r3, [r7, #12]

        packetId = stateSelect( pMqttContext, searchStates, pCursor );
 800e0bc:	89bb      	ldrh	r3, [r7, #12]
 800e0be:	683a      	ldr	r2, [r7, #0]
 800e0c0:	4619      	mov	r1, r3
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f7ff fcaa 	bl	800da1c <stateSelect>
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	81fb      	strh	r3, [r7, #14]
    }

    return packetId;
 800e0cc:	89fb      	ldrh	r3, [r7, #14]
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	3710      	adds	r7, #16
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bd80      	pop	{r7, pc}
	...

0800e0d8 <transport_recv>:
#define min(a,b) ((a) < (b) ? (a) : (b))

int32_t transport_recv( NetworkContext_t * pNetworkContext,
                        void * pBuffer,
                        size_t bytesToRecv )
{
 800e0d8:	b580      	push	{r7, lr}
 800e0da:	f5ad 6d87 	sub.w	sp, sp, #1080	@ 0x438
 800e0de:	af02      	add	r7, sp, #8
 800e0e0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0e4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e0e8:	6018      	str	r0, [r3, #0]
 800e0ea:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0ee:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800e0f2:	6019      	str	r1, [r3, #0]
 800e0f4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e0f8:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e0fc:	601a      	str	r2, [r3, #0]
    int32_t socketStatus = 1;
 800e0fe:	2301      	movs	r3, #1
 800e100:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
    uint16_t recvlen;
	uint8_t recvdata[1024];

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e104:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e108:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	781a      	ldrb	r2, [r3, #0]
 800e110:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e114:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e118:	705a      	strb	r2, [r3, #1]
	conn.RemotePort = pNetworkContext->remote_port;
 800e11a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e11e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	88da      	ldrh	r2, [r3, #6]
 800e126:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e12a:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e12e:	805a      	strh	r2, [r3, #2]
	conn.LocalPort = 0;
 800e130:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e134:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e138:	2200      	movs	r2, #0
 800e13a:	809a      	strh	r2, [r3, #4]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e13c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e140:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e144:	2200      	movs	r2, #0
 800e146:	701a      	strb	r2, [r3, #0]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e148:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e14c:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	789a      	ldrb	r2, [r3, #2]
 800e154:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e158:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e15c:	719a      	strb	r2, [r3, #6]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e15e:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e162:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	78da      	ldrb	r2, [r3, #3]
 800e16a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e16e:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e172:	71da      	strb	r2, [r3, #7]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e174:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e178:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	791a      	ldrb	r2, [r3, #4]
 800e180:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e184:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e188:	721a      	strb	r2, [r3, #8]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e18a:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e18e:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	795a      	ldrb	r2, [r3, #5]
 800e196:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e19a:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800e19e:	725a      	strb	r2, [r3, #9]

    if(!pNetworkContext->socket_open) {
 800e1a0:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1a4:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	785b      	ldrb	r3, [r3, #1]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d115      	bne.n	800e1dc <transport_recv+0x104>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e1b0:	f107 0314 	add.w	r3, r7, #20
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	482a      	ldr	r0, [pc, #168]	@ (800e260 <transport_recv+0x188>)
 800e1b8:	f7f4 fd52 	bl	8002c60 <ES_WIFI_StartClientConnection>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e1c2:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d001      	beq.n	800e1ce <transport_recv+0xf6>
			return 0;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	e042      	b.n	800e254 <transport_recv+0x17c>
		} else {
			pNetworkContext->socket_open=1;
 800e1ce:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1d2:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	2201      	movs	r2, #1
 800e1da:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_ReceiveData(&EsWifiObj,pNetworkContext->socket, pBuffer, bytesToRecv, &recvlen, 1000);
 800e1dc:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1e0:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	7819      	ldrb	r1, [r3, #0]
 800e1e8:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1ec:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	b298      	uxth	r0, r3
 800e1f4:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e1f8:	f5a3 6285 	sub.w	r2, r3, #1064	@ 0x428
 800e1fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e200:	9301      	str	r3, [sp, #4]
 800e202:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800e206:	9300      	str	r3, [sp, #0]
 800e208:	4603      	mov	r3, r0
 800e20a:	6812      	ldr	r2, [r2, #0]
 800e20c:	4814      	ldr	r0, [pc, #80]	@ (800e260 <transport_recv+0x188>)
 800e20e:	f7f4 fecd 	bl	8002fac <ES_WIFI_ReceiveData>
 800e212:	4603      	mov	r3, r0
 800e214:	f887 342b 	strb.w	r3, [r7, #1067]	@ 0x42b
	if(ret!=WIFI_STATUS_OK) {
 800e218:	f897 342b 	ldrb.w	r3, [r7, #1067]	@ 0x42b
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d00a      	beq.n	800e236 <transport_recv+0x15e>
		socketStatus=0;
 800e220:	2300      	movs	r3, #0
 800e222:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
		pNetworkContext->socket_open=0;
 800e226:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e22a:	f2a3 4324 	subw	r3, r3, #1060	@ 0x424
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	2200      	movs	r2, #0
 800e232:	705a      	strb	r2, [r3, #1]
 800e234:	e00c      	b.n	800e250 <transport_recv+0x178>
	} else {
		//log_transport('R',pBuffer,recvlen);
		recvdata[recvlen]=0;
 800e236:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e23a:	461a      	mov	r2, r3
 800e23c:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800e240:	f5a3 6381 	sub.w	r3, r3, #1032	@ 0x408
 800e244:	2100      	movs	r1, #0
 800e246:	5499      	strb	r1, [r3, r2]
		socketStatus=recvlen;
 800e248:	f8b7 3428 	ldrh.w	r3, [r7, #1064]	@ 0x428
 800e24c:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
	}

    return socketStatus;
 800e250:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
}
 800e254:	4618      	mov	r0, r3
 800e256:	f507 6786 	add.w	r7, r7, #1072	@ 0x430
 800e25a:	46bd      	mov	sp, r7
 800e25c:	bd80      	pop	{r7, pc}
 800e25e:	bf00      	nop
 800e260:	20000d2c 	.word	0x20000d2c

0800e264 <transport_send>:

int32_t transport_send( NetworkContext_t * pNetworkContext,
                        const void * pBuffer,
                        size_t bytesToSend )
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b08e      	sub	sp, #56	@ 0x38
 800e268:	af02      	add	r7, sp, #8
 800e26a:	60f8      	str	r0, [r7, #12]
 800e26c:	60b9      	str	r1, [r7, #8]
 800e26e:	607a      	str	r2, [r7, #4]
    int32_t socketStatus=0;
 800e270:	2300      	movs	r3, #0
 800e272:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int16_t datasent;
    uint8_t ret;

    ES_WIFI_Conn_t conn;

	conn.Number = pNetworkContext->socket;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	781b      	ldrb	r3, [r3, #0]
 800e278:	757b      	strb	r3, [r7, #21]
	conn.RemotePort = pNetworkContext->remote_port;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	88db      	ldrh	r3, [r3, #6]
 800e27e:	82fb      	strh	r3, [r7, #22]
	conn.LocalPort = 0;
 800e280:	2300      	movs	r3, #0
 800e282:	833b      	strh	r3, [r7, #24]
	conn.Type = ES_WIFI_TCP_CONNECTION;
 800e284:	2300      	movs	r3, #0
 800e286:	753b      	strb	r3, [r7, #20]
	conn.RemoteIP[0] = pNetworkContext->ipaddr[0];
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	789b      	ldrb	r3, [r3, #2]
 800e28c:	76bb      	strb	r3, [r7, #26]
	conn.RemoteIP[1] = pNetworkContext->ipaddr[1];
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	78db      	ldrb	r3, [r3, #3]
 800e292:	76fb      	strb	r3, [r7, #27]
	conn.RemoteIP[2] = pNetworkContext->ipaddr[2];
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	791b      	ldrb	r3, [r3, #4]
 800e298:	773b      	strb	r3, [r7, #28]
	conn.RemoteIP[3] = pNetworkContext->ipaddr[3];
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	795b      	ldrb	r3, [r3, #5]
 800e29e:	777b      	strb	r3, [r7, #29]

    if(!pNetworkContext->socket_open) {
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	785b      	ldrb	r3, [r3, #1]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d111      	bne.n	800e2cc <transport_send+0x68>
    	ret=ES_WIFI_StartClientConnection(&EsWifiObj, &conn);
 800e2a8:	f107 0314 	add.w	r3, r7, #20
 800e2ac:	4619      	mov	r1, r3
 800e2ae:	481c      	ldr	r0, [pc, #112]	@ (800e320 <transport_send+0xbc>)
 800e2b0:	f7f4 fcd6 	bl	8002c60 <ES_WIFI_StartClientConnection>
 800e2b4:	4603      	mov	r3, r0
 800e2b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

		if(ret!=ES_WIFI_STATUS_OK) {
 800e2ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d001      	beq.n	800e2c6 <transport_send+0x62>
			return 0;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	e027      	b.n	800e316 <transport_send+0xb2>
		} else {
			pNetworkContext->socket_open=1;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	705a      	strb	r2, [r3, #1]
		}
    }

	ret=ES_WIFI_SendData(&EsWifiObj,pNetworkContext->socket,pBuffer,bytesToSend,&datasent,1000);
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	7819      	ldrb	r1, [r3, #0]
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	b29a      	uxth	r2, r3
 800e2d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e2d8:	9301      	str	r3, [sp, #4]
 800e2da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e2de:	9300      	str	r3, [sp, #0]
 800e2e0:	4613      	mov	r3, r2
 800e2e2:	68ba      	ldr	r2, [r7, #8]
 800e2e4:	480e      	ldr	r0, [pc, #56]	@ (800e320 <transport_send+0xbc>)
 800e2e6:	f7f4 fda5 	bl	8002e34 <ES_WIFI_SendData>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	//log_transport('S',pBuffer,bytesToSend);
	if(ret!=ES_WIFI_STATUS_OK) {
 800e2f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d00a      	beq.n	800e30e <transport_send+0xaa>
		pNetworkContext->socket_open=0;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	705a      	strb	r2, [r3, #1]
		printf("Error in sending data: %d\n",ret);
 800e2fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e302:	4619      	mov	r1, r3
 800e304:	4807      	ldr	r0, [pc, #28]	@ (800e324 <transport_send+0xc0>)
 800e306:	f003 fbe1 	bl	8011acc <iprintf>
		return 0;
 800e30a:	2300      	movs	r3, #0
 800e30c:	e003      	b.n	800e316 <transport_send+0xb2>
	} else {
		socketStatus=datasent;
 800e30e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800e312:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

    return socketStatus;
 800e314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e316:	4618      	mov	r0, r3
 800e318:	3730      	adds	r7, #48	@ 0x30
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
 800e31e:	bf00      	nop
 800e320:	20000d2c 	.word	0x20000d2c
 800e324:	08014570 	.word	0x08014570

0800e328 <init_transport_from_socket>:

/* Populating the TransportInterface_t structure with the definitions above. */
void init_transport_from_socket( uint8_t tcpSocket, uint8_t socketOpen,
                                 NetworkContext_t * pNetworkContext,
                                 TransportInterface_t * pTransport )
{
 800e328:	b480      	push	{r7}
 800e32a:	b085      	sub	sp, #20
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	60ba      	str	r2, [r7, #8]
 800e330:	607b      	str	r3, [r7, #4]
 800e332:	4603      	mov	r3, r0
 800e334:	73fb      	strb	r3, [r7, #15]
 800e336:	460b      	mov	r3, r1
 800e338:	73bb      	strb	r3, [r7, #14]
    pNetworkContext->socket = tcpSocket;
 800e33a:	68bb      	ldr	r3, [r7, #8]
 800e33c:	7bfa      	ldrb	r2, [r7, #15]
 800e33e:	701a      	strb	r2, [r3, #0]
    pNetworkContext->socket_open=socketOpen;
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	7bba      	ldrb	r2, [r7, #14]
 800e344:	705a      	strb	r2, [r3, #1]
    pTransport->recv = transport_recv;
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	4a08      	ldr	r2, [pc, #32]	@ (800e36c <init_transport_from_socket+0x44>)
 800e34a:	601a      	str	r2, [r3, #0]
    pTransport->send = transport_send;
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	4a08      	ldr	r2, [pc, #32]	@ (800e370 <init_transport_from_socket+0x48>)
 800e350:	605a      	str	r2, [r3, #4]
    // We don't implement transport vector function
    pTransport->writev=NULL;
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	2200      	movs	r2, #0
 800e356:	609a      	str	r2, [r3, #8]
    pTransport->pNetworkContext = pNetworkContext;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	68ba      	ldr	r2, [r7, #8]
 800e35c:	60da      	str	r2, [r3, #12]
}
 800e35e:	bf00      	nop
 800e360:	3714      	adds	r7, #20
 800e362:	46bd      	mov	sp, r7
 800e364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e368:	4770      	bx	lr
 800e36a:	bf00      	nop
 800e36c:	0800e0d9 	.word	0x0800e0d9
 800e370:	0800e265 	.word	0x0800e265

0800e374 <__NVIC_SetPriority>:
{
 800e374:	b480      	push	{r7}
 800e376:	b083      	sub	sp, #12
 800e378:	af00      	add	r7, sp, #0
 800e37a:	4603      	mov	r3, r0
 800e37c:	6039      	str	r1, [r7, #0]
 800e37e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e384:	2b00      	cmp	r3, #0
 800e386:	db0a      	blt.n	800e39e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	b2da      	uxtb	r2, r3
 800e38c:	490c      	ldr	r1, [pc, #48]	@ (800e3c0 <__NVIC_SetPriority+0x4c>)
 800e38e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e392:	0112      	lsls	r2, r2, #4
 800e394:	b2d2      	uxtb	r2, r2
 800e396:	440b      	add	r3, r1
 800e398:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800e39c:	e00a      	b.n	800e3b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e39e:	683b      	ldr	r3, [r7, #0]
 800e3a0:	b2da      	uxtb	r2, r3
 800e3a2:	4908      	ldr	r1, [pc, #32]	@ (800e3c4 <__NVIC_SetPriority+0x50>)
 800e3a4:	79fb      	ldrb	r3, [r7, #7]
 800e3a6:	f003 030f 	and.w	r3, r3, #15
 800e3aa:	3b04      	subs	r3, #4
 800e3ac:	0112      	lsls	r2, r2, #4
 800e3ae:	b2d2      	uxtb	r2, r2
 800e3b0:	440b      	add	r3, r1
 800e3b2:	761a      	strb	r2, [r3, #24]
}
 800e3b4:	bf00      	nop
 800e3b6:	370c      	adds	r7, #12
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3be:	4770      	bx	lr
 800e3c0:	e000e100 	.word	0xe000e100
 800e3c4:	e000ed00 	.word	0xe000ed00

0800e3c8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e3cc:	4b05      	ldr	r3, [pc, #20]	@ (800e3e4 <SysTick_Handler+0x1c>)
 800e3ce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e3d0:	f002 f804 	bl	80103dc <xTaskGetSchedulerState>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	2b01      	cmp	r3, #1
 800e3d8:	d001      	beq.n	800e3de <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e3da:	f003 f805 	bl	80113e8 <xPortSysTickHandler>
  }
}
 800e3de:	bf00      	nop
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	e000e010 	.word	0xe000e010

0800e3e8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e3ec:	2100      	movs	r1, #0
 800e3ee:	f06f 0004 	mvn.w	r0, #4
 800e3f2:	f7ff ffbf 	bl	800e374 <__NVIC_SetPriority>
#endif
}
 800e3f6:	bf00      	nop
 800e3f8:	bd80      	pop	{r7, pc}
	...

0800e3fc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e3fc:	b480      	push	{r7}
 800e3fe:	b083      	sub	sp, #12
 800e400:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e402:	f3ef 8305 	mrs	r3, IPSR
 800e406:	603b      	str	r3, [r7, #0]
  return(result);
 800e408:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d003      	beq.n	800e416 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e40e:	f06f 0305 	mvn.w	r3, #5
 800e412:	607b      	str	r3, [r7, #4]
 800e414:	e00c      	b.n	800e430 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e416:	4b0a      	ldr	r3, [pc, #40]	@ (800e440 <osKernelInitialize+0x44>)
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d105      	bne.n	800e42a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e41e:	4b08      	ldr	r3, [pc, #32]	@ (800e440 <osKernelInitialize+0x44>)
 800e420:	2201      	movs	r2, #1
 800e422:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e424:	2300      	movs	r3, #0
 800e426:	607b      	str	r3, [r7, #4]
 800e428:	e002      	b.n	800e430 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e42a:	f04f 33ff 	mov.w	r3, #4294967295
 800e42e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e430:	687b      	ldr	r3, [r7, #4]
}
 800e432:	4618      	mov	r0, r3
 800e434:	370c      	adds	r7, #12
 800e436:	46bd      	mov	sp, r7
 800e438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43c:	4770      	bx	lr
 800e43e:	bf00      	nop
 800e440:	200013fc 	.word	0x200013fc

0800e444 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800e444:	b580      	push	{r7, lr}
 800e446:	b082      	sub	sp, #8
 800e448:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e44a:	f3ef 8305 	mrs	r3, IPSR
 800e44e:	603b      	str	r3, [r7, #0]
  return(result);
 800e450:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e452:	2b00      	cmp	r3, #0
 800e454:	d003      	beq.n	800e45e <osKernelStart+0x1a>
    stat = osErrorISR;
 800e456:	f06f 0305 	mvn.w	r3, #5
 800e45a:	607b      	str	r3, [r7, #4]
 800e45c:	e010      	b.n	800e480 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e45e:	4b0b      	ldr	r3, [pc, #44]	@ (800e48c <osKernelStart+0x48>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	2b01      	cmp	r3, #1
 800e464:	d109      	bne.n	800e47a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e466:	f7ff ffbf 	bl	800e3e8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e46a:	4b08      	ldr	r3, [pc, #32]	@ (800e48c <osKernelStart+0x48>)
 800e46c:	2202      	movs	r2, #2
 800e46e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e470:	f001 fb50 	bl	800fb14 <vTaskStartScheduler>
      stat = osOK;
 800e474:	2300      	movs	r3, #0
 800e476:	607b      	str	r3, [r7, #4]
 800e478:	e002      	b.n	800e480 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e47a:	f04f 33ff 	mov.w	r3, #4294967295
 800e47e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e480:	687b      	ldr	r3, [r7, #4]
}
 800e482:	4618      	mov	r0, r3
 800e484:	3708      	adds	r7, #8
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}
 800e48a:	bf00      	nop
 800e48c:	200013fc 	.word	0x200013fc

0800e490 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e490:	b580      	push	{r7, lr}
 800e492:	b08e      	sub	sp, #56	@ 0x38
 800e494:	af04      	add	r7, sp, #16
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	60b9      	str	r1, [r7, #8]
 800e49a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e49c:	2300      	movs	r3, #0
 800e49e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e4a0:	f3ef 8305 	mrs	r3, IPSR
 800e4a4:	617b      	str	r3, [r7, #20]
  return(result);
 800e4a6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d17e      	bne.n	800e5aa <osThreadNew+0x11a>
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d07b      	beq.n	800e5aa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e4b2:	2380      	movs	r3, #128	@ 0x80
 800e4b4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e4b6:	2318      	movs	r3, #24
 800e4b8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e4be:	f04f 33ff 	mov.w	r3, #4294967295
 800e4c2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d045      	beq.n	800e556 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d002      	beq.n	800e4d8 <osThreadNew+0x48>
        name = attr->name;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	699b      	ldr	r3, [r3, #24]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d002      	beq.n	800e4e6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	699b      	ldr	r3, [r3, #24]
 800e4e4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e4e6:	69fb      	ldr	r3, [r7, #28]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d008      	beq.n	800e4fe <osThreadNew+0x6e>
 800e4ec:	69fb      	ldr	r3, [r7, #28]
 800e4ee:	2b38      	cmp	r3, #56	@ 0x38
 800e4f0:	d805      	bhi.n	800e4fe <osThreadNew+0x6e>
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	685b      	ldr	r3, [r3, #4]
 800e4f6:	f003 0301 	and.w	r3, r3, #1
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d001      	beq.n	800e502 <osThreadNew+0x72>
        return (NULL);
 800e4fe:	2300      	movs	r3, #0
 800e500:	e054      	b.n	800e5ac <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	695b      	ldr	r3, [r3, #20]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d003      	beq.n	800e512 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	695b      	ldr	r3, [r3, #20]
 800e50e:	089b      	lsrs	r3, r3, #2
 800e510:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	689b      	ldr	r3, [r3, #8]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d00e      	beq.n	800e538 <osThreadNew+0xa8>
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	68db      	ldr	r3, [r3, #12]
 800e51e:	2ba7      	cmp	r3, #167	@ 0xa7
 800e520:	d90a      	bls.n	800e538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e526:	2b00      	cmp	r3, #0
 800e528:	d006      	beq.n	800e538 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	695b      	ldr	r3, [r3, #20]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d002      	beq.n	800e538 <osThreadNew+0xa8>
        mem = 1;
 800e532:	2301      	movs	r3, #1
 800e534:	61bb      	str	r3, [r7, #24]
 800e536:	e010      	b.n	800e55a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	689b      	ldr	r3, [r3, #8]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d10c      	bne.n	800e55a <osThreadNew+0xca>
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	68db      	ldr	r3, [r3, #12]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d108      	bne.n	800e55a <osThreadNew+0xca>
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	691b      	ldr	r3, [r3, #16]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d104      	bne.n	800e55a <osThreadNew+0xca>
          mem = 0;
 800e550:	2300      	movs	r3, #0
 800e552:	61bb      	str	r3, [r7, #24]
 800e554:	e001      	b.n	800e55a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e556:	2300      	movs	r3, #0
 800e558:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e55a:	69bb      	ldr	r3, [r7, #24]
 800e55c:	2b01      	cmp	r3, #1
 800e55e:	d110      	bne.n	800e582 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e564:	687a      	ldr	r2, [r7, #4]
 800e566:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e568:	9202      	str	r2, [sp, #8]
 800e56a:	9301      	str	r3, [sp, #4]
 800e56c:	69fb      	ldr	r3, [r7, #28]
 800e56e:	9300      	str	r3, [sp, #0]
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	6a3a      	ldr	r2, [r7, #32]
 800e574:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e576:	68f8      	ldr	r0, [r7, #12]
 800e578:	f001 f8d8 	bl	800f72c <xTaskCreateStatic>
 800e57c:	4603      	mov	r3, r0
 800e57e:	613b      	str	r3, [r7, #16]
 800e580:	e013      	b.n	800e5aa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e582:	69bb      	ldr	r3, [r7, #24]
 800e584:	2b00      	cmp	r3, #0
 800e586:	d110      	bne.n	800e5aa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e588:	6a3b      	ldr	r3, [r7, #32]
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	f107 0310 	add.w	r3, r7, #16
 800e590:	9301      	str	r3, [sp, #4]
 800e592:	69fb      	ldr	r3, [r7, #28]
 800e594:	9300      	str	r3, [sp, #0]
 800e596:	68bb      	ldr	r3, [r7, #8]
 800e598:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e59a:	68f8      	ldr	r0, [r7, #12]
 800e59c:	f001 f926 	bl	800f7ec <xTaskCreate>
 800e5a0:	4603      	mov	r3, r0
 800e5a2:	2b01      	cmp	r3, #1
 800e5a4:	d001      	beq.n	800e5aa <osThreadNew+0x11a>
            hTask = NULL;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e5aa:	693b      	ldr	r3, [r7, #16]
}
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	3728      	adds	r7, #40	@ 0x28
 800e5b0:	46bd      	mov	sp, r7
 800e5b2:	bd80      	pop	{r7, pc}

0800e5b4 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b088      	sub	sp, #32
 800e5b8:	af02      	add	r7, sp, #8
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800e5c2:	697b      	ldr	r3, [r7, #20]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <osThreadFlagsSet+0x1a>
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	da03      	bge.n	800e5d6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800e5ce:	f06f 0303 	mvn.w	r3, #3
 800e5d2:	60fb      	str	r3, [r7, #12]
 800e5d4:	e035      	b.n	800e642 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800e5d6:	f04f 33ff 	mov.w	r3, #4294967295
 800e5da:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5dc:	f3ef 8305 	mrs	r3, IPSR
 800e5e0:	613b      	str	r3, [r7, #16]
  return(result);
 800e5e2:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d01f      	beq.n	800e628 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800e5ec:	f107 0308 	add.w	r3, r7, #8
 800e5f0:	9300      	str	r3, [sp, #0]
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	2201      	movs	r2, #1
 800e5f6:	6839      	ldr	r1, [r7, #0]
 800e5f8:	6978      	ldr	r0, [r7, #20]
 800e5fa:	f002 f89f 	bl	801073c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800e5fe:	f107 030c 	add.w	r3, r7, #12
 800e602:	2200      	movs	r2, #0
 800e604:	9200      	str	r2, [sp, #0]
 800e606:	2200      	movs	r2, #0
 800e608:	2100      	movs	r1, #0
 800e60a:	6978      	ldr	r0, [r7, #20]
 800e60c:	f002 f896 	bl	801073c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800e610:	68bb      	ldr	r3, [r7, #8]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d015      	beq.n	800e642 <osThreadFlagsSet+0x8e>
 800e616:	4b0d      	ldr	r3, [pc, #52]	@ (800e64c <osThreadFlagsSet+0x98>)
 800e618:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e61c:	601a      	str	r2, [r3, #0]
 800e61e:	f3bf 8f4f 	dsb	sy
 800e622:	f3bf 8f6f 	isb	sy
 800e626:	e00c      	b.n	800e642 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800e628:	2300      	movs	r3, #0
 800e62a:	2201      	movs	r2, #1
 800e62c:	6839      	ldr	r1, [r7, #0]
 800e62e:	6978      	ldr	r0, [r7, #20]
 800e630:	f001 ffc2 	bl	80105b8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800e634:	f107 030c 	add.w	r3, r7, #12
 800e638:	2200      	movs	r2, #0
 800e63a:	2100      	movs	r1, #0
 800e63c:	6978      	ldr	r0, [r7, #20]
 800e63e:	f001 ffbb 	bl	80105b8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800e642:	68fb      	ldr	r3, [r7, #12]
}
 800e644:	4618      	mov	r0, r3
 800e646:	3718      	adds	r7, #24
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	e000ed04 	.word	0xe000ed04

0800e650 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800e650:	b580      	push	{r7, lr}
 800e652:	b08c      	sub	sp, #48	@ 0x30
 800e654:	af00      	add	r7, sp, #0
 800e656:	60f8      	str	r0, [r7, #12]
 800e658:	60b9      	str	r1, [r7, #8]
 800e65a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e65c:	f3ef 8305 	mrs	r3, IPSR
 800e660:	617b      	str	r3, [r7, #20]
  return(result);
 800e662:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800e664:	2b00      	cmp	r3, #0
 800e666:	d003      	beq.n	800e670 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800e668:	f06f 0305 	mvn.w	r3, #5
 800e66c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e66e:	e06b      	b.n	800e748 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	2b00      	cmp	r3, #0
 800e674:	da03      	bge.n	800e67e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800e676:	f06f 0303 	mvn.w	r3, #3
 800e67a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e67c:	e064      	b.n	800e748 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800e67e:	68bb      	ldr	r3, [r7, #8]
 800e680:	f003 0302 	and.w	r3, r3, #2
 800e684:	2b00      	cmp	r3, #0
 800e686:	d002      	beq.n	800e68e <osThreadFlagsWait+0x3e>
      clear = 0U;
 800e688:	2300      	movs	r3, #0
 800e68a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e68c:	e001      	b.n	800e692 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800e692:	2300      	movs	r3, #0
 800e694:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800e69a:	f001 fb57 	bl	800fd4c <xTaskGetTickCount>
 800e69e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800e6a0:	f107 0210 	add.w	r2, r7, #16
 800e6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e6a8:	2000      	movs	r0, #0
 800e6aa:	f001 ff25 	bl	80104f8 <xTaskNotifyWait>
 800e6ae:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800e6b0:	69fb      	ldr	r3, [r7, #28]
 800e6b2:	2b01      	cmp	r3, #1
 800e6b4:	d137      	bne.n	800e726 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800e6b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	4013      	ands	r3, r2
 800e6bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800e6be:	693b      	ldr	r3, [r7, #16]
 800e6c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e6c2:	4313      	orrs	r3, r2
 800e6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800e6c6:	68bb      	ldr	r3, [r7, #8]
 800e6c8:	f003 0301 	and.w	r3, r3, #1
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d00c      	beq.n	800e6ea <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800e6d0:	68fa      	ldr	r2, [r7, #12]
 800e6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6d4:	4013      	ands	r3, r2
 800e6d6:	68fa      	ldr	r2, [r7, #12]
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	d032      	beq.n	800e742 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d10f      	bne.n	800e702 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e6e2:	f06f 0302 	mvn.w	r3, #2
 800e6e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e6e8:	e02e      	b.n	800e748 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800e6ea:	68fa      	ldr	r2, [r7, #12]
 800e6ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6ee:	4013      	ands	r3, r2
 800e6f0:	2b00      	cmp	r3, #0
 800e6f2:	d128      	bne.n	800e746 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d103      	bne.n	800e702 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800e6fa:	f06f 0302 	mvn.w	r3, #2
 800e6fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 800e700:	e022      	b.n	800e748 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800e702:	f001 fb23 	bl	800fd4c <xTaskGetTickCount>
 800e706:	4602      	mov	r2, r0
 800e708:	6a3b      	ldr	r3, [r7, #32]
 800e70a:	1ad3      	subs	r3, r2, r3
 800e70c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800e70e:	69ba      	ldr	r2, [r7, #24]
 800e710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e712:	429a      	cmp	r2, r3
 800e714:	d902      	bls.n	800e71c <osThreadFlagsWait+0xcc>
          tout  = 0;
 800e716:	2300      	movs	r3, #0
 800e718:	627b      	str	r3, [r7, #36]	@ 0x24
 800e71a:	e00e      	b.n	800e73a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800e71c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e71e:	69bb      	ldr	r3, [r7, #24]
 800e720:	1ad3      	subs	r3, r2, r3
 800e722:	627b      	str	r3, [r7, #36]	@ 0x24
 800e724:	e009      	b.n	800e73a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d103      	bne.n	800e734 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800e72c:	f06f 0302 	mvn.w	r3, #2
 800e730:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e732:	e002      	b.n	800e73a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800e734:	f06f 0301 	mvn.w	r3, #1
 800e738:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d1af      	bne.n	800e6a0 <osThreadFlagsWait+0x50>
 800e740:	e002      	b.n	800e748 <osThreadFlagsWait+0xf8>
            break;
 800e742:	bf00      	nop
 800e744:	e000      	b.n	800e748 <osThreadFlagsWait+0xf8>
            break;
 800e746:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800e748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3730      	adds	r7, #48	@ 0x30
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}

0800e752 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800e752:	b580      	push	{r7, lr}
 800e754:	b084      	sub	sp, #16
 800e756:	af00      	add	r7, sp, #0
 800e758:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e75a:	f3ef 8305 	mrs	r3, IPSR
 800e75e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e760:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e762:	2b00      	cmp	r3, #0
 800e764:	d003      	beq.n	800e76e <osDelay+0x1c>
    stat = osErrorISR;
 800e766:	f06f 0305 	mvn.w	r3, #5
 800e76a:	60fb      	str	r3, [r7, #12]
 800e76c:	e007      	b.n	800e77e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800e76e:	2300      	movs	r3, #0
 800e770:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d002      	beq.n	800e77e <osDelay+0x2c>
      vTaskDelay(ticks);
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f001 f995 	bl	800faa8 <vTaskDelay>
    }
  }

  return (stat);
 800e77e:	68fb      	ldr	r3, [r7, #12]
}
 800e780:	4618      	mov	r0, r3
 800e782:	3710      	adds	r7, #16
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}

0800e788 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e788:	b580      	push	{r7, lr}
 800e78a:	b08a      	sub	sp, #40	@ 0x28
 800e78c:	af02      	add	r7, sp, #8
 800e78e:	60f8      	str	r0, [r7, #12]
 800e790:	60b9      	str	r1, [r7, #8]
 800e792:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e794:	2300      	movs	r3, #0
 800e796:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e798:	f3ef 8305 	mrs	r3, IPSR
 800e79c:	613b      	str	r3, [r7, #16]
  return(result);
 800e79e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d15f      	bne.n	800e864 <osMessageQueueNew+0xdc>
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d05c      	beq.n	800e864 <osMessageQueueNew+0xdc>
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d059      	beq.n	800e864 <osMessageQueueNew+0xdc>
    mem = -1;
 800e7b0:	f04f 33ff 	mov.w	r3, #4294967295
 800e7b4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d029      	beq.n	800e810 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	689b      	ldr	r3, [r3, #8]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d012      	beq.n	800e7ea <osMessageQueueNew+0x62>
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	68db      	ldr	r3, [r3, #12]
 800e7c8:	2b4f      	cmp	r3, #79	@ 0x4f
 800e7ca:	d90e      	bls.n	800e7ea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d00a      	beq.n	800e7ea <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	695a      	ldr	r2, [r3, #20]
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	68b9      	ldr	r1, [r7, #8]
 800e7dc:	fb01 f303 	mul.w	r3, r1, r3
 800e7e0:	429a      	cmp	r2, r3
 800e7e2:	d302      	bcc.n	800e7ea <osMessageQueueNew+0x62>
        mem = 1;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	61bb      	str	r3, [r7, #24]
 800e7e8:	e014      	b.n	800e814 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	689b      	ldr	r3, [r3, #8]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d110      	bne.n	800e814 <osMessageQueueNew+0x8c>
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	68db      	ldr	r3, [r3, #12]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d10c      	bne.n	800e814 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d108      	bne.n	800e814 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	695b      	ldr	r3, [r3, #20]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d104      	bne.n	800e814 <osMessageQueueNew+0x8c>
          mem = 0;
 800e80a:	2300      	movs	r3, #0
 800e80c:	61bb      	str	r3, [r7, #24]
 800e80e:	e001      	b.n	800e814 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800e810:	2300      	movs	r3, #0
 800e812:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e814:	69bb      	ldr	r3, [r7, #24]
 800e816:	2b01      	cmp	r3, #1
 800e818:	d10b      	bne.n	800e832 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	691a      	ldr	r2, [r3, #16]
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	689b      	ldr	r3, [r3, #8]
 800e822:	2100      	movs	r1, #0
 800e824:	9100      	str	r1, [sp, #0]
 800e826:	68b9      	ldr	r1, [r7, #8]
 800e828:	68f8      	ldr	r0, [r7, #12]
 800e82a:	f000 fa31 	bl	800ec90 <xQueueGenericCreateStatic>
 800e82e:	61f8      	str	r0, [r7, #28]
 800e830:	e008      	b.n	800e844 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800e832:	69bb      	ldr	r3, [r7, #24]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d105      	bne.n	800e844 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800e838:	2200      	movs	r2, #0
 800e83a:	68b9      	ldr	r1, [r7, #8]
 800e83c:	68f8      	ldr	r0, [r7, #12]
 800e83e:	f000 faa4 	bl	800ed8a <xQueueGenericCreate>
 800e842:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e844:	69fb      	ldr	r3, [r7, #28]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d00c      	beq.n	800e864 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d003      	beq.n	800e858 <osMessageQueueNew+0xd0>
        name = attr->name;
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	617b      	str	r3, [r7, #20]
 800e856:	e001      	b.n	800e85c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800e858:	2300      	movs	r3, #0
 800e85a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800e85c:	6979      	ldr	r1, [r7, #20]
 800e85e:	69f8      	ldr	r0, [r7, #28]
 800e860:	f000 ff06 	bl	800f670 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e864:	69fb      	ldr	r3, [r7, #28]
}
 800e866:	4618      	mov	r0, r3
 800e868:	3720      	adds	r7, #32
 800e86a:	46bd      	mov	sp, r7
 800e86c:	bd80      	pop	{r7, pc}
	...

0800e870 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800e870:	b580      	push	{r7, lr}
 800e872:	b088      	sub	sp, #32
 800e874:	af00      	add	r7, sp, #0
 800e876:	60f8      	str	r0, [r7, #12]
 800e878:	60b9      	str	r1, [r7, #8]
 800e87a:	603b      	str	r3, [r7, #0]
 800e87c:	4613      	mov	r3, r2
 800e87e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e884:	2300      	movs	r3, #0
 800e886:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e888:	f3ef 8305 	mrs	r3, IPSR
 800e88c:	617b      	str	r3, [r7, #20]
  return(result);
 800e88e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e890:	2b00      	cmp	r3, #0
 800e892:	d028      	beq.n	800e8e6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e894:	69bb      	ldr	r3, [r7, #24]
 800e896:	2b00      	cmp	r3, #0
 800e898:	d005      	beq.n	800e8a6 <osMessageQueuePut+0x36>
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d002      	beq.n	800e8a6 <osMessageQueuePut+0x36>
 800e8a0:	683b      	ldr	r3, [r7, #0]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d003      	beq.n	800e8ae <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800e8a6:	f06f 0303 	mvn.w	r3, #3
 800e8aa:	61fb      	str	r3, [r7, #28]
 800e8ac:	e038      	b.n	800e920 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800e8b2:	f107 0210 	add.w	r2, r7, #16
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	68b9      	ldr	r1, [r7, #8]
 800e8ba:	69b8      	ldr	r0, [r7, #24]
 800e8bc:	f000 fbc6 	bl	800f04c <xQueueGenericSendFromISR>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	2b01      	cmp	r3, #1
 800e8c4:	d003      	beq.n	800e8ce <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800e8c6:	f06f 0302 	mvn.w	r3, #2
 800e8ca:	61fb      	str	r3, [r7, #28]
 800e8cc:	e028      	b.n	800e920 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d025      	beq.n	800e920 <osMessageQueuePut+0xb0>
 800e8d4:	4b15      	ldr	r3, [pc, #84]	@ (800e92c <osMessageQueuePut+0xbc>)
 800e8d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e8da:	601a      	str	r2, [r3, #0]
 800e8dc:	f3bf 8f4f 	dsb	sy
 800e8e0:	f3bf 8f6f 	isb	sy
 800e8e4:	e01c      	b.n	800e920 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e8e6:	69bb      	ldr	r3, [r7, #24]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d002      	beq.n	800e8f2 <osMessageQueuePut+0x82>
 800e8ec:	68bb      	ldr	r3, [r7, #8]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d103      	bne.n	800e8fa <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800e8f2:	f06f 0303 	mvn.w	r3, #3
 800e8f6:	61fb      	str	r3, [r7, #28]
 800e8f8:	e012      	b.n	800e920 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e8fa:	2300      	movs	r3, #0
 800e8fc:	683a      	ldr	r2, [r7, #0]
 800e8fe:	68b9      	ldr	r1, [r7, #8]
 800e900:	69b8      	ldr	r0, [r7, #24]
 800e902:	f000 faa1 	bl	800ee48 <xQueueGenericSend>
 800e906:	4603      	mov	r3, r0
 800e908:	2b01      	cmp	r3, #1
 800e90a:	d009      	beq.n	800e920 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d003      	beq.n	800e91a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800e912:	f06f 0301 	mvn.w	r3, #1
 800e916:	61fb      	str	r3, [r7, #28]
 800e918:	e002      	b.n	800e920 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800e91a:	f06f 0302 	mvn.w	r3, #2
 800e91e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e920:	69fb      	ldr	r3, [r7, #28]
}
 800e922:	4618      	mov	r0, r3
 800e924:	3720      	adds	r7, #32
 800e926:	46bd      	mov	sp, r7
 800e928:	bd80      	pop	{r7, pc}
 800e92a:	bf00      	nop
 800e92c:	e000ed04 	.word	0xe000ed04

0800e930 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800e930:	b580      	push	{r7, lr}
 800e932:	b088      	sub	sp, #32
 800e934:	af00      	add	r7, sp, #0
 800e936:	60f8      	str	r0, [r7, #12]
 800e938:	60b9      	str	r1, [r7, #8]
 800e93a:	607a      	str	r2, [r7, #4]
 800e93c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e942:	2300      	movs	r3, #0
 800e944:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e946:	f3ef 8305 	mrs	r3, IPSR
 800e94a:	617b      	str	r3, [r7, #20]
  return(result);
 800e94c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d028      	beq.n	800e9a4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e952:	69bb      	ldr	r3, [r7, #24]
 800e954:	2b00      	cmp	r3, #0
 800e956:	d005      	beq.n	800e964 <osMessageQueueGet+0x34>
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d002      	beq.n	800e964 <osMessageQueueGet+0x34>
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d003      	beq.n	800e96c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800e964:	f06f 0303 	mvn.w	r3, #3
 800e968:	61fb      	str	r3, [r7, #28]
 800e96a:	e037      	b.n	800e9dc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800e96c:	2300      	movs	r3, #0
 800e96e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e970:	f107 0310 	add.w	r3, r7, #16
 800e974:	461a      	mov	r2, r3
 800e976:	68b9      	ldr	r1, [r7, #8]
 800e978:	69b8      	ldr	r0, [r7, #24]
 800e97a:	f000 fce7 	bl	800f34c <xQueueReceiveFromISR>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b01      	cmp	r3, #1
 800e982:	d003      	beq.n	800e98c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800e984:	f06f 0302 	mvn.w	r3, #2
 800e988:	61fb      	str	r3, [r7, #28]
 800e98a:	e027      	b.n	800e9dc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800e98c:	693b      	ldr	r3, [r7, #16]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d024      	beq.n	800e9dc <osMessageQueueGet+0xac>
 800e992:	4b15      	ldr	r3, [pc, #84]	@ (800e9e8 <osMessageQueueGet+0xb8>)
 800e994:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e998:	601a      	str	r2, [r3, #0]
 800e99a:	f3bf 8f4f 	dsb	sy
 800e99e:	f3bf 8f6f 	isb	sy
 800e9a2:	e01b      	b.n	800e9dc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e9a4:	69bb      	ldr	r3, [r7, #24]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d002      	beq.n	800e9b0 <osMessageQueueGet+0x80>
 800e9aa:	68bb      	ldr	r3, [r7, #8]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d103      	bne.n	800e9b8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800e9b0:	f06f 0303 	mvn.w	r3, #3
 800e9b4:	61fb      	str	r3, [r7, #28]
 800e9b6:	e011      	b.n	800e9dc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e9b8:	683a      	ldr	r2, [r7, #0]
 800e9ba:	68b9      	ldr	r1, [r7, #8]
 800e9bc:	69b8      	ldr	r0, [r7, #24]
 800e9be:	f000 fbe3 	bl	800f188 <xQueueReceive>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	2b01      	cmp	r3, #1
 800e9c6:	d009      	beq.n	800e9dc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d003      	beq.n	800e9d6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800e9ce:	f06f 0301 	mvn.w	r3, #1
 800e9d2:	61fb      	str	r3, [r7, #28]
 800e9d4:	e002      	b.n	800e9dc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800e9d6:	f06f 0302 	mvn.w	r3, #2
 800e9da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e9dc:	69fb      	ldr	r3, [r7, #28]
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	3720      	adds	r7, #32
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}
 800e9e6:	bf00      	nop
 800e9e8:	e000ed04 	.word	0xe000ed04

0800e9ec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e9ec:	b480      	push	{r7}
 800e9ee:	b085      	sub	sp, #20
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	60f8      	str	r0, [r7, #12]
 800e9f4:	60b9      	str	r1, [r7, #8]
 800e9f6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	4a07      	ldr	r2, [pc, #28]	@ (800ea18 <vApplicationGetIdleTaskMemory+0x2c>)
 800e9fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	4a06      	ldr	r2, [pc, #24]	@ (800ea1c <vApplicationGetIdleTaskMemory+0x30>)
 800ea02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2280      	movs	r2, #128	@ 0x80
 800ea08:	601a      	str	r2, [r3, #0]
}
 800ea0a:	bf00      	nop
 800ea0c:	3714      	adds	r7, #20
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	20001400 	.word	0x20001400
 800ea1c:	200014a8 	.word	0x200014a8

0800ea20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ea20:	b480      	push	{r7}
 800ea22:	b085      	sub	sp, #20
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	60f8      	str	r0, [r7, #12]
 800ea28:	60b9      	str	r1, [r7, #8]
 800ea2a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	4a07      	ldr	r2, [pc, #28]	@ (800ea4c <vApplicationGetTimerTaskMemory+0x2c>)
 800ea30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	4a06      	ldr	r2, [pc, #24]	@ (800ea50 <vApplicationGetTimerTaskMemory+0x30>)
 800ea36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ea3e:	601a      	str	r2, [r3, #0]
}
 800ea40:	bf00      	nop
 800ea42:	3714      	adds	r7, #20
 800ea44:	46bd      	mov	sp, r7
 800ea46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4a:	4770      	bx	lr
 800ea4c:	200016a8 	.word	0x200016a8
 800ea50:	20001750 	.word	0x20001750

0800ea54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f103 0208 	add.w	r2, r3, #8
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	f04f 32ff 	mov.w	r2, #4294967295
 800ea6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f103 0208 	add.w	r2, r3, #8
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f103 0208 	add.w	r2, r3, #8
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	2200      	movs	r2, #0
 800ea86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ea88:	bf00      	nop
 800ea8a:	370c      	adds	r7, #12
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea92:	4770      	bx	lr

0800ea94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800eaa2:	bf00      	nop
 800eaa4:	370c      	adds	r7, #12
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaac:	4770      	bx	lr

0800eaae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800eaae:	b480      	push	{r7}
 800eab0:	b085      	sub	sp, #20
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	6078      	str	r0, [r7, #4]
 800eab6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	685b      	ldr	r3, [r3, #4]
 800eabc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	68fa      	ldr	r2, [r7, #12]
 800eac2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	689a      	ldr	r2, [r3, #8]
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	689b      	ldr	r3, [r3, #8]
 800ead0:	683a      	ldr	r2, [r7, #0]
 800ead2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	683a      	ldr	r2, [r7, #0]
 800ead8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800eada:	683b      	ldr	r3, [r7, #0]
 800eadc:	687a      	ldr	r2, [r7, #4]
 800eade:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	1c5a      	adds	r2, r3, #1
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	601a      	str	r2, [r3, #0]
}
 800eaea:	bf00      	nop
 800eaec:	3714      	adds	r7, #20
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf4:	4770      	bx	lr

0800eaf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800eaf6:	b480      	push	{r7}
 800eaf8:	b085      	sub	sp, #20
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
 800eafe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800eb06:	68bb      	ldr	r3, [r7, #8]
 800eb08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb0c:	d103      	bne.n	800eb16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	691b      	ldr	r3, [r3, #16]
 800eb12:	60fb      	str	r3, [r7, #12]
 800eb14:	e00c      	b.n	800eb30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	3308      	adds	r3, #8
 800eb1a:	60fb      	str	r3, [r7, #12]
 800eb1c:	e002      	b.n	800eb24 <vListInsert+0x2e>
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	685b      	ldr	r3, [r3, #4]
 800eb22:	60fb      	str	r3, [r7, #12]
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	685b      	ldr	r3, [r3, #4]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	68ba      	ldr	r2, [r7, #8]
 800eb2c:	429a      	cmp	r2, r3
 800eb2e:	d2f6      	bcs.n	800eb1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	685a      	ldr	r2, [r3, #4]
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800eb38:	683b      	ldr	r3, [r7, #0]
 800eb3a:	685b      	ldr	r3, [r3, #4]
 800eb3c:	683a      	ldr	r2, [r7, #0]
 800eb3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800eb40:	683b      	ldr	r3, [r7, #0]
 800eb42:	68fa      	ldr	r2, [r7, #12]
 800eb44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	683a      	ldr	r2, [r7, #0]
 800eb4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eb4c:	683b      	ldr	r3, [r7, #0]
 800eb4e:	687a      	ldr	r2, [r7, #4]
 800eb50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	1c5a      	adds	r2, r3, #1
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	601a      	str	r2, [r3, #0]
}
 800eb5c:	bf00      	nop
 800eb5e:	3714      	adds	r7, #20
 800eb60:	46bd      	mov	sp, r7
 800eb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb66:	4770      	bx	lr

0800eb68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b085      	sub	sp, #20
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	691b      	ldr	r3, [r3, #16]
 800eb74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	687a      	ldr	r2, [r7, #4]
 800eb7c:	6892      	ldr	r2, [r2, #8]
 800eb7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	689b      	ldr	r3, [r3, #8]
 800eb84:	687a      	ldr	r2, [r7, #4]
 800eb86:	6852      	ldr	r2, [r2, #4]
 800eb88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	685b      	ldr	r3, [r3, #4]
 800eb8e:	687a      	ldr	r2, [r7, #4]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d103      	bne.n	800eb9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	689a      	ldr	r2, [r3, #8]
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2200      	movs	r2, #0
 800eba0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	1e5a      	subs	r2, r3, #1
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	681b      	ldr	r3, [r3, #0]
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3714      	adds	r7, #20
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebba:	4770      	bx	lr

0800ebbc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	b084      	sub	sp, #16
 800ebc0:	af00      	add	r7, sp, #0
 800ebc2:	6078      	str	r0, [r7, #4]
 800ebc4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	d10b      	bne.n	800ebe8 <xQueueGenericReset+0x2c>
	__asm volatile
 800ebd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd4:	f383 8811 	msr	BASEPRI, r3
 800ebd8:	f3bf 8f6f 	isb	sy
 800ebdc:	f3bf 8f4f 	dsb	sy
 800ebe0:	60bb      	str	r3, [r7, #8]
}
 800ebe2:	bf00      	nop
 800ebe4:	bf00      	nop
 800ebe6:	e7fd      	b.n	800ebe4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ebe8:	f002 fb6e 	bl	80112c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	681a      	ldr	r2, [r3, #0]
 800ebf0:	68fb      	ldr	r3, [r7, #12]
 800ebf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebf4:	68f9      	ldr	r1, [r7, #12]
 800ebf6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ebf8:	fb01 f303 	mul.w	r3, r1, r3
 800ebfc:	441a      	add	r2, r3
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	2200      	movs	r2, #0
 800ec06:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681a      	ldr	r2, [r3, #0]
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681a      	ldr	r2, [r3, #0]
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec18:	3b01      	subs	r3, #1
 800ec1a:	68f9      	ldr	r1, [r7, #12]
 800ec1c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ec1e:	fb01 f303 	mul.w	r3, r1, r3
 800ec22:	441a      	add	r2, r3
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	22ff      	movs	r2, #255	@ 0xff
 800ec2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	22ff      	movs	r2, #255	@ 0xff
 800ec34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d114      	bne.n	800ec68 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	691b      	ldr	r3, [r3, #16]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d01a      	beq.n	800ec7c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	3310      	adds	r3, #16
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f001 fa00 	bl	8010050 <xTaskRemoveFromEventList>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d012      	beq.n	800ec7c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ec56:	4b0d      	ldr	r3, [pc, #52]	@ (800ec8c <xQueueGenericReset+0xd0>)
 800ec58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec5c:	601a      	str	r2, [r3, #0]
 800ec5e:	f3bf 8f4f 	dsb	sy
 800ec62:	f3bf 8f6f 	isb	sy
 800ec66:	e009      	b.n	800ec7c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	3310      	adds	r3, #16
 800ec6c:	4618      	mov	r0, r3
 800ec6e:	f7ff fef1 	bl	800ea54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	3324      	adds	r3, #36	@ 0x24
 800ec76:	4618      	mov	r0, r3
 800ec78:	f7ff feec 	bl	800ea54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ec7c:	f002 fb56 	bl	801132c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ec80:	2301      	movs	r3, #1
}
 800ec82:	4618      	mov	r0, r3
 800ec84:	3710      	adds	r7, #16
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}
 800ec8a:	bf00      	nop
 800ec8c:	e000ed04 	.word	0xe000ed04

0800ec90 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b08e      	sub	sp, #56	@ 0x38
 800ec94:	af02      	add	r7, sp, #8
 800ec96:	60f8      	str	r0, [r7, #12]
 800ec98:	60b9      	str	r1, [r7, #8]
 800ec9a:	607a      	str	r2, [r7, #4]
 800ec9c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d10b      	bne.n	800ecbc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800eca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eca8:	f383 8811 	msr	BASEPRI, r3
 800ecac:	f3bf 8f6f 	isb	sy
 800ecb0:	f3bf 8f4f 	dsb	sy
 800ecb4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ecb6:	bf00      	nop
 800ecb8:	bf00      	nop
 800ecba:	e7fd      	b.n	800ecb8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d10b      	bne.n	800ecda <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ecc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecc6:	f383 8811 	msr	BASEPRI, r3
 800ecca:	f3bf 8f6f 	isb	sy
 800ecce:	f3bf 8f4f 	dsb	sy
 800ecd2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ecd4:	bf00      	nop
 800ecd6:	bf00      	nop
 800ecd8:	e7fd      	b.n	800ecd6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d002      	beq.n	800ece6 <xQueueGenericCreateStatic+0x56>
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d001      	beq.n	800ecea <xQueueGenericCreateStatic+0x5a>
 800ece6:	2301      	movs	r3, #1
 800ece8:	e000      	b.n	800ecec <xQueueGenericCreateStatic+0x5c>
 800ecea:	2300      	movs	r3, #0
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d10b      	bne.n	800ed08 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ecf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecf4:	f383 8811 	msr	BASEPRI, r3
 800ecf8:	f3bf 8f6f 	isb	sy
 800ecfc:	f3bf 8f4f 	dsb	sy
 800ed00:	623b      	str	r3, [r7, #32]
}
 800ed02:	bf00      	nop
 800ed04:	bf00      	nop
 800ed06:	e7fd      	b.n	800ed04 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d102      	bne.n	800ed14 <xQueueGenericCreateStatic+0x84>
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	2b00      	cmp	r3, #0
 800ed12:	d101      	bne.n	800ed18 <xQueueGenericCreateStatic+0x88>
 800ed14:	2301      	movs	r3, #1
 800ed16:	e000      	b.n	800ed1a <xQueueGenericCreateStatic+0x8a>
 800ed18:	2300      	movs	r3, #0
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d10b      	bne.n	800ed36 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ed1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed22:	f383 8811 	msr	BASEPRI, r3
 800ed26:	f3bf 8f6f 	isb	sy
 800ed2a:	f3bf 8f4f 	dsb	sy
 800ed2e:	61fb      	str	r3, [r7, #28]
}
 800ed30:	bf00      	nop
 800ed32:	bf00      	nop
 800ed34:	e7fd      	b.n	800ed32 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ed36:	2350      	movs	r3, #80	@ 0x50
 800ed38:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	2b50      	cmp	r3, #80	@ 0x50
 800ed3e:	d00b      	beq.n	800ed58 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ed40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed44:	f383 8811 	msr	BASEPRI, r3
 800ed48:	f3bf 8f6f 	isb	sy
 800ed4c:	f3bf 8f4f 	dsb	sy
 800ed50:	61bb      	str	r3, [r7, #24]
}
 800ed52:	bf00      	nop
 800ed54:	bf00      	nop
 800ed56:	e7fd      	b.n	800ed54 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ed58:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ed5a:	683b      	ldr	r3, [r7, #0]
 800ed5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ed5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d00d      	beq.n	800ed80 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ed64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed66:	2201      	movs	r2, #1
 800ed68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ed6c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ed70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed72:	9300      	str	r3, [sp, #0]
 800ed74:	4613      	mov	r3, r2
 800ed76:	687a      	ldr	r2, [r7, #4]
 800ed78:	68b9      	ldr	r1, [r7, #8]
 800ed7a:	68f8      	ldr	r0, [r7, #12]
 800ed7c:	f000 f840 	bl	800ee00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ed80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3730      	adds	r7, #48	@ 0x30
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}

0800ed8a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ed8a:	b580      	push	{r7, lr}
 800ed8c:	b08a      	sub	sp, #40	@ 0x28
 800ed8e:	af02      	add	r7, sp, #8
 800ed90:	60f8      	str	r0, [r7, #12]
 800ed92:	60b9      	str	r1, [r7, #8]
 800ed94:	4613      	mov	r3, r2
 800ed96:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d10b      	bne.n	800edb6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800ed9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eda2:	f383 8811 	msr	BASEPRI, r3
 800eda6:	f3bf 8f6f 	isb	sy
 800edaa:	f3bf 8f4f 	dsb	sy
 800edae:	613b      	str	r3, [r7, #16]
}
 800edb0:	bf00      	nop
 800edb2:	bf00      	nop
 800edb4:	e7fd      	b.n	800edb2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	68ba      	ldr	r2, [r7, #8]
 800edba:	fb02 f303 	mul.w	r3, r2, r3
 800edbe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800edc0:	69fb      	ldr	r3, [r7, #28]
 800edc2:	3350      	adds	r3, #80	@ 0x50
 800edc4:	4618      	mov	r0, r3
 800edc6:	f002 fba1 	bl	801150c <pvPortMalloc>
 800edca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800edcc:	69bb      	ldr	r3, [r7, #24]
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d011      	beq.n	800edf6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800edd2:	69bb      	ldr	r3, [r7, #24]
 800edd4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	3350      	adds	r3, #80	@ 0x50
 800edda:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800eddc:	69bb      	ldr	r3, [r7, #24]
 800edde:	2200      	movs	r2, #0
 800ede0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ede4:	79fa      	ldrb	r2, [r7, #7]
 800ede6:	69bb      	ldr	r3, [r7, #24]
 800ede8:	9300      	str	r3, [sp, #0]
 800edea:	4613      	mov	r3, r2
 800edec:	697a      	ldr	r2, [r7, #20]
 800edee:	68b9      	ldr	r1, [r7, #8]
 800edf0:	68f8      	ldr	r0, [r7, #12]
 800edf2:	f000 f805 	bl	800ee00 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800edf6:	69bb      	ldr	r3, [r7, #24]
	}
 800edf8:	4618      	mov	r0, r3
 800edfa:	3720      	adds	r7, #32
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b084      	sub	sp, #16
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	60b9      	str	r1, [r7, #8]
 800ee0a:	607a      	str	r2, [r7, #4]
 800ee0c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ee0e:	68bb      	ldr	r3, [r7, #8]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d103      	bne.n	800ee1c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ee14:	69bb      	ldr	r3, [r7, #24]
 800ee16:	69ba      	ldr	r2, [r7, #24]
 800ee18:	601a      	str	r2, [r3, #0]
 800ee1a:	e002      	b.n	800ee22 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ee1c:	69bb      	ldr	r3, [r7, #24]
 800ee1e:	687a      	ldr	r2, [r7, #4]
 800ee20:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ee22:	69bb      	ldr	r3, [r7, #24]
 800ee24:	68fa      	ldr	r2, [r7, #12]
 800ee26:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ee28:	69bb      	ldr	r3, [r7, #24]
 800ee2a:	68ba      	ldr	r2, [r7, #8]
 800ee2c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ee2e:	2101      	movs	r1, #1
 800ee30:	69b8      	ldr	r0, [r7, #24]
 800ee32:	f7ff fec3 	bl	800ebbc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ee36:	69bb      	ldr	r3, [r7, #24]
 800ee38:	78fa      	ldrb	r2, [r7, #3]
 800ee3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ee3e:	bf00      	nop
 800ee40:	3710      	adds	r7, #16
 800ee42:	46bd      	mov	sp, r7
 800ee44:	bd80      	pop	{r7, pc}
	...

0800ee48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ee48:	b580      	push	{r7, lr}
 800ee4a:	b08e      	sub	sp, #56	@ 0x38
 800ee4c:	af00      	add	r7, sp, #0
 800ee4e:	60f8      	str	r0, [r7, #12]
 800ee50:	60b9      	str	r1, [r7, #8]
 800ee52:	607a      	str	r2, [r7, #4]
 800ee54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ee56:	2300      	movs	r3, #0
 800ee58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ee5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d10b      	bne.n	800ee7c <xQueueGenericSend+0x34>
	__asm volatile
 800ee64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee68:	f383 8811 	msr	BASEPRI, r3
 800ee6c:	f3bf 8f6f 	isb	sy
 800ee70:	f3bf 8f4f 	dsb	sy
 800ee74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ee76:	bf00      	nop
 800ee78:	bf00      	nop
 800ee7a:	e7fd      	b.n	800ee78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d103      	bne.n	800ee8a <xQueueGenericSend+0x42>
 800ee82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d101      	bne.n	800ee8e <xQueueGenericSend+0x46>
 800ee8a:	2301      	movs	r3, #1
 800ee8c:	e000      	b.n	800ee90 <xQueueGenericSend+0x48>
 800ee8e:	2300      	movs	r3, #0
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d10b      	bne.n	800eeac <xQueueGenericSend+0x64>
	__asm volatile
 800ee94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee98:	f383 8811 	msr	BASEPRI, r3
 800ee9c:	f3bf 8f6f 	isb	sy
 800eea0:	f3bf 8f4f 	dsb	sy
 800eea4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eea6:	bf00      	nop
 800eea8:	bf00      	nop
 800eeaa:	e7fd      	b.n	800eea8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	2b02      	cmp	r3, #2
 800eeb0:	d103      	bne.n	800eeba <xQueueGenericSend+0x72>
 800eeb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eeb6:	2b01      	cmp	r3, #1
 800eeb8:	d101      	bne.n	800eebe <xQueueGenericSend+0x76>
 800eeba:	2301      	movs	r3, #1
 800eebc:	e000      	b.n	800eec0 <xQueueGenericSend+0x78>
 800eebe:	2300      	movs	r3, #0
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d10b      	bne.n	800eedc <xQueueGenericSend+0x94>
	__asm volatile
 800eec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eec8:	f383 8811 	msr	BASEPRI, r3
 800eecc:	f3bf 8f6f 	isb	sy
 800eed0:	f3bf 8f4f 	dsb	sy
 800eed4:	623b      	str	r3, [r7, #32]
}
 800eed6:	bf00      	nop
 800eed8:	bf00      	nop
 800eeda:	e7fd      	b.n	800eed8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800eedc:	f001 fa7e 	bl	80103dc <xTaskGetSchedulerState>
 800eee0:	4603      	mov	r3, r0
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d102      	bne.n	800eeec <xQueueGenericSend+0xa4>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d101      	bne.n	800eef0 <xQueueGenericSend+0xa8>
 800eeec:	2301      	movs	r3, #1
 800eeee:	e000      	b.n	800eef2 <xQueueGenericSend+0xaa>
 800eef0:	2300      	movs	r3, #0
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d10b      	bne.n	800ef0e <xQueueGenericSend+0xc6>
	__asm volatile
 800eef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eefa:	f383 8811 	msr	BASEPRI, r3
 800eefe:	f3bf 8f6f 	isb	sy
 800ef02:	f3bf 8f4f 	dsb	sy
 800ef06:	61fb      	str	r3, [r7, #28]
}
 800ef08:	bf00      	nop
 800ef0a:	bf00      	nop
 800ef0c:	e7fd      	b.n	800ef0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ef0e:	f002 f9db 	bl	80112c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ef12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ef16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d302      	bcc.n	800ef24 <xQueueGenericSend+0xdc>
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	2b02      	cmp	r3, #2
 800ef22:	d129      	bne.n	800ef78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ef24:	683a      	ldr	r2, [r7, #0]
 800ef26:	68b9      	ldr	r1, [r7, #8]
 800ef28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ef2a:	f000 fa91 	bl	800f450 <prvCopyDataToQueue>
 800ef2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ef30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d010      	beq.n	800ef5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ef38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef3a:	3324      	adds	r3, #36	@ 0x24
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f001 f887 	bl	8010050 <xTaskRemoveFromEventList>
 800ef42:	4603      	mov	r3, r0
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d013      	beq.n	800ef70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ef48:	4b3f      	ldr	r3, [pc, #252]	@ (800f048 <xQueueGenericSend+0x200>)
 800ef4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef4e:	601a      	str	r2, [r3, #0]
 800ef50:	f3bf 8f4f 	dsb	sy
 800ef54:	f3bf 8f6f 	isb	sy
 800ef58:	e00a      	b.n	800ef70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ef5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d007      	beq.n	800ef70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ef60:	4b39      	ldr	r3, [pc, #228]	@ (800f048 <xQueueGenericSend+0x200>)
 800ef62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef66:	601a      	str	r2, [r3, #0]
 800ef68:	f3bf 8f4f 	dsb	sy
 800ef6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ef70:	f002 f9dc 	bl	801132c <vPortExitCritical>
				return pdPASS;
 800ef74:	2301      	movs	r3, #1
 800ef76:	e063      	b.n	800f040 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d103      	bne.n	800ef86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ef7e:	f002 f9d5 	bl	801132c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ef82:	2300      	movs	r3, #0
 800ef84:	e05c      	b.n	800f040 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ef86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d106      	bne.n	800ef9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ef8c:	f107 0314 	add.w	r3, r7, #20
 800ef90:	4618      	mov	r0, r3
 800ef92:	f001 f8c1 	bl	8010118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ef96:	2301      	movs	r3, #1
 800ef98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ef9a:	f002 f9c7 	bl	801132c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ef9e:	f000 fe29 	bl	800fbf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800efa2:	f002 f991 	bl	80112c8 <vPortEnterCritical>
 800efa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800efac:	b25b      	sxtb	r3, r3
 800efae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efb2:	d103      	bne.n	800efbc <xQueueGenericSend+0x174>
 800efb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efb6:	2200      	movs	r2, #0
 800efb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800efbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800efc2:	b25b      	sxtb	r3, r3
 800efc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efc8:	d103      	bne.n	800efd2 <xQueueGenericSend+0x18a>
 800efca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efcc:	2200      	movs	r2, #0
 800efce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800efd2:	f002 f9ab 	bl	801132c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800efd6:	1d3a      	adds	r2, r7, #4
 800efd8:	f107 0314 	add.w	r3, r7, #20
 800efdc:	4611      	mov	r1, r2
 800efde:	4618      	mov	r0, r3
 800efe0:	f001 f8b0 	bl	8010144 <xTaskCheckForTimeOut>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d124      	bne.n	800f034 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800efea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800efec:	f000 fb28 	bl	800f640 <prvIsQueueFull>
 800eff0:	4603      	mov	r3, r0
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d018      	beq.n	800f028 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800eff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff8:	3310      	adds	r3, #16
 800effa:	687a      	ldr	r2, [r7, #4]
 800effc:	4611      	mov	r1, r2
 800effe:	4618      	mov	r0, r3
 800f000:	f000 ffd4 	bl	800ffac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f004:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f006:	f000 fab3 	bl	800f570 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f00a:	f000 fe01 	bl	800fc10 <xTaskResumeAll>
 800f00e:	4603      	mov	r3, r0
 800f010:	2b00      	cmp	r3, #0
 800f012:	f47f af7c 	bne.w	800ef0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f016:	4b0c      	ldr	r3, [pc, #48]	@ (800f048 <xQueueGenericSend+0x200>)
 800f018:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f01c:	601a      	str	r2, [r3, #0]
 800f01e:	f3bf 8f4f 	dsb	sy
 800f022:	f3bf 8f6f 	isb	sy
 800f026:	e772      	b.n	800ef0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f028:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f02a:	f000 faa1 	bl	800f570 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f02e:	f000 fdef 	bl	800fc10 <xTaskResumeAll>
 800f032:	e76c      	b.n	800ef0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f034:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f036:	f000 fa9b 	bl	800f570 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f03a:	f000 fde9 	bl	800fc10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f03e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f040:	4618      	mov	r0, r3
 800f042:	3738      	adds	r7, #56	@ 0x38
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	e000ed04 	.word	0xe000ed04

0800f04c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b090      	sub	sp, #64	@ 0x40
 800f050:	af00      	add	r7, sp, #0
 800f052:	60f8      	str	r0, [r7, #12]
 800f054:	60b9      	str	r1, [r7, #8]
 800f056:	607a      	str	r2, [r7, #4]
 800f058:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f05e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f060:	2b00      	cmp	r3, #0
 800f062:	d10b      	bne.n	800f07c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f068:	f383 8811 	msr	BASEPRI, r3
 800f06c:	f3bf 8f6f 	isb	sy
 800f070:	f3bf 8f4f 	dsb	sy
 800f074:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f076:	bf00      	nop
 800f078:	bf00      	nop
 800f07a:	e7fd      	b.n	800f078 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d103      	bne.n	800f08a <xQueueGenericSendFromISR+0x3e>
 800f082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f086:	2b00      	cmp	r3, #0
 800f088:	d101      	bne.n	800f08e <xQueueGenericSendFromISR+0x42>
 800f08a:	2301      	movs	r3, #1
 800f08c:	e000      	b.n	800f090 <xQueueGenericSendFromISR+0x44>
 800f08e:	2300      	movs	r3, #0
 800f090:	2b00      	cmp	r3, #0
 800f092:	d10b      	bne.n	800f0ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f098:	f383 8811 	msr	BASEPRI, r3
 800f09c:	f3bf 8f6f 	isb	sy
 800f0a0:	f3bf 8f4f 	dsb	sy
 800f0a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f0a6:	bf00      	nop
 800f0a8:	bf00      	nop
 800f0aa:	e7fd      	b.n	800f0a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	2b02      	cmp	r3, #2
 800f0b0:	d103      	bne.n	800f0ba <xQueueGenericSendFromISR+0x6e>
 800f0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0b6:	2b01      	cmp	r3, #1
 800f0b8:	d101      	bne.n	800f0be <xQueueGenericSendFromISR+0x72>
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	e000      	b.n	800f0c0 <xQueueGenericSendFromISR+0x74>
 800f0be:	2300      	movs	r3, #0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d10b      	bne.n	800f0dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0c8:	f383 8811 	msr	BASEPRI, r3
 800f0cc:	f3bf 8f6f 	isb	sy
 800f0d0:	f3bf 8f4f 	dsb	sy
 800f0d4:	623b      	str	r3, [r7, #32]
}
 800f0d6:	bf00      	nop
 800f0d8:	bf00      	nop
 800f0da:	e7fd      	b.n	800f0d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f0dc:	f002 f9d4 	bl	8011488 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f0e0:	f3ef 8211 	mrs	r2, BASEPRI
 800f0e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0e8:	f383 8811 	msr	BASEPRI, r3
 800f0ec:	f3bf 8f6f 	isb	sy
 800f0f0:	f3bf 8f4f 	dsb	sy
 800f0f4:	61fa      	str	r2, [r7, #28]
 800f0f6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f0f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f0fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f0fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f104:	429a      	cmp	r2, r3
 800f106:	d302      	bcc.n	800f10e <xQueueGenericSendFromISR+0xc2>
 800f108:	683b      	ldr	r3, [r7, #0]
 800f10a:	2b02      	cmp	r3, #2
 800f10c:	d12f      	bne.n	800f16e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f10e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f110:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f114:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f11c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f11e:	683a      	ldr	r2, [r7, #0]
 800f120:	68b9      	ldr	r1, [r7, #8]
 800f122:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f124:	f000 f994 	bl	800f450 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f128:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f12c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f130:	d112      	bne.n	800f158 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f136:	2b00      	cmp	r3, #0
 800f138:	d016      	beq.n	800f168 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f13a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f13c:	3324      	adds	r3, #36	@ 0x24
 800f13e:	4618      	mov	r0, r3
 800f140:	f000 ff86 	bl	8010050 <xTaskRemoveFromEventList>
 800f144:	4603      	mov	r3, r0
 800f146:	2b00      	cmp	r3, #0
 800f148:	d00e      	beq.n	800f168 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d00b      	beq.n	800f168 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	2201      	movs	r2, #1
 800f154:	601a      	str	r2, [r3, #0]
 800f156:	e007      	b.n	800f168 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f158:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f15c:	3301      	adds	r3, #1
 800f15e:	b2db      	uxtb	r3, r3
 800f160:	b25a      	sxtb	r2, r3
 800f162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f164:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f168:	2301      	movs	r3, #1
 800f16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f16c:	e001      	b.n	800f172 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f16e:	2300      	movs	r3, #0
 800f170:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f174:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f176:	697b      	ldr	r3, [r7, #20]
 800f178:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f17c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f17e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f180:	4618      	mov	r0, r3
 800f182:	3740      	adds	r7, #64	@ 0x40
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}

0800f188 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b08c      	sub	sp, #48	@ 0x30
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	60f8      	str	r0, [r7, #12]
 800f190:	60b9      	str	r1, [r7, #8]
 800f192:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f194:	2300      	movs	r3, #0
 800f196:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f19c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d10b      	bne.n	800f1ba <xQueueReceive+0x32>
	__asm volatile
 800f1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a6:	f383 8811 	msr	BASEPRI, r3
 800f1aa:	f3bf 8f6f 	isb	sy
 800f1ae:	f3bf 8f4f 	dsb	sy
 800f1b2:	623b      	str	r3, [r7, #32]
}
 800f1b4:	bf00      	nop
 800f1b6:	bf00      	nop
 800f1b8:	e7fd      	b.n	800f1b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d103      	bne.n	800f1c8 <xQueueReceive+0x40>
 800f1c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d101      	bne.n	800f1cc <xQueueReceive+0x44>
 800f1c8:	2301      	movs	r3, #1
 800f1ca:	e000      	b.n	800f1ce <xQueueReceive+0x46>
 800f1cc:	2300      	movs	r3, #0
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d10b      	bne.n	800f1ea <xQueueReceive+0x62>
	__asm volatile
 800f1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1d6:	f383 8811 	msr	BASEPRI, r3
 800f1da:	f3bf 8f6f 	isb	sy
 800f1de:	f3bf 8f4f 	dsb	sy
 800f1e2:	61fb      	str	r3, [r7, #28]
}
 800f1e4:	bf00      	nop
 800f1e6:	bf00      	nop
 800f1e8:	e7fd      	b.n	800f1e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f1ea:	f001 f8f7 	bl	80103dc <xTaskGetSchedulerState>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d102      	bne.n	800f1fa <xQueueReceive+0x72>
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d101      	bne.n	800f1fe <xQueueReceive+0x76>
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	e000      	b.n	800f200 <xQueueReceive+0x78>
 800f1fe:	2300      	movs	r3, #0
 800f200:	2b00      	cmp	r3, #0
 800f202:	d10b      	bne.n	800f21c <xQueueReceive+0x94>
	__asm volatile
 800f204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f208:	f383 8811 	msr	BASEPRI, r3
 800f20c:	f3bf 8f6f 	isb	sy
 800f210:	f3bf 8f4f 	dsb	sy
 800f214:	61bb      	str	r3, [r7, #24]
}
 800f216:	bf00      	nop
 800f218:	bf00      	nop
 800f21a:	e7fd      	b.n	800f218 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f21c:	f002 f854 	bl	80112c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f224:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d01f      	beq.n	800f26c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f22c:	68b9      	ldr	r1, [r7, #8]
 800f22e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f230:	f000 f978 	bl	800f524 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f236:	1e5a      	subs	r2, r3, #1
 800f238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f23a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f23e:	691b      	ldr	r3, [r3, #16]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d00f      	beq.n	800f264 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f246:	3310      	adds	r3, #16
 800f248:	4618      	mov	r0, r3
 800f24a:	f000 ff01 	bl	8010050 <xTaskRemoveFromEventList>
 800f24e:	4603      	mov	r3, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	d007      	beq.n	800f264 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f254:	4b3c      	ldr	r3, [pc, #240]	@ (800f348 <xQueueReceive+0x1c0>)
 800f256:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f25a:	601a      	str	r2, [r3, #0]
 800f25c:	f3bf 8f4f 	dsb	sy
 800f260:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f264:	f002 f862 	bl	801132c <vPortExitCritical>
				return pdPASS;
 800f268:	2301      	movs	r3, #1
 800f26a:	e069      	b.n	800f340 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d103      	bne.n	800f27a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f272:	f002 f85b 	bl	801132c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f276:	2300      	movs	r3, #0
 800f278:	e062      	b.n	800f340 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f27a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d106      	bne.n	800f28e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f280:	f107 0310 	add.w	r3, r7, #16
 800f284:	4618      	mov	r0, r3
 800f286:	f000 ff47 	bl	8010118 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f28a:	2301      	movs	r3, #1
 800f28c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f28e:	f002 f84d 	bl	801132c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f292:	f000 fcaf 	bl	800fbf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f296:	f002 f817 	bl	80112c8 <vPortEnterCritical>
 800f29a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f29c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f2a0:	b25b      	sxtb	r3, r3
 800f2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2a6:	d103      	bne.n	800f2b0 <xQueueReceive+0x128>
 800f2a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f2b6:	b25b      	sxtb	r3, r3
 800f2b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2bc:	d103      	bne.n	800f2c6 <xQueueReceive+0x13e>
 800f2be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2c0:	2200      	movs	r2, #0
 800f2c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f2c6:	f002 f831 	bl	801132c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f2ca:	1d3a      	adds	r2, r7, #4
 800f2cc:	f107 0310 	add.w	r3, r7, #16
 800f2d0:	4611      	mov	r1, r2
 800f2d2:	4618      	mov	r0, r3
 800f2d4:	f000 ff36 	bl	8010144 <xTaskCheckForTimeOut>
 800f2d8:	4603      	mov	r3, r0
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d123      	bne.n	800f326 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f2de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2e0:	f000 f998 	bl	800f614 <prvIsQueueEmpty>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d017      	beq.n	800f31a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f2ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2ec:	3324      	adds	r3, #36	@ 0x24
 800f2ee:	687a      	ldr	r2, [r7, #4]
 800f2f0:	4611      	mov	r1, r2
 800f2f2:	4618      	mov	r0, r3
 800f2f4:	f000 fe5a 	bl	800ffac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f2f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2fa:	f000 f939 	bl	800f570 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f2fe:	f000 fc87 	bl	800fc10 <xTaskResumeAll>
 800f302:	4603      	mov	r3, r0
 800f304:	2b00      	cmp	r3, #0
 800f306:	d189      	bne.n	800f21c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f308:	4b0f      	ldr	r3, [pc, #60]	@ (800f348 <xQueueReceive+0x1c0>)
 800f30a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f30e:	601a      	str	r2, [r3, #0]
 800f310:	f3bf 8f4f 	dsb	sy
 800f314:	f3bf 8f6f 	isb	sy
 800f318:	e780      	b.n	800f21c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f31a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f31c:	f000 f928 	bl	800f570 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f320:	f000 fc76 	bl	800fc10 <xTaskResumeAll>
 800f324:	e77a      	b.n	800f21c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f326:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f328:	f000 f922 	bl	800f570 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f32c:	f000 fc70 	bl	800fc10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f330:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f332:	f000 f96f 	bl	800f614 <prvIsQueueEmpty>
 800f336:	4603      	mov	r3, r0
 800f338:	2b00      	cmp	r3, #0
 800f33a:	f43f af6f 	beq.w	800f21c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f33e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f340:	4618      	mov	r0, r3
 800f342:	3730      	adds	r7, #48	@ 0x30
 800f344:	46bd      	mov	sp, r7
 800f346:	bd80      	pop	{r7, pc}
 800f348:	e000ed04 	.word	0xe000ed04

0800f34c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b08e      	sub	sp, #56	@ 0x38
 800f350:	af00      	add	r7, sp, #0
 800f352:	60f8      	str	r0, [r7, #12]
 800f354:	60b9      	str	r1, [r7, #8]
 800f356:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d10b      	bne.n	800f37a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f366:	f383 8811 	msr	BASEPRI, r3
 800f36a:	f3bf 8f6f 	isb	sy
 800f36e:	f3bf 8f4f 	dsb	sy
 800f372:	623b      	str	r3, [r7, #32]
}
 800f374:	bf00      	nop
 800f376:	bf00      	nop
 800f378:	e7fd      	b.n	800f376 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f37a:	68bb      	ldr	r3, [r7, #8]
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d103      	bne.n	800f388 <xQueueReceiveFromISR+0x3c>
 800f380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f384:	2b00      	cmp	r3, #0
 800f386:	d101      	bne.n	800f38c <xQueueReceiveFromISR+0x40>
 800f388:	2301      	movs	r3, #1
 800f38a:	e000      	b.n	800f38e <xQueueReceiveFromISR+0x42>
 800f38c:	2300      	movs	r3, #0
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d10b      	bne.n	800f3aa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f396:	f383 8811 	msr	BASEPRI, r3
 800f39a:	f3bf 8f6f 	isb	sy
 800f39e:	f3bf 8f4f 	dsb	sy
 800f3a2:	61fb      	str	r3, [r7, #28]
}
 800f3a4:	bf00      	nop
 800f3a6:	bf00      	nop
 800f3a8:	e7fd      	b.n	800f3a6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f3aa:	f002 f86d 	bl	8011488 <vPortValidateInterruptPriority>
	__asm volatile
 800f3ae:	f3ef 8211 	mrs	r2, BASEPRI
 800f3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3b6:	f383 8811 	msr	BASEPRI, r3
 800f3ba:	f3bf 8f6f 	isb	sy
 800f3be:	f3bf 8f4f 	dsb	sy
 800f3c2:	61ba      	str	r2, [r7, #24]
 800f3c4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f3c6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f3c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3ce:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d02f      	beq.n	800f436 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f3dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f3e0:	68b9      	ldr	r1, [r7, #8]
 800f3e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3e4:	f000 f89e 	bl	800f524 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3ea:	1e5a      	subs	r2, r3, #1
 800f3ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3ee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f3f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f3f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3f8:	d112      	bne.n	800f420 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3fc:	691b      	ldr	r3, [r3, #16]
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d016      	beq.n	800f430 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f404:	3310      	adds	r3, #16
 800f406:	4618      	mov	r0, r3
 800f408:	f000 fe22 	bl	8010050 <xTaskRemoveFromEventList>
 800f40c:	4603      	mov	r3, r0
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d00e      	beq.n	800f430 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	2b00      	cmp	r3, #0
 800f416:	d00b      	beq.n	800f430 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2201      	movs	r2, #1
 800f41c:	601a      	str	r2, [r3, #0]
 800f41e:	e007      	b.n	800f430 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f424:	3301      	adds	r3, #1
 800f426:	b2db      	uxtb	r3, r3
 800f428:	b25a      	sxtb	r2, r3
 800f42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f42c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f430:	2301      	movs	r3, #1
 800f432:	637b      	str	r3, [r7, #52]	@ 0x34
 800f434:	e001      	b.n	800f43a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f436:	2300      	movs	r3, #0
 800f438:	637b      	str	r3, [r7, #52]	@ 0x34
 800f43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f43c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f43e:	693b      	ldr	r3, [r7, #16]
 800f440:	f383 8811 	msr	BASEPRI, r3
}
 800f444:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3738      	adds	r7, #56	@ 0x38
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bd80      	pop	{r7, pc}

0800f450 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b086      	sub	sp, #24
 800f454:	af00      	add	r7, sp, #0
 800f456:	60f8      	str	r0, [r7, #12]
 800f458:	60b9      	str	r1, [r7, #8]
 800f45a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f45c:	2300      	movs	r3, #0
 800f45e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f464:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d10d      	bne.n	800f48a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	2b00      	cmp	r3, #0
 800f474:	d14d      	bne.n	800f512 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	689b      	ldr	r3, [r3, #8]
 800f47a:	4618      	mov	r0, r3
 800f47c:	f000 ffcc 	bl	8010418 <xTaskPriorityDisinherit>
 800f480:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	2200      	movs	r2, #0
 800f486:	609a      	str	r2, [r3, #8]
 800f488:	e043      	b.n	800f512 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d119      	bne.n	800f4c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	6858      	ldr	r0, [r3, #4]
 800f494:	68fb      	ldr	r3, [r7, #12]
 800f496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f498:	461a      	mov	r2, r3
 800f49a:	68b9      	ldr	r1, [r7, #8]
 800f49c:	f002 fe3f 	bl	801211e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	685a      	ldr	r2, [r3, #4]
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4a8:	441a      	add	r2, r3
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	685a      	ldr	r2, [r3, #4]
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	689b      	ldr	r3, [r3, #8]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d32b      	bcc.n	800f512 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	681a      	ldr	r2, [r3, #0]
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	605a      	str	r2, [r3, #4]
 800f4c2:	e026      	b.n	800f512 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f4c4:	68fb      	ldr	r3, [r7, #12]
 800f4c6:	68d8      	ldr	r0, [r3, #12]
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	68b9      	ldr	r1, [r7, #8]
 800f4d0:	f002 fe25 	bl	801211e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	68da      	ldr	r2, [r3, #12]
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4dc:	425b      	negs	r3, r3
 800f4de:	441a      	add	r2, r3
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	68da      	ldr	r2, [r3, #12]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	429a      	cmp	r2, r3
 800f4ee:	d207      	bcs.n	800f500 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	689a      	ldr	r2, [r3, #8]
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4f8:	425b      	negs	r3, r3
 800f4fa:	441a      	add	r2, r3
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	2b02      	cmp	r3, #2
 800f504:	d105      	bne.n	800f512 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f506:	693b      	ldr	r3, [r7, #16]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d002      	beq.n	800f512 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f50c:	693b      	ldr	r3, [r7, #16]
 800f50e:	3b01      	subs	r3, #1
 800f510:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f512:	693b      	ldr	r3, [r7, #16]
 800f514:	1c5a      	adds	r2, r3, #1
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f51a:	697b      	ldr	r3, [r7, #20]
}
 800f51c:	4618      	mov	r0, r3
 800f51e:	3718      	adds	r7, #24
 800f520:	46bd      	mov	sp, r7
 800f522:	bd80      	pop	{r7, pc}

0800f524 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b082      	sub	sp, #8
 800f528:	af00      	add	r7, sp, #0
 800f52a:	6078      	str	r0, [r7, #4]
 800f52c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f532:	2b00      	cmp	r3, #0
 800f534:	d018      	beq.n	800f568 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	68da      	ldr	r2, [r3, #12]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f53e:	441a      	add	r2, r3
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	68da      	ldr	r2, [r3, #12]
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	689b      	ldr	r3, [r3, #8]
 800f54c:	429a      	cmp	r2, r3
 800f54e:	d303      	bcc.n	800f558 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	681a      	ldr	r2, [r3, #0]
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	68d9      	ldr	r1, [r3, #12]
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f560:	461a      	mov	r2, r3
 800f562:	6838      	ldr	r0, [r7, #0]
 800f564:	f002 fddb 	bl	801211e <memcpy>
	}
}
 800f568:	bf00      	nop
 800f56a:	3708      	adds	r7, #8
 800f56c:	46bd      	mov	sp, r7
 800f56e:	bd80      	pop	{r7, pc}

0800f570 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f570:	b580      	push	{r7, lr}
 800f572:	b084      	sub	sp, #16
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f578:	f001 fea6 	bl	80112c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f582:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f584:	e011      	b.n	800f5aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d012      	beq.n	800f5b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	3324      	adds	r3, #36	@ 0x24
 800f592:	4618      	mov	r0, r3
 800f594:	f000 fd5c 	bl	8010050 <xTaskRemoveFromEventList>
 800f598:	4603      	mov	r3, r0
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d001      	beq.n	800f5a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f59e:	f000 fe35 	bl	801020c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f5a2:	7bfb      	ldrb	r3, [r7, #15]
 800f5a4:	3b01      	subs	r3, #1
 800f5a6:	b2db      	uxtb	r3, r3
 800f5a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f5aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	dce9      	bgt.n	800f586 <prvUnlockQueue+0x16>
 800f5b2:	e000      	b.n	800f5b6 <prvUnlockQueue+0x46>
					break;
 800f5b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	22ff      	movs	r2, #255	@ 0xff
 800f5ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f5be:	f001 feb5 	bl	801132c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f5c2:	f001 fe81 	bl	80112c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f5cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f5ce:	e011      	b.n	800f5f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	691b      	ldr	r3, [r3, #16]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d012      	beq.n	800f5fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	3310      	adds	r3, #16
 800f5dc:	4618      	mov	r0, r3
 800f5de:	f000 fd37 	bl	8010050 <xTaskRemoveFromEventList>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d001      	beq.n	800f5ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f5e8:	f000 fe10 	bl	801020c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f5ec:	7bbb      	ldrb	r3, [r7, #14]
 800f5ee:	3b01      	subs	r3, #1
 800f5f0:	b2db      	uxtb	r3, r3
 800f5f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f5f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	dce9      	bgt.n	800f5d0 <prvUnlockQueue+0x60>
 800f5fc:	e000      	b.n	800f600 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f5fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	22ff      	movs	r2, #255	@ 0xff
 800f604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f608:	f001 fe90 	bl	801132c <vPortExitCritical>
}
 800f60c:	bf00      	nop
 800f60e:	3710      	adds	r7, #16
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}

0800f614 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b084      	sub	sp, #16
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f61c:	f001 fe54 	bl	80112c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f624:	2b00      	cmp	r3, #0
 800f626:	d102      	bne.n	800f62e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f628:	2301      	movs	r3, #1
 800f62a:	60fb      	str	r3, [r7, #12]
 800f62c:	e001      	b.n	800f632 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f62e:	2300      	movs	r3, #0
 800f630:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f632:	f001 fe7b 	bl	801132c <vPortExitCritical>

	return xReturn;
 800f636:	68fb      	ldr	r3, [r7, #12]
}
 800f638:	4618      	mov	r0, r3
 800f63a:	3710      	adds	r7, #16
 800f63c:	46bd      	mov	sp, r7
 800f63e:	bd80      	pop	{r7, pc}

0800f640 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b084      	sub	sp, #16
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f648:	f001 fe3e 	bl	80112c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f654:	429a      	cmp	r2, r3
 800f656:	d102      	bne.n	800f65e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f658:	2301      	movs	r3, #1
 800f65a:	60fb      	str	r3, [r7, #12]
 800f65c:	e001      	b.n	800f662 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f65e:	2300      	movs	r3, #0
 800f660:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f662:	f001 fe63 	bl	801132c <vPortExitCritical>

	return xReturn;
 800f666:	68fb      	ldr	r3, [r7, #12]
}
 800f668:	4618      	mov	r0, r3
 800f66a:	3710      	adds	r7, #16
 800f66c:	46bd      	mov	sp, r7
 800f66e:	bd80      	pop	{r7, pc}

0800f670 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f670:	b480      	push	{r7}
 800f672:	b085      	sub	sp, #20
 800f674:	af00      	add	r7, sp, #0
 800f676:	6078      	str	r0, [r7, #4]
 800f678:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f67a:	2300      	movs	r3, #0
 800f67c:	60fb      	str	r3, [r7, #12]
 800f67e:	e014      	b.n	800f6aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f680:	4a0f      	ldr	r2, [pc, #60]	@ (800f6c0 <vQueueAddToRegistry+0x50>)
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d10b      	bne.n	800f6a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f68c:	490c      	ldr	r1, [pc, #48]	@ (800f6c0 <vQueueAddToRegistry+0x50>)
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	683a      	ldr	r2, [r7, #0]
 800f692:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f696:	4a0a      	ldr	r2, [pc, #40]	@ (800f6c0 <vQueueAddToRegistry+0x50>)
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	00db      	lsls	r3, r3, #3
 800f69c:	4413      	add	r3, r2
 800f69e:	687a      	ldr	r2, [r7, #4]
 800f6a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f6a2:	e006      	b.n	800f6b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	3301      	adds	r3, #1
 800f6a8:	60fb      	str	r3, [r7, #12]
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	2b07      	cmp	r3, #7
 800f6ae:	d9e7      	bls.n	800f680 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f6b0:	bf00      	nop
 800f6b2:	bf00      	nop
 800f6b4:	3714      	adds	r7, #20
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6bc:	4770      	bx	lr
 800f6be:	bf00      	nop
 800f6c0:	20001b50 	.word	0x20001b50

0800f6c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b086      	sub	sp, #24
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	60f8      	str	r0, [r7, #12]
 800f6cc:	60b9      	str	r1, [r7, #8]
 800f6ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f6d4:	f001 fdf8 	bl	80112c8 <vPortEnterCritical>
 800f6d8:	697b      	ldr	r3, [r7, #20]
 800f6da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f6de:	b25b      	sxtb	r3, r3
 800f6e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6e4:	d103      	bne.n	800f6ee <vQueueWaitForMessageRestricted+0x2a>
 800f6e6:	697b      	ldr	r3, [r7, #20]
 800f6e8:	2200      	movs	r2, #0
 800f6ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f6ee:	697b      	ldr	r3, [r7, #20]
 800f6f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f6f4:	b25b      	sxtb	r3, r3
 800f6f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6fa:	d103      	bne.n	800f704 <vQueueWaitForMessageRestricted+0x40>
 800f6fc:	697b      	ldr	r3, [r7, #20]
 800f6fe:	2200      	movs	r2, #0
 800f700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f704:	f001 fe12 	bl	801132c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f708:	697b      	ldr	r3, [r7, #20]
 800f70a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d106      	bne.n	800f71e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f710:	697b      	ldr	r3, [r7, #20]
 800f712:	3324      	adds	r3, #36	@ 0x24
 800f714:	687a      	ldr	r2, [r7, #4]
 800f716:	68b9      	ldr	r1, [r7, #8]
 800f718:	4618      	mov	r0, r3
 800f71a:	f000 fc6d 	bl	800fff8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f71e:	6978      	ldr	r0, [r7, #20]
 800f720:	f7ff ff26 	bl	800f570 <prvUnlockQueue>
	}
 800f724:	bf00      	nop
 800f726:	3718      	adds	r7, #24
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b08e      	sub	sp, #56	@ 0x38
 800f730:	af04      	add	r7, sp, #16
 800f732:	60f8      	str	r0, [r7, #12]
 800f734:	60b9      	str	r1, [r7, #8]
 800f736:	607a      	str	r2, [r7, #4]
 800f738:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f73a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d10b      	bne.n	800f758 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f744:	f383 8811 	msr	BASEPRI, r3
 800f748:	f3bf 8f6f 	isb	sy
 800f74c:	f3bf 8f4f 	dsb	sy
 800f750:	623b      	str	r3, [r7, #32]
}
 800f752:	bf00      	nop
 800f754:	bf00      	nop
 800f756:	e7fd      	b.n	800f754 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d10b      	bne.n	800f776 <xTaskCreateStatic+0x4a>
	__asm volatile
 800f75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f762:	f383 8811 	msr	BASEPRI, r3
 800f766:	f3bf 8f6f 	isb	sy
 800f76a:	f3bf 8f4f 	dsb	sy
 800f76e:	61fb      	str	r3, [r7, #28]
}
 800f770:	bf00      	nop
 800f772:	bf00      	nop
 800f774:	e7fd      	b.n	800f772 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f776:	23a8      	movs	r3, #168	@ 0xa8
 800f778:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	2ba8      	cmp	r3, #168	@ 0xa8
 800f77e:	d00b      	beq.n	800f798 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f784:	f383 8811 	msr	BASEPRI, r3
 800f788:	f3bf 8f6f 	isb	sy
 800f78c:	f3bf 8f4f 	dsb	sy
 800f790:	61bb      	str	r3, [r7, #24]
}
 800f792:	bf00      	nop
 800f794:	bf00      	nop
 800f796:	e7fd      	b.n	800f794 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f798:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d01e      	beq.n	800f7de <xTaskCreateStatic+0xb2>
 800f7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d01b      	beq.n	800f7de <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f7a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f7aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f7ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f7b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7b2:	2202      	movs	r2, #2
 800f7b4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	9303      	str	r3, [sp, #12]
 800f7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7be:	9302      	str	r3, [sp, #8]
 800f7c0:	f107 0314 	add.w	r3, r7, #20
 800f7c4:	9301      	str	r3, [sp, #4]
 800f7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7c8:	9300      	str	r3, [sp, #0]
 800f7ca:	683b      	ldr	r3, [r7, #0]
 800f7cc:	687a      	ldr	r2, [r7, #4]
 800f7ce:	68b9      	ldr	r1, [r7, #8]
 800f7d0:	68f8      	ldr	r0, [r7, #12]
 800f7d2:	f000 f851 	bl	800f878 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f7d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7d8:	f000 f8f6 	bl	800f9c8 <prvAddNewTaskToReadyList>
 800f7dc:	e001      	b.n	800f7e2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f7e2:	697b      	ldr	r3, [r7, #20]
	}
 800f7e4:	4618      	mov	r0, r3
 800f7e6:	3728      	adds	r7, #40	@ 0x28
 800f7e8:	46bd      	mov	sp, r7
 800f7ea:	bd80      	pop	{r7, pc}

0800f7ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f7ec:	b580      	push	{r7, lr}
 800f7ee:	b08c      	sub	sp, #48	@ 0x30
 800f7f0:	af04      	add	r7, sp, #16
 800f7f2:	60f8      	str	r0, [r7, #12]
 800f7f4:	60b9      	str	r1, [r7, #8]
 800f7f6:	603b      	str	r3, [r7, #0]
 800f7f8:	4613      	mov	r3, r2
 800f7fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f7fc:	88fb      	ldrh	r3, [r7, #6]
 800f7fe:	009b      	lsls	r3, r3, #2
 800f800:	4618      	mov	r0, r3
 800f802:	f001 fe83 	bl	801150c <pvPortMalloc>
 800f806:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f808:	697b      	ldr	r3, [r7, #20]
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d00e      	beq.n	800f82c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f80e:	20a8      	movs	r0, #168	@ 0xa8
 800f810:	f001 fe7c 	bl	801150c <pvPortMalloc>
 800f814:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f816:	69fb      	ldr	r3, [r7, #28]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d003      	beq.n	800f824 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f81c:	69fb      	ldr	r3, [r7, #28]
 800f81e:	697a      	ldr	r2, [r7, #20]
 800f820:	631a      	str	r2, [r3, #48]	@ 0x30
 800f822:	e005      	b.n	800f830 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f824:	6978      	ldr	r0, [r7, #20]
 800f826:	f001 ff3f 	bl	80116a8 <vPortFree>
 800f82a:	e001      	b.n	800f830 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f82c:	2300      	movs	r3, #0
 800f82e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f830:	69fb      	ldr	r3, [r7, #28]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d017      	beq.n	800f866 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f836:	69fb      	ldr	r3, [r7, #28]
 800f838:	2200      	movs	r2, #0
 800f83a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f83e:	88fa      	ldrh	r2, [r7, #6]
 800f840:	2300      	movs	r3, #0
 800f842:	9303      	str	r3, [sp, #12]
 800f844:	69fb      	ldr	r3, [r7, #28]
 800f846:	9302      	str	r3, [sp, #8]
 800f848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f84a:	9301      	str	r3, [sp, #4]
 800f84c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f84e:	9300      	str	r3, [sp, #0]
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	68b9      	ldr	r1, [r7, #8]
 800f854:	68f8      	ldr	r0, [r7, #12]
 800f856:	f000 f80f 	bl	800f878 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f85a:	69f8      	ldr	r0, [r7, #28]
 800f85c:	f000 f8b4 	bl	800f9c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f860:	2301      	movs	r3, #1
 800f862:	61bb      	str	r3, [r7, #24]
 800f864:	e002      	b.n	800f86c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f866:	f04f 33ff 	mov.w	r3, #4294967295
 800f86a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f86c:	69bb      	ldr	r3, [r7, #24]
	}
 800f86e:	4618      	mov	r0, r3
 800f870:	3720      	adds	r7, #32
 800f872:	46bd      	mov	sp, r7
 800f874:	bd80      	pop	{r7, pc}
	...

0800f878 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b088      	sub	sp, #32
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	60f8      	str	r0, [r7, #12]
 800f880:	60b9      	str	r1, [r7, #8]
 800f882:	607a      	str	r2, [r7, #4]
 800f884:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f888:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	009b      	lsls	r3, r3, #2
 800f88e:	461a      	mov	r2, r3
 800f890:	21a5      	movs	r1, #165	@ 0xa5
 800f892:	f002 fae5 	bl	8011e60 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f898:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f8a0:	3b01      	subs	r3, #1
 800f8a2:	009b      	lsls	r3, r3, #2
 800f8a4:	4413      	add	r3, r2
 800f8a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f8a8:	69bb      	ldr	r3, [r7, #24]
 800f8aa:	f023 0307 	bic.w	r3, r3, #7
 800f8ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f8b0:	69bb      	ldr	r3, [r7, #24]
 800f8b2:	f003 0307 	and.w	r3, r3, #7
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d00b      	beq.n	800f8d2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f8ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8be:	f383 8811 	msr	BASEPRI, r3
 800f8c2:	f3bf 8f6f 	isb	sy
 800f8c6:	f3bf 8f4f 	dsb	sy
 800f8ca:	617b      	str	r3, [r7, #20]
}
 800f8cc:	bf00      	nop
 800f8ce:	bf00      	nop
 800f8d0:	e7fd      	b.n	800f8ce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d01f      	beq.n	800f918 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f8d8:	2300      	movs	r3, #0
 800f8da:	61fb      	str	r3, [r7, #28]
 800f8dc:	e012      	b.n	800f904 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f8de:	68ba      	ldr	r2, [r7, #8]
 800f8e0:	69fb      	ldr	r3, [r7, #28]
 800f8e2:	4413      	add	r3, r2
 800f8e4:	7819      	ldrb	r1, [r3, #0]
 800f8e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8e8:	69fb      	ldr	r3, [r7, #28]
 800f8ea:	4413      	add	r3, r2
 800f8ec:	3334      	adds	r3, #52	@ 0x34
 800f8ee:	460a      	mov	r2, r1
 800f8f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f8f2:	68ba      	ldr	r2, [r7, #8]
 800f8f4:	69fb      	ldr	r3, [r7, #28]
 800f8f6:	4413      	add	r3, r2
 800f8f8:	781b      	ldrb	r3, [r3, #0]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d006      	beq.n	800f90c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f8fe:	69fb      	ldr	r3, [r7, #28]
 800f900:	3301      	adds	r3, #1
 800f902:	61fb      	str	r3, [r7, #28]
 800f904:	69fb      	ldr	r3, [r7, #28]
 800f906:	2b0f      	cmp	r3, #15
 800f908:	d9e9      	bls.n	800f8de <prvInitialiseNewTask+0x66>
 800f90a:	e000      	b.n	800f90e <prvInitialiseNewTask+0x96>
			{
				break;
 800f90c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f910:	2200      	movs	r2, #0
 800f912:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f916:	e003      	b.n	800f920 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f91a:	2200      	movs	r2, #0
 800f91c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f922:	2b37      	cmp	r3, #55	@ 0x37
 800f924:	d901      	bls.n	800f92a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f926:	2337      	movs	r3, #55	@ 0x37
 800f928:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f92c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f92e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f932:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f934:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f938:	2200      	movs	r2, #0
 800f93a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f93c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f93e:	3304      	adds	r3, #4
 800f940:	4618      	mov	r0, r3
 800f942:	f7ff f8a7 	bl	800ea94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f948:	3318      	adds	r3, #24
 800f94a:	4618      	mov	r0, r3
 800f94c:	f7ff f8a2 	bl	800ea94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f954:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f958:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f95e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f962:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f964:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f968:	2200      	movs	r2, #0
 800f96a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f96e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f970:	2200      	movs	r2, #0
 800f972:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f978:	3354      	adds	r3, #84	@ 0x54
 800f97a:	224c      	movs	r2, #76	@ 0x4c
 800f97c:	2100      	movs	r1, #0
 800f97e:	4618      	mov	r0, r3
 800f980:	f002 fa6e 	bl	8011e60 <memset>
 800f984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f986:	4a0d      	ldr	r2, [pc, #52]	@ (800f9bc <prvInitialiseNewTask+0x144>)
 800f988:	659a      	str	r2, [r3, #88]	@ 0x58
 800f98a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f98c:	4a0c      	ldr	r2, [pc, #48]	@ (800f9c0 <prvInitialiseNewTask+0x148>)
 800f98e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f992:	4a0c      	ldr	r2, [pc, #48]	@ (800f9c4 <prvInitialiseNewTask+0x14c>)
 800f994:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f996:	683a      	ldr	r2, [r7, #0]
 800f998:	68f9      	ldr	r1, [r7, #12]
 800f99a:	69b8      	ldr	r0, [r7, #24]
 800f99c:	f001 fb62 	bl	8011064 <pxPortInitialiseStack>
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d002      	beq.n	800f9b2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f9b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f9b2:	bf00      	nop
 800f9b4:	3720      	adds	r7, #32
 800f9b6:	46bd      	mov	sp, r7
 800f9b8:	bd80      	pop	{r7, pc}
 800f9ba:	bf00      	nop
 800f9bc:	20006064 	.word	0x20006064
 800f9c0:	200060cc 	.word	0x200060cc
 800f9c4:	20006134 	.word	0x20006134

0800f9c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b082      	sub	sp, #8
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f9d0:	f001 fc7a 	bl	80112c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f9d4:	4b2d      	ldr	r3, [pc, #180]	@ (800fa8c <prvAddNewTaskToReadyList+0xc4>)
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	3301      	adds	r3, #1
 800f9da:	4a2c      	ldr	r2, [pc, #176]	@ (800fa8c <prvAddNewTaskToReadyList+0xc4>)
 800f9dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f9de:	4b2c      	ldr	r3, [pc, #176]	@ (800fa90 <prvAddNewTaskToReadyList+0xc8>)
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d109      	bne.n	800f9fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f9e6:	4a2a      	ldr	r2, [pc, #168]	@ (800fa90 <prvAddNewTaskToReadyList+0xc8>)
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f9ec:	4b27      	ldr	r3, [pc, #156]	@ (800fa8c <prvAddNewTaskToReadyList+0xc4>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	2b01      	cmp	r3, #1
 800f9f2:	d110      	bne.n	800fa16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f9f4:	f000 fc2e 	bl	8010254 <prvInitialiseTaskLists>
 800f9f8:	e00d      	b.n	800fa16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f9fa:	4b26      	ldr	r3, [pc, #152]	@ (800fa94 <prvAddNewTaskToReadyList+0xcc>)
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d109      	bne.n	800fa16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fa02:	4b23      	ldr	r3, [pc, #140]	@ (800fa90 <prvAddNewTaskToReadyList+0xc8>)
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d802      	bhi.n	800fa16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fa10:	4a1f      	ldr	r2, [pc, #124]	@ (800fa90 <prvAddNewTaskToReadyList+0xc8>)
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fa16:	4b20      	ldr	r3, [pc, #128]	@ (800fa98 <prvAddNewTaskToReadyList+0xd0>)
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	3301      	adds	r3, #1
 800fa1c:	4a1e      	ldr	r2, [pc, #120]	@ (800fa98 <prvAddNewTaskToReadyList+0xd0>)
 800fa1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fa20:	4b1d      	ldr	r3, [pc, #116]	@ (800fa98 <prvAddNewTaskToReadyList+0xd0>)
 800fa22:	681a      	ldr	r2, [r3, #0]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa2c:	4b1b      	ldr	r3, [pc, #108]	@ (800fa9c <prvAddNewTaskToReadyList+0xd4>)
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	429a      	cmp	r2, r3
 800fa32:	d903      	bls.n	800fa3c <prvAddNewTaskToReadyList+0x74>
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa38:	4a18      	ldr	r2, [pc, #96]	@ (800fa9c <prvAddNewTaskToReadyList+0xd4>)
 800fa3a:	6013      	str	r3, [r2, #0]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa40:	4613      	mov	r3, r2
 800fa42:	009b      	lsls	r3, r3, #2
 800fa44:	4413      	add	r3, r2
 800fa46:	009b      	lsls	r3, r3, #2
 800fa48:	4a15      	ldr	r2, [pc, #84]	@ (800faa0 <prvAddNewTaskToReadyList+0xd8>)
 800fa4a:	441a      	add	r2, r3
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	3304      	adds	r3, #4
 800fa50:	4619      	mov	r1, r3
 800fa52:	4610      	mov	r0, r2
 800fa54:	f7ff f82b 	bl	800eaae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fa58:	f001 fc68 	bl	801132c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fa5c:	4b0d      	ldr	r3, [pc, #52]	@ (800fa94 <prvAddNewTaskToReadyList+0xcc>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d00e      	beq.n	800fa82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fa64:	4b0a      	ldr	r3, [pc, #40]	@ (800fa90 <prvAddNewTaskToReadyList+0xc8>)
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa6e:	429a      	cmp	r2, r3
 800fa70:	d207      	bcs.n	800fa82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fa72:	4b0c      	ldr	r3, [pc, #48]	@ (800faa4 <prvAddNewTaskToReadyList+0xdc>)
 800fa74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fa78:	601a      	str	r2, [r3, #0]
 800fa7a:	f3bf 8f4f 	dsb	sy
 800fa7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fa82:	bf00      	nop
 800fa84:	3708      	adds	r7, #8
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}
 800fa8a:	bf00      	nop
 800fa8c:	20002064 	.word	0x20002064
 800fa90:	20001b90 	.word	0x20001b90
 800fa94:	20002070 	.word	0x20002070
 800fa98:	20002080 	.word	0x20002080
 800fa9c:	2000206c 	.word	0x2000206c
 800faa0:	20001b94 	.word	0x20001b94
 800faa4:	e000ed04 	.word	0xe000ed04

0800faa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b084      	sub	sp, #16
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fab0:	2300      	movs	r3, #0
 800fab2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d018      	beq.n	800faec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800faba:	4b14      	ldr	r3, [pc, #80]	@ (800fb0c <vTaskDelay+0x64>)
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d00b      	beq.n	800fada <vTaskDelay+0x32>
	__asm volatile
 800fac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fac6:	f383 8811 	msr	BASEPRI, r3
 800faca:	f3bf 8f6f 	isb	sy
 800face:	f3bf 8f4f 	dsb	sy
 800fad2:	60bb      	str	r3, [r7, #8]
}
 800fad4:	bf00      	nop
 800fad6:	bf00      	nop
 800fad8:	e7fd      	b.n	800fad6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fada:	f000 f88b 	bl	800fbf4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fade:	2100      	movs	r1, #0
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f000 ff11 	bl	8010908 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fae6:	f000 f893 	bl	800fc10 <xTaskResumeAll>
 800faea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d107      	bne.n	800fb02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800faf2:	4b07      	ldr	r3, [pc, #28]	@ (800fb10 <vTaskDelay+0x68>)
 800faf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800faf8:	601a      	str	r2, [r3, #0]
 800fafa:	f3bf 8f4f 	dsb	sy
 800fafe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fb02:	bf00      	nop
 800fb04:	3710      	adds	r7, #16
 800fb06:	46bd      	mov	sp, r7
 800fb08:	bd80      	pop	{r7, pc}
 800fb0a:	bf00      	nop
 800fb0c:	2000208c 	.word	0x2000208c
 800fb10:	e000ed04 	.word	0xe000ed04

0800fb14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b08a      	sub	sp, #40	@ 0x28
 800fb18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fb22:	463a      	mov	r2, r7
 800fb24:	1d39      	adds	r1, r7, #4
 800fb26:	f107 0308 	add.w	r3, r7, #8
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	f7fe ff5e 	bl	800e9ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fb30:	6839      	ldr	r1, [r7, #0]
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	68ba      	ldr	r2, [r7, #8]
 800fb36:	9202      	str	r2, [sp, #8]
 800fb38:	9301      	str	r3, [sp, #4]
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	9300      	str	r3, [sp, #0]
 800fb3e:	2300      	movs	r3, #0
 800fb40:	460a      	mov	r2, r1
 800fb42:	4924      	ldr	r1, [pc, #144]	@ (800fbd4 <vTaskStartScheduler+0xc0>)
 800fb44:	4824      	ldr	r0, [pc, #144]	@ (800fbd8 <vTaskStartScheduler+0xc4>)
 800fb46:	f7ff fdf1 	bl	800f72c <xTaskCreateStatic>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	4a23      	ldr	r2, [pc, #140]	@ (800fbdc <vTaskStartScheduler+0xc8>)
 800fb4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fb50:	4b22      	ldr	r3, [pc, #136]	@ (800fbdc <vTaskStartScheduler+0xc8>)
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d002      	beq.n	800fb5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fb58:	2301      	movs	r3, #1
 800fb5a:	617b      	str	r3, [r7, #20]
 800fb5c:	e001      	b.n	800fb62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	2b01      	cmp	r3, #1
 800fb66:	d102      	bne.n	800fb6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800fb68:	f000 ff22 	bl	80109b0 <xTimerCreateTimerTask>
 800fb6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	d11b      	bne.n	800fbac <vTaskStartScheduler+0x98>
	__asm volatile
 800fb74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb78:	f383 8811 	msr	BASEPRI, r3
 800fb7c:	f3bf 8f6f 	isb	sy
 800fb80:	f3bf 8f4f 	dsb	sy
 800fb84:	613b      	str	r3, [r7, #16]
}
 800fb86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fb88:	4b15      	ldr	r3, [pc, #84]	@ (800fbe0 <vTaskStartScheduler+0xcc>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	3354      	adds	r3, #84	@ 0x54
 800fb8e:	4a15      	ldr	r2, [pc, #84]	@ (800fbe4 <vTaskStartScheduler+0xd0>)
 800fb90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fb92:	4b15      	ldr	r3, [pc, #84]	@ (800fbe8 <vTaskStartScheduler+0xd4>)
 800fb94:	f04f 32ff 	mov.w	r2, #4294967295
 800fb98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fb9a:	4b14      	ldr	r3, [pc, #80]	@ (800fbec <vTaskStartScheduler+0xd8>)
 800fb9c:	2201      	movs	r2, #1
 800fb9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fba0:	4b13      	ldr	r3, [pc, #76]	@ (800fbf0 <vTaskStartScheduler+0xdc>)
 800fba2:	2200      	movs	r2, #0
 800fba4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fba6:	f001 faeb 	bl	8011180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fbaa:	e00f      	b.n	800fbcc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbb2:	d10b      	bne.n	800fbcc <vTaskStartScheduler+0xb8>
	__asm volatile
 800fbb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb8:	f383 8811 	msr	BASEPRI, r3
 800fbbc:	f3bf 8f6f 	isb	sy
 800fbc0:	f3bf 8f4f 	dsb	sy
 800fbc4:	60fb      	str	r3, [r7, #12]
}
 800fbc6:	bf00      	nop
 800fbc8:	bf00      	nop
 800fbca:	e7fd      	b.n	800fbc8 <vTaskStartScheduler+0xb4>
}
 800fbcc:	bf00      	nop
 800fbce:	3718      	adds	r7, #24
 800fbd0:	46bd      	mov	sp, r7
 800fbd2:	bd80      	pop	{r7, pc}
 800fbd4:	080145a0 	.word	0x080145a0
 800fbd8:	08010225 	.word	0x08010225
 800fbdc:	20002088 	.word	0x20002088
 800fbe0:	20001b90 	.word	0x20001b90
 800fbe4:	20000044 	.word	0x20000044
 800fbe8:	20002084 	.word	0x20002084
 800fbec:	20002070 	.word	0x20002070
 800fbf0:	20002068 	.word	0x20002068

0800fbf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fbf4:	b480      	push	{r7}
 800fbf6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fbf8:	4b04      	ldr	r3, [pc, #16]	@ (800fc0c <vTaskSuspendAll+0x18>)
 800fbfa:	681b      	ldr	r3, [r3, #0]
 800fbfc:	3301      	adds	r3, #1
 800fbfe:	4a03      	ldr	r2, [pc, #12]	@ (800fc0c <vTaskSuspendAll+0x18>)
 800fc00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fc02:	bf00      	nop
 800fc04:	46bd      	mov	sp, r7
 800fc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0a:	4770      	bx	lr
 800fc0c:	2000208c 	.word	0x2000208c

0800fc10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fc10:	b580      	push	{r7, lr}
 800fc12:	b084      	sub	sp, #16
 800fc14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fc16:	2300      	movs	r3, #0
 800fc18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800fc1a:	2300      	movs	r3, #0
 800fc1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800fc1e:	4b42      	ldr	r3, [pc, #264]	@ (800fd28 <xTaskResumeAll+0x118>)
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d10b      	bne.n	800fc3e <xTaskResumeAll+0x2e>
	__asm volatile
 800fc26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc2a:	f383 8811 	msr	BASEPRI, r3
 800fc2e:	f3bf 8f6f 	isb	sy
 800fc32:	f3bf 8f4f 	dsb	sy
 800fc36:	603b      	str	r3, [r7, #0]
}
 800fc38:	bf00      	nop
 800fc3a:	bf00      	nop
 800fc3c:	e7fd      	b.n	800fc3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800fc3e:	f001 fb43 	bl	80112c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800fc42:	4b39      	ldr	r3, [pc, #228]	@ (800fd28 <xTaskResumeAll+0x118>)
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	3b01      	subs	r3, #1
 800fc48:	4a37      	ldr	r2, [pc, #220]	@ (800fd28 <xTaskResumeAll+0x118>)
 800fc4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fc4c:	4b36      	ldr	r3, [pc, #216]	@ (800fd28 <xTaskResumeAll+0x118>)
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d162      	bne.n	800fd1a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800fc54:	4b35      	ldr	r3, [pc, #212]	@ (800fd2c <xTaskResumeAll+0x11c>)
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d05e      	beq.n	800fd1a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fc5c:	e02f      	b.n	800fcbe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fc5e:	4b34      	ldr	r3, [pc, #208]	@ (800fd30 <xTaskResumeAll+0x120>)
 800fc60:	68db      	ldr	r3, [r3, #12]
 800fc62:	68db      	ldr	r3, [r3, #12]
 800fc64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	3318      	adds	r3, #24
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7fe ff7c 	bl	800eb68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	3304      	adds	r3, #4
 800fc74:	4618      	mov	r0, r3
 800fc76:	f7fe ff77 	bl	800eb68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc7e:	4b2d      	ldr	r3, [pc, #180]	@ (800fd34 <xTaskResumeAll+0x124>)
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d903      	bls.n	800fc8e <xTaskResumeAll+0x7e>
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc8a:	4a2a      	ldr	r2, [pc, #168]	@ (800fd34 <xTaskResumeAll+0x124>)
 800fc8c:	6013      	str	r3, [r2, #0]
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc92:	4613      	mov	r3, r2
 800fc94:	009b      	lsls	r3, r3, #2
 800fc96:	4413      	add	r3, r2
 800fc98:	009b      	lsls	r3, r3, #2
 800fc9a:	4a27      	ldr	r2, [pc, #156]	@ (800fd38 <xTaskResumeAll+0x128>)
 800fc9c:	441a      	add	r2, r3
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	3304      	adds	r3, #4
 800fca2:	4619      	mov	r1, r3
 800fca4:	4610      	mov	r0, r2
 800fca6:	f7fe ff02 	bl	800eaae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcae:	4b23      	ldr	r3, [pc, #140]	@ (800fd3c <xTaskResumeAll+0x12c>)
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcb4:	429a      	cmp	r2, r3
 800fcb6:	d302      	bcc.n	800fcbe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800fcb8:	4b21      	ldr	r3, [pc, #132]	@ (800fd40 <xTaskResumeAll+0x130>)
 800fcba:	2201      	movs	r2, #1
 800fcbc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800fcbe:	4b1c      	ldr	r3, [pc, #112]	@ (800fd30 <xTaskResumeAll+0x120>)
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d1cb      	bne.n	800fc5e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d001      	beq.n	800fcd0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800fccc:	f000 fb66 	bl	801039c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800fcd0:	4b1c      	ldr	r3, [pc, #112]	@ (800fd44 <xTaskResumeAll+0x134>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
 800fcd4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d010      	beq.n	800fcfe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800fcdc:	f000 f846 	bl	800fd6c <xTaskIncrementTick>
 800fce0:	4603      	mov	r3, r0
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d002      	beq.n	800fcec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800fce6:	4b16      	ldr	r3, [pc, #88]	@ (800fd40 <xTaskResumeAll+0x130>)
 800fce8:	2201      	movs	r2, #1
 800fcea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	3b01      	subs	r3, #1
 800fcf0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d1f1      	bne.n	800fcdc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800fcf8:	4b12      	ldr	r3, [pc, #72]	@ (800fd44 <xTaskResumeAll+0x134>)
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800fcfe:	4b10      	ldr	r3, [pc, #64]	@ (800fd40 <xTaskResumeAll+0x130>)
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d009      	beq.n	800fd1a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800fd06:	2301      	movs	r3, #1
 800fd08:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800fd0a:	4b0f      	ldr	r3, [pc, #60]	@ (800fd48 <xTaskResumeAll+0x138>)
 800fd0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd10:	601a      	str	r2, [r3, #0]
 800fd12:	f3bf 8f4f 	dsb	sy
 800fd16:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fd1a:	f001 fb07 	bl	801132c <vPortExitCritical>

	return xAlreadyYielded;
 800fd1e:	68bb      	ldr	r3, [r7, #8]
}
 800fd20:	4618      	mov	r0, r3
 800fd22:	3710      	adds	r7, #16
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bd80      	pop	{r7, pc}
 800fd28:	2000208c 	.word	0x2000208c
 800fd2c:	20002064 	.word	0x20002064
 800fd30:	20002024 	.word	0x20002024
 800fd34:	2000206c 	.word	0x2000206c
 800fd38:	20001b94 	.word	0x20001b94
 800fd3c:	20001b90 	.word	0x20001b90
 800fd40:	20002078 	.word	0x20002078
 800fd44:	20002074 	.word	0x20002074
 800fd48:	e000ed04 	.word	0xe000ed04

0800fd4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800fd4c:	b480      	push	{r7}
 800fd4e:	b083      	sub	sp, #12
 800fd50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800fd52:	4b05      	ldr	r3, [pc, #20]	@ (800fd68 <xTaskGetTickCount+0x1c>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800fd58:	687b      	ldr	r3, [r7, #4]
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	370c      	adds	r7, #12
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd64:	4770      	bx	lr
 800fd66:	bf00      	nop
 800fd68:	20002068 	.word	0x20002068

0800fd6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b086      	sub	sp, #24
 800fd70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800fd72:	2300      	movs	r3, #0
 800fd74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fd76:	4b4f      	ldr	r3, [pc, #316]	@ (800feb4 <xTaskIncrementTick+0x148>)
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	f040 8090 	bne.w	800fea0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800fd80:	4b4d      	ldr	r3, [pc, #308]	@ (800feb8 <xTaskIncrementTick+0x14c>)
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	3301      	adds	r3, #1
 800fd86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800fd88:	4a4b      	ldr	r2, [pc, #300]	@ (800feb8 <xTaskIncrementTick+0x14c>)
 800fd8a:	693b      	ldr	r3, [r7, #16]
 800fd8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800fd8e:	693b      	ldr	r3, [r7, #16]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d121      	bne.n	800fdd8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fd94:	4b49      	ldr	r3, [pc, #292]	@ (800febc <xTaskIncrementTick+0x150>)
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d00b      	beq.n	800fdb6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800fd9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fda2:	f383 8811 	msr	BASEPRI, r3
 800fda6:	f3bf 8f6f 	isb	sy
 800fdaa:	f3bf 8f4f 	dsb	sy
 800fdae:	603b      	str	r3, [r7, #0]
}
 800fdb0:	bf00      	nop
 800fdb2:	bf00      	nop
 800fdb4:	e7fd      	b.n	800fdb2 <xTaskIncrementTick+0x46>
 800fdb6:	4b41      	ldr	r3, [pc, #260]	@ (800febc <xTaskIncrementTick+0x150>)
 800fdb8:	681b      	ldr	r3, [r3, #0]
 800fdba:	60fb      	str	r3, [r7, #12]
 800fdbc:	4b40      	ldr	r3, [pc, #256]	@ (800fec0 <xTaskIncrementTick+0x154>)
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	4a3e      	ldr	r2, [pc, #248]	@ (800febc <xTaskIncrementTick+0x150>)
 800fdc2:	6013      	str	r3, [r2, #0]
 800fdc4:	4a3e      	ldr	r2, [pc, #248]	@ (800fec0 <xTaskIncrementTick+0x154>)
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	6013      	str	r3, [r2, #0]
 800fdca:	4b3e      	ldr	r3, [pc, #248]	@ (800fec4 <xTaskIncrementTick+0x158>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	3301      	adds	r3, #1
 800fdd0:	4a3c      	ldr	r2, [pc, #240]	@ (800fec4 <xTaskIncrementTick+0x158>)
 800fdd2:	6013      	str	r3, [r2, #0]
 800fdd4:	f000 fae2 	bl	801039c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fdd8:	4b3b      	ldr	r3, [pc, #236]	@ (800fec8 <xTaskIncrementTick+0x15c>)
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	693a      	ldr	r2, [r7, #16]
 800fdde:	429a      	cmp	r2, r3
 800fde0:	d349      	bcc.n	800fe76 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fde2:	4b36      	ldr	r3, [pc, #216]	@ (800febc <xTaskIncrementTick+0x150>)
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d104      	bne.n	800fdf6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fdec:	4b36      	ldr	r3, [pc, #216]	@ (800fec8 <xTaskIncrementTick+0x15c>)
 800fdee:	f04f 32ff 	mov.w	r2, #4294967295
 800fdf2:	601a      	str	r2, [r3, #0]
					break;
 800fdf4:	e03f      	b.n	800fe76 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fdf6:	4b31      	ldr	r3, [pc, #196]	@ (800febc <xTaskIncrementTick+0x150>)
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	68db      	ldr	r3, [r3, #12]
 800fdfc:	68db      	ldr	r3, [r3, #12]
 800fdfe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fe00:	68bb      	ldr	r3, [r7, #8]
 800fe02:	685b      	ldr	r3, [r3, #4]
 800fe04:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fe06:	693a      	ldr	r2, [r7, #16]
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	429a      	cmp	r2, r3
 800fe0c:	d203      	bcs.n	800fe16 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fe0e:	4a2e      	ldr	r2, [pc, #184]	@ (800fec8 <xTaskIncrementTick+0x15c>)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fe14:	e02f      	b.n	800fe76 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fe16:	68bb      	ldr	r3, [r7, #8]
 800fe18:	3304      	adds	r3, #4
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f7fe fea4 	bl	800eb68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fe20:	68bb      	ldr	r3, [r7, #8]
 800fe22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d004      	beq.n	800fe32 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	3318      	adds	r3, #24
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f7fe fe9b 	bl	800eb68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fe32:	68bb      	ldr	r3, [r7, #8]
 800fe34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe36:	4b25      	ldr	r3, [pc, #148]	@ (800fecc <xTaskIncrementTick+0x160>)
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	429a      	cmp	r2, r3
 800fe3c:	d903      	bls.n	800fe46 <xTaskIncrementTick+0xda>
 800fe3e:	68bb      	ldr	r3, [r7, #8]
 800fe40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe42:	4a22      	ldr	r2, [pc, #136]	@ (800fecc <xTaskIncrementTick+0x160>)
 800fe44:	6013      	str	r3, [r2, #0]
 800fe46:	68bb      	ldr	r3, [r7, #8]
 800fe48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe4a:	4613      	mov	r3, r2
 800fe4c:	009b      	lsls	r3, r3, #2
 800fe4e:	4413      	add	r3, r2
 800fe50:	009b      	lsls	r3, r3, #2
 800fe52:	4a1f      	ldr	r2, [pc, #124]	@ (800fed0 <xTaskIncrementTick+0x164>)
 800fe54:	441a      	add	r2, r3
 800fe56:	68bb      	ldr	r3, [r7, #8]
 800fe58:	3304      	adds	r3, #4
 800fe5a:	4619      	mov	r1, r3
 800fe5c:	4610      	mov	r0, r2
 800fe5e:	f7fe fe26 	bl	800eaae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe66:	4b1b      	ldr	r3, [pc, #108]	@ (800fed4 <xTaskIncrementTick+0x168>)
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe6c:	429a      	cmp	r2, r3
 800fe6e:	d3b8      	bcc.n	800fde2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fe70:	2301      	movs	r3, #1
 800fe72:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fe74:	e7b5      	b.n	800fde2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fe76:	4b17      	ldr	r3, [pc, #92]	@ (800fed4 <xTaskIncrementTick+0x168>)
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe7c:	4914      	ldr	r1, [pc, #80]	@ (800fed0 <xTaskIncrementTick+0x164>)
 800fe7e:	4613      	mov	r3, r2
 800fe80:	009b      	lsls	r3, r3, #2
 800fe82:	4413      	add	r3, r2
 800fe84:	009b      	lsls	r3, r3, #2
 800fe86:	440b      	add	r3, r1
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	2b01      	cmp	r3, #1
 800fe8c:	d901      	bls.n	800fe92 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800fe8e:	2301      	movs	r3, #1
 800fe90:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fe92:	4b11      	ldr	r3, [pc, #68]	@ (800fed8 <xTaskIncrementTick+0x16c>)
 800fe94:	681b      	ldr	r3, [r3, #0]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d007      	beq.n	800feaa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800fe9a:	2301      	movs	r3, #1
 800fe9c:	617b      	str	r3, [r7, #20]
 800fe9e:	e004      	b.n	800feaa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fea0:	4b0e      	ldr	r3, [pc, #56]	@ (800fedc <xTaskIncrementTick+0x170>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	3301      	adds	r3, #1
 800fea6:	4a0d      	ldr	r2, [pc, #52]	@ (800fedc <xTaskIncrementTick+0x170>)
 800fea8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800feaa:	697b      	ldr	r3, [r7, #20]
}
 800feac:	4618      	mov	r0, r3
 800feae:	3718      	adds	r7, #24
 800feb0:	46bd      	mov	sp, r7
 800feb2:	bd80      	pop	{r7, pc}
 800feb4:	2000208c 	.word	0x2000208c
 800feb8:	20002068 	.word	0x20002068
 800febc:	2000201c 	.word	0x2000201c
 800fec0:	20002020 	.word	0x20002020
 800fec4:	2000207c 	.word	0x2000207c
 800fec8:	20002084 	.word	0x20002084
 800fecc:	2000206c 	.word	0x2000206c
 800fed0:	20001b94 	.word	0x20001b94
 800fed4:	20001b90 	.word	0x20001b90
 800fed8:	20002078 	.word	0x20002078
 800fedc:	20002074 	.word	0x20002074

0800fee0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fee0:	b480      	push	{r7}
 800fee2:	b085      	sub	sp, #20
 800fee4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fee6:	4b2b      	ldr	r3, [pc, #172]	@ (800ff94 <vTaskSwitchContext+0xb4>)
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d003      	beq.n	800fef6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800feee:	4b2a      	ldr	r3, [pc, #168]	@ (800ff98 <vTaskSwitchContext+0xb8>)
 800fef0:	2201      	movs	r2, #1
 800fef2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fef4:	e047      	b.n	800ff86 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800fef6:	4b28      	ldr	r3, [pc, #160]	@ (800ff98 <vTaskSwitchContext+0xb8>)
 800fef8:	2200      	movs	r2, #0
 800fefa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fefc:	4b27      	ldr	r3, [pc, #156]	@ (800ff9c <vTaskSwitchContext+0xbc>)
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	60fb      	str	r3, [r7, #12]
 800ff02:	e011      	b.n	800ff28 <vTaskSwitchContext+0x48>
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	2b00      	cmp	r3, #0
 800ff08:	d10b      	bne.n	800ff22 <vTaskSwitchContext+0x42>
	__asm volatile
 800ff0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff0e:	f383 8811 	msr	BASEPRI, r3
 800ff12:	f3bf 8f6f 	isb	sy
 800ff16:	f3bf 8f4f 	dsb	sy
 800ff1a:	607b      	str	r3, [r7, #4]
}
 800ff1c:	bf00      	nop
 800ff1e:	bf00      	nop
 800ff20:	e7fd      	b.n	800ff1e <vTaskSwitchContext+0x3e>
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	3b01      	subs	r3, #1
 800ff26:	60fb      	str	r3, [r7, #12]
 800ff28:	491d      	ldr	r1, [pc, #116]	@ (800ffa0 <vTaskSwitchContext+0xc0>)
 800ff2a:	68fa      	ldr	r2, [r7, #12]
 800ff2c:	4613      	mov	r3, r2
 800ff2e:	009b      	lsls	r3, r3, #2
 800ff30:	4413      	add	r3, r2
 800ff32:	009b      	lsls	r3, r3, #2
 800ff34:	440b      	add	r3, r1
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d0e3      	beq.n	800ff04 <vTaskSwitchContext+0x24>
 800ff3c:	68fa      	ldr	r2, [r7, #12]
 800ff3e:	4613      	mov	r3, r2
 800ff40:	009b      	lsls	r3, r3, #2
 800ff42:	4413      	add	r3, r2
 800ff44:	009b      	lsls	r3, r3, #2
 800ff46:	4a16      	ldr	r2, [pc, #88]	@ (800ffa0 <vTaskSwitchContext+0xc0>)
 800ff48:	4413      	add	r3, r2
 800ff4a:	60bb      	str	r3, [r7, #8]
 800ff4c:	68bb      	ldr	r3, [r7, #8]
 800ff4e:	685b      	ldr	r3, [r3, #4]
 800ff50:	685a      	ldr	r2, [r3, #4]
 800ff52:	68bb      	ldr	r3, [r7, #8]
 800ff54:	605a      	str	r2, [r3, #4]
 800ff56:	68bb      	ldr	r3, [r7, #8]
 800ff58:	685a      	ldr	r2, [r3, #4]
 800ff5a:	68bb      	ldr	r3, [r7, #8]
 800ff5c:	3308      	adds	r3, #8
 800ff5e:	429a      	cmp	r2, r3
 800ff60:	d104      	bne.n	800ff6c <vTaskSwitchContext+0x8c>
 800ff62:	68bb      	ldr	r3, [r7, #8]
 800ff64:	685b      	ldr	r3, [r3, #4]
 800ff66:	685a      	ldr	r2, [r3, #4]
 800ff68:	68bb      	ldr	r3, [r7, #8]
 800ff6a:	605a      	str	r2, [r3, #4]
 800ff6c:	68bb      	ldr	r3, [r7, #8]
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	68db      	ldr	r3, [r3, #12]
 800ff72:	4a0c      	ldr	r2, [pc, #48]	@ (800ffa4 <vTaskSwitchContext+0xc4>)
 800ff74:	6013      	str	r3, [r2, #0]
 800ff76:	4a09      	ldr	r2, [pc, #36]	@ (800ff9c <vTaskSwitchContext+0xbc>)
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ff7c:	4b09      	ldr	r3, [pc, #36]	@ (800ffa4 <vTaskSwitchContext+0xc4>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	3354      	adds	r3, #84	@ 0x54
 800ff82:	4a09      	ldr	r2, [pc, #36]	@ (800ffa8 <vTaskSwitchContext+0xc8>)
 800ff84:	6013      	str	r3, [r2, #0]
}
 800ff86:	bf00      	nop
 800ff88:	3714      	adds	r7, #20
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff90:	4770      	bx	lr
 800ff92:	bf00      	nop
 800ff94:	2000208c 	.word	0x2000208c
 800ff98:	20002078 	.word	0x20002078
 800ff9c:	2000206c 	.word	0x2000206c
 800ffa0:	20001b94 	.word	0x20001b94
 800ffa4:	20001b90 	.word	0x20001b90
 800ffa8:	20000044 	.word	0x20000044

0800ffac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b084      	sub	sp, #16
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
 800ffb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d10b      	bne.n	800ffd4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800ffbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffc0:	f383 8811 	msr	BASEPRI, r3
 800ffc4:	f3bf 8f6f 	isb	sy
 800ffc8:	f3bf 8f4f 	dsb	sy
 800ffcc:	60fb      	str	r3, [r7, #12]
}
 800ffce:	bf00      	nop
 800ffd0:	bf00      	nop
 800ffd2:	e7fd      	b.n	800ffd0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ffd4:	4b07      	ldr	r3, [pc, #28]	@ (800fff4 <vTaskPlaceOnEventList+0x48>)
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	3318      	adds	r3, #24
 800ffda:	4619      	mov	r1, r3
 800ffdc:	6878      	ldr	r0, [r7, #4]
 800ffde:	f7fe fd8a 	bl	800eaf6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ffe2:	2101      	movs	r1, #1
 800ffe4:	6838      	ldr	r0, [r7, #0]
 800ffe6:	f000 fc8f 	bl	8010908 <prvAddCurrentTaskToDelayedList>
}
 800ffea:	bf00      	nop
 800ffec:	3710      	adds	r7, #16
 800ffee:	46bd      	mov	sp, r7
 800fff0:	bd80      	pop	{r7, pc}
 800fff2:	bf00      	nop
 800fff4:	20001b90 	.word	0x20001b90

0800fff8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	b086      	sub	sp, #24
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	60f8      	str	r0, [r7, #12]
 8010000:	60b9      	str	r1, [r7, #8]
 8010002:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d10b      	bne.n	8010022 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801000a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801000e:	f383 8811 	msr	BASEPRI, r3
 8010012:	f3bf 8f6f 	isb	sy
 8010016:	f3bf 8f4f 	dsb	sy
 801001a:	617b      	str	r3, [r7, #20]
}
 801001c:	bf00      	nop
 801001e:	bf00      	nop
 8010020:	e7fd      	b.n	801001e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010022:	4b0a      	ldr	r3, [pc, #40]	@ (801004c <vTaskPlaceOnEventListRestricted+0x54>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	3318      	adds	r3, #24
 8010028:	4619      	mov	r1, r3
 801002a:	68f8      	ldr	r0, [r7, #12]
 801002c:	f7fe fd3f 	bl	800eaae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d002      	beq.n	801003c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8010036:	f04f 33ff 	mov.w	r3, #4294967295
 801003a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801003c:	6879      	ldr	r1, [r7, #4]
 801003e:	68b8      	ldr	r0, [r7, #8]
 8010040:	f000 fc62 	bl	8010908 <prvAddCurrentTaskToDelayedList>
	}
 8010044:	bf00      	nop
 8010046:	3718      	adds	r7, #24
 8010048:	46bd      	mov	sp, r7
 801004a:	bd80      	pop	{r7, pc}
 801004c:	20001b90 	.word	0x20001b90

08010050 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b086      	sub	sp, #24
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	68db      	ldr	r3, [r3, #12]
 801005c:	68db      	ldr	r3, [r3, #12]
 801005e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010060:	693b      	ldr	r3, [r7, #16]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d10b      	bne.n	801007e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801006a:	f383 8811 	msr	BASEPRI, r3
 801006e:	f3bf 8f6f 	isb	sy
 8010072:	f3bf 8f4f 	dsb	sy
 8010076:	60fb      	str	r3, [r7, #12]
}
 8010078:	bf00      	nop
 801007a:	bf00      	nop
 801007c:	e7fd      	b.n	801007a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801007e:	693b      	ldr	r3, [r7, #16]
 8010080:	3318      	adds	r3, #24
 8010082:	4618      	mov	r0, r3
 8010084:	f7fe fd70 	bl	800eb68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010088:	4b1d      	ldr	r3, [pc, #116]	@ (8010100 <xTaskRemoveFromEventList+0xb0>)
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d11d      	bne.n	80100cc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010090:	693b      	ldr	r3, [r7, #16]
 8010092:	3304      	adds	r3, #4
 8010094:	4618      	mov	r0, r3
 8010096:	f7fe fd67 	bl	800eb68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801009a:	693b      	ldr	r3, [r7, #16]
 801009c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801009e:	4b19      	ldr	r3, [pc, #100]	@ (8010104 <xTaskRemoveFromEventList+0xb4>)
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	429a      	cmp	r2, r3
 80100a4:	d903      	bls.n	80100ae <xTaskRemoveFromEventList+0x5e>
 80100a6:	693b      	ldr	r3, [r7, #16]
 80100a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100aa:	4a16      	ldr	r2, [pc, #88]	@ (8010104 <xTaskRemoveFromEventList+0xb4>)
 80100ac:	6013      	str	r3, [r2, #0]
 80100ae:	693b      	ldr	r3, [r7, #16]
 80100b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100b2:	4613      	mov	r3, r2
 80100b4:	009b      	lsls	r3, r3, #2
 80100b6:	4413      	add	r3, r2
 80100b8:	009b      	lsls	r3, r3, #2
 80100ba:	4a13      	ldr	r2, [pc, #76]	@ (8010108 <xTaskRemoveFromEventList+0xb8>)
 80100bc:	441a      	add	r2, r3
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	3304      	adds	r3, #4
 80100c2:	4619      	mov	r1, r3
 80100c4:	4610      	mov	r0, r2
 80100c6:	f7fe fcf2 	bl	800eaae <vListInsertEnd>
 80100ca:	e005      	b.n	80100d8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80100cc:	693b      	ldr	r3, [r7, #16]
 80100ce:	3318      	adds	r3, #24
 80100d0:	4619      	mov	r1, r3
 80100d2:	480e      	ldr	r0, [pc, #56]	@ (801010c <xTaskRemoveFromEventList+0xbc>)
 80100d4:	f7fe fceb 	bl	800eaae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100dc:	4b0c      	ldr	r3, [pc, #48]	@ (8010110 <xTaskRemoveFromEventList+0xc0>)
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100e2:	429a      	cmp	r2, r3
 80100e4:	d905      	bls.n	80100f2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80100e6:	2301      	movs	r3, #1
 80100e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80100ea:	4b0a      	ldr	r3, [pc, #40]	@ (8010114 <xTaskRemoveFromEventList+0xc4>)
 80100ec:	2201      	movs	r2, #1
 80100ee:	601a      	str	r2, [r3, #0]
 80100f0:	e001      	b.n	80100f6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80100f2:	2300      	movs	r3, #0
 80100f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80100f6:	697b      	ldr	r3, [r7, #20]
}
 80100f8:	4618      	mov	r0, r3
 80100fa:	3718      	adds	r7, #24
 80100fc:	46bd      	mov	sp, r7
 80100fe:	bd80      	pop	{r7, pc}
 8010100:	2000208c 	.word	0x2000208c
 8010104:	2000206c 	.word	0x2000206c
 8010108:	20001b94 	.word	0x20001b94
 801010c:	20002024 	.word	0x20002024
 8010110:	20001b90 	.word	0x20001b90
 8010114:	20002078 	.word	0x20002078

08010118 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010118:	b480      	push	{r7}
 801011a:	b083      	sub	sp, #12
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010120:	4b06      	ldr	r3, [pc, #24]	@ (801013c <vTaskInternalSetTimeOutState+0x24>)
 8010122:	681a      	ldr	r2, [r3, #0]
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010128:	4b05      	ldr	r3, [pc, #20]	@ (8010140 <vTaskInternalSetTimeOutState+0x28>)
 801012a:	681a      	ldr	r2, [r3, #0]
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	605a      	str	r2, [r3, #4]
}
 8010130:	bf00      	nop
 8010132:	370c      	adds	r7, #12
 8010134:	46bd      	mov	sp, r7
 8010136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013a:	4770      	bx	lr
 801013c:	2000207c 	.word	0x2000207c
 8010140:	20002068 	.word	0x20002068

08010144 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b088      	sub	sp, #32
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
 801014c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d10b      	bne.n	801016c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010158:	f383 8811 	msr	BASEPRI, r3
 801015c:	f3bf 8f6f 	isb	sy
 8010160:	f3bf 8f4f 	dsb	sy
 8010164:	613b      	str	r3, [r7, #16]
}
 8010166:	bf00      	nop
 8010168:	bf00      	nop
 801016a:	e7fd      	b.n	8010168 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d10b      	bne.n	801018a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010176:	f383 8811 	msr	BASEPRI, r3
 801017a:	f3bf 8f6f 	isb	sy
 801017e:	f3bf 8f4f 	dsb	sy
 8010182:	60fb      	str	r3, [r7, #12]
}
 8010184:	bf00      	nop
 8010186:	bf00      	nop
 8010188:	e7fd      	b.n	8010186 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801018a:	f001 f89d 	bl	80112c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801018e:	4b1d      	ldr	r3, [pc, #116]	@ (8010204 <xTaskCheckForTimeOut+0xc0>)
 8010190:	681b      	ldr	r3, [r3, #0]
 8010192:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	685b      	ldr	r3, [r3, #4]
 8010198:	69ba      	ldr	r2, [r7, #24]
 801019a:	1ad3      	subs	r3, r2, r3
 801019c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101a6:	d102      	bne.n	80101ae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80101a8:	2300      	movs	r3, #0
 80101aa:	61fb      	str	r3, [r7, #28]
 80101ac:	e023      	b.n	80101f6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681a      	ldr	r2, [r3, #0]
 80101b2:	4b15      	ldr	r3, [pc, #84]	@ (8010208 <xTaskCheckForTimeOut+0xc4>)
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	429a      	cmp	r2, r3
 80101b8:	d007      	beq.n	80101ca <xTaskCheckForTimeOut+0x86>
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	685b      	ldr	r3, [r3, #4]
 80101be:	69ba      	ldr	r2, [r7, #24]
 80101c0:	429a      	cmp	r2, r3
 80101c2:	d302      	bcc.n	80101ca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80101c4:	2301      	movs	r3, #1
 80101c6:	61fb      	str	r3, [r7, #28]
 80101c8:	e015      	b.n	80101f6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	697a      	ldr	r2, [r7, #20]
 80101d0:	429a      	cmp	r2, r3
 80101d2:	d20b      	bcs.n	80101ec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80101d4:	683b      	ldr	r3, [r7, #0]
 80101d6:	681a      	ldr	r2, [r3, #0]
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	1ad2      	subs	r2, r2, r3
 80101dc:	683b      	ldr	r3, [r7, #0]
 80101de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80101e0:	6878      	ldr	r0, [r7, #4]
 80101e2:	f7ff ff99 	bl	8010118 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80101e6:	2300      	movs	r3, #0
 80101e8:	61fb      	str	r3, [r7, #28]
 80101ea:	e004      	b.n	80101f6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80101ec:	683b      	ldr	r3, [r7, #0]
 80101ee:	2200      	movs	r2, #0
 80101f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80101f2:	2301      	movs	r3, #1
 80101f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80101f6:	f001 f899 	bl	801132c <vPortExitCritical>

	return xReturn;
 80101fa:	69fb      	ldr	r3, [r7, #28]
}
 80101fc:	4618      	mov	r0, r3
 80101fe:	3720      	adds	r7, #32
 8010200:	46bd      	mov	sp, r7
 8010202:	bd80      	pop	{r7, pc}
 8010204:	20002068 	.word	0x20002068
 8010208:	2000207c 	.word	0x2000207c

0801020c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801020c:	b480      	push	{r7}
 801020e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010210:	4b03      	ldr	r3, [pc, #12]	@ (8010220 <vTaskMissedYield+0x14>)
 8010212:	2201      	movs	r2, #1
 8010214:	601a      	str	r2, [r3, #0]
}
 8010216:	bf00      	nop
 8010218:	46bd      	mov	sp, r7
 801021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801021e:	4770      	bx	lr
 8010220:	20002078 	.word	0x20002078

08010224 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010224:	b580      	push	{r7, lr}
 8010226:	b082      	sub	sp, #8
 8010228:	af00      	add	r7, sp, #0
 801022a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801022c:	f000 f852 	bl	80102d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010230:	4b06      	ldr	r3, [pc, #24]	@ (801024c <prvIdleTask+0x28>)
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	2b01      	cmp	r3, #1
 8010236:	d9f9      	bls.n	801022c <prvIdleTask+0x8>
			{
				taskYIELD();
 8010238:	4b05      	ldr	r3, [pc, #20]	@ (8010250 <prvIdleTask+0x2c>)
 801023a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801023e:	601a      	str	r2, [r3, #0]
 8010240:	f3bf 8f4f 	dsb	sy
 8010244:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010248:	e7f0      	b.n	801022c <prvIdleTask+0x8>
 801024a:	bf00      	nop
 801024c:	20001b94 	.word	0x20001b94
 8010250:	e000ed04 	.word	0xe000ed04

08010254 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b082      	sub	sp, #8
 8010258:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801025a:	2300      	movs	r3, #0
 801025c:	607b      	str	r3, [r7, #4]
 801025e:	e00c      	b.n	801027a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010260:	687a      	ldr	r2, [r7, #4]
 8010262:	4613      	mov	r3, r2
 8010264:	009b      	lsls	r3, r3, #2
 8010266:	4413      	add	r3, r2
 8010268:	009b      	lsls	r3, r3, #2
 801026a:	4a12      	ldr	r2, [pc, #72]	@ (80102b4 <prvInitialiseTaskLists+0x60>)
 801026c:	4413      	add	r3, r2
 801026e:	4618      	mov	r0, r3
 8010270:	f7fe fbf0 	bl	800ea54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	3301      	adds	r3, #1
 8010278:	607b      	str	r3, [r7, #4]
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	2b37      	cmp	r3, #55	@ 0x37
 801027e:	d9ef      	bls.n	8010260 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010280:	480d      	ldr	r0, [pc, #52]	@ (80102b8 <prvInitialiseTaskLists+0x64>)
 8010282:	f7fe fbe7 	bl	800ea54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8010286:	480d      	ldr	r0, [pc, #52]	@ (80102bc <prvInitialiseTaskLists+0x68>)
 8010288:	f7fe fbe4 	bl	800ea54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801028c:	480c      	ldr	r0, [pc, #48]	@ (80102c0 <prvInitialiseTaskLists+0x6c>)
 801028e:	f7fe fbe1 	bl	800ea54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010292:	480c      	ldr	r0, [pc, #48]	@ (80102c4 <prvInitialiseTaskLists+0x70>)
 8010294:	f7fe fbde 	bl	800ea54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010298:	480b      	ldr	r0, [pc, #44]	@ (80102c8 <prvInitialiseTaskLists+0x74>)
 801029a:	f7fe fbdb 	bl	800ea54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801029e:	4b0b      	ldr	r3, [pc, #44]	@ (80102cc <prvInitialiseTaskLists+0x78>)
 80102a0:	4a05      	ldr	r2, [pc, #20]	@ (80102b8 <prvInitialiseTaskLists+0x64>)
 80102a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80102a4:	4b0a      	ldr	r3, [pc, #40]	@ (80102d0 <prvInitialiseTaskLists+0x7c>)
 80102a6:	4a05      	ldr	r2, [pc, #20]	@ (80102bc <prvInitialiseTaskLists+0x68>)
 80102a8:	601a      	str	r2, [r3, #0]
}
 80102aa:	bf00      	nop
 80102ac:	3708      	adds	r7, #8
 80102ae:	46bd      	mov	sp, r7
 80102b0:	bd80      	pop	{r7, pc}
 80102b2:	bf00      	nop
 80102b4:	20001b94 	.word	0x20001b94
 80102b8:	20001ff4 	.word	0x20001ff4
 80102bc:	20002008 	.word	0x20002008
 80102c0:	20002024 	.word	0x20002024
 80102c4:	20002038 	.word	0x20002038
 80102c8:	20002050 	.word	0x20002050
 80102cc:	2000201c 	.word	0x2000201c
 80102d0:	20002020 	.word	0x20002020

080102d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b082      	sub	sp, #8
 80102d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80102da:	e019      	b.n	8010310 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80102dc:	f000 fff4 	bl	80112c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102e0:	4b10      	ldr	r3, [pc, #64]	@ (8010324 <prvCheckTasksWaitingTermination+0x50>)
 80102e2:	68db      	ldr	r3, [r3, #12]
 80102e4:	68db      	ldr	r3, [r3, #12]
 80102e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	3304      	adds	r3, #4
 80102ec:	4618      	mov	r0, r3
 80102ee:	f7fe fc3b 	bl	800eb68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80102f2:	4b0d      	ldr	r3, [pc, #52]	@ (8010328 <prvCheckTasksWaitingTermination+0x54>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	3b01      	subs	r3, #1
 80102f8:	4a0b      	ldr	r2, [pc, #44]	@ (8010328 <prvCheckTasksWaitingTermination+0x54>)
 80102fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80102fc:	4b0b      	ldr	r3, [pc, #44]	@ (801032c <prvCheckTasksWaitingTermination+0x58>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	3b01      	subs	r3, #1
 8010302:	4a0a      	ldr	r2, [pc, #40]	@ (801032c <prvCheckTasksWaitingTermination+0x58>)
 8010304:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8010306:	f001 f811 	bl	801132c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f000 f810 	bl	8010330 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010310:	4b06      	ldr	r3, [pc, #24]	@ (801032c <prvCheckTasksWaitingTermination+0x58>)
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d1e1      	bne.n	80102dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8010318:	bf00      	nop
 801031a:	bf00      	nop
 801031c:	3708      	adds	r7, #8
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	20002038 	.word	0x20002038
 8010328:	20002064 	.word	0x20002064
 801032c:	2000204c 	.word	0x2000204c

08010330 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010330:	b580      	push	{r7, lr}
 8010332:	b084      	sub	sp, #16
 8010334:	af00      	add	r7, sp, #0
 8010336:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	3354      	adds	r3, #84	@ 0x54
 801033c:	4618      	mov	r0, r3
 801033e:	f001 fe2d 	bl	8011f9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010348:	2b00      	cmp	r3, #0
 801034a:	d108      	bne.n	801035e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010350:	4618      	mov	r0, r3
 8010352:	f001 f9a9 	bl	80116a8 <vPortFree>
				vPortFree( pxTCB );
 8010356:	6878      	ldr	r0, [r7, #4]
 8010358:	f001 f9a6 	bl	80116a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801035c:	e019      	b.n	8010392 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010364:	2b01      	cmp	r3, #1
 8010366:	d103      	bne.n	8010370 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8010368:	6878      	ldr	r0, [r7, #4]
 801036a:	f001 f99d 	bl	80116a8 <vPortFree>
	}
 801036e:	e010      	b.n	8010392 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010376:	2b02      	cmp	r3, #2
 8010378:	d00b      	beq.n	8010392 <prvDeleteTCB+0x62>
	__asm volatile
 801037a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037e:	f383 8811 	msr	BASEPRI, r3
 8010382:	f3bf 8f6f 	isb	sy
 8010386:	f3bf 8f4f 	dsb	sy
 801038a:	60fb      	str	r3, [r7, #12]
}
 801038c:	bf00      	nop
 801038e:	bf00      	nop
 8010390:	e7fd      	b.n	801038e <prvDeleteTCB+0x5e>
	}
 8010392:	bf00      	nop
 8010394:	3710      	adds	r7, #16
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}
	...

0801039c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801039c:	b480      	push	{r7}
 801039e:	b083      	sub	sp, #12
 80103a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80103a2:	4b0c      	ldr	r3, [pc, #48]	@ (80103d4 <prvResetNextTaskUnblockTime+0x38>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d104      	bne.n	80103b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80103ac:	4b0a      	ldr	r3, [pc, #40]	@ (80103d8 <prvResetNextTaskUnblockTime+0x3c>)
 80103ae:	f04f 32ff 	mov.w	r2, #4294967295
 80103b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80103b4:	e008      	b.n	80103c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80103b6:	4b07      	ldr	r3, [pc, #28]	@ (80103d4 <prvResetNextTaskUnblockTime+0x38>)
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	68db      	ldr	r3, [r3, #12]
 80103bc:	68db      	ldr	r3, [r3, #12]
 80103be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	685b      	ldr	r3, [r3, #4]
 80103c4:	4a04      	ldr	r2, [pc, #16]	@ (80103d8 <prvResetNextTaskUnblockTime+0x3c>)
 80103c6:	6013      	str	r3, [r2, #0]
}
 80103c8:	bf00      	nop
 80103ca:	370c      	adds	r7, #12
 80103cc:	46bd      	mov	sp, r7
 80103ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d2:	4770      	bx	lr
 80103d4:	2000201c 	.word	0x2000201c
 80103d8:	20002084 	.word	0x20002084

080103dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80103dc:	b480      	push	{r7}
 80103de:	b083      	sub	sp, #12
 80103e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80103e2:	4b0b      	ldr	r3, [pc, #44]	@ (8010410 <xTaskGetSchedulerState+0x34>)
 80103e4:	681b      	ldr	r3, [r3, #0]
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d102      	bne.n	80103f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80103ea:	2301      	movs	r3, #1
 80103ec:	607b      	str	r3, [r7, #4]
 80103ee:	e008      	b.n	8010402 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80103f0:	4b08      	ldr	r3, [pc, #32]	@ (8010414 <xTaskGetSchedulerState+0x38>)
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d102      	bne.n	80103fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80103f8:	2302      	movs	r3, #2
 80103fa:	607b      	str	r3, [r7, #4]
 80103fc:	e001      	b.n	8010402 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80103fe:	2300      	movs	r3, #0
 8010400:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010402:	687b      	ldr	r3, [r7, #4]
	}
 8010404:	4618      	mov	r0, r3
 8010406:	370c      	adds	r7, #12
 8010408:	46bd      	mov	sp, r7
 801040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040e:	4770      	bx	lr
 8010410:	20002070 	.word	0x20002070
 8010414:	2000208c 	.word	0x2000208c

08010418 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010418:	b580      	push	{r7, lr}
 801041a:	b086      	sub	sp, #24
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010424:	2300      	movs	r3, #0
 8010426:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d058      	beq.n	80104e0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801042e:	4b2f      	ldr	r3, [pc, #188]	@ (80104ec <xTaskPriorityDisinherit+0xd4>)
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	693a      	ldr	r2, [r7, #16]
 8010434:	429a      	cmp	r2, r3
 8010436:	d00b      	beq.n	8010450 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801043c:	f383 8811 	msr	BASEPRI, r3
 8010440:	f3bf 8f6f 	isb	sy
 8010444:	f3bf 8f4f 	dsb	sy
 8010448:	60fb      	str	r3, [r7, #12]
}
 801044a:	bf00      	nop
 801044c:	bf00      	nop
 801044e:	e7fd      	b.n	801044c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010450:	693b      	ldr	r3, [r7, #16]
 8010452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010454:	2b00      	cmp	r3, #0
 8010456:	d10b      	bne.n	8010470 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801045c:	f383 8811 	msr	BASEPRI, r3
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	f3bf 8f4f 	dsb	sy
 8010468:	60bb      	str	r3, [r7, #8]
}
 801046a:	bf00      	nop
 801046c:	bf00      	nop
 801046e:	e7fd      	b.n	801046c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010470:	693b      	ldr	r3, [r7, #16]
 8010472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010474:	1e5a      	subs	r2, r3, #1
 8010476:	693b      	ldr	r3, [r7, #16]
 8010478:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801047a:	693b      	ldr	r3, [r7, #16]
 801047c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801047e:	693b      	ldr	r3, [r7, #16]
 8010480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010482:	429a      	cmp	r2, r3
 8010484:	d02c      	beq.n	80104e0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010486:	693b      	ldr	r3, [r7, #16]
 8010488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801048a:	2b00      	cmp	r3, #0
 801048c:	d128      	bne.n	80104e0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801048e:	693b      	ldr	r3, [r7, #16]
 8010490:	3304      	adds	r3, #4
 8010492:	4618      	mov	r0, r3
 8010494:	f7fe fb68 	bl	800eb68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010498:	693b      	ldr	r3, [r7, #16]
 801049a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80104ac:	693b      	ldr	r3, [r7, #16]
 80104ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104b0:	4b0f      	ldr	r3, [pc, #60]	@ (80104f0 <xTaskPriorityDisinherit+0xd8>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	429a      	cmp	r2, r3
 80104b6:	d903      	bls.n	80104c0 <xTaskPriorityDisinherit+0xa8>
 80104b8:	693b      	ldr	r3, [r7, #16]
 80104ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104bc:	4a0c      	ldr	r2, [pc, #48]	@ (80104f0 <xTaskPriorityDisinherit+0xd8>)
 80104be:	6013      	str	r3, [r2, #0]
 80104c0:	693b      	ldr	r3, [r7, #16]
 80104c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104c4:	4613      	mov	r3, r2
 80104c6:	009b      	lsls	r3, r3, #2
 80104c8:	4413      	add	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4a09      	ldr	r2, [pc, #36]	@ (80104f4 <xTaskPriorityDisinherit+0xdc>)
 80104ce:	441a      	add	r2, r3
 80104d0:	693b      	ldr	r3, [r7, #16]
 80104d2:	3304      	adds	r3, #4
 80104d4:	4619      	mov	r1, r3
 80104d6:	4610      	mov	r0, r2
 80104d8:	f7fe fae9 	bl	800eaae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80104dc:	2301      	movs	r3, #1
 80104de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80104e0:	697b      	ldr	r3, [r7, #20]
	}
 80104e2:	4618      	mov	r0, r3
 80104e4:	3718      	adds	r7, #24
 80104e6:	46bd      	mov	sp, r7
 80104e8:	bd80      	pop	{r7, pc}
 80104ea:	bf00      	nop
 80104ec:	20001b90 	.word	0x20001b90
 80104f0:	2000206c 	.word	0x2000206c
 80104f4:	20001b94 	.word	0x20001b94

080104f8 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80104f8:	b580      	push	{r7, lr}
 80104fa:	b086      	sub	sp, #24
 80104fc:	af00      	add	r7, sp, #0
 80104fe:	60f8      	str	r0, [r7, #12]
 8010500:	60b9      	str	r1, [r7, #8]
 8010502:	607a      	str	r2, [r7, #4]
 8010504:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8010506:	f000 fedf 	bl	80112c8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801050a:	4b29      	ldr	r3, [pc, #164]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 801050c:	681b      	ldr	r3, [r3, #0]
 801050e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010512:	b2db      	uxtb	r3, r3
 8010514:	2b02      	cmp	r3, #2
 8010516:	d01c      	beq.n	8010552 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8010518:	4b25      	ldr	r3, [pc, #148]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 801051a:	681b      	ldr	r3, [r3, #0]
 801051c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010520:	68fa      	ldr	r2, [r7, #12]
 8010522:	43d2      	mvns	r2, r2
 8010524:	400a      	ands	r2, r1
 8010526:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 801052a:	4b21      	ldr	r3, [pc, #132]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	2201      	movs	r2, #1
 8010530:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d00b      	beq.n	8010552 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801053a:	2101      	movs	r1, #1
 801053c:	6838      	ldr	r0, [r7, #0]
 801053e:	f000 f9e3 	bl	8010908 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010542:	4b1c      	ldr	r3, [pc, #112]	@ (80105b4 <xTaskNotifyWait+0xbc>)
 8010544:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010548:	601a      	str	r2, [r3, #0]
 801054a:	f3bf 8f4f 	dsb	sy
 801054e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010552:	f000 feeb 	bl	801132c <vPortExitCritical>

		taskENTER_CRITICAL();
 8010556:	f000 feb7 	bl	80112c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d005      	beq.n	801056c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8010560:	4b13      	ldr	r3, [pc, #76]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801056c:	4b10      	ldr	r3, [pc, #64]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010574:	b2db      	uxtb	r3, r3
 8010576:	2b02      	cmp	r3, #2
 8010578:	d002      	beq.n	8010580 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 801057a:	2300      	movs	r3, #0
 801057c:	617b      	str	r3, [r7, #20]
 801057e:	e00a      	b.n	8010596 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8010580:	4b0b      	ldr	r3, [pc, #44]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8010588:	68ba      	ldr	r2, [r7, #8]
 801058a:	43d2      	mvns	r2, r2
 801058c:	400a      	ands	r2, r1
 801058e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8010592:	2301      	movs	r3, #1
 8010594:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010596:	4b06      	ldr	r3, [pc, #24]	@ (80105b0 <xTaskNotifyWait+0xb8>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	2200      	movs	r2, #0
 801059c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80105a0:	f000 fec4 	bl	801132c <vPortExitCritical>

		return xReturn;
 80105a4:	697b      	ldr	r3, [r7, #20]
	}
 80105a6:	4618      	mov	r0, r3
 80105a8:	3718      	adds	r7, #24
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
 80105ae:	bf00      	nop
 80105b0:	20001b90 	.word	0x20001b90
 80105b4:	e000ed04 	.word	0xe000ed04

080105b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b08a      	sub	sp, #40	@ 0x28
 80105bc:	af00      	add	r7, sp, #0
 80105be:	60f8      	str	r0, [r7, #12]
 80105c0:	60b9      	str	r1, [r7, #8]
 80105c2:	603b      	str	r3, [r7, #0]
 80105c4:	4613      	mov	r3, r2
 80105c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 80105c8:	2301      	movs	r3, #1
 80105ca:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10b      	bne.n	80105ea <xTaskGenericNotify+0x32>
	__asm volatile
 80105d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105d6:	f383 8811 	msr	BASEPRI, r3
 80105da:	f3bf 8f6f 	isb	sy
 80105de:	f3bf 8f4f 	dsb	sy
 80105e2:	61bb      	str	r3, [r7, #24]
}
 80105e4:	bf00      	nop
 80105e6:	bf00      	nop
 80105e8:	e7fd      	b.n	80105e6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80105ee:	f000 fe6b 	bl	80112c8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80105f2:	683b      	ldr	r3, [r7, #0]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d004      	beq.n	8010602 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80105f8:	6a3b      	ldr	r3, [r7, #32]
 80105fa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010602:	6a3b      	ldr	r3, [r7, #32]
 8010604:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010608:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 801060a:	6a3b      	ldr	r3, [r7, #32]
 801060c:	2202      	movs	r2, #2
 801060e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8010612:	79fb      	ldrb	r3, [r7, #7]
 8010614:	2b04      	cmp	r3, #4
 8010616:	d82e      	bhi.n	8010676 <xTaskGenericNotify+0xbe>
 8010618:	a201      	add	r2, pc, #4	@ (adr r2, 8010620 <xTaskGenericNotify+0x68>)
 801061a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801061e:	bf00      	nop
 8010620:	0801069b 	.word	0x0801069b
 8010624:	08010635 	.word	0x08010635
 8010628:	08010647 	.word	0x08010647
 801062c:	08010657 	.word	0x08010657
 8010630:	08010661 	.word	0x08010661
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8010634:	6a3b      	ldr	r3, [r7, #32]
 8010636:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801063a:	68bb      	ldr	r3, [r7, #8]
 801063c:	431a      	orrs	r2, r3
 801063e:	6a3b      	ldr	r3, [r7, #32]
 8010640:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010644:	e02c      	b.n	80106a0 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8010646:	6a3b      	ldr	r3, [r7, #32]
 8010648:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801064c:	1c5a      	adds	r2, r3, #1
 801064e:	6a3b      	ldr	r3, [r7, #32]
 8010650:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8010654:	e024      	b.n	80106a0 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8010656:	6a3b      	ldr	r3, [r7, #32]
 8010658:	68ba      	ldr	r2, [r7, #8]
 801065a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 801065e:	e01f      	b.n	80106a0 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010660:	7ffb      	ldrb	r3, [r7, #31]
 8010662:	2b02      	cmp	r3, #2
 8010664:	d004      	beq.n	8010670 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010666:	6a3b      	ldr	r3, [r7, #32]
 8010668:	68ba      	ldr	r2, [r7, #8]
 801066a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 801066e:	e017      	b.n	80106a0 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8010670:	2300      	movs	r3, #0
 8010672:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8010674:	e014      	b.n	80106a0 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010676:	6a3b      	ldr	r3, [r7, #32]
 8010678:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010680:	d00d      	beq.n	801069e <xTaskGenericNotify+0xe6>
	__asm volatile
 8010682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010686:	f383 8811 	msr	BASEPRI, r3
 801068a:	f3bf 8f6f 	isb	sy
 801068e:	f3bf 8f4f 	dsb	sy
 8010692:	617b      	str	r3, [r7, #20]
}
 8010694:	bf00      	nop
 8010696:	bf00      	nop
 8010698:	e7fd      	b.n	8010696 <xTaskGenericNotify+0xde>
					break;
 801069a:	bf00      	nop
 801069c:	e000      	b.n	80106a0 <xTaskGenericNotify+0xe8>

					break;
 801069e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80106a0:	7ffb      	ldrb	r3, [r7, #31]
 80106a2:	2b01      	cmp	r3, #1
 80106a4:	d13b      	bne.n	801071e <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80106a6:	6a3b      	ldr	r3, [r7, #32]
 80106a8:	3304      	adds	r3, #4
 80106aa:	4618      	mov	r0, r3
 80106ac:	f7fe fa5c 	bl	800eb68 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80106b0:	6a3b      	ldr	r3, [r7, #32]
 80106b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106b4:	4b1d      	ldr	r3, [pc, #116]	@ (801072c <xTaskGenericNotify+0x174>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d903      	bls.n	80106c4 <xTaskGenericNotify+0x10c>
 80106bc:	6a3b      	ldr	r3, [r7, #32]
 80106be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106c0:	4a1a      	ldr	r2, [pc, #104]	@ (801072c <xTaskGenericNotify+0x174>)
 80106c2:	6013      	str	r3, [r2, #0]
 80106c4:	6a3b      	ldr	r3, [r7, #32]
 80106c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106c8:	4613      	mov	r3, r2
 80106ca:	009b      	lsls	r3, r3, #2
 80106cc:	4413      	add	r3, r2
 80106ce:	009b      	lsls	r3, r3, #2
 80106d0:	4a17      	ldr	r2, [pc, #92]	@ (8010730 <xTaskGenericNotify+0x178>)
 80106d2:	441a      	add	r2, r3
 80106d4:	6a3b      	ldr	r3, [r7, #32]
 80106d6:	3304      	adds	r3, #4
 80106d8:	4619      	mov	r1, r3
 80106da:	4610      	mov	r0, r2
 80106dc:	f7fe f9e7 	bl	800eaae <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80106e0:	6a3b      	ldr	r3, [r7, #32]
 80106e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d00b      	beq.n	8010700 <xTaskGenericNotify+0x148>
	__asm volatile
 80106e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106ec:	f383 8811 	msr	BASEPRI, r3
 80106f0:	f3bf 8f6f 	isb	sy
 80106f4:	f3bf 8f4f 	dsb	sy
 80106f8:	613b      	str	r3, [r7, #16]
}
 80106fa:	bf00      	nop
 80106fc:	bf00      	nop
 80106fe:	e7fd      	b.n	80106fc <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010700:	6a3b      	ldr	r3, [r7, #32]
 8010702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010704:	4b0b      	ldr	r3, [pc, #44]	@ (8010734 <xTaskGenericNotify+0x17c>)
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801070a:	429a      	cmp	r2, r3
 801070c:	d907      	bls.n	801071e <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 801070e:	4b0a      	ldr	r3, [pc, #40]	@ (8010738 <xTaskGenericNotify+0x180>)
 8010710:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010714:	601a      	str	r2, [r3, #0]
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801071e:	f000 fe05 	bl	801132c <vPortExitCritical>

		return xReturn;
 8010722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8010724:	4618      	mov	r0, r3
 8010726:	3728      	adds	r7, #40	@ 0x28
 8010728:	46bd      	mov	sp, r7
 801072a:	bd80      	pop	{r7, pc}
 801072c:	2000206c 	.word	0x2000206c
 8010730:	20001b94 	.word	0x20001b94
 8010734:	20001b90 	.word	0x20001b90
 8010738:	e000ed04 	.word	0xe000ed04

0801073c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08e      	sub	sp, #56	@ 0x38
 8010740:	af00      	add	r7, sp, #0
 8010742:	60f8      	str	r0, [r7, #12]
 8010744:	60b9      	str	r1, [r7, #8]
 8010746:	603b      	str	r3, [r7, #0]
 8010748:	4613      	mov	r3, r2
 801074a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 801074c:	2301      	movs	r3, #1
 801074e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d10b      	bne.n	801076e <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8010756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801075a:	f383 8811 	msr	BASEPRI, r3
 801075e:	f3bf 8f6f 	isb	sy
 8010762:	f3bf 8f4f 	dsb	sy
 8010766:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010768:	bf00      	nop
 801076a:	bf00      	nop
 801076c:	e7fd      	b.n	801076a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801076e:	f000 fe8b 	bl	8011488 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8010776:	f3ef 8211 	mrs	r2, BASEPRI
 801077a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801077e:	f383 8811 	msr	BASEPRI, r3
 8010782:	f3bf 8f6f 	isb	sy
 8010786:	f3bf 8f4f 	dsb	sy
 801078a:	623a      	str	r2, [r7, #32]
 801078c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 801078e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010790:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d004      	beq.n	80107a2 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8010798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801079a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80107a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107a4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80107a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80107ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107ae:	2202      	movs	r2, #2
 80107b0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80107b4:	79fb      	ldrb	r3, [r7, #7]
 80107b6:	2b04      	cmp	r3, #4
 80107b8:	d82e      	bhi.n	8010818 <xTaskGenericNotifyFromISR+0xdc>
 80107ba:	a201      	add	r2, pc, #4	@ (adr r2, 80107c0 <xTaskGenericNotifyFromISR+0x84>)
 80107bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107c0:	0801083d 	.word	0x0801083d
 80107c4:	080107d5 	.word	0x080107d5
 80107c8:	080107e7 	.word	0x080107e7
 80107cc:	080107f7 	.word	0x080107f7
 80107d0:	08010801 	.word	0x08010801
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80107d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107d6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80107da:	68bb      	ldr	r3, [r7, #8]
 80107dc:	431a      	orrs	r2, r3
 80107de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80107e4:	e02d      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80107e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80107ec:	1c5a      	adds	r2, r3, #1
 80107ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107f0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80107f4:	e025      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80107f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107f8:	68ba      	ldr	r2, [r7, #8]
 80107fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80107fe:	e020      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8010800:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010804:	2b02      	cmp	r3, #2
 8010806:	d004      	beq.n	8010812 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8010808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801080a:	68ba      	ldr	r2, [r7, #8]
 801080c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8010810:	e017      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8010812:	2300      	movs	r3, #0
 8010814:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8010816:	e014      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8010818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801081a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801081e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010822:	d00d      	beq.n	8010840 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8010824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010828:	f383 8811 	msr	BASEPRI, r3
 801082c:	f3bf 8f6f 	isb	sy
 8010830:	f3bf 8f4f 	dsb	sy
 8010834:	61bb      	str	r3, [r7, #24]
}
 8010836:	bf00      	nop
 8010838:	bf00      	nop
 801083a:	e7fd      	b.n	8010838 <xTaskGenericNotifyFromISR+0xfc>
					break;
 801083c:	bf00      	nop
 801083e:	e000      	b.n	8010842 <xTaskGenericNotifyFromISR+0x106>
					break;
 8010840:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010842:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010846:	2b01      	cmp	r3, #1
 8010848:	d147      	bne.n	80108da <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 801084a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801084c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801084e:	2b00      	cmp	r3, #0
 8010850:	d00b      	beq.n	801086a <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8010852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010856:	f383 8811 	msr	BASEPRI, r3
 801085a:	f3bf 8f6f 	isb	sy
 801085e:	f3bf 8f4f 	dsb	sy
 8010862:	617b      	str	r3, [r7, #20]
}
 8010864:	bf00      	nop
 8010866:	bf00      	nop
 8010868:	e7fd      	b.n	8010866 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801086a:	4b21      	ldr	r3, [pc, #132]	@ (80108f0 <xTaskGenericNotifyFromISR+0x1b4>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	2b00      	cmp	r3, #0
 8010870:	d11d      	bne.n	80108ae <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010874:	3304      	adds	r3, #4
 8010876:	4618      	mov	r0, r3
 8010878:	f7fe f976 	bl	800eb68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801087c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801087e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010880:	4b1c      	ldr	r3, [pc, #112]	@ (80108f4 <xTaskGenericNotifyFromISR+0x1b8>)
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	429a      	cmp	r2, r3
 8010886:	d903      	bls.n	8010890 <xTaskGenericNotifyFromISR+0x154>
 8010888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801088a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801088c:	4a19      	ldr	r2, [pc, #100]	@ (80108f4 <xTaskGenericNotifyFromISR+0x1b8>)
 801088e:	6013      	str	r3, [r2, #0]
 8010890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010894:	4613      	mov	r3, r2
 8010896:	009b      	lsls	r3, r3, #2
 8010898:	4413      	add	r3, r2
 801089a:	009b      	lsls	r3, r3, #2
 801089c:	4a16      	ldr	r2, [pc, #88]	@ (80108f8 <xTaskGenericNotifyFromISR+0x1bc>)
 801089e:	441a      	add	r2, r3
 80108a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108a2:	3304      	adds	r3, #4
 80108a4:	4619      	mov	r1, r3
 80108a6:	4610      	mov	r0, r2
 80108a8:	f7fe f901 	bl	800eaae <vListInsertEnd>
 80108ac:	e005      	b.n	80108ba <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80108ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108b0:	3318      	adds	r3, #24
 80108b2:	4619      	mov	r1, r3
 80108b4:	4811      	ldr	r0, [pc, #68]	@ (80108fc <xTaskGenericNotifyFromISR+0x1c0>)
 80108b6:	f7fe f8fa 	bl	800eaae <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80108ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108be:	4b10      	ldr	r3, [pc, #64]	@ (8010900 <xTaskGenericNotifyFromISR+0x1c4>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d908      	bls.n	80108da <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80108c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d002      	beq.n	80108d4 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80108ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108d0:	2201      	movs	r2, #1
 80108d2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80108d4:	4b0b      	ldr	r3, [pc, #44]	@ (8010904 <xTaskGenericNotifyFromISR+0x1c8>)
 80108d6:	2201      	movs	r2, #1
 80108d8:	601a      	str	r2, [r3, #0]
 80108da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108dc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80108de:	693b      	ldr	r3, [r7, #16]
 80108e0:	f383 8811 	msr	BASEPRI, r3
}
 80108e4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80108e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80108e8:	4618      	mov	r0, r3
 80108ea:	3738      	adds	r7, #56	@ 0x38
 80108ec:	46bd      	mov	sp, r7
 80108ee:	bd80      	pop	{r7, pc}
 80108f0:	2000208c 	.word	0x2000208c
 80108f4:	2000206c 	.word	0x2000206c
 80108f8:	20001b94 	.word	0x20001b94
 80108fc:	20002024 	.word	0x20002024
 8010900:	20001b90 	.word	0x20001b90
 8010904:	20002078 	.word	0x20002078

08010908 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b084      	sub	sp, #16
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
 8010910:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010912:	4b21      	ldr	r3, [pc, #132]	@ (8010998 <prvAddCurrentTaskToDelayedList+0x90>)
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010918:	4b20      	ldr	r3, [pc, #128]	@ (801099c <prvAddCurrentTaskToDelayedList+0x94>)
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	3304      	adds	r3, #4
 801091e:	4618      	mov	r0, r3
 8010920:	f7fe f922 	bl	800eb68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f1b3 3fff 	cmp.w	r3, #4294967295
 801092a:	d10a      	bne.n	8010942 <prvAddCurrentTaskToDelayedList+0x3a>
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d007      	beq.n	8010942 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010932:	4b1a      	ldr	r3, [pc, #104]	@ (801099c <prvAddCurrentTaskToDelayedList+0x94>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	3304      	adds	r3, #4
 8010938:	4619      	mov	r1, r3
 801093a:	4819      	ldr	r0, [pc, #100]	@ (80109a0 <prvAddCurrentTaskToDelayedList+0x98>)
 801093c:	f7fe f8b7 	bl	800eaae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010940:	e026      	b.n	8010990 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010942:	68fa      	ldr	r2, [r7, #12]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	4413      	add	r3, r2
 8010948:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801094a:	4b14      	ldr	r3, [pc, #80]	@ (801099c <prvAddCurrentTaskToDelayedList+0x94>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	68ba      	ldr	r2, [r7, #8]
 8010950:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010952:	68ba      	ldr	r2, [r7, #8]
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	429a      	cmp	r2, r3
 8010958:	d209      	bcs.n	801096e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801095a:	4b12      	ldr	r3, [pc, #72]	@ (80109a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 801095c:	681a      	ldr	r2, [r3, #0]
 801095e:	4b0f      	ldr	r3, [pc, #60]	@ (801099c <prvAddCurrentTaskToDelayedList+0x94>)
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	3304      	adds	r3, #4
 8010964:	4619      	mov	r1, r3
 8010966:	4610      	mov	r0, r2
 8010968:	f7fe f8c5 	bl	800eaf6 <vListInsert>
}
 801096c:	e010      	b.n	8010990 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801096e:	4b0e      	ldr	r3, [pc, #56]	@ (80109a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010970:	681a      	ldr	r2, [r3, #0]
 8010972:	4b0a      	ldr	r3, [pc, #40]	@ (801099c <prvAddCurrentTaskToDelayedList+0x94>)
 8010974:	681b      	ldr	r3, [r3, #0]
 8010976:	3304      	adds	r3, #4
 8010978:	4619      	mov	r1, r3
 801097a:	4610      	mov	r0, r2
 801097c:	f7fe f8bb 	bl	800eaf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010980:	4b0a      	ldr	r3, [pc, #40]	@ (80109ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8010982:	681b      	ldr	r3, [r3, #0]
 8010984:	68ba      	ldr	r2, [r7, #8]
 8010986:	429a      	cmp	r2, r3
 8010988:	d202      	bcs.n	8010990 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801098a:	4a08      	ldr	r2, [pc, #32]	@ (80109ac <prvAddCurrentTaskToDelayedList+0xa4>)
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	6013      	str	r3, [r2, #0]
}
 8010990:	bf00      	nop
 8010992:	3710      	adds	r7, #16
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}
 8010998:	20002068 	.word	0x20002068
 801099c:	20001b90 	.word	0x20001b90
 80109a0:	20002050 	.word	0x20002050
 80109a4:	20002020 	.word	0x20002020
 80109a8:	2000201c 	.word	0x2000201c
 80109ac:	20002084 	.word	0x20002084

080109b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b08a      	sub	sp, #40	@ 0x28
 80109b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80109b6:	2300      	movs	r3, #0
 80109b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80109ba:	f000 fb13 	bl	8010fe4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80109be:	4b1d      	ldr	r3, [pc, #116]	@ (8010a34 <xTimerCreateTimerTask+0x84>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d021      	beq.n	8010a0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80109c6:	2300      	movs	r3, #0
 80109c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80109ca:	2300      	movs	r3, #0
 80109cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80109ce:	1d3a      	adds	r2, r7, #4
 80109d0:	f107 0108 	add.w	r1, r7, #8
 80109d4:	f107 030c 	add.w	r3, r7, #12
 80109d8:	4618      	mov	r0, r3
 80109da:	f7fe f821 	bl	800ea20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80109de:	6879      	ldr	r1, [r7, #4]
 80109e0:	68bb      	ldr	r3, [r7, #8]
 80109e2:	68fa      	ldr	r2, [r7, #12]
 80109e4:	9202      	str	r2, [sp, #8]
 80109e6:	9301      	str	r3, [sp, #4]
 80109e8:	2302      	movs	r3, #2
 80109ea:	9300      	str	r3, [sp, #0]
 80109ec:	2300      	movs	r3, #0
 80109ee:	460a      	mov	r2, r1
 80109f0:	4911      	ldr	r1, [pc, #68]	@ (8010a38 <xTimerCreateTimerTask+0x88>)
 80109f2:	4812      	ldr	r0, [pc, #72]	@ (8010a3c <xTimerCreateTimerTask+0x8c>)
 80109f4:	f7fe fe9a 	bl	800f72c <xTaskCreateStatic>
 80109f8:	4603      	mov	r3, r0
 80109fa:	4a11      	ldr	r2, [pc, #68]	@ (8010a40 <xTimerCreateTimerTask+0x90>)
 80109fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80109fe:	4b10      	ldr	r3, [pc, #64]	@ (8010a40 <xTimerCreateTimerTask+0x90>)
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d001      	beq.n	8010a0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010a06:	2301      	movs	r3, #1
 8010a08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010a0a:	697b      	ldr	r3, [r7, #20]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d10b      	bne.n	8010a28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a14:	f383 8811 	msr	BASEPRI, r3
 8010a18:	f3bf 8f6f 	isb	sy
 8010a1c:	f3bf 8f4f 	dsb	sy
 8010a20:	613b      	str	r3, [r7, #16]
}
 8010a22:	bf00      	nop
 8010a24:	bf00      	nop
 8010a26:	e7fd      	b.n	8010a24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010a28:	697b      	ldr	r3, [r7, #20]
}
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	3718      	adds	r7, #24
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	bf00      	nop
 8010a34:	200020c0 	.word	0x200020c0
 8010a38:	080145a8 	.word	0x080145a8
 8010a3c:	08010b7d 	.word	0x08010b7d
 8010a40:	200020c4 	.word	0x200020c4

08010a44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b08a      	sub	sp, #40	@ 0x28
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	60f8      	str	r0, [r7, #12]
 8010a4c:	60b9      	str	r1, [r7, #8]
 8010a4e:	607a      	str	r2, [r7, #4]
 8010a50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010a52:	2300      	movs	r3, #0
 8010a54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d10b      	bne.n	8010a74 <xTimerGenericCommand+0x30>
	__asm volatile
 8010a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a60:	f383 8811 	msr	BASEPRI, r3
 8010a64:	f3bf 8f6f 	isb	sy
 8010a68:	f3bf 8f4f 	dsb	sy
 8010a6c:	623b      	str	r3, [r7, #32]
}
 8010a6e:	bf00      	nop
 8010a70:	bf00      	nop
 8010a72:	e7fd      	b.n	8010a70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010a74:	4b19      	ldr	r3, [pc, #100]	@ (8010adc <xTimerGenericCommand+0x98>)
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d02a      	beq.n	8010ad2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010a7c:	68bb      	ldr	r3, [r7, #8]
 8010a7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010a88:	68bb      	ldr	r3, [r7, #8]
 8010a8a:	2b05      	cmp	r3, #5
 8010a8c:	dc18      	bgt.n	8010ac0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010a8e:	f7ff fca5 	bl	80103dc <xTaskGetSchedulerState>
 8010a92:	4603      	mov	r3, r0
 8010a94:	2b02      	cmp	r3, #2
 8010a96:	d109      	bne.n	8010aac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010a98:	4b10      	ldr	r3, [pc, #64]	@ (8010adc <xTimerGenericCommand+0x98>)
 8010a9a:	6818      	ldr	r0, [r3, #0]
 8010a9c:	f107 0110 	add.w	r1, r7, #16
 8010aa0:	2300      	movs	r3, #0
 8010aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010aa4:	f7fe f9d0 	bl	800ee48 <xQueueGenericSend>
 8010aa8:	6278      	str	r0, [r7, #36]	@ 0x24
 8010aaa:	e012      	b.n	8010ad2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010aac:	4b0b      	ldr	r3, [pc, #44]	@ (8010adc <xTimerGenericCommand+0x98>)
 8010aae:	6818      	ldr	r0, [r3, #0]
 8010ab0:	f107 0110 	add.w	r1, r7, #16
 8010ab4:	2300      	movs	r3, #0
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	f7fe f9c6 	bl	800ee48 <xQueueGenericSend>
 8010abc:	6278      	str	r0, [r7, #36]	@ 0x24
 8010abe:	e008      	b.n	8010ad2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010ac0:	4b06      	ldr	r3, [pc, #24]	@ (8010adc <xTimerGenericCommand+0x98>)
 8010ac2:	6818      	ldr	r0, [r3, #0]
 8010ac4:	f107 0110 	add.w	r1, r7, #16
 8010ac8:	2300      	movs	r3, #0
 8010aca:	683a      	ldr	r2, [r7, #0]
 8010acc:	f7fe fabe 	bl	800f04c <xQueueGenericSendFromISR>
 8010ad0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	3728      	adds	r7, #40	@ 0x28
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	bd80      	pop	{r7, pc}
 8010adc:	200020c0 	.word	0x200020c0

08010ae0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b088      	sub	sp, #32
 8010ae4:	af02      	add	r7, sp, #8
 8010ae6:	6078      	str	r0, [r7, #4]
 8010ae8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010aea:	4b23      	ldr	r3, [pc, #140]	@ (8010b78 <prvProcessExpiredTimer+0x98>)
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	68db      	ldr	r3, [r3, #12]
 8010af0:	68db      	ldr	r3, [r3, #12]
 8010af2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010af4:	697b      	ldr	r3, [r7, #20]
 8010af6:	3304      	adds	r3, #4
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fe f835 	bl	800eb68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010afe:	697b      	ldr	r3, [r7, #20]
 8010b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b04:	f003 0304 	and.w	r3, r3, #4
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d023      	beq.n	8010b54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010b0c:	697b      	ldr	r3, [r7, #20]
 8010b0e:	699a      	ldr	r2, [r3, #24]
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	18d1      	adds	r1, r2, r3
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	683a      	ldr	r2, [r7, #0]
 8010b18:	6978      	ldr	r0, [r7, #20]
 8010b1a:	f000 f8d5 	bl	8010cc8 <prvInsertTimerInActiveList>
 8010b1e:	4603      	mov	r3, r0
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d020      	beq.n	8010b66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010b24:	2300      	movs	r3, #0
 8010b26:	9300      	str	r3, [sp, #0]
 8010b28:	2300      	movs	r3, #0
 8010b2a:	687a      	ldr	r2, [r7, #4]
 8010b2c:	2100      	movs	r1, #0
 8010b2e:	6978      	ldr	r0, [r7, #20]
 8010b30:	f7ff ff88 	bl	8010a44 <xTimerGenericCommand>
 8010b34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d114      	bne.n	8010b66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b40:	f383 8811 	msr	BASEPRI, r3
 8010b44:	f3bf 8f6f 	isb	sy
 8010b48:	f3bf 8f4f 	dsb	sy
 8010b4c:	60fb      	str	r3, [r7, #12]
}
 8010b4e:	bf00      	nop
 8010b50:	bf00      	nop
 8010b52:	e7fd      	b.n	8010b50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010b54:	697b      	ldr	r3, [r7, #20]
 8010b56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b5a:	f023 0301 	bic.w	r3, r3, #1
 8010b5e:	b2da      	uxtb	r2, r3
 8010b60:	697b      	ldr	r3, [r7, #20]
 8010b62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	6a1b      	ldr	r3, [r3, #32]
 8010b6a:	6978      	ldr	r0, [r7, #20]
 8010b6c:	4798      	blx	r3
}
 8010b6e:	bf00      	nop
 8010b70:	3718      	adds	r7, #24
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
 8010b76:	bf00      	nop
 8010b78:	200020b8 	.word	0x200020b8

08010b7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010b7c:	b580      	push	{r7, lr}
 8010b7e:	b084      	sub	sp, #16
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b84:	f107 0308 	add.w	r3, r7, #8
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f000 f859 	bl	8010c40 <prvGetNextExpireTime>
 8010b8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010b90:	68bb      	ldr	r3, [r7, #8]
 8010b92:	4619      	mov	r1, r3
 8010b94:	68f8      	ldr	r0, [r7, #12]
 8010b96:	f000 f805 	bl	8010ba4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010b9a:	f000 f8d7 	bl	8010d4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010b9e:	bf00      	nop
 8010ba0:	e7f0      	b.n	8010b84 <prvTimerTask+0x8>
	...

08010ba4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010ba4:	b580      	push	{r7, lr}
 8010ba6:	b084      	sub	sp, #16
 8010ba8:	af00      	add	r7, sp, #0
 8010baa:	6078      	str	r0, [r7, #4]
 8010bac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010bae:	f7ff f821 	bl	800fbf4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010bb2:	f107 0308 	add.w	r3, r7, #8
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f000 f866 	bl	8010c88 <prvSampleTimeNow>
 8010bbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010bbe:	68bb      	ldr	r3, [r7, #8]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d130      	bne.n	8010c26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d10a      	bne.n	8010be0 <prvProcessTimerOrBlockTask+0x3c>
 8010bca:	687a      	ldr	r2, [r7, #4]
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	429a      	cmp	r2, r3
 8010bd0:	d806      	bhi.n	8010be0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010bd2:	f7ff f81d 	bl	800fc10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010bd6:	68f9      	ldr	r1, [r7, #12]
 8010bd8:	6878      	ldr	r0, [r7, #4]
 8010bda:	f7ff ff81 	bl	8010ae0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010bde:	e024      	b.n	8010c2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010be0:	683b      	ldr	r3, [r7, #0]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d008      	beq.n	8010bf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010be6:	4b13      	ldr	r3, [pc, #76]	@ (8010c34 <prvProcessTimerOrBlockTask+0x90>)
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d101      	bne.n	8010bf4 <prvProcessTimerOrBlockTask+0x50>
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	e000      	b.n	8010bf6 <prvProcessTimerOrBlockTask+0x52>
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8010c38 <prvProcessTimerOrBlockTask+0x94>)
 8010bfa:	6818      	ldr	r0, [r3, #0]
 8010bfc:	687a      	ldr	r2, [r7, #4]
 8010bfe:	68fb      	ldr	r3, [r7, #12]
 8010c00:	1ad3      	subs	r3, r2, r3
 8010c02:	683a      	ldr	r2, [r7, #0]
 8010c04:	4619      	mov	r1, r3
 8010c06:	f7fe fd5d 	bl	800f6c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010c0a:	f7ff f801 	bl	800fc10 <xTaskResumeAll>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d10a      	bne.n	8010c2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010c14:	4b09      	ldr	r3, [pc, #36]	@ (8010c3c <prvProcessTimerOrBlockTask+0x98>)
 8010c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c1a:	601a      	str	r2, [r3, #0]
 8010c1c:	f3bf 8f4f 	dsb	sy
 8010c20:	f3bf 8f6f 	isb	sy
}
 8010c24:	e001      	b.n	8010c2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010c26:	f7fe fff3 	bl	800fc10 <xTaskResumeAll>
}
 8010c2a:	bf00      	nop
 8010c2c:	3710      	adds	r7, #16
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}
 8010c32:	bf00      	nop
 8010c34:	200020bc 	.word	0x200020bc
 8010c38:	200020c0 	.word	0x200020c0
 8010c3c:	e000ed04 	.word	0xe000ed04

08010c40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010c40:	b480      	push	{r7}
 8010c42:	b085      	sub	sp, #20
 8010c44:	af00      	add	r7, sp, #0
 8010c46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010c48:	4b0e      	ldr	r3, [pc, #56]	@ (8010c84 <prvGetNextExpireTime+0x44>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	2b00      	cmp	r3, #0
 8010c50:	d101      	bne.n	8010c56 <prvGetNextExpireTime+0x16>
 8010c52:	2201      	movs	r2, #1
 8010c54:	e000      	b.n	8010c58 <prvGetNextExpireTime+0x18>
 8010c56:	2200      	movs	r2, #0
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d105      	bne.n	8010c70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010c64:	4b07      	ldr	r3, [pc, #28]	@ (8010c84 <prvGetNextExpireTime+0x44>)
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	68db      	ldr	r3, [r3, #12]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	60fb      	str	r3, [r7, #12]
 8010c6e:	e001      	b.n	8010c74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010c70:	2300      	movs	r3, #0
 8010c72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010c74:	68fb      	ldr	r3, [r7, #12]
}
 8010c76:	4618      	mov	r0, r3
 8010c78:	3714      	adds	r7, #20
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c80:	4770      	bx	lr
 8010c82:	bf00      	nop
 8010c84:	200020b8 	.word	0x200020b8

08010c88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b084      	sub	sp, #16
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010c90:	f7ff f85c 	bl	800fd4c <xTaskGetTickCount>
 8010c94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010c96:	4b0b      	ldr	r3, [pc, #44]	@ (8010cc4 <prvSampleTimeNow+0x3c>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	68fa      	ldr	r2, [r7, #12]
 8010c9c:	429a      	cmp	r2, r3
 8010c9e:	d205      	bcs.n	8010cac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010ca0:	f000 f93a 	bl	8010f18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	2201      	movs	r2, #1
 8010ca8:	601a      	str	r2, [r3, #0]
 8010caa:	e002      	b.n	8010cb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010cb2:	4a04      	ldr	r2, [pc, #16]	@ (8010cc4 <prvSampleTimeNow+0x3c>)
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
}
 8010cba:	4618      	mov	r0, r3
 8010cbc:	3710      	adds	r7, #16
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}
 8010cc2:	bf00      	nop
 8010cc4:	200020c8 	.word	0x200020c8

08010cc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b086      	sub	sp, #24
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	60f8      	str	r0, [r7, #12]
 8010cd0:	60b9      	str	r1, [r7, #8]
 8010cd2:	607a      	str	r2, [r7, #4]
 8010cd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010cda:	68fb      	ldr	r3, [r7, #12]
 8010cdc:	68ba      	ldr	r2, [r7, #8]
 8010cde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	68fa      	ldr	r2, [r7, #12]
 8010ce4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010ce6:	68ba      	ldr	r2, [r7, #8]
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	429a      	cmp	r2, r3
 8010cec:	d812      	bhi.n	8010d14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010cee:	687a      	ldr	r2, [r7, #4]
 8010cf0:	683b      	ldr	r3, [r7, #0]
 8010cf2:	1ad2      	subs	r2, r2, r3
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	699b      	ldr	r3, [r3, #24]
 8010cf8:	429a      	cmp	r2, r3
 8010cfa:	d302      	bcc.n	8010d02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	617b      	str	r3, [r7, #20]
 8010d00:	e01b      	b.n	8010d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010d02:	4b10      	ldr	r3, [pc, #64]	@ (8010d44 <prvInsertTimerInActiveList+0x7c>)
 8010d04:	681a      	ldr	r2, [r3, #0]
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	3304      	adds	r3, #4
 8010d0a:	4619      	mov	r1, r3
 8010d0c:	4610      	mov	r0, r2
 8010d0e:	f7fd fef2 	bl	800eaf6 <vListInsert>
 8010d12:	e012      	b.n	8010d3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010d14:	687a      	ldr	r2, [r7, #4]
 8010d16:	683b      	ldr	r3, [r7, #0]
 8010d18:	429a      	cmp	r2, r3
 8010d1a:	d206      	bcs.n	8010d2a <prvInsertTimerInActiveList+0x62>
 8010d1c:	68ba      	ldr	r2, [r7, #8]
 8010d1e:	683b      	ldr	r3, [r7, #0]
 8010d20:	429a      	cmp	r2, r3
 8010d22:	d302      	bcc.n	8010d2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010d24:	2301      	movs	r3, #1
 8010d26:	617b      	str	r3, [r7, #20]
 8010d28:	e007      	b.n	8010d3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010d2a:	4b07      	ldr	r3, [pc, #28]	@ (8010d48 <prvInsertTimerInActiveList+0x80>)
 8010d2c:	681a      	ldr	r2, [r3, #0]
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	3304      	adds	r3, #4
 8010d32:	4619      	mov	r1, r3
 8010d34:	4610      	mov	r0, r2
 8010d36:	f7fd fede 	bl	800eaf6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010d3a:	697b      	ldr	r3, [r7, #20]
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3718      	adds	r7, #24
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}
 8010d44:	200020bc 	.word	0x200020bc
 8010d48:	200020b8 	.word	0x200020b8

08010d4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b08e      	sub	sp, #56	@ 0x38
 8010d50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010d52:	e0ce      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	da19      	bge.n	8010d8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010d5a:	1d3b      	adds	r3, r7, #4
 8010d5c:	3304      	adds	r3, #4
 8010d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d10b      	bne.n	8010d7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d6a:	f383 8811 	msr	BASEPRI, r3
 8010d6e:	f3bf 8f6f 	isb	sy
 8010d72:	f3bf 8f4f 	dsb	sy
 8010d76:	61fb      	str	r3, [r7, #28]
}
 8010d78:	bf00      	nop
 8010d7a:	bf00      	nop
 8010d7c:	e7fd      	b.n	8010d7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d80:	681b      	ldr	r3, [r3, #0]
 8010d82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d84:	6850      	ldr	r0, [r2, #4]
 8010d86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d88:	6892      	ldr	r2, [r2, #8]
 8010d8a:	4611      	mov	r1, r2
 8010d8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	f2c0 80ae 	blt.w	8010ef2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010d96:	68fb      	ldr	r3, [r7, #12]
 8010d98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d9c:	695b      	ldr	r3, [r3, #20]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d004      	beq.n	8010dac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010da4:	3304      	adds	r3, #4
 8010da6:	4618      	mov	r0, r3
 8010da8:	f7fd fede 	bl	800eb68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010dac:	463b      	mov	r3, r7
 8010dae:	4618      	mov	r0, r3
 8010db0:	f7ff ff6a 	bl	8010c88 <prvSampleTimeNow>
 8010db4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2b09      	cmp	r3, #9
 8010dba:	f200 8097 	bhi.w	8010eec <prvProcessReceivedCommands+0x1a0>
 8010dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8010dc4 <prvProcessReceivedCommands+0x78>)
 8010dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dc4:	08010ded 	.word	0x08010ded
 8010dc8:	08010ded 	.word	0x08010ded
 8010dcc:	08010ded 	.word	0x08010ded
 8010dd0:	08010e63 	.word	0x08010e63
 8010dd4:	08010e77 	.word	0x08010e77
 8010dd8:	08010ec3 	.word	0x08010ec3
 8010ddc:	08010ded 	.word	0x08010ded
 8010de0:	08010ded 	.word	0x08010ded
 8010de4:	08010e63 	.word	0x08010e63
 8010de8:	08010e77 	.word	0x08010e77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010df2:	f043 0301 	orr.w	r3, r3, #1
 8010df6:	b2da      	uxtb	r2, r3
 8010df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dfa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010dfe:	68ba      	ldr	r2, [r7, #8]
 8010e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e02:	699b      	ldr	r3, [r3, #24]
 8010e04:	18d1      	adds	r1, r2, r3
 8010e06:	68bb      	ldr	r3, [r7, #8]
 8010e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e0c:	f7ff ff5c 	bl	8010cc8 <prvInsertTimerInActiveList>
 8010e10:	4603      	mov	r3, r0
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d06c      	beq.n	8010ef0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e18:	6a1b      	ldr	r3, [r3, #32]
 8010e1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e24:	f003 0304 	and.w	r3, r3, #4
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	d061      	beq.n	8010ef0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010e2c:	68ba      	ldr	r2, [r7, #8]
 8010e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e30:	699b      	ldr	r3, [r3, #24]
 8010e32:	441a      	add	r2, r3
 8010e34:	2300      	movs	r3, #0
 8010e36:	9300      	str	r3, [sp, #0]
 8010e38:	2300      	movs	r3, #0
 8010e3a:	2100      	movs	r1, #0
 8010e3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010e3e:	f7ff fe01 	bl	8010a44 <xTimerGenericCommand>
 8010e42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010e44:	6a3b      	ldr	r3, [r7, #32]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d152      	bne.n	8010ef0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e4e:	f383 8811 	msr	BASEPRI, r3
 8010e52:	f3bf 8f6f 	isb	sy
 8010e56:	f3bf 8f4f 	dsb	sy
 8010e5a:	61bb      	str	r3, [r7, #24]
}
 8010e5c:	bf00      	nop
 8010e5e:	bf00      	nop
 8010e60:	e7fd      	b.n	8010e5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e68:	f023 0301 	bic.w	r3, r3, #1
 8010e6c:	b2da      	uxtb	r2, r3
 8010e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010e74:	e03d      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010e7c:	f043 0301 	orr.w	r3, r3, #1
 8010e80:	b2da      	uxtb	r2, r3
 8010e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010e88:	68ba      	ldr	r2, [r7, #8]
 8010e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e90:	699b      	ldr	r3, [r3, #24]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d10b      	bne.n	8010eae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e9a:	f383 8811 	msr	BASEPRI, r3
 8010e9e:	f3bf 8f6f 	isb	sy
 8010ea2:	f3bf 8f4f 	dsb	sy
 8010ea6:	617b      	str	r3, [r7, #20]
}
 8010ea8:	bf00      	nop
 8010eaa:	bf00      	nop
 8010eac:	e7fd      	b.n	8010eaa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eb0:	699a      	ldr	r2, [r3, #24]
 8010eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eb4:	18d1      	adds	r1, r2, r3
 8010eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010eba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ebc:	f7ff ff04 	bl	8010cc8 <prvInsertTimerInActiveList>
					break;
 8010ec0:	e017      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ec8:	f003 0302 	and.w	r3, r3, #2
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d103      	bne.n	8010ed8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010ed0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ed2:	f000 fbe9 	bl	80116a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010ed6:	e00c      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010ede:	f023 0301 	bic.w	r3, r3, #1
 8010ee2:	b2da      	uxtb	r2, r3
 8010ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ee6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010eea:	e002      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010eec:	bf00      	nop
 8010eee:	e000      	b.n	8010ef2 <prvProcessReceivedCommands+0x1a6>
					break;
 8010ef0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010ef2:	4b08      	ldr	r3, [pc, #32]	@ (8010f14 <prvProcessReceivedCommands+0x1c8>)
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	1d39      	adds	r1, r7, #4
 8010ef8:	2200      	movs	r2, #0
 8010efa:	4618      	mov	r0, r3
 8010efc:	f7fe f944 	bl	800f188 <xQueueReceive>
 8010f00:	4603      	mov	r3, r0
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	f47f af26 	bne.w	8010d54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010f08:	bf00      	nop
 8010f0a:	bf00      	nop
 8010f0c:	3730      	adds	r7, #48	@ 0x30
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
 8010f12:	bf00      	nop
 8010f14:	200020c0 	.word	0x200020c0

08010f18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b088      	sub	sp, #32
 8010f1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010f1e:	e049      	b.n	8010fb4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010f20:	4b2e      	ldr	r3, [pc, #184]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	68db      	ldr	r3, [r3, #12]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f2a:	4b2c      	ldr	r3, [pc, #176]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	68db      	ldr	r3, [r3, #12]
 8010f30:	68db      	ldr	r3, [r3, #12]
 8010f32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	3304      	adds	r3, #4
 8010f38:	4618      	mov	r0, r3
 8010f3a:	f7fd fe15 	bl	800eb68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	6a1b      	ldr	r3, [r3, #32]
 8010f42:	68f8      	ldr	r0, [r7, #12]
 8010f44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010f4c:	f003 0304 	and.w	r3, r3, #4
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d02f      	beq.n	8010fb4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	699b      	ldr	r3, [r3, #24]
 8010f58:	693a      	ldr	r2, [r7, #16]
 8010f5a:	4413      	add	r3, r2
 8010f5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010f5e:	68ba      	ldr	r2, [r7, #8]
 8010f60:	693b      	ldr	r3, [r7, #16]
 8010f62:	429a      	cmp	r2, r3
 8010f64:	d90e      	bls.n	8010f84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	68ba      	ldr	r2, [r7, #8]
 8010f6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010f6c:	68fb      	ldr	r3, [r7, #12]
 8010f6e:	68fa      	ldr	r2, [r7, #12]
 8010f70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010f72:	4b1a      	ldr	r3, [pc, #104]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010f74:	681a      	ldr	r2, [r3, #0]
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	3304      	adds	r3, #4
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	4610      	mov	r0, r2
 8010f7e:	f7fd fdba 	bl	800eaf6 <vListInsert>
 8010f82:	e017      	b.n	8010fb4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010f84:	2300      	movs	r3, #0
 8010f86:	9300      	str	r3, [sp, #0]
 8010f88:	2300      	movs	r3, #0
 8010f8a:	693a      	ldr	r2, [r7, #16]
 8010f8c:	2100      	movs	r1, #0
 8010f8e:	68f8      	ldr	r0, [r7, #12]
 8010f90:	f7ff fd58 	bl	8010a44 <xTimerGenericCommand>
 8010f94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d10b      	bne.n	8010fb4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fa0:	f383 8811 	msr	BASEPRI, r3
 8010fa4:	f3bf 8f6f 	isb	sy
 8010fa8:	f3bf 8f4f 	dsb	sy
 8010fac:	603b      	str	r3, [r7, #0]
}
 8010fae:	bf00      	nop
 8010fb0:	bf00      	nop
 8010fb2:	e7fd      	b.n	8010fb0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010fb4:	4b09      	ldr	r3, [pc, #36]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d1b0      	bne.n	8010f20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010fbe:	4b07      	ldr	r3, [pc, #28]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010fc4:	4b06      	ldr	r3, [pc, #24]	@ (8010fe0 <prvSwitchTimerLists+0xc8>)
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	4a04      	ldr	r2, [pc, #16]	@ (8010fdc <prvSwitchTimerLists+0xc4>)
 8010fca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010fcc:	4a04      	ldr	r2, [pc, #16]	@ (8010fe0 <prvSwitchTimerLists+0xc8>)
 8010fce:	697b      	ldr	r3, [r7, #20]
 8010fd0:	6013      	str	r3, [r2, #0]
}
 8010fd2:	bf00      	nop
 8010fd4:	3718      	adds	r7, #24
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	bd80      	pop	{r7, pc}
 8010fda:	bf00      	nop
 8010fdc:	200020b8 	.word	0x200020b8
 8010fe0:	200020bc 	.word	0x200020bc

08010fe4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	b082      	sub	sp, #8
 8010fe8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010fea:	f000 f96d 	bl	80112c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010fee:	4b15      	ldr	r3, [pc, #84]	@ (8011044 <prvCheckForValidListAndQueue+0x60>)
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d120      	bne.n	8011038 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010ff6:	4814      	ldr	r0, [pc, #80]	@ (8011048 <prvCheckForValidListAndQueue+0x64>)
 8010ff8:	f7fd fd2c 	bl	800ea54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010ffc:	4813      	ldr	r0, [pc, #76]	@ (801104c <prvCheckForValidListAndQueue+0x68>)
 8010ffe:	f7fd fd29 	bl	800ea54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011002:	4b13      	ldr	r3, [pc, #76]	@ (8011050 <prvCheckForValidListAndQueue+0x6c>)
 8011004:	4a10      	ldr	r2, [pc, #64]	@ (8011048 <prvCheckForValidListAndQueue+0x64>)
 8011006:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011008:	4b12      	ldr	r3, [pc, #72]	@ (8011054 <prvCheckForValidListAndQueue+0x70>)
 801100a:	4a10      	ldr	r2, [pc, #64]	@ (801104c <prvCheckForValidListAndQueue+0x68>)
 801100c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801100e:	2300      	movs	r3, #0
 8011010:	9300      	str	r3, [sp, #0]
 8011012:	4b11      	ldr	r3, [pc, #68]	@ (8011058 <prvCheckForValidListAndQueue+0x74>)
 8011014:	4a11      	ldr	r2, [pc, #68]	@ (801105c <prvCheckForValidListAndQueue+0x78>)
 8011016:	2110      	movs	r1, #16
 8011018:	200a      	movs	r0, #10
 801101a:	f7fd fe39 	bl	800ec90 <xQueueGenericCreateStatic>
 801101e:	4603      	mov	r3, r0
 8011020:	4a08      	ldr	r2, [pc, #32]	@ (8011044 <prvCheckForValidListAndQueue+0x60>)
 8011022:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011024:	4b07      	ldr	r3, [pc, #28]	@ (8011044 <prvCheckForValidListAndQueue+0x60>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d005      	beq.n	8011038 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801102c:	4b05      	ldr	r3, [pc, #20]	@ (8011044 <prvCheckForValidListAndQueue+0x60>)
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	490b      	ldr	r1, [pc, #44]	@ (8011060 <prvCheckForValidListAndQueue+0x7c>)
 8011032:	4618      	mov	r0, r3
 8011034:	f7fe fb1c 	bl	800f670 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011038:	f000 f978 	bl	801132c <vPortExitCritical>
}
 801103c:	bf00      	nop
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}
 8011042:	bf00      	nop
 8011044:	200020c0 	.word	0x200020c0
 8011048:	20002090 	.word	0x20002090
 801104c:	200020a4 	.word	0x200020a4
 8011050:	200020b8 	.word	0x200020b8
 8011054:	200020bc 	.word	0x200020bc
 8011058:	2000216c 	.word	0x2000216c
 801105c:	200020cc 	.word	0x200020cc
 8011060:	080145b0 	.word	0x080145b0

08011064 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011064:	b480      	push	{r7}
 8011066:	b085      	sub	sp, #20
 8011068:	af00      	add	r7, sp, #0
 801106a:	60f8      	str	r0, [r7, #12]
 801106c:	60b9      	str	r1, [r7, #8]
 801106e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	3b04      	subs	r3, #4
 8011074:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801107c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	3b04      	subs	r3, #4
 8011082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011084:	68bb      	ldr	r3, [r7, #8]
 8011086:	f023 0201 	bic.w	r2, r3, #1
 801108a:	68fb      	ldr	r3, [r7, #12]
 801108c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	3b04      	subs	r3, #4
 8011092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011094:	4a0c      	ldr	r2, [pc, #48]	@ (80110c8 <pxPortInitialiseStack+0x64>)
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	3b14      	subs	r3, #20
 801109e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80110a0:	687a      	ldr	r2, [r7, #4]
 80110a2:	68fb      	ldr	r3, [r7, #12]
 80110a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	3b04      	subs	r3, #4
 80110aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	f06f 0202 	mvn.w	r2, #2
 80110b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	3b20      	subs	r3, #32
 80110b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80110ba:	68fb      	ldr	r3, [r7, #12]
}
 80110bc:	4618      	mov	r0, r3
 80110be:	3714      	adds	r7, #20
 80110c0:	46bd      	mov	sp, r7
 80110c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c6:	4770      	bx	lr
 80110c8:	080110cd 	.word	0x080110cd

080110cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80110cc:	b480      	push	{r7}
 80110ce:	b085      	sub	sp, #20
 80110d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80110d2:	2300      	movs	r3, #0
 80110d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80110d6:	4b13      	ldr	r3, [pc, #76]	@ (8011124 <prvTaskExitError+0x58>)
 80110d8:	681b      	ldr	r3, [r3, #0]
 80110da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110de:	d00b      	beq.n	80110f8 <prvTaskExitError+0x2c>
	__asm volatile
 80110e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110e4:	f383 8811 	msr	BASEPRI, r3
 80110e8:	f3bf 8f6f 	isb	sy
 80110ec:	f3bf 8f4f 	dsb	sy
 80110f0:	60fb      	str	r3, [r7, #12]
}
 80110f2:	bf00      	nop
 80110f4:	bf00      	nop
 80110f6:	e7fd      	b.n	80110f4 <prvTaskExitError+0x28>
	__asm volatile
 80110f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110fc:	f383 8811 	msr	BASEPRI, r3
 8011100:	f3bf 8f6f 	isb	sy
 8011104:	f3bf 8f4f 	dsb	sy
 8011108:	60bb      	str	r3, [r7, #8]
}
 801110a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801110c:	bf00      	nop
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d0fc      	beq.n	801110e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011114:	bf00      	nop
 8011116:	bf00      	nop
 8011118:	3714      	adds	r7, #20
 801111a:	46bd      	mov	sp, r7
 801111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011120:	4770      	bx	lr
 8011122:	bf00      	nop
 8011124:	20000034 	.word	0x20000034
	...

08011130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011130:	4b07      	ldr	r3, [pc, #28]	@ (8011150 <pxCurrentTCBConst2>)
 8011132:	6819      	ldr	r1, [r3, #0]
 8011134:	6808      	ldr	r0, [r1, #0]
 8011136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801113a:	f380 8809 	msr	PSP, r0
 801113e:	f3bf 8f6f 	isb	sy
 8011142:	f04f 0000 	mov.w	r0, #0
 8011146:	f380 8811 	msr	BASEPRI, r0
 801114a:	4770      	bx	lr
 801114c:	f3af 8000 	nop.w

08011150 <pxCurrentTCBConst2>:
 8011150:	20001b90 	.word	0x20001b90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011154:	bf00      	nop
 8011156:	bf00      	nop

08011158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011158:	4808      	ldr	r0, [pc, #32]	@ (801117c <prvPortStartFirstTask+0x24>)
 801115a:	6800      	ldr	r0, [r0, #0]
 801115c:	6800      	ldr	r0, [r0, #0]
 801115e:	f380 8808 	msr	MSP, r0
 8011162:	f04f 0000 	mov.w	r0, #0
 8011166:	f380 8814 	msr	CONTROL, r0
 801116a:	b662      	cpsie	i
 801116c:	b661      	cpsie	f
 801116e:	f3bf 8f4f 	dsb	sy
 8011172:	f3bf 8f6f 	isb	sy
 8011176:	df00      	svc	0
 8011178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801117a:	bf00      	nop
 801117c:	e000ed08 	.word	0xe000ed08

08011180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b086      	sub	sp, #24
 8011184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011186:	4b47      	ldr	r3, [pc, #284]	@ (80112a4 <xPortStartScheduler+0x124>)
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	4a47      	ldr	r2, [pc, #284]	@ (80112a8 <xPortStartScheduler+0x128>)
 801118c:	4293      	cmp	r3, r2
 801118e:	d10b      	bne.n	80111a8 <xPortStartScheduler+0x28>
	__asm volatile
 8011190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011194:	f383 8811 	msr	BASEPRI, r3
 8011198:	f3bf 8f6f 	isb	sy
 801119c:	f3bf 8f4f 	dsb	sy
 80111a0:	60fb      	str	r3, [r7, #12]
}
 80111a2:	bf00      	nop
 80111a4:	bf00      	nop
 80111a6:	e7fd      	b.n	80111a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80111a8:	4b3e      	ldr	r3, [pc, #248]	@ (80112a4 <xPortStartScheduler+0x124>)
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	4a3f      	ldr	r2, [pc, #252]	@ (80112ac <xPortStartScheduler+0x12c>)
 80111ae:	4293      	cmp	r3, r2
 80111b0:	d10b      	bne.n	80111ca <xPortStartScheduler+0x4a>
	__asm volatile
 80111b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111b6:	f383 8811 	msr	BASEPRI, r3
 80111ba:	f3bf 8f6f 	isb	sy
 80111be:	f3bf 8f4f 	dsb	sy
 80111c2:	613b      	str	r3, [r7, #16]
}
 80111c4:	bf00      	nop
 80111c6:	bf00      	nop
 80111c8:	e7fd      	b.n	80111c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80111ca:	4b39      	ldr	r3, [pc, #228]	@ (80112b0 <xPortStartScheduler+0x130>)
 80111cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80111ce:	697b      	ldr	r3, [r7, #20]
 80111d0:	781b      	ldrb	r3, [r3, #0]
 80111d2:	b2db      	uxtb	r3, r3
 80111d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80111d6:	697b      	ldr	r3, [r7, #20]
 80111d8:	22ff      	movs	r2, #255	@ 0xff
 80111da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	781b      	ldrb	r3, [r3, #0]
 80111e0:	b2db      	uxtb	r3, r3
 80111e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80111e4:	78fb      	ldrb	r3, [r7, #3]
 80111e6:	b2db      	uxtb	r3, r3
 80111e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80111ec:	b2da      	uxtb	r2, r3
 80111ee:	4b31      	ldr	r3, [pc, #196]	@ (80112b4 <xPortStartScheduler+0x134>)
 80111f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80111f2:	4b31      	ldr	r3, [pc, #196]	@ (80112b8 <xPortStartScheduler+0x138>)
 80111f4:	2207      	movs	r2, #7
 80111f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80111f8:	e009      	b.n	801120e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80111fa:	4b2f      	ldr	r3, [pc, #188]	@ (80112b8 <xPortStartScheduler+0x138>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	3b01      	subs	r3, #1
 8011200:	4a2d      	ldr	r2, [pc, #180]	@ (80112b8 <xPortStartScheduler+0x138>)
 8011202:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011204:	78fb      	ldrb	r3, [r7, #3]
 8011206:	b2db      	uxtb	r3, r3
 8011208:	005b      	lsls	r3, r3, #1
 801120a:	b2db      	uxtb	r3, r3
 801120c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801120e:	78fb      	ldrb	r3, [r7, #3]
 8011210:	b2db      	uxtb	r3, r3
 8011212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011216:	2b80      	cmp	r3, #128	@ 0x80
 8011218:	d0ef      	beq.n	80111fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801121a:	4b27      	ldr	r3, [pc, #156]	@ (80112b8 <xPortStartScheduler+0x138>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	f1c3 0307 	rsb	r3, r3, #7
 8011222:	2b04      	cmp	r3, #4
 8011224:	d00b      	beq.n	801123e <xPortStartScheduler+0xbe>
	__asm volatile
 8011226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801122a:	f383 8811 	msr	BASEPRI, r3
 801122e:	f3bf 8f6f 	isb	sy
 8011232:	f3bf 8f4f 	dsb	sy
 8011236:	60bb      	str	r3, [r7, #8]
}
 8011238:	bf00      	nop
 801123a:	bf00      	nop
 801123c:	e7fd      	b.n	801123a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801123e:	4b1e      	ldr	r3, [pc, #120]	@ (80112b8 <xPortStartScheduler+0x138>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	021b      	lsls	r3, r3, #8
 8011244:	4a1c      	ldr	r2, [pc, #112]	@ (80112b8 <xPortStartScheduler+0x138>)
 8011246:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011248:	4b1b      	ldr	r3, [pc, #108]	@ (80112b8 <xPortStartScheduler+0x138>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011250:	4a19      	ldr	r2, [pc, #100]	@ (80112b8 <xPortStartScheduler+0x138>)
 8011252:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	b2da      	uxtb	r2, r3
 8011258:	697b      	ldr	r3, [r7, #20]
 801125a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801125c:	4b17      	ldr	r3, [pc, #92]	@ (80112bc <xPortStartScheduler+0x13c>)
 801125e:	681b      	ldr	r3, [r3, #0]
 8011260:	4a16      	ldr	r2, [pc, #88]	@ (80112bc <xPortStartScheduler+0x13c>)
 8011262:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011266:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011268:	4b14      	ldr	r3, [pc, #80]	@ (80112bc <xPortStartScheduler+0x13c>)
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	4a13      	ldr	r2, [pc, #76]	@ (80112bc <xPortStartScheduler+0x13c>)
 801126e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011272:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011274:	f000 f8da 	bl	801142c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011278:	4b11      	ldr	r3, [pc, #68]	@ (80112c0 <xPortStartScheduler+0x140>)
 801127a:	2200      	movs	r2, #0
 801127c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801127e:	f000 f8f9 	bl	8011474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011282:	4b10      	ldr	r3, [pc, #64]	@ (80112c4 <xPortStartScheduler+0x144>)
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	4a0f      	ldr	r2, [pc, #60]	@ (80112c4 <xPortStartScheduler+0x144>)
 8011288:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801128c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801128e:	f7ff ff63 	bl	8011158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011292:	f7fe fe25 	bl	800fee0 <vTaskSwitchContext>
	prvTaskExitError();
 8011296:	f7ff ff19 	bl	80110cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801129a:	2300      	movs	r3, #0
}
 801129c:	4618      	mov	r0, r3
 801129e:	3718      	adds	r7, #24
 80112a0:	46bd      	mov	sp, r7
 80112a2:	bd80      	pop	{r7, pc}
 80112a4:	e000ed00 	.word	0xe000ed00
 80112a8:	410fc271 	.word	0x410fc271
 80112ac:	410fc270 	.word	0x410fc270
 80112b0:	e000e400 	.word	0xe000e400
 80112b4:	200021bc 	.word	0x200021bc
 80112b8:	200021c0 	.word	0x200021c0
 80112bc:	e000ed20 	.word	0xe000ed20
 80112c0:	20000034 	.word	0x20000034
 80112c4:	e000ef34 	.word	0xe000ef34

080112c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80112c8:	b480      	push	{r7}
 80112ca:	b083      	sub	sp, #12
 80112cc:	af00      	add	r7, sp, #0
	__asm volatile
 80112ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112d2:	f383 8811 	msr	BASEPRI, r3
 80112d6:	f3bf 8f6f 	isb	sy
 80112da:	f3bf 8f4f 	dsb	sy
 80112de:	607b      	str	r3, [r7, #4]
}
 80112e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80112e2:	4b10      	ldr	r3, [pc, #64]	@ (8011324 <vPortEnterCritical+0x5c>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	3301      	adds	r3, #1
 80112e8:	4a0e      	ldr	r2, [pc, #56]	@ (8011324 <vPortEnterCritical+0x5c>)
 80112ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80112ec:	4b0d      	ldr	r3, [pc, #52]	@ (8011324 <vPortEnterCritical+0x5c>)
 80112ee:	681b      	ldr	r3, [r3, #0]
 80112f0:	2b01      	cmp	r3, #1
 80112f2:	d110      	bne.n	8011316 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80112f4:	4b0c      	ldr	r3, [pc, #48]	@ (8011328 <vPortEnterCritical+0x60>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	b2db      	uxtb	r3, r3
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d00b      	beq.n	8011316 <vPortEnterCritical+0x4e>
	__asm volatile
 80112fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011302:	f383 8811 	msr	BASEPRI, r3
 8011306:	f3bf 8f6f 	isb	sy
 801130a:	f3bf 8f4f 	dsb	sy
 801130e:	603b      	str	r3, [r7, #0]
}
 8011310:	bf00      	nop
 8011312:	bf00      	nop
 8011314:	e7fd      	b.n	8011312 <vPortEnterCritical+0x4a>
	}
}
 8011316:	bf00      	nop
 8011318:	370c      	adds	r7, #12
 801131a:	46bd      	mov	sp, r7
 801131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011320:	4770      	bx	lr
 8011322:	bf00      	nop
 8011324:	20000034 	.word	0x20000034
 8011328:	e000ed04 	.word	0xe000ed04

0801132c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801132c:	b480      	push	{r7}
 801132e:	b083      	sub	sp, #12
 8011330:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011332:	4b12      	ldr	r3, [pc, #72]	@ (801137c <vPortExitCritical+0x50>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d10b      	bne.n	8011352 <vPortExitCritical+0x26>
	__asm volatile
 801133a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801133e:	f383 8811 	msr	BASEPRI, r3
 8011342:	f3bf 8f6f 	isb	sy
 8011346:	f3bf 8f4f 	dsb	sy
 801134a:	607b      	str	r3, [r7, #4]
}
 801134c:	bf00      	nop
 801134e:	bf00      	nop
 8011350:	e7fd      	b.n	801134e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011352:	4b0a      	ldr	r3, [pc, #40]	@ (801137c <vPortExitCritical+0x50>)
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	3b01      	subs	r3, #1
 8011358:	4a08      	ldr	r2, [pc, #32]	@ (801137c <vPortExitCritical+0x50>)
 801135a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801135c:	4b07      	ldr	r3, [pc, #28]	@ (801137c <vPortExitCritical+0x50>)
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	2b00      	cmp	r3, #0
 8011362:	d105      	bne.n	8011370 <vPortExitCritical+0x44>
 8011364:	2300      	movs	r3, #0
 8011366:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011368:	683b      	ldr	r3, [r7, #0]
 801136a:	f383 8811 	msr	BASEPRI, r3
}
 801136e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011370:	bf00      	nop
 8011372:	370c      	adds	r7, #12
 8011374:	46bd      	mov	sp, r7
 8011376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801137a:	4770      	bx	lr
 801137c:	20000034 	.word	0x20000034

08011380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011380:	f3ef 8009 	mrs	r0, PSP
 8011384:	f3bf 8f6f 	isb	sy
 8011388:	4b15      	ldr	r3, [pc, #84]	@ (80113e0 <pxCurrentTCBConst>)
 801138a:	681a      	ldr	r2, [r3, #0]
 801138c:	f01e 0f10 	tst.w	lr, #16
 8011390:	bf08      	it	eq
 8011392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801139a:	6010      	str	r0, [r2, #0]
 801139c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80113a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80113a4:	f380 8811 	msr	BASEPRI, r0
 80113a8:	f3bf 8f4f 	dsb	sy
 80113ac:	f3bf 8f6f 	isb	sy
 80113b0:	f7fe fd96 	bl	800fee0 <vTaskSwitchContext>
 80113b4:	f04f 0000 	mov.w	r0, #0
 80113b8:	f380 8811 	msr	BASEPRI, r0
 80113bc:	bc09      	pop	{r0, r3}
 80113be:	6819      	ldr	r1, [r3, #0]
 80113c0:	6808      	ldr	r0, [r1, #0]
 80113c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113c6:	f01e 0f10 	tst.w	lr, #16
 80113ca:	bf08      	it	eq
 80113cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80113d0:	f380 8809 	msr	PSP, r0
 80113d4:	f3bf 8f6f 	isb	sy
 80113d8:	4770      	bx	lr
 80113da:	bf00      	nop
 80113dc:	f3af 8000 	nop.w

080113e0 <pxCurrentTCBConst>:
 80113e0:	20001b90 	.word	0x20001b90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80113e4:	bf00      	nop
 80113e6:	bf00      	nop

080113e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	b082      	sub	sp, #8
 80113ec:	af00      	add	r7, sp, #0
	__asm volatile
 80113ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113f2:	f383 8811 	msr	BASEPRI, r3
 80113f6:	f3bf 8f6f 	isb	sy
 80113fa:	f3bf 8f4f 	dsb	sy
 80113fe:	607b      	str	r3, [r7, #4]
}
 8011400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011402:	f7fe fcb3 	bl	800fd6c <xTaskIncrementTick>
 8011406:	4603      	mov	r3, r0
 8011408:	2b00      	cmp	r3, #0
 801140a:	d003      	beq.n	8011414 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801140c:	4b06      	ldr	r3, [pc, #24]	@ (8011428 <xPortSysTickHandler+0x40>)
 801140e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011412:	601a      	str	r2, [r3, #0]
 8011414:	2300      	movs	r3, #0
 8011416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	f383 8811 	msr	BASEPRI, r3
}
 801141e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011420:	bf00      	nop
 8011422:	3708      	adds	r7, #8
 8011424:	46bd      	mov	sp, r7
 8011426:	bd80      	pop	{r7, pc}
 8011428:	e000ed04 	.word	0xe000ed04

0801142c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801142c:	b480      	push	{r7}
 801142e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011430:	4b0b      	ldr	r3, [pc, #44]	@ (8011460 <vPortSetupTimerInterrupt+0x34>)
 8011432:	2200      	movs	r2, #0
 8011434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011436:	4b0b      	ldr	r3, [pc, #44]	@ (8011464 <vPortSetupTimerInterrupt+0x38>)
 8011438:	2200      	movs	r2, #0
 801143a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801143c:	4b0a      	ldr	r3, [pc, #40]	@ (8011468 <vPortSetupTimerInterrupt+0x3c>)
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	4a0a      	ldr	r2, [pc, #40]	@ (801146c <vPortSetupTimerInterrupt+0x40>)
 8011442:	fba2 2303 	umull	r2, r3, r2, r3
 8011446:	099b      	lsrs	r3, r3, #6
 8011448:	4a09      	ldr	r2, [pc, #36]	@ (8011470 <vPortSetupTimerInterrupt+0x44>)
 801144a:	3b01      	subs	r3, #1
 801144c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801144e:	4b04      	ldr	r3, [pc, #16]	@ (8011460 <vPortSetupTimerInterrupt+0x34>)
 8011450:	2207      	movs	r2, #7
 8011452:	601a      	str	r2, [r3, #0]
}
 8011454:	bf00      	nop
 8011456:	46bd      	mov	sp, r7
 8011458:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145c:	4770      	bx	lr
 801145e:	bf00      	nop
 8011460:	e000e010 	.word	0xe000e010
 8011464:	e000e018 	.word	0xe000e018
 8011468:	20000008 	.word	0x20000008
 801146c:	10624dd3 	.word	0x10624dd3
 8011470:	e000e014 	.word	0xe000e014

08011474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011474:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011484 <vPortEnableVFP+0x10>
 8011478:	6801      	ldr	r1, [r0, #0]
 801147a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801147e:	6001      	str	r1, [r0, #0]
 8011480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011482:	bf00      	nop
 8011484:	e000ed88 	.word	0xe000ed88

08011488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011488:	b480      	push	{r7}
 801148a:	b085      	sub	sp, #20
 801148c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801148e:	f3ef 8305 	mrs	r3, IPSR
 8011492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	2b0f      	cmp	r3, #15
 8011498:	d915      	bls.n	80114c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801149a:	4a18      	ldr	r2, [pc, #96]	@ (80114fc <vPortValidateInterruptPriority+0x74>)
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	4413      	add	r3, r2
 80114a0:	781b      	ldrb	r3, [r3, #0]
 80114a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80114a4:	4b16      	ldr	r3, [pc, #88]	@ (8011500 <vPortValidateInterruptPriority+0x78>)
 80114a6:	781b      	ldrb	r3, [r3, #0]
 80114a8:	7afa      	ldrb	r2, [r7, #11]
 80114aa:	429a      	cmp	r2, r3
 80114ac:	d20b      	bcs.n	80114c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80114ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114b2:	f383 8811 	msr	BASEPRI, r3
 80114b6:	f3bf 8f6f 	isb	sy
 80114ba:	f3bf 8f4f 	dsb	sy
 80114be:	607b      	str	r3, [r7, #4]
}
 80114c0:	bf00      	nop
 80114c2:	bf00      	nop
 80114c4:	e7fd      	b.n	80114c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80114c6:	4b0f      	ldr	r3, [pc, #60]	@ (8011504 <vPortValidateInterruptPriority+0x7c>)
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80114ce:	4b0e      	ldr	r3, [pc, #56]	@ (8011508 <vPortValidateInterruptPriority+0x80>)
 80114d0:	681b      	ldr	r3, [r3, #0]
 80114d2:	429a      	cmp	r2, r3
 80114d4:	d90b      	bls.n	80114ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80114d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114da:	f383 8811 	msr	BASEPRI, r3
 80114de:	f3bf 8f6f 	isb	sy
 80114e2:	f3bf 8f4f 	dsb	sy
 80114e6:	603b      	str	r3, [r7, #0]
}
 80114e8:	bf00      	nop
 80114ea:	bf00      	nop
 80114ec:	e7fd      	b.n	80114ea <vPortValidateInterruptPriority+0x62>
	}
 80114ee:	bf00      	nop
 80114f0:	3714      	adds	r7, #20
 80114f2:	46bd      	mov	sp, r7
 80114f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f8:	4770      	bx	lr
 80114fa:	bf00      	nop
 80114fc:	e000e3f0 	.word	0xe000e3f0
 8011500:	200021bc 	.word	0x200021bc
 8011504:	e000ed0c 	.word	0xe000ed0c
 8011508:	200021c0 	.word	0x200021c0

0801150c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801150c:	b580      	push	{r7, lr}
 801150e:	b08a      	sub	sp, #40	@ 0x28
 8011510:	af00      	add	r7, sp, #0
 8011512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011514:	2300      	movs	r3, #0
 8011516:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011518:	f7fe fb6c 	bl	800fbf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801151c:	4b5c      	ldr	r3, [pc, #368]	@ (8011690 <pvPortMalloc+0x184>)
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d101      	bne.n	8011528 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011524:	f000 f924 	bl	8011770 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011528:	4b5a      	ldr	r3, [pc, #360]	@ (8011694 <pvPortMalloc+0x188>)
 801152a:	681a      	ldr	r2, [r3, #0]
 801152c:	687b      	ldr	r3, [r7, #4]
 801152e:	4013      	ands	r3, r2
 8011530:	2b00      	cmp	r3, #0
 8011532:	f040 8095 	bne.w	8011660 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d01e      	beq.n	801157a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801153c:	2208      	movs	r2, #8
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	4413      	add	r3, r2
 8011542:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	f003 0307 	and.w	r3, r3, #7
 801154a:	2b00      	cmp	r3, #0
 801154c:	d015      	beq.n	801157a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	f023 0307 	bic.w	r3, r3, #7
 8011554:	3308      	adds	r3, #8
 8011556:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	f003 0307 	and.w	r3, r3, #7
 801155e:	2b00      	cmp	r3, #0
 8011560:	d00b      	beq.n	801157a <pvPortMalloc+0x6e>
	__asm volatile
 8011562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011566:	f383 8811 	msr	BASEPRI, r3
 801156a:	f3bf 8f6f 	isb	sy
 801156e:	f3bf 8f4f 	dsb	sy
 8011572:	617b      	str	r3, [r7, #20]
}
 8011574:	bf00      	nop
 8011576:	bf00      	nop
 8011578:	e7fd      	b.n	8011576 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d06f      	beq.n	8011660 <pvPortMalloc+0x154>
 8011580:	4b45      	ldr	r3, [pc, #276]	@ (8011698 <pvPortMalloc+0x18c>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	687a      	ldr	r2, [r7, #4]
 8011586:	429a      	cmp	r2, r3
 8011588:	d86a      	bhi.n	8011660 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801158a:	4b44      	ldr	r3, [pc, #272]	@ (801169c <pvPortMalloc+0x190>)
 801158c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801158e:	4b43      	ldr	r3, [pc, #268]	@ (801169c <pvPortMalloc+0x190>)
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011594:	e004      	b.n	80115a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011598:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80115a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115a2:	685b      	ldr	r3, [r3, #4]
 80115a4:	687a      	ldr	r2, [r7, #4]
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d903      	bls.n	80115b2 <pvPortMalloc+0xa6>
 80115aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d1f1      	bne.n	8011596 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80115b2:	4b37      	ldr	r3, [pc, #220]	@ (8011690 <pvPortMalloc+0x184>)
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80115b8:	429a      	cmp	r2, r3
 80115ba:	d051      	beq.n	8011660 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80115bc:	6a3b      	ldr	r3, [r7, #32]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	2208      	movs	r2, #8
 80115c2:	4413      	add	r3, r2
 80115c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80115c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115c8:	681a      	ldr	r2, [r3, #0]
 80115ca:	6a3b      	ldr	r3, [r7, #32]
 80115cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80115ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115d0:	685a      	ldr	r2, [r3, #4]
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	1ad2      	subs	r2, r2, r3
 80115d6:	2308      	movs	r3, #8
 80115d8:	005b      	lsls	r3, r3, #1
 80115da:	429a      	cmp	r2, r3
 80115dc:	d920      	bls.n	8011620 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80115de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	4413      	add	r3, r2
 80115e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80115e6:	69bb      	ldr	r3, [r7, #24]
 80115e8:	f003 0307 	and.w	r3, r3, #7
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d00b      	beq.n	8011608 <pvPortMalloc+0xfc>
	__asm volatile
 80115f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115f4:	f383 8811 	msr	BASEPRI, r3
 80115f8:	f3bf 8f6f 	isb	sy
 80115fc:	f3bf 8f4f 	dsb	sy
 8011600:	613b      	str	r3, [r7, #16]
}
 8011602:	bf00      	nop
 8011604:	bf00      	nop
 8011606:	e7fd      	b.n	8011604 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801160a:	685a      	ldr	r2, [r3, #4]
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	1ad2      	subs	r2, r2, r3
 8011610:	69bb      	ldr	r3, [r7, #24]
 8011612:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011616:	687a      	ldr	r2, [r7, #4]
 8011618:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801161a:	69b8      	ldr	r0, [r7, #24]
 801161c:	f000 f90a 	bl	8011834 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011620:	4b1d      	ldr	r3, [pc, #116]	@ (8011698 <pvPortMalloc+0x18c>)
 8011622:	681a      	ldr	r2, [r3, #0]
 8011624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011626:	685b      	ldr	r3, [r3, #4]
 8011628:	1ad3      	subs	r3, r2, r3
 801162a:	4a1b      	ldr	r2, [pc, #108]	@ (8011698 <pvPortMalloc+0x18c>)
 801162c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801162e:	4b1a      	ldr	r3, [pc, #104]	@ (8011698 <pvPortMalloc+0x18c>)
 8011630:	681a      	ldr	r2, [r3, #0]
 8011632:	4b1b      	ldr	r3, [pc, #108]	@ (80116a0 <pvPortMalloc+0x194>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	429a      	cmp	r2, r3
 8011638:	d203      	bcs.n	8011642 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801163a:	4b17      	ldr	r3, [pc, #92]	@ (8011698 <pvPortMalloc+0x18c>)
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	4a18      	ldr	r2, [pc, #96]	@ (80116a0 <pvPortMalloc+0x194>)
 8011640:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011644:	685a      	ldr	r2, [r3, #4]
 8011646:	4b13      	ldr	r3, [pc, #76]	@ (8011694 <pvPortMalloc+0x188>)
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	431a      	orrs	r2, r3
 801164c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801164e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011652:	2200      	movs	r2, #0
 8011654:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011656:	4b13      	ldr	r3, [pc, #76]	@ (80116a4 <pvPortMalloc+0x198>)
 8011658:	681b      	ldr	r3, [r3, #0]
 801165a:	3301      	adds	r3, #1
 801165c:	4a11      	ldr	r2, [pc, #68]	@ (80116a4 <pvPortMalloc+0x198>)
 801165e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011660:	f7fe fad6 	bl	800fc10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011664:	69fb      	ldr	r3, [r7, #28]
 8011666:	f003 0307 	and.w	r3, r3, #7
 801166a:	2b00      	cmp	r3, #0
 801166c:	d00b      	beq.n	8011686 <pvPortMalloc+0x17a>
	__asm volatile
 801166e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011672:	f383 8811 	msr	BASEPRI, r3
 8011676:	f3bf 8f6f 	isb	sy
 801167a:	f3bf 8f4f 	dsb	sy
 801167e:	60fb      	str	r3, [r7, #12]
}
 8011680:	bf00      	nop
 8011682:	bf00      	nop
 8011684:	e7fd      	b.n	8011682 <pvPortMalloc+0x176>
	return pvReturn;
 8011686:	69fb      	ldr	r3, [r7, #28]
}
 8011688:	4618      	mov	r0, r3
 801168a:	3728      	adds	r7, #40	@ 0x28
 801168c:	46bd      	mov	sp, r7
 801168e:	bd80      	pop	{r7, pc}
 8011690:	2000604c 	.word	0x2000604c
 8011694:	20006060 	.word	0x20006060
 8011698:	20006050 	.word	0x20006050
 801169c:	20006044 	.word	0x20006044
 80116a0:	20006054 	.word	0x20006054
 80116a4:	20006058 	.word	0x20006058

080116a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80116a8:	b580      	push	{r7, lr}
 80116aa:	b086      	sub	sp, #24
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d04f      	beq.n	801175a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80116ba:	2308      	movs	r3, #8
 80116bc:	425b      	negs	r3, r3
 80116be:	697a      	ldr	r2, [r7, #20]
 80116c0:	4413      	add	r3, r2
 80116c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80116c4:	697b      	ldr	r3, [r7, #20]
 80116c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80116c8:	693b      	ldr	r3, [r7, #16]
 80116ca:	685a      	ldr	r2, [r3, #4]
 80116cc:	4b25      	ldr	r3, [pc, #148]	@ (8011764 <vPortFree+0xbc>)
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	4013      	ands	r3, r2
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d10b      	bne.n	80116ee <vPortFree+0x46>
	__asm volatile
 80116d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116da:	f383 8811 	msr	BASEPRI, r3
 80116de:	f3bf 8f6f 	isb	sy
 80116e2:	f3bf 8f4f 	dsb	sy
 80116e6:	60fb      	str	r3, [r7, #12]
}
 80116e8:	bf00      	nop
 80116ea:	bf00      	nop
 80116ec:	e7fd      	b.n	80116ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80116ee:	693b      	ldr	r3, [r7, #16]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d00b      	beq.n	801170e <vPortFree+0x66>
	__asm volatile
 80116f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116fa:	f383 8811 	msr	BASEPRI, r3
 80116fe:	f3bf 8f6f 	isb	sy
 8011702:	f3bf 8f4f 	dsb	sy
 8011706:	60bb      	str	r3, [r7, #8]
}
 8011708:	bf00      	nop
 801170a:	bf00      	nop
 801170c:	e7fd      	b.n	801170a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801170e:	693b      	ldr	r3, [r7, #16]
 8011710:	685a      	ldr	r2, [r3, #4]
 8011712:	4b14      	ldr	r3, [pc, #80]	@ (8011764 <vPortFree+0xbc>)
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	4013      	ands	r3, r2
 8011718:	2b00      	cmp	r3, #0
 801171a:	d01e      	beq.n	801175a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d11a      	bne.n	801175a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011724:	693b      	ldr	r3, [r7, #16]
 8011726:	685a      	ldr	r2, [r3, #4]
 8011728:	4b0e      	ldr	r3, [pc, #56]	@ (8011764 <vPortFree+0xbc>)
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	43db      	mvns	r3, r3
 801172e:	401a      	ands	r2, r3
 8011730:	693b      	ldr	r3, [r7, #16]
 8011732:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011734:	f7fe fa5e 	bl	800fbf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011738:	693b      	ldr	r3, [r7, #16]
 801173a:	685a      	ldr	r2, [r3, #4]
 801173c:	4b0a      	ldr	r3, [pc, #40]	@ (8011768 <vPortFree+0xc0>)
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	4413      	add	r3, r2
 8011742:	4a09      	ldr	r2, [pc, #36]	@ (8011768 <vPortFree+0xc0>)
 8011744:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011746:	6938      	ldr	r0, [r7, #16]
 8011748:	f000 f874 	bl	8011834 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801174c:	4b07      	ldr	r3, [pc, #28]	@ (801176c <vPortFree+0xc4>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	3301      	adds	r3, #1
 8011752:	4a06      	ldr	r2, [pc, #24]	@ (801176c <vPortFree+0xc4>)
 8011754:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011756:	f7fe fa5b 	bl	800fc10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801175a:	bf00      	nop
 801175c:	3718      	adds	r7, #24
 801175e:	46bd      	mov	sp, r7
 8011760:	bd80      	pop	{r7, pc}
 8011762:	bf00      	nop
 8011764:	20006060 	.word	0x20006060
 8011768:	20006050 	.word	0x20006050
 801176c:	2000605c 	.word	0x2000605c

08011770 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011770:	b480      	push	{r7}
 8011772:	b085      	sub	sp, #20
 8011774:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011776:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 801177a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801177c:	4b27      	ldr	r3, [pc, #156]	@ (801181c <prvHeapInit+0xac>)
 801177e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	f003 0307 	and.w	r3, r3, #7
 8011786:	2b00      	cmp	r3, #0
 8011788:	d00c      	beq.n	80117a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	3307      	adds	r3, #7
 801178e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	f023 0307 	bic.w	r3, r3, #7
 8011796:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011798:	68ba      	ldr	r2, [r7, #8]
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	1ad3      	subs	r3, r2, r3
 801179e:	4a1f      	ldr	r2, [pc, #124]	@ (801181c <prvHeapInit+0xac>)
 80117a0:	4413      	add	r3, r2
 80117a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80117a8:	4a1d      	ldr	r2, [pc, #116]	@ (8011820 <prvHeapInit+0xb0>)
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80117ae:	4b1c      	ldr	r3, [pc, #112]	@ (8011820 <prvHeapInit+0xb0>)
 80117b0:	2200      	movs	r2, #0
 80117b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	68ba      	ldr	r2, [r7, #8]
 80117b8:	4413      	add	r3, r2
 80117ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80117bc:	2208      	movs	r2, #8
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	1a9b      	subs	r3, r3, r2
 80117c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	f023 0307 	bic.w	r3, r3, #7
 80117ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	4a15      	ldr	r2, [pc, #84]	@ (8011824 <prvHeapInit+0xb4>)
 80117d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80117d2:	4b14      	ldr	r3, [pc, #80]	@ (8011824 <prvHeapInit+0xb4>)
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	2200      	movs	r2, #0
 80117d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80117da:	4b12      	ldr	r3, [pc, #72]	@ (8011824 <prvHeapInit+0xb4>)
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	2200      	movs	r2, #0
 80117e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	68fa      	ldr	r2, [r7, #12]
 80117ea:	1ad2      	subs	r2, r2, r3
 80117ec:	683b      	ldr	r3, [r7, #0]
 80117ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80117f0:	4b0c      	ldr	r3, [pc, #48]	@ (8011824 <prvHeapInit+0xb4>)
 80117f2:	681a      	ldr	r2, [r3, #0]
 80117f4:	683b      	ldr	r3, [r7, #0]
 80117f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80117f8:	683b      	ldr	r3, [r7, #0]
 80117fa:	685b      	ldr	r3, [r3, #4]
 80117fc:	4a0a      	ldr	r2, [pc, #40]	@ (8011828 <prvHeapInit+0xb8>)
 80117fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011800:	683b      	ldr	r3, [r7, #0]
 8011802:	685b      	ldr	r3, [r3, #4]
 8011804:	4a09      	ldr	r2, [pc, #36]	@ (801182c <prvHeapInit+0xbc>)
 8011806:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011808:	4b09      	ldr	r3, [pc, #36]	@ (8011830 <prvHeapInit+0xc0>)
 801180a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801180e:	601a      	str	r2, [r3, #0]
}
 8011810:	bf00      	nop
 8011812:	3714      	adds	r7, #20
 8011814:	46bd      	mov	sp, r7
 8011816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181a:	4770      	bx	lr
 801181c:	200021c4 	.word	0x200021c4
 8011820:	20006044 	.word	0x20006044
 8011824:	2000604c 	.word	0x2000604c
 8011828:	20006054 	.word	0x20006054
 801182c:	20006050 	.word	0x20006050
 8011830:	20006060 	.word	0x20006060

08011834 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011834:	b480      	push	{r7}
 8011836:	b085      	sub	sp, #20
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801183c:	4b28      	ldr	r3, [pc, #160]	@ (80118e0 <prvInsertBlockIntoFreeList+0xac>)
 801183e:	60fb      	str	r3, [r7, #12]
 8011840:	e002      	b.n	8011848 <prvInsertBlockIntoFreeList+0x14>
 8011842:	68fb      	ldr	r3, [r7, #12]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	60fb      	str	r3, [r7, #12]
 8011848:	68fb      	ldr	r3, [r7, #12]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	687a      	ldr	r2, [r7, #4]
 801184e:	429a      	cmp	r2, r3
 8011850:	d8f7      	bhi.n	8011842 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011852:	68fb      	ldr	r3, [r7, #12]
 8011854:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	685b      	ldr	r3, [r3, #4]
 801185a:	68ba      	ldr	r2, [r7, #8]
 801185c:	4413      	add	r3, r2
 801185e:	687a      	ldr	r2, [r7, #4]
 8011860:	429a      	cmp	r2, r3
 8011862:	d108      	bne.n	8011876 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	685a      	ldr	r2, [r3, #4]
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	685b      	ldr	r3, [r3, #4]
 801186c:	441a      	add	r2, r3
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	685b      	ldr	r3, [r3, #4]
 801187e:	68ba      	ldr	r2, [r7, #8]
 8011880:	441a      	add	r2, r3
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	429a      	cmp	r2, r3
 8011888:	d118      	bne.n	80118bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	681a      	ldr	r2, [r3, #0]
 801188e:	4b15      	ldr	r3, [pc, #84]	@ (80118e4 <prvInsertBlockIntoFreeList+0xb0>)
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	429a      	cmp	r2, r3
 8011894:	d00d      	beq.n	80118b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	685a      	ldr	r2, [r3, #4]
 801189a:	68fb      	ldr	r3, [r7, #12]
 801189c:	681b      	ldr	r3, [r3, #0]
 801189e:	685b      	ldr	r3, [r3, #4]
 80118a0:	441a      	add	r2, r3
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	681a      	ldr	r2, [r3, #0]
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	601a      	str	r2, [r3, #0]
 80118b0:	e008      	b.n	80118c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80118b2:	4b0c      	ldr	r3, [pc, #48]	@ (80118e4 <prvInsertBlockIntoFreeList+0xb0>)
 80118b4:	681a      	ldr	r2, [r3, #0]
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	601a      	str	r2, [r3, #0]
 80118ba:	e003      	b.n	80118c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	681a      	ldr	r2, [r3, #0]
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80118c4:	68fa      	ldr	r2, [r7, #12]
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	429a      	cmp	r2, r3
 80118ca:	d002      	beq.n	80118d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	687a      	ldr	r2, [r7, #4]
 80118d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80118d2:	bf00      	nop
 80118d4:	3714      	adds	r7, #20
 80118d6:	46bd      	mov	sp, r7
 80118d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118dc:	4770      	bx	lr
 80118de:	bf00      	nop
 80118e0:	20006044 	.word	0x20006044
 80118e4:	2000604c 	.word	0x2000604c

080118e8 <__assert_func>:
 80118e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118ea:	4614      	mov	r4, r2
 80118ec:	461a      	mov	r2, r3
 80118ee:	4b09      	ldr	r3, [pc, #36]	@ (8011914 <__assert_func+0x2c>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	4605      	mov	r5, r0
 80118f4:	68d8      	ldr	r0, [r3, #12]
 80118f6:	b14c      	cbz	r4, 801190c <__assert_func+0x24>
 80118f8:	4b07      	ldr	r3, [pc, #28]	@ (8011918 <__assert_func+0x30>)
 80118fa:	9100      	str	r1, [sp, #0]
 80118fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011900:	4906      	ldr	r1, [pc, #24]	@ (801191c <__assert_func+0x34>)
 8011902:	462b      	mov	r3, r5
 8011904:	f000 f8b2 	bl	8011a6c <fiprintf>
 8011908:	f000 fc17 	bl	801213a <abort>
 801190c:	4b04      	ldr	r3, [pc, #16]	@ (8011920 <__assert_func+0x38>)
 801190e:	461c      	mov	r4, r3
 8011910:	e7f3      	b.n	80118fa <__assert_func+0x12>
 8011912:	bf00      	nop
 8011914:	20000044 	.word	0x20000044
 8011918:	08014963 	.word	0x08014963
 801191c:	08014970 	.word	0x08014970
 8011920:	0801499e 	.word	0x0801499e

08011924 <std>:
 8011924:	2300      	movs	r3, #0
 8011926:	b510      	push	{r4, lr}
 8011928:	4604      	mov	r4, r0
 801192a:	e9c0 3300 	strd	r3, r3, [r0]
 801192e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011932:	6083      	str	r3, [r0, #8]
 8011934:	8181      	strh	r1, [r0, #12]
 8011936:	6643      	str	r3, [r0, #100]	@ 0x64
 8011938:	81c2      	strh	r2, [r0, #14]
 801193a:	6183      	str	r3, [r0, #24]
 801193c:	4619      	mov	r1, r3
 801193e:	2208      	movs	r2, #8
 8011940:	305c      	adds	r0, #92	@ 0x5c
 8011942:	f000 fa8d 	bl	8011e60 <memset>
 8011946:	4b0d      	ldr	r3, [pc, #52]	@ (801197c <std+0x58>)
 8011948:	6263      	str	r3, [r4, #36]	@ 0x24
 801194a:	4b0d      	ldr	r3, [pc, #52]	@ (8011980 <std+0x5c>)
 801194c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801194e:	4b0d      	ldr	r3, [pc, #52]	@ (8011984 <std+0x60>)
 8011950:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011952:	4b0d      	ldr	r3, [pc, #52]	@ (8011988 <std+0x64>)
 8011954:	6323      	str	r3, [r4, #48]	@ 0x30
 8011956:	4b0d      	ldr	r3, [pc, #52]	@ (801198c <std+0x68>)
 8011958:	6224      	str	r4, [r4, #32]
 801195a:	429c      	cmp	r4, r3
 801195c:	d006      	beq.n	801196c <std+0x48>
 801195e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011962:	4294      	cmp	r4, r2
 8011964:	d002      	beq.n	801196c <std+0x48>
 8011966:	33d0      	adds	r3, #208	@ 0xd0
 8011968:	429c      	cmp	r4, r3
 801196a:	d105      	bne.n	8011978 <std+0x54>
 801196c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011974:	f000 bbd0 	b.w	8012118 <__retarget_lock_init_recursive>
 8011978:	bd10      	pop	{r4, pc}
 801197a:	bf00      	nop
 801197c:	08011c5d 	.word	0x08011c5d
 8011980:	08011c7f 	.word	0x08011c7f
 8011984:	08011cb7 	.word	0x08011cb7
 8011988:	08011cdb 	.word	0x08011cdb
 801198c:	20006064 	.word	0x20006064

08011990 <stdio_exit_handler>:
 8011990:	4a02      	ldr	r2, [pc, #8]	@ (801199c <stdio_exit_handler+0xc>)
 8011992:	4903      	ldr	r1, [pc, #12]	@ (80119a0 <stdio_exit_handler+0x10>)
 8011994:	4803      	ldr	r0, [pc, #12]	@ (80119a4 <stdio_exit_handler+0x14>)
 8011996:	f000 b87b 	b.w	8011a90 <_fwalk_sglue>
 801199a:	bf00      	nop
 801199c:	20000038 	.word	0x20000038
 80119a0:	08012c9d 	.word	0x08012c9d
 80119a4:	20000048 	.word	0x20000048

080119a8 <cleanup_stdio>:
 80119a8:	6841      	ldr	r1, [r0, #4]
 80119aa:	4b0c      	ldr	r3, [pc, #48]	@ (80119dc <cleanup_stdio+0x34>)
 80119ac:	4299      	cmp	r1, r3
 80119ae:	b510      	push	{r4, lr}
 80119b0:	4604      	mov	r4, r0
 80119b2:	d001      	beq.n	80119b8 <cleanup_stdio+0x10>
 80119b4:	f001 f972 	bl	8012c9c <_fflush_r>
 80119b8:	68a1      	ldr	r1, [r4, #8]
 80119ba:	4b09      	ldr	r3, [pc, #36]	@ (80119e0 <cleanup_stdio+0x38>)
 80119bc:	4299      	cmp	r1, r3
 80119be:	d002      	beq.n	80119c6 <cleanup_stdio+0x1e>
 80119c0:	4620      	mov	r0, r4
 80119c2:	f001 f96b 	bl	8012c9c <_fflush_r>
 80119c6:	68e1      	ldr	r1, [r4, #12]
 80119c8:	4b06      	ldr	r3, [pc, #24]	@ (80119e4 <cleanup_stdio+0x3c>)
 80119ca:	4299      	cmp	r1, r3
 80119cc:	d004      	beq.n	80119d8 <cleanup_stdio+0x30>
 80119ce:	4620      	mov	r0, r4
 80119d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80119d4:	f001 b962 	b.w	8012c9c <_fflush_r>
 80119d8:	bd10      	pop	{r4, pc}
 80119da:	bf00      	nop
 80119dc:	20006064 	.word	0x20006064
 80119e0:	200060cc 	.word	0x200060cc
 80119e4:	20006134 	.word	0x20006134

080119e8 <global_stdio_init.part.0>:
 80119e8:	b510      	push	{r4, lr}
 80119ea:	4b0b      	ldr	r3, [pc, #44]	@ (8011a18 <global_stdio_init.part.0+0x30>)
 80119ec:	4c0b      	ldr	r4, [pc, #44]	@ (8011a1c <global_stdio_init.part.0+0x34>)
 80119ee:	4a0c      	ldr	r2, [pc, #48]	@ (8011a20 <global_stdio_init.part.0+0x38>)
 80119f0:	601a      	str	r2, [r3, #0]
 80119f2:	4620      	mov	r0, r4
 80119f4:	2200      	movs	r2, #0
 80119f6:	2104      	movs	r1, #4
 80119f8:	f7ff ff94 	bl	8011924 <std>
 80119fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011a00:	2201      	movs	r2, #1
 8011a02:	2109      	movs	r1, #9
 8011a04:	f7ff ff8e 	bl	8011924 <std>
 8011a08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011a0c:	2202      	movs	r2, #2
 8011a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a12:	2112      	movs	r1, #18
 8011a14:	f7ff bf86 	b.w	8011924 <std>
 8011a18:	2000619c 	.word	0x2000619c
 8011a1c:	20006064 	.word	0x20006064
 8011a20:	08011991 	.word	0x08011991

08011a24 <__sfp_lock_acquire>:
 8011a24:	4801      	ldr	r0, [pc, #4]	@ (8011a2c <__sfp_lock_acquire+0x8>)
 8011a26:	f000 bb78 	b.w	801211a <__retarget_lock_acquire_recursive>
 8011a2a:	bf00      	nop
 8011a2c:	200061a5 	.word	0x200061a5

08011a30 <__sfp_lock_release>:
 8011a30:	4801      	ldr	r0, [pc, #4]	@ (8011a38 <__sfp_lock_release+0x8>)
 8011a32:	f000 bb73 	b.w	801211c <__retarget_lock_release_recursive>
 8011a36:	bf00      	nop
 8011a38:	200061a5 	.word	0x200061a5

08011a3c <__sinit>:
 8011a3c:	b510      	push	{r4, lr}
 8011a3e:	4604      	mov	r4, r0
 8011a40:	f7ff fff0 	bl	8011a24 <__sfp_lock_acquire>
 8011a44:	6a23      	ldr	r3, [r4, #32]
 8011a46:	b11b      	cbz	r3, 8011a50 <__sinit+0x14>
 8011a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a4c:	f7ff bff0 	b.w	8011a30 <__sfp_lock_release>
 8011a50:	4b04      	ldr	r3, [pc, #16]	@ (8011a64 <__sinit+0x28>)
 8011a52:	6223      	str	r3, [r4, #32]
 8011a54:	4b04      	ldr	r3, [pc, #16]	@ (8011a68 <__sinit+0x2c>)
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d1f5      	bne.n	8011a48 <__sinit+0xc>
 8011a5c:	f7ff ffc4 	bl	80119e8 <global_stdio_init.part.0>
 8011a60:	e7f2      	b.n	8011a48 <__sinit+0xc>
 8011a62:	bf00      	nop
 8011a64:	080119a9 	.word	0x080119a9
 8011a68:	2000619c 	.word	0x2000619c

08011a6c <fiprintf>:
 8011a6c:	b40e      	push	{r1, r2, r3}
 8011a6e:	b503      	push	{r0, r1, lr}
 8011a70:	4601      	mov	r1, r0
 8011a72:	ab03      	add	r3, sp, #12
 8011a74:	4805      	ldr	r0, [pc, #20]	@ (8011a8c <fiprintf+0x20>)
 8011a76:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a7a:	6800      	ldr	r0, [r0, #0]
 8011a7c:	9301      	str	r3, [sp, #4]
 8011a7e:	f000 fde5 	bl	801264c <_vfiprintf_r>
 8011a82:	b002      	add	sp, #8
 8011a84:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a88:	b003      	add	sp, #12
 8011a8a:	4770      	bx	lr
 8011a8c:	20000044 	.word	0x20000044

08011a90 <_fwalk_sglue>:
 8011a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a94:	4607      	mov	r7, r0
 8011a96:	4688      	mov	r8, r1
 8011a98:	4614      	mov	r4, r2
 8011a9a:	2600      	movs	r6, #0
 8011a9c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011aa0:	f1b9 0901 	subs.w	r9, r9, #1
 8011aa4:	d505      	bpl.n	8011ab2 <_fwalk_sglue+0x22>
 8011aa6:	6824      	ldr	r4, [r4, #0]
 8011aa8:	2c00      	cmp	r4, #0
 8011aaa:	d1f7      	bne.n	8011a9c <_fwalk_sglue+0xc>
 8011aac:	4630      	mov	r0, r6
 8011aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ab2:	89ab      	ldrh	r3, [r5, #12]
 8011ab4:	2b01      	cmp	r3, #1
 8011ab6:	d907      	bls.n	8011ac8 <_fwalk_sglue+0x38>
 8011ab8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011abc:	3301      	adds	r3, #1
 8011abe:	d003      	beq.n	8011ac8 <_fwalk_sglue+0x38>
 8011ac0:	4629      	mov	r1, r5
 8011ac2:	4638      	mov	r0, r7
 8011ac4:	47c0      	blx	r8
 8011ac6:	4306      	orrs	r6, r0
 8011ac8:	3568      	adds	r5, #104	@ 0x68
 8011aca:	e7e9      	b.n	8011aa0 <_fwalk_sglue+0x10>

08011acc <iprintf>:
 8011acc:	b40f      	push	{r0, r1, r2, r3}
 8011ace:	b507      	push	{r0, r1, r2, lr}
 8011ad0:	4906      	ldr	r1, [pc, #24]	@ (8011aec <iprintf+0x20>)
 8011ad2:	ab04      	add	r3, sp, #16
 8011ad4:	6808      	ldr	r0, [r1, #0]
 8011ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ada:	6881      	ldr	r1, [r0, #8]
 8011adc:	9301      	str	r3, [sp, #4]
 8011ade:	f000 fdb5 	bl	801264c <_vfiprintf_r>
 8011ae2:	b003      	add	sp, #12
 8011ae4:	f85d eb04 	ldr.w	lr, [sp], #4
 8011ae8:	b004      	add	sp, #16
 8011aea:	4770      	bx	lr
 8011aec:	20000044 	.word	0x20000044

08011af0 <_puts_r>:
 8011af0:	6a03      	ldr	r3, [r0, #32]
 8011af2:	b570      	push	{r4, r5, r6, lr}
 8011af4:	6884      	ldr	r4, [r0, #8]
 8011af6:	4605      	mov	r5, r0
 8011af8:	460e      	mov	r6, r1
 8011afa:	b90b      	cbnz	r3, 8011b00 <_puts_r+0x10>
 8011afc:	f7ff ff9e 	bl	8011a3c <__sinit>
 8011b00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b02:	07db      	lsls	r3, r3, #31
 8011b04:	d405      	bmi.n	8011b12 <_puts_r+0x22>
 8011b06:	89a3      	ldrh	r3, [r4, #12]
 8011b08:	0598      	lsls	r0, r3, #22
 8011b0a:	d402      	bmi.n	8011b12 <_puts_r+0x22>
 8011b0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b0e:	f000 fb04 	bl	801211a <__retarget_lock_acquire_recursive>
 8011b12:	89a3      	ldrh	r3, [r4, #12]
 8011b14:	0719      	lsls	r1, r3, #28
 8011b16:	d502      	bpl.n	8011b1e <_puts_r+0x2e>
 8011b18:	6923      	ldr	r3, [r4, #16]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d135      	bne.n	8011b8a <_puts_r+0x9a>
 8011b1e:	4621      	mov	r1, r4
 8011b20:	4628      	mov	r0, r5
 8011b22:	f000 f91d 	bl	8011d60 <__swsetup_r>
 8011b26:	b380      	cbz	r0, 8011b8a <_puts_r+0x9a>
 8011b28:	f04f 35ff 	mov.w	r5, #4294967295
 8011b2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011b2e:	07da      	lsls	r2, r3, #31
 8011b30:	d405      	bmi.n	8011b3e <_puts_r+0x4e>
 8011b32:	89a3      	ldrh	r3, [r4, #12]
 8011b34:	059b      	lsls	r3, r3, #22
 8011b36:	d402      	bmi.n	8011b3e <_puts_r+0x4e>
 8011b38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011b3a:	f000 faef 	bl	801211c <__retarget_lock_release_recursive>
 8011b3e:	4628      	mov	r0, r5
 8011b40:	bd70      	pop	{r4, r5, r6, pc}
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	da04      	bge.n	8011b50 <_puts_r+0x60>
 8011b46:	69a2      	ldr	r2, [r4, #24]
 8011b48:	429a      	cmp	r2, r3
 8011b4a:	dc17      	bgt.n	8011b7c <_puts_r+0x8c>
 8011b4c:	290a      	cmp	r1, #10
 8011b4e:	d015      	beq.n	8011b7c <_puts_r+0x8c>
 8011b50:	6823      	ldr	r3, [r4, #0]
 8011b52:	1c5a      	adds	r2, r3, #1
 8011b54:	6022      	str	r2, [r4, #0]
 8011b56:	7019      	strb	r1, [r3, #0]
 8011b58:	68a3      	ldr	r3, [r4, #8]
 8011b5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011b5e:	3b01      	subs	r3, #1
 8011b60:	60a3      	str	r3, [r4, #8]
 8011b62:	2900      	cmp	r1, #0
 8011b64:	d1ed      	bne.n	8011b42 <_puts_r+0x52>
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	da11      	bge.n	8011b8e <_puts_r+0x9e>
 8011b6a:	4622      	mov	r2, r4
 8011b6c:	210a      	movs	r1, #10
 8011b6e:	4628      	mov	r0, r5
 8011b70:	f000 f8b7 	bl	8011ce2 <__swbuf_r>
 8011b74:	3001      	adds	r0, #1
 8011b76:	d0d7      	beq.n	8011b28 <_puts_r+0x38>
 8011b78:	250a      	movs	r5, #10
 8011b7a:	e7d7      	b.n	8011b2c <_puts_r+0x3c>
 8011b7c:	4622      	mov	r2, r4
 8011b7e:	4628      	mov	r0, r5
 8011b80:	f000 f8af 	bl	8011ce2 <__swbuf_r>
 8011b84:	3001      	adds	r0, #1
 8011b86:	d1e7      	bne.n	8011b58 <_puts_r+0x68>
 8011b88:	e7ce      	b.n	8011b28 <_puts_r+0x38>
 8011b8a:	3e01      	subs	r6, #1
 8011b8c:	e7e4      	b.n	8011b58 <_puts_r+0x68>
 8011b8e:	6823      	ldr	r3, [r4, #0]
 8011b90:	1c5a      	adds	r2, r3, #1
 8011b92:	6022      	str	r2, [r4, #0]
 8011b94:	220a      	movs	r2, #10
 8011b96:	701a      	strb	r2, [r3, #0]
 8011b98:	e7ee      	b.n	8011b78 <_puts_r+0x88>
	...

08011b9c <puts>:
 8011b9c:	4b02      	ldr	r3, [pc, #8]	@ (8011ba8 <puts+0xc>)
 8011b9e:	4601      	mov	r1, r0
 8011ba0:	6818      	ldr	r0, [r3, #0]
 8011ba2:	f7ff bfa5 	b.w	8011af0 <_puts_r>
 8011ba6:	bf00      	nop
 8011ba8:	20000044 	.word	0x20000044

08011bac <sniprintf>:
 8011bac:	b40c      	push	{r2, r3}
 8011bae:	b530      	push	{r4, r5, lr}
 8011bb0:	4b18      	ldr	r3, [pc, #96]	@ (8011c14 <sniprintf+0x68>)
 8011bb2:	1e0c      	subs	r4, r1, #0
 8011bb4:	681d      	ldr	r5, [r3, #0]
 8011bb6:	b09d      	sub	sp, #116	@ 0x74
 8011bb8:	da08      	bge.n	8011bcc <sniprintf+0x20>
 8011bba:	238b      	movs	r3, #139	@ 0x8b
 8011bbc:	602b      	str	r3, [r5, #0]
 8011bbe:	f04f 30ff 	mov.w	r0, #4294967295
 8011bc2:	b01d      	add	sp, #116	@ 0x74
 8011bc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011bc8:	b002      	add	sp, #8
 8011bca:	4770      	bx	lr
 8011bcc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011bd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011bd4:	f04f 0300 	mov.w	r3, #0
 8011bd8:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011bda:	bf14      	ite	ne
 8011bdc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011be0:	4623      	moveq	r3, r4
 8011be2:	9304      	str	r3, [sp, #16]
 8011be4:	9307      	str	r3, [sp, #28]
 8011be6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011bea:	9002      	str	r0, [sp, #8]
 8011bec:	9006      	str	r0, [sp, #24]
 8011bee:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011bf2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011bf4:	ab21      	add	r3, sp, #132	@ 0x84
 8011bf6:	a902      	add	r1, sp, #8
 8011bf8:	4628      	mov	r0, r5
 8011bfa:	9301      	str	r3, [sp, #4]
 8011bfc:	f000 fc00 	bl	8012400 <_svfiprintf_r>
 8011c00:	1c43      	adds	r3, r0, #1
 8011c02:	bfbc      	itt	lt
 8011c04:	238b      	movlt	r3, #139	@ 0x8b
 8011c06:	602b      	strlt	r3, [r5, #0]
 8011c08:	2c00      	cmp	r4, #0
 8011c0a:	d0da      	beq.n	8011bc2 <sniprintf+0x16>
 8011c0c:	9b02      	ldr	r3, [sp, #8]
 8011c0e:	2200      	movs	r2, #0
 8011c10:	701a      	strb	r2, [r3, #0]
 8011c12:	e7d6      	b.n	8011bc2 <sniprintf+0x16>
 8011c14:	20000044 	.word	0x20000044

08011c18 <siprintf>:
 8011c18:	b40e      	push	{r1, r2, r3}
 8011c1a:	b510      	push	{r4, lr}
 8011c1c:	b09d      	sub	sp, #116	@ 0x74
 8011c1e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011c20:	9002      	str	r0, [sp, #8]
 8011c22:	9006      	str	r0, [sp, #24]
 8011c24:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011c28:	480a      	ldr	r0, [pc, #40]	@ (8011c54 <siprintf+0x3c>)
 8011c2a:	9107      	str	r1, [sp, #28]
 8011c2c:	9104      	str	r1, [sp, #16]
 8011c2e:	490a      	ldr	r1, [pc, #40]	@ (8011c58 <siprintf+0x40>)
 8011c30:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c34:	9105      	str	r1, [sp, #20]
 8011c36:	2400      	movs	r4, #0
 8011c38:	a902      	add	r1, sp, #8
 8011c3a:	6800      	ldr	r0, [r0, #0]
 8011c3c:	9301      	str	r3, [sp, #4]
 8011c3e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011c40:	f000 fbde 	bl	8012400 <_svfiprintf_r>
 8011c44:	9b02      	ldr	r3, [sp, #8]
 8011c46:	701c      	strb	r4, [r3, #0]
 8011c48:	b01d      	add	sp, #116	@ 0x74
 8011c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c4e:	b003      	add	sp, #12
 8011c50:	4770      	bx	lr
 8011c52:	bf00      	nop
 8011c54:	20000044 	.word	0x20000044
 8011c58:	ffff0208 	.word	0xffff0208

08011c5c <__sread>:
 8011c5c:	b510      	push	{r4, lr}
 8011c5e:	460c      	mov	r4, r1
 8011c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c64:	f000 fa0a 	bl	801207c <_read_r>
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	bfab      	itete	ge
 8011c6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8011c70:	181b      	addge	r3, r3, r0
 8011c72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011c76:	bfac      	ite	ge
 8011c78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011c7a:	81a3      	strhlt	r3, [r4, #12]
 8011c7c:	bd10      	pop	{r4, pc}

08011c7e <__swrite>:
 8011c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c82:	461f      	mov	r7, r3
 8011c84:	898b      	ldrh	r3, [r1, #12]
 8011c86:	05db      	lsls	r3, r3, #23
 8011c88:	4605      	mov	r5, r0
 8011c8a:	460c      	mov	r4, r1
 8011c8c:	4616      	mov	r6, r2
 8011c8e:	d505      	bpl.n	8011c9c <__swrite+0x1e>
 8011c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c94:	2302      	movs	r3, #2
 8011c96:	2200      	movs	r2, #0
 8011c98:	f000 f9de 	bl	8012058 <_lseek_r>
 8011c9c:	89a3      	ldrh	r3, [r4, #12]
 8011c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ca2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011ca6:	81a3      	strh	r3, [r4, #12]
 8011ca8:	4632      	mov	r2, r6
 8011caa:	463b      	mov	r3, r7
 8011cac:	4628      	mov	r0, r5
 8011cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cb2:	f000 b9f5 	b.w	80120a0 <_write_r>

08011cb6 <__sseek>:
 8011cb6:	b510      	push	{r4, lr}
 8011cb8:	460c      	mov	r4, r1
 8011cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cbe:	f000 f9cb 	bl	8012058 <_lseek_r>
 8011cc2:	1c43      	adds	r3, r0, #1
 8011cc4:	89a3      	ldrh	r3, [r4, #12]
 8011cc6:	bf15      	itete	ne
 8011cc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011cca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011cce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011cd2:	81a3      	strheq	r3, [r4, #12]
 8011cd4:	bf18      	it	ne
 8011cd6:	81a3      	strhne	r3, [r4, #12]
 8011cd8:	bd10      	pop	{r4, pc}

08011cda <__sclose>:
 8011cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cde:	f000 b94d 	b.w	8011f7c <_close_r>

08011ce2 <__swbuf_r>:
 8011ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ce4:	460e      	mov	r6, r1
 8011ce6:	4614      	mov	r4, r2
 8011ce8:	4605      	mov	r5, r0
 8011cea:	b118      	cbz	r0, 8011cf4 <__swbuf_r+0x12>
 8011cec:	6a03      	ldr	r3, [r0, #32]
 8011cee:	b90b      	cbnz	r3, 8011cf4 <__swbuf_r+0x12>
 8011cf0:	f7ff fea4 	bl	8011a3c <__sinit>
 8011cf4:	69a3      	ldr	r3, [r4, #24]
 8011cf6:	60a3      	str	r3, [r4, #8]
 8011cf8:	89a3      	ldrh	r3, [r4, #12]
 8011cfa:	071a      	lsls	r2, r3, #28
 8011cfc:	d501      	bpl.n	8011d02 <__swbuf_r+0x20>
 8011cfe:	6923      	ldr	r3, [r4, #16]
 8011d00:	b943      	cbnz	r3, 8011d14 <__swbuf_r+0x32>
 8011d02:	4621      	mov	r1, r4
 8011d04:	4628      	mov	r0, r5
 8011d06:	f000 f82b 	bl	8011d60 <__swsetup_r>
 8011d0a:	b118      	cbz	r0, 8011d14 <__swbuf_r+0x32>
 8011d0c:	f04f 37ff 	mov.w	r7, #4294967295
 8011d10:	4638      	mov	r0, r7
 8011d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d14:	6823      	ldr	r3, [r4, #0]
 8011d16:	6922      	ldr	r2, [r4, #16]
 8011d18:	1a98      	subs	r0, r3, r2
 8011d1a:	6963      	ldr	r3, [r4, #20]
 8011d1c:	b2f6      	uxtb	r6, r6
 8011d1e:	4283      	cmp	r3, r0
 8011d20:	4637      	mov	r7, r6
 8011d22:	dc05      	bgt.n	8011d30 <__swbuf_r+0x4e>
 8011d24:	4621      	mov	r1, r4
 8011d26:	4628      	mov	r0, r5
 8011d28:	f000 ffb8 	bl	8012c9c <_fflush_r>
 8011d2c:	2800      	cmp	r0, #0
 8011d2e:	d1ed      	bne.n	8011d0c <__swbuf_r+0x2a>
 8011d30:	68a3      	ldr	r3, [r4, #8]
 8011d32:	3b01      	subs	r3, #1
 8011d34:	60a3      	str	r3, [r4, #8]
 8011d36:	6823      	ldr	r3, [r4, #0]
 8011d38:	1c5a      	adds	r2, r3, #1
 8011d3a:	6022      	str	r2, [r4, #0]
 8011d3c:	701e      	strb	r6, [r3, #0]
 8011d3e:	6962      	ldr	r2, [r4, #20]
 8011d40:	1c43      	adds	r3, r0, #1
 8011d42:	429a      	cmp	r2, r3
 8011d44:	d004      	beq.n	8011d50 <__swbuf_r+0x6e>
 8011d46:	89a3      	ldrh	r3, [r4, #12]
 8011d48:	07db      	lsls	r3, r3, #31
 8011d4a:	d5e1      	bpl.n	8011d10 <__swbuf_r+0x2e>
 8011d4c:	2e0a      	cmp	r6, #10
 8011d4e:	d1df      	bne.n	8011d10 <__swbuf_r+0x2e>
 8011d50:	4621      	mov	r1, r4
 8011d52:	4628      	mov	r0, r5
 8011d54:	f000 ffa2 	bl	8012c9c <_fflush_r>
 8011d58:	2800      	cmp	r0, #0
 8011d5a:	d0d9      	beq.n	8011d10 <__swbuf_r+0x2e>
 8011d5c:	e7d6      	b.n	8011d0c <__swbuf_r+0x2a>
	...

08011d60 <__swsetup_r>:
 8011d60:	b538      	push	{r3, r4, r5, lr}
 8011d62:	4b29      	ldr	r3, [pc, #164]	@ (8011e08 <__swsetup_r+0xa8>)
 8011d64:	4605      	mov	r5, r0
 8011d66:	6818      	ldr	r0, [r3, #0]
 8011d68:	460c      	mov	r4, r1
 8011d6a:	b118      	cbz	r0, 8011d74 <__swsetup_r+0x14>
 8011d6c:	6a03      	ldr	r3, [r0, #32]
 8011d6e:	b90b      	cbnz	r3, 8011d74 <__swsetup_r+0x14>
 8011d70:	f7ff fe64 	bl	8011a3c <__sinit>
 8011d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d78:	0719      	lsls	r1, r3, #28
 8011d7a:	d422      	bmi.n	8011dc2 <__swsetup_r+0x62>
 8011d7c:	06da      	lsls	r2, r3, #27
 8011d7e:	d407      	bmi.n	8011d90 <__swsetup_r+0x30>
 8011d80:	2209      	movs	r2, #9
 8011d82:	602a      	str	r2, [r5, #0]
 8011d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d88:	81a3      	strh	r3, [r4, #12]
 8011d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d8e:	e033      	b.n	8011df8 <__swsetup_r+0x98>
 8011d90:	0758      	lsls	r0, r3, #29
 8011d92:	d512      	bpl.n	8011dba <__swsetup_r+0x5a>
 8011d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d96:	b141      	cbz	r1, 8011daa <__swsetup_r+0x4a>
 8011d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d9c:	4299      	cmp	r1, r3
 8011d9e:	d002      	beq.n	8011da6 <__swsetup_r+0x46>
 8011da0:	4628      	mov	r0, r5
 8011da2:	f000 f9d1 	bl	8012148 <_free_r>
 8011da6:	2300      	movs	r3, #0
 8011da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8011daa:	89a3      	ldrh	r3, [r4, #12]
 8011dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011db0:	81a3      	strh	r3, [r4, #12]
 8011db2:	2300      	movs	r3, #0
 8011db4:	6063      	str	r3, [r4, #4]
 8011db6:	6923      	ldr	r3, [r4, #16]
 8011db8:	6023      	str	r3, [r4, #0]
 8011dba:	89a3      	ldrh	r3, [r4, #12]
 8011dbc:	f043 0308 	orr.w	r3, r3, #8
 8011dc0:	81a3      	strh	r3, [r4, #12]
 8011dc2:	6923      	ldr	r3, [r4, #16]
 8011dc4:	b94b      	cbnz	r3, 8011dda <__swsetup_r+0x7a>
 8011dc6:	89a3      	ldrh	r3, [r4, #12]
 8011dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011dd0:	d003      	beq.n	8011dda <__swsetup_r+0x7a>
 8011dd2:	4621      	mov	r1, r4
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	f000 ffaf 	bl	8012d38 <__smakebuf_r>
 8011dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dde:	f013 0201 	ands.w	r2, r3, #1
 8011de2:	d00a      	beq.n	8011dfa <__swsetup_r+0x9a>
 8011de4:	2200      	movs	r2, #0
 8011de6:	60a2      	str	r2, [r4, #8]
 8011de8:	6962      	ldr	r2, [r4, #20]
 8011dea:	4252      	negs	r2, r2
 8011dec:	61a2      	str	r2, [r4, #24]
 8011dee:	6922      	ldr	r2, [r4, #16]
 8011df0:	b942      	cbnz	r2, 8011e04 <__swsetup_r+0xa4>
 8011df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011df6:	d1c5      	bne.n	8011d84 <__swsetup_r+0x24>
 8011df8:	bd38      	pop	{r3, r4, r5, pc}
 8011dfa:	0799      	lsls	r1, r3, #30
 8011dfc:	bf58      	it	pl
 8011dfe:	6962      	ldrpl	r2, [r4, #20]
 8011e00:	60a2      	str	r2, [r4, #8]
 8011e02:	e7f4      	b.n	8011dee <__swsetup_r+0x8e>
 8011e04:	2000      	movs	r0, #0
 8011e06:	e7f7      	b.n	8011df8 <__swsetup_r+0x98>
 8011e08:	20000044 	.word	0x20000044

08011e0c <memcmp>:
 8011e0c:	b510      	push	{r4, lr}
 8011e0e:	3901      	subs	r1, #1
 8011e10:	4402      	add	r2, r0
 8011e12:	4290      	cmp	r0, r2
 8011e14:	d101      	bne.n	8011e1a <memcmp+0xe>
 8011e16:	2000      	movs	r0, #0
 8011e18:	e005      	b.n	8011e26 <memcmp+0x1a>
 8011e1a:	7803      	ldrb	r3, [r0, #0]
 8011e1c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011e20:	42a3      	cmp	r3, r4
 8011e22:	d001      	beq.n	8011e28 <memcmp+0x1c>
 8011e24:	1b18      	subs	r0, r3, r4
 8011e26:	bd10      	pop	{r4, pc}
 8011e28:	3001      	adds	r0, #1
 8011e2a:	e7f2      	b.n	8011e12 <memcmp+0x6>

08011e2c <memmove>:
 8011e2c:	4288      	cmp	r0, r1
 8011e2e:	b510      	push	{r4, lr}
 8011e30:	eb01 0402 	add.w	r4, r1, r2
 8011e34:	d902      	bls.n	8011e3c <memmove+0x10>
 8011e36:	4284      	cmp	r4, r0
 8011e38:	4623      	mov	r3, r4
 8011e3a:	d807      	bhi.n	8011e4c <memmove+0x20>
 8011e3c:	1e43      	subs	r3, r0, #1
 8011e3e:	42a1      	cmp	r1, r4
 8011e40:	d008      	beq.n	8011e54 <memmove+0x28>
 8011e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011e4a:	e7f8      	b.n	8011e3e <memmove+0x12>
 8011e4c:	4402      	add	r2, r0
 8011e4e:	4601      	mov	r1, r0
 8011e50:	428a      	cmp	r2, r1
 8011e52:	d100      	bne.n	8011e56 <memmove+0x2a>
 8011e54:	bd10      	pop	{r4, pc}
 8011e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011e5e:	e7f7      	b.n	8011e50 <memmove+0x24>

08011e60 <memset>:
 8011e60:	4402      	add	r2, r0
 8011e62:	4603      	mov	r3, r0
 8011e64:	4293      	cmp	r3, r2
 8011e66:	d100      	bne.n	8011e6a <memset+0xa>
 8011e68:	4770      	bx	lr
 8011e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8011e6e:	e7f9      	b.n	8011e64 <memset+0x4>

08011e70 <strncpy>:
 8011e70:	b510      	push	{r4, lr}
 8011e72:	3901      	subs	r1, #1
 8011e74:	4603      	mov	r3, r0
 8011e76:	b132      	cbz	r2, 8011e86 <strncpy+0x16>
 8011e78:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011e7c:	f803 4b01 	strb.w	r4, [r3], #1
 8011e80:	3a01      	subs	r2, #1
 8011e82:	2c00      	cmp	r4, #0
 8011e84:	d1f7      	bne.n	8011e76 <strncpy+0x6>
 8011e86:	441a      	add	r2, r3
 8011e88:	2100      	movs	r1, #0
 8011e8a:	4293      	cmp	r3, r2
 8011e8c:	d100      	bne.n	8011e90 <strncpy+0x20>
 8011e8e:	bd10      	pop	{r4, pc}
 8011e90:	f803 1b01 	strb.w	r1, [r3], #1
 8011e94:	e7f9      	b.n	8011e8a <strncpy+0x1a>
	...

08011e98 <strtok>:
 8011e98:	4b16      	ldr	r3, [pc, #88]	@ (8011ef4 <strtok+0x5c>)
 8011e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e9e:	681f      	ldr	r7, [r3, #0]
 8011ea0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8011ea2:	4605      	mov	r5, r0
 8011ea4:	460e      	mov	r6, r1
 8011ea6:	b9ec      	cbnz	r4, 8011ee4 <strtok+0x4c>
 8011ea8:	2050      	movs	r0, #80	@ 0x50
 8011eaa:	f000 f997 	bl	80121dc <malloc>
 8011eae:	4602      	mov	r2, r0
 8011eb0:	6478      	str	r0, [r7, #68]	@ 0x44
 8011eb2:	b920      	cbnz	r0, 8011ebe <strtok+0x26>
 8011eb4:	4b10      	ldr	r3, [pc, #64]	@ (8011ef8 <strtok+0x60>)
 8011eb6:	4811      	ldr	r0, [pc, #68]	@ (8011efc <strtok+0x64>)
 8011eb8:	215b      	movs	r1, #91	@ 0x5b
 8011eba:	f7ff fd15 	bl	80118e8 <__assert_func>
 8011ebe:	e9c0 4400 	strd	r4, r4, [r0]
 8011ec2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011ec6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011eca:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8011ece:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8011ed2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8011ed6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8011eda:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8011ede:	6184      	str	r4, [r0, #24]
 8011ee0:	7704      	strb	r4, [r0, #28]
 8011ee2:	6244      	str	r4, [r0, #36]	@ 0x24
 8011ee4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011ee6:	4631      	mov	r1, r6
 8011ee8:	4628      	mov	r0, r5
 8011eea:	2301      	movs	r3, #1
 8011eec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ef0:	f000 b806 	b.w	8011f00 <__strtok_r>
 8011ef4:	20000044 	.word	0x20000044
 8011ef8:	0801499f 	.word	0x0801499f
 8011efc:	080149b6 	.word	0x080149b6

08011f00 <__strtok_r>:
 8011f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011f02:	4604      	mov	r4, r0
 8011f04:	b908      	cbnz	r0, 8011f0a <__strtok_r+0xa>
 8011f06:	6814      	ldr	r4, [r2, #0]
 8011f08:	b144      	cbz	r4, 8011f1c <__strtok_r+0x1c>
 8011f0a:	4620      	mov	r0, r4
 8011f0c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011f10:	460f      	mov	r7, r1
 8011f12:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011f16:	b91e      	cbnz	r6, 8011f20 <__strtok_r+0x20>
 8011f18:	b965      	cbnz	r5, 8011f34 <__strtok_r+0x34>
 8011f1a:	6015      	str	r5, [r2, #0]
 8011f1c:	2000      	movs	r0, #0
 8011f1e:	e005      	b.n	8011f2c <__strtok_r+0x2c>
 8011f20:	42b5      	cmp	r5, r6
 8011f22:	d1f6      	bne.n	8011f12 <__strtok_r+0x12>
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d1f0      	bne.n	8011f0a <__strtok_r+0xa>
 8011f28:	6014      	str	r4, [r2, #0]
 8011f2a:	7003      	strb	r3, [r0, #0]
 8011f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f2e:	461c      	mov	r4, r3
 8011f30:	e00c      	b.n	8011f4c <__strtok_r+0x4c>
 8011f32:	b91d      	cbnz	r5, 8011f3c <__strtok_r+0x3c>
 8011f34:	4627      	mov	r7, r4
 8011f36:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011f3a:	460e      	mov	r6, r1
 8011f3c:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011f40:	42ab      	cmp	r3, r5
 8011f42:	d1f6      	bne.n	8011f32 <__strtok_r+0x32>
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d0f2      	beq.n	8011f2e <__strtok_r+0x2e>
 8011f48:	2300      	movs	r3, #0
 8011f4a:	703b      	strb	r3, [r7, #0]
 8011f4c:	6014      	str	r4, [r2, #0]
 8011f4e:	e7ed      	b.n	8011f2c <__strtok_r+0x2c>

08011f50 <strstr>:
 8011f50:	780a      	ldrb	r2, [r1, #0]
 8011f52:	b570      	push	{r4, r5, r6, lr}
 8011f54:	b96a      	cbnz	r2, 8011f72 <strstr+0x22>
 8011f56:	bd70      	pop	{r4, r5, r6, pc}
 8011f58:	429a      	cmp	r2, r3
 8011f5a:	d109      	bne.n	8011f70 <strstr+0x20>
 8011f5c:	460c      	mov	r4, r1
 8011f5e:	4605      	mov	r5, r0
 8011f60:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d0f6      	beq.n	8011f56 <strstr+0x6>
 8011f68:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011f6c:	429e      	cmp	r6, r3
 8011f6e:	d0f7      	beq.n	8011f60 <strstr+0x10>
 8011f70:	3001      	adds	r0, #1
 8011f72:	7803      	ldrb	r3, [r0, #0]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d1ef      	bne.n	8011f58 <strstr+0x8>
 8011f78:	4618      	mov	r0, r3
 8011f7a:	e7ec      	b.n	8011f56 <strstr+0x6>

08011f7c <_close_r>:
 8011f7c:	b538      	push	{r3, r4, r5, lr}
 8011f7e:	4d06      	ldr	r5, [pc, #24]	@ (8011f98 <_close_r+0x1c>)
 8011f80:	2300      	movs	r3, #0
 8011f82:	4604      	mov	r4, r0
 8011f84:	4608      	mov	r0, r1
 8011f86:	602b      	str	r3, [r5, #0]
 8011f88:	f7f0 f8b0 	bl	80020ec <_close>
 8011f8c:	1c43      	adds	r3, r0, #1
 8011f8e:	d102      	bne.n	8011f96 <_close_r+0x1a>
 8011f90:	682b      	ldr	r3, [r5, #0]
 8011f92:	b103      	cbz	r3, 8011f96 <_close_r+0x1a>
 8011f94:	6023      	str	r3, [r4, #0]
 8011f96:	bd38      	pop	{r3, r4, r5, pc}
 8011f98:	200061a0 	.word	0x200061a0

08011f9c <_reclaim_reent>:
 8011f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8012054 <_reclaim_reent+0xb8>)
 8011f9e:	681b      	ldr	r3, [r3, #0]
 8011fa0:	4283      	cmp	r3, r0
 8011fa2:	b570      	push	{r4, r5, r6, lr}
 8011fa4:	4604      	mov	r4, r0
 8011fa6:	d053      	beq.n	8012050 <_reclaim_reent+0xb4>
 8011fa8:	69c3      	ldr	r3, [r0, #28]
 8011faa:	b31b      	cbz	r3, 8011ff4 <_reclaim_reent+0x58>
 8011fac:	68db      	ldr	r3, [r3, #12]
 8011fae:	b163      	cbz	r3, 8011fca <_reclaim_reent+0x2e>
 8011fb0:	2500      	movs	r5, #0
 8011fb2:	69e3      	ldr	r3, [r4, #28]
 8011fb4:	68db      	ldr	r3, [r3, #12]
 8011fb6:	5959      	ldr	r1, [r3, r5]
 8011fb8:	b9b1      	cbnz	r1, 8011fe8 <_reclaim_reent+0x4c>
 8011fba:	3504      	adds	r5, #4
 8011fbc:	2d80      	cmp	r5, #128	@ 0x80
 8011fbe:	d1f8      	bne.n	8011fb2 <_reclaim_reent+0x16>
 8011fc0:	69e3      	ldr	r3, [r4, #28]
 8011fc2:	4620      	mov	r0, r4
 8011fc4:	68d9      	ldr	r1, [r3, #12]
 8011fc6:	f000 f8bf 	bl	8012148 <_free_r>
 8011fca:	69e3      	ldr	r3, [r4, #28]
 8011fcc:	6819      	ldr	r1, [r3, #0]
 8011fce:	b111      	cbz	r1, 8011fd6 <_reclaim_reent+0x3a>
 8011fd0:	4620      	mov	r0, r4
 8011fd2:	f000 f8b9 	bl	8012148 <_free_r>
 8011fd6:	69e3      	ldr	r3, [r4, #28]
 8011fd8:	689d      	ldr	r5, [r3, #8]
 8011fda:	b15d      	cbz	r5, 8011ff4 <_reclaim_reent+0x58>
 8011fdc:	4629      	mov	r1, r5
 8011fde:	4620      	mov	r0, r4
 8011fe0:	682d      	ldr	r5, [r5, #0]
 8011fe2:	f000 f8b1 	bl	8012148 <_free_r>
 8011fe6:	e7f8      	b.n	8011fda <_reclaim_reent+0x3e>
 8011fe8:	680e      	ldr	r6, [r1, #0]
 8011fea:	4620      	mov	r0, r4
 8011fec:	f000 f8ac 	bl	8012148 <_free_r>
 8011ff0:	4631      	mov	r1, r6
 8011ff2:	e7e1      	b.n	8011fb8 <_reclaim_reent+0x1c>
 8011ff4:	6961      	ldr	r1, [r4, #20]
 8011ff6:	b111      	cbz	r1, 8011ffe <_reclaim_reent+0x62>
 8011ff8:	4620      	mov	r0, r4
 8011ffa:	f000 f8a5 	bl	8012148 <_free_r>
 8011ffe:	69e1      	ldr	r1, [r4, #28]
 8012000:	b111      	cbz	r1, 8012008 <_reclaim_reent+0x6c>
 8012002:	4620      	mov	r0, r4
 8012004:	f000 f8a0 	bl	8012148 <_free_r>
 8012008:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801200a:	b111      	cbz	r1, 8012012 <_reclaim_reent+0x76>
 801200c:	4620      	mov	r0, r4
 801200e:	f000 f89b 	bl	8012148 <_free_r>
 8012012:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012014:	b111      	cbz	r1, 801201c <_reclaim_reent+0x80>
 8012016:	4620      	mov	r0, r4
 8012018:	f000 f896 	bl	8012148 <_free_r>
 801201c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801201e:	b111      	cbz	r1, 8012026 <_reclaim_reent+0x8a>
 8012020:	4620      	mov	r0, r4
 8012022:	f000 f891 	bl	8012148 <_free_r>
 8012026:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8012028:	b111      	cbz	r1, 8012030 <_reclaim_reent+0x94>
 801202a:	4620      	mov	r0, r4
 801202c:	f000 f88c 	bl	8012148 <_free_r>
 8012030:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012032:	b111      	cbz	r1, 801203a <_reclaim_reent+0x9e>
 8012034:	4620      	mov	r0, r4
 8012036:	f000 f887 	bl	8012148 <_free_r>
 801203a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801203c:	b111      	cbz	r1, 8012044 <_reclaim_reent+0xa8>
 801203e:	4620      	mov	r0, r4
 8012040:	f000 f882 	bl	8012148 <_free_r>
 8012044:	6a23      	ldr	r3, [r4, #32]
 8012046:	b11b      	cbz	r3, 8012050 <_reclaim_reent+0xb4>
 8012048:	4620      	mov	r0, r4
 801204a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801204e:	4718      	bx	r3
 8012050:	bd70      	pop	{r4, r5, r6, pc}
 8012052:	bf00      	nop
 8012054:	20000044 	.word	0x20000044

08012058 <_lseek_r>:
 8012058:	b538      	push	{r3, r4, r5, lr}
 801205a:	4d07      	ldr	r5, [pc, #28]	@ (8012078 <_lseek_r+0x20>)
 801205c:	4604      	mov	r4, r0
 801205e:	4608      	mov	r0, r1
 8012060:	4611      	mov	r1, r2
 8012062:	2200      	movs	r2, #0
 8012064:	602a      	str	r2, [r5, #0]
 8012066:	461a      	mov	r2, r3
 8012068:	f7f0 f867 	bl	800213a <_lseek>
 801206c:	1c43      	adds	r3, r0, #1
 801206e:	d102      	bne.n	8012076 <_lseek_r+0x1e>
 8012070:	682b      	ldr	r3, [r5, #0]
 8012072:	b103      	cbz	r3, 8012076 <_lseek_r+0x1e>
 8012074:	6023      	str	r3, [r4, #0]
 8012076:	bd38      	pop	{r3, r4, r5, pc}
 8012078:	200061a0 	.word	0x200061a0

0801207c <_read_r>:
 801207c:	b538      	push	{r3, r4, r5, lr}
 801207e:	4d07      	ldr	r5, [pc, #28]	@ (801209c <_read_r+0x20>)
 8012080:	4604      	mov	r4, r0
 8012082:	4608      	mov	r0, r1
 8012084:	4611      	mov	r1, r2
 8012086:	2200      	movs	r2, #0
 8012088:	602a      	str	r2, [r5, #0]
 801208a:	461a      	mov	r2, r3
 801208c:	f7f0 f811 	bl	80020b2 <_read>
 8012090:	1c43      	adds	r3, r0, #1
 8012092:	d102      	bne.n	801209a <_read_r+0x1e>
 8012094:	682b      	ldr	r3, [r5, #0]
 8012096:	b103      	cbz	r3, 801209a <_read_r+0x1e>
 8012098:	6023      	str	r3, [r4, #0]
 801209a:	bd38      	pop	{r3, r4, r5, pc}
 801209c:	200061a0 	.word	0x200061a0

080120a0 <_write_r>:
 80120a0:	b538      	push	{r3, r4, r5, lr}
 80120a2:	4d07      	ldr	r5, [pc, #28]	@ (80120c0 <_write_r+0x20>)
 80120a4:	4604      	mov	r4, r0
 80120a6:	4608      	mov	r0, r1
 80120a8:	4611      	mov	r1, r2
 80120aa:	2200      	movs	r2, #0
 80120ac:	602a      	str	r2, [r5, #0]
 80120ae:	461a      	mov	r2, r3
 80120b0:	f7ef f814 	bl	80010dc <_write>
 80120b4:	1c43      	adds	r3, r0, #1
 80120b6:	d102      	bne.n	80120be <_write_r+0x1e>
 80120b8:	682b      	ldr	r3, [r5, #0]
 80120ba:	b103      	cbz	r3, 80120be <_write_r+0x1e>
 80120bc:	6023      	str	r3, [r4, #0]
 80120be:	bd38      	pop	{r3, r4, r5, pc}
 80120c0:	200061a0 	.word	0x200061a0

080120c4 <__errno>:
 80120c4:	4b01      	ldr	r3, [pc, #4]	@ (80120cc <__errno+0x8>)
 80120c6:	6818      	ldr	r0, [r3, #0]
 80120c8:	4770      	bx	lr
 80120ca:	bf00      	nop
 80120cc:	20000044 	.word	0x20000044

080120d0 <__libc_init_array>:
 80120d0:	b570      	push	{r4, r5, r6, lr}
 80120d2:	4d0d      	ldr	r5, [pc, #52]	@ (8012108 <__libc_init_array+0x38>)
 80120d4:	4c0d      	ldr	r4, [pc, #52]	@ (801210c <__libc_init_array+0x3c>)
 80120d6:	1b64      	subs	r4, r4, r5
 80120d8:	10a4      	asrs	r4, r4, #2
 80120da:	2600      	movs	r6, #0
 80120dc:	42a6      	cmp	r6, r4
 80120de:	d109      	bne.n	80120f4 <__libc_init_array+0x24>
 80120e0:	4d0b      	ldr	r5, [pc, #44]	@ (8012110 <__libc_init_array+0x40>)
 80120e2:	4c0c      	ldr	r4, [pc, #48]	@ (8012114 <__libc_init_array+0x44>)
 80120e4:	f000 ff10 	bl	8012f08 <_init>
 80120e8:	1b64      	subs	r4, r4, r5
 80120ea:	10a4      	asrs	r4, r4, #2
 80120ec:	2600      	movs	r6, #0
 80120ee:	42a6      	cmp	r6, r4
 80120f0:	d105      	bne.n	80120fe <__libc_init_array+0x2e>
 80120f2:	bd70      	pop	{r4, r5, r6, pc}
 80120f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80120f8:	4798      	blx	r3
 80120fa:	3601      	adds	r6, #1
 80120fc:	e7ee      	b.n	80120dc <__libc_init_array+0xc>
 80120fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8012102:	4798      	blx	r3
 8012104:	3601      	adds	r6, #1
 8012106:	e7f2      	b.n	80120ee <__libc_init_array+0x1e>
 8012108:	08014a4c 	.word	0x08014a4c
 801210c:	08014a4c 	.word	0x08014a4c
 8012110:	08014a4c 	.word	0x08014a4c
 8012114:	08014a50 	.word	0x08014a50

08012118 <__retarget_lock_init_recursive>:
 8012118:	4770      	bx	lr

0801211a <__retarget_lock_acquire_recursive>:
 801211a:	4770      	bx	lr

0801211c <__retarget_lock_release_recursive>:
 801211c:	4770      	bx	lr

0801211e <memcpy>:
 801211e:	440a      	add	r2, r1
 8012120:	4291      	cmp	r1, r2
 8012122:	f100 33ff 	add.w	r3, r0, #4294967295
 8012126:	d100      	bne.n	801212a <memcpy+0xc>
 8012128:	4770      	bx	lr
 801212a:	b510      	push	{r4, lr}
 801212c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012130:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012134:	4291      	cmp	r1, r2
 8012136:	d1f9      	bne.n	801212c <memcpy+0xe>
 8012138:	bd10      	pop	{r4, pc}

0801213a <abort>:
 801213a:	b508      	push	{r3, lr}
 801213c:	2006      	movs	r0, #6
 801213e:	f000 fe5f 	bl	8012e00 <raise>
 8012142:	2001      	movs	r0, #1
 8012144:	f7ef ffaa 	bl	800209c <_exit>

08012148 <_free_r>:
 8012148:	b538      	push	{r3, r4, r5, lr}
 801214a:	4605      	mov	r5, r0
 801214c:	2900      	cmp	r1, #0
 801214e:	d041      	beq.n	80121d4 <_free_r+0x8c>
 8012150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012154:	1f0c      	subs	r4, r1, #4
 8012156:	2b00      	cmp	r3, #0
 8012158:	bfb8      	it	lt
 801215a:	18e4      	addlt	r4, r4, r3
 801215c:	f000 f8e8 	bl	8012330 <__malloc_lock>
 8012160:	4a1d      	ldr	r2, [pc, #116]	@ (80121d8 <_free_r+0x90>)
 8012162:	6813      	ldr	r3, [r2, #0]
 8012164:	b933      	cbnz	r3, 8012174 <_free_r+0x2c>
 8012166:	6063      	str	r3, [r4, #4]
 8012168:	6014      	str	r4, [r2, #0]
 801216a:	4628      	mov	r0, r5
 801216c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012170:	f000 b8e4 	b.w	801233c <__malloc_unlock>
 8012174:	42a3      	cmp	r3, r4
 8012176:	d908      	bls.n	801218a <_free_r+0x42>
 8012178:	6820      	ldr	r0, [r4, #0]
 801217a:	1821      	adds	r1, r4, r0
 801217c:	428b      	cmp	r3, r1
 801217e:	bf01      	itttt	eq
 8012180:	6819      	ldreq	r1, [r3, #0]
 8012182:	685b      	ldreq	r3, [r3, #4]
 8012184:	1809      	addeq	r1, r1, r0
 8012186:	6021      	streq	r1, [r4, #0]
 8012188:	e7ed      	b.n	8012166 <_free_r+0x1e>
 801218a:	461a      	mov	r2, r3
 801218c:	685b      	ldr	r3, [r3, #4]
 801218e:	b10b      	cbz	r3, 8012194 <_free_r+0x4c>
 8012190:	42a3      	cmp	r3, r4
 8012192:	d9fa      	bls.n	801218a <_free_r+0x42>
 8012194:	6811      	ldr	r1, [r2, #0]
 8012196:	1850      	adds	r0, r2, r1
 8012198:	42a0      	cmp	r0, r4
 801219a:	d10b      	bne.n	80121b4 <_free_r+0x6c>
 801219c:	6820      	ldr	r0, [r4, #0]
 801219e:	4401      	add	r1, r0
 80121a0:	1850      	adds	r0, r2, r1
 80121a2:	4283      	cmp	r3, r0
 80121a4:	6011      	str	r1, [r2, #0]
 80121a6:	d1e0      	bne.n	801216a <_free_r+0x22>
 80121a8:	6818      	ldr	r0, [r3, #0]
 80121aa:	685b      	ldr	r3, [r3, #4]
 80121ac:	6053      	str	r3, [r2, #4]
 80121ae:	4408      	add	r0, r1
 80121b0:	6010      	str	r0, [r2, #0]
 80121b2:	e7da      	b.n	801216a <_free_r+0x22>
 80121b4:	d902      	bls.n	80121bc <_free_r+0x74>
 80121b6:	230c      	movs	r3, #12
 80121b8:	602b      	str	r3, [r5, #0]
 80121ba:	e7d6      	b.n	801216a <_free_r+0x22>
 80121bc:	6820      	ldr	r0, [r4, #0]
 80121be:	1821      	adds	r1, r4, r0
 80121c0:	428b      	cmp	r3, r1
 80121c2:	bf04      	itt	eq
 80121c4:	6819      	ldreq	r1, [r3, #0]
 80121c6:	685b      	ldreq	r3, [r3, #4]
 80121c8:	6063      	str	r3, [r4, #4]
 80121ca:	bf04      	itt	eq
 80121cc:	1809      	addeq	r1, r1, r0
 80121ce:	6021      	streq	r1, [r4, #0]
 80121d0:	6054      	str	r4, [r2, #4]
 80121d2:	e7ca      	b.n	801216a <_free_r+0x22>
 80121d4:	bd38      	pop	{r3, r4, r5, pc}
 80121d6:	bf00      	nop
 80121d8:	200061ac 	.word	0x200061ac

080121dc <malloc>:
 80121dc:	4b02      	ldr	r3, [pc, #8]	@ (80121e8 <malloc+0xc>)
 80121de:	4601      	mov	r1, r0
 80121e0:	6818      	ldr	r0, [r3, #0]
 80121e2:	f000 b825 	b.w	8012230 <_malloc_r>
 80121e6:	bf00      	nop
 80121e8:	20000044 	.word	0x20000044

080121ec <sbrk_aligned>:
 80121ec:	b570      	push	{r4, r5, r6, lr}
 80121ee:	4e0f      	ldr	r6, [pc, #60]	@ (801222c <sbrk_aligned+0x40>)
 80121f0:	460c      	mov	r4, r1
 80121f2:	6831      	ldr	r1, [r6, #0]
 80121f4:	4605      	mov	r5, r0
 80121f6:	b911      	cbnz	r1, 80121fe <sbrk_aligned+0x12>
 80121f8:	f000 fe40 	bl	8012e7c <_sbrk_r>
 80121fc:	6030      	str	r0, [r6, #0]
 80121fe:	4621      	mov	r1, r4
 8012200:	4628      	mov	r0, r5
 8012202:	f000 fe3b 	bl	8012e7c <_sbrk_r>
 8012206:	1c43      	adds	r3, r0, #1
 8012208:	d103      	bne.n	8012212 <sbrk_aligned+0x26>
 801220a:	f04f 34ff 	mov.w	r4, #4294967295
 801220e:	4620      	mov	r0, r4
 8012210:	bd70      	pop	{r4, r5, r6, pc}
 8012212:	1cc4      	adds	r4, r0, #3
 8012214:	f024 0403 	bic.w	r4, r4, #3
 8012218:	42a0      	cmp	r0, r4
 801221a:	d0f8      	beq.n	801220e <sbrk_aligned+0x22>
 801221c:	1a21      	subs	r1, r4, r0
 801221e:	4628      	mov	r0, r5
 8012220:	f000 fe2c 	bl	8012e7c <_sbrk_r>
 8012224:	3001      	adds	r0, #1
 8012226:	d1f2      	bne.n	801220e <sbrk_aligned+0x22>
 8012228:	e7ef      	b.n	801220a <sbrk_aligned+0x1e>
 801222a:	bf00      	nop
 801222c:	200061a8 	.word	0x200061a8

08012230 <_malloc_r>:
 8012230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012234:	1ccd      	adds	r5, r1, #3
 8012236:	f025 0503 	bic.w	r5, r5, #3
 801223a:	3508      	adds	r5, #8
 801223c:	2d0c      	cmp	r5, #12
 801223e:	bf38      	it	cc
 8012240:	250c      	movcc	r5, #12
 8012242:	2d00      	cmp	r5, #0
 8012244:	4606      	mov	r6, r0
 8012246:	db01      	blt.n	801224c <_malloc_r+0x1c>
 8012248:	42a9      	cmp	r1, r5
 801224a:	d904      	bls.n	8012256 <_malloc_r+0x26>
 801224c:	230c      	movs	r3, #12
 801224e:	6033      	str	r3, [r6, #0]
 8012250:	2000      	movs	r0, #0
 8012252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012256:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801232c <_malloc_r+0xfc>
 801225a:	f000 f869 	bl	8012330 <__malloc_lock>
 801225e:	f8d8 3000 	ldr.w	r3, [r8]
 8012262:	461c      	mov	r4, r3
 8012264:	bb44      	cbnz	r4, 80122b8 <_malloc_r+0x88>
 8012266:	4629      	mov	r1, r5
 8012268:	4630      	mov	r0, r6
 801226a:	f7ff ffbf 	bl	80121ec <sbrk_aligned>
 801226e:	1c43      	adds	r3, r0, #1
 8012270:	4604      	mov	r4, r0
 8012272:	d158      	bne.n	8012326 <_malloc_r+0xf6>
 8012274:	f8d8 4000 	ldr.w	r4, [r8]
 8012278:	4627      	mov	r7, r4
 801227a:	2f00      	cmp	r7, #0
 801227c:	d143      	bne.n	8012306 <_malloc_r+0xd6>
 801227e:	2c00      	cmp	r4, #0
 8012280:	d04b      	beq.n	801231a <_malloc_r+0xea>
 8012282:	6823      	ldr	r3, [r4, #0]
 8012284:	4639      	mov	r1, r7
 8012286:	4630      	mov	r0, r6
 8012288:	eb04 0903 	add.w	r9, r4, r3
 801228c:	f000 fdf6 	bl	8012e7c <_sbrk_r>
 8012290:	4581      	cmp	r9, r0
 8012292:	d142      	bne.n	801231a <_malloc_r+0xea>
 8012294:	6821      	ldr	r1, [r4, #0]
 8012296:	1a6d      	subs	r5, r5, r1
 8012298:	4629      	mov	r1, r5
 801229a:	4630      	mov	r0, r6
 801229c:	f7ff ffa6 	bl	80121ec <sbrk_aligned>
 80122a0:	3001      	adds	r0, #1
 80122a2:	d03a      	beq.n	801231a <_malloc_r+0xea>
 80122a4:	6823      	ldr	r3, [r4, #0]
 80122a6:	442b      	add	r3, r5
 80122a8:	6023      	str	r3, [r4, #0]
 80122aa:	f8d8 3000 	ldr.w	r3, [r8]
 80122ae:	685a      	ldr	r2, [r3, #4]
 80122b0:	bb62      	cbnz	r2, 801230c <_malloc_r+0xdc>
 80122b2:	f8c8 7000 	str.w	r7, [r8]
 80122b6:	e00f      	b.n	80122d8 <_malloc_r+0xa8>
 80122b8:	6822      	ldr	r2, [r4, #0]
 80122ba:	1b52      	subs	r2, r2, r5
 80122bc:	d420      	bmi.n	8012300 <_malloc_r+0xd0>
 80122be:	2a0b      	cmp	r2, #11
 80122c0:	d917      	bls.n	80122f2 <_malloc_r+0xc2>
 80122c2:	1961      	adds	r1, r4, r5
 80122c4:	42a3      	cmp	r3, r4
 80122c6:	6025      	str	r5, [r4, #0]
 80122c8:	bf18      	it	ne
 80122ca:	6059      	strne	r1, [r3, #4]
 80122cc:	6863      	ldr	r3, [r4, #4]
 80122ce:	bf08      	it	eq
 80122d0:	f8c8 1000 	streq.w	r1, [r8]
 80122d4:	5162      	str	r2, [r4, r5]
 80122d6:	604b      	str	r3, [r1, #4]
 80122d8:	4630      	mov	r0, r6
 80122da:	f000 f82f 	bl	801233c <__malloc_unlock>
 80122de:	f104 000b 	add.w	r0, r4, #11
 80122e2:	1d23      	adds	r3, r4, #4
 80122e4:	f020 0007 	bic.w	r0, r0, #7
 80122e8:	1ac2      	subs	r2, r0, r3
 80122ea:	bf1c      	itt	ne
 80122ec:	1a1b      	subne	r3, r3, r0
 80122ee:	50a3      	strne	r3, [r4, r2]
 80122f0:	e7af      	b.n	8012252 <_malloc_r+0x22>
 80122f2:	6862      	ldr	r2, [r4, #4]
 80122f4:	42a3      	cmp	r3, r4
 80122f6:	bf0c      	ite	eq
 80122f8:	f8c8 2000 	streq.w	r2, [r8]
 80122fc:	605a      	strne	r2, [r3, #4]
 80122fe:	e7eb      	b.n	80122d8 <_malloc_r+0xa8>
 8012300:	4623      	mov	r3, r4
 8012302:	6864      	ldr	r4, [r4, #4]
 8012304:	e7ae      	b.n	8012264 <_malloc_r+0x34>
 8012306:	463c      	mov	r4, r7
 8012308:	687f      	ldr	r7, [r7, #4]
 801230a:	e7b6      	b.n	801227a <_malloc_r+0x4a>
 801230c:	461a      	mov	r2, r3
 801230e:	685b      	ldr	r3, [r3, #4]
 8012310:	42a3      	cmp	r3, r4
 8012312:	d1fb      	bne.n	801230c <_malloc_r+0xdc>
 8012314:	2300      	movs	r3, #0
 8012316:	6053      	str	r3, [r2, #4]
 8012318:	e7de      	b.n	80122d8 <_malloc_r+0xa8>
 801231a:	230c      	movs	r3, #12
 801231c:	6033      	str	r3, [r6, #0]
 801231e:	4630      	mov	r0, r6
 8012320:	f000 f80c 	bl	801233c <__malloc_unlock>
 8012324:	e794      	b.n	8012250 <_malloc_r+0x20>
 8012326:	6005      	str	r5, [r0, #0]
 8012328:	e7d6      	b.n	80122d8 <_malloc_r+0xa8>
 801232a:	bf00      	nop
 801232c:	200061ac 	.word	0x200061ac

08012330 <__malloc_lock>:
 8012330:	4801      	ldr	r0, [pc, #4]	@ (8012338 <__malloc_lock+0x8>)
 8012332:	f7ff bef2 	b.w	801211a <__retarget_lock_acquire_recursive>
 8012336:	bf00      	nop
 8012338:	200061a4 	.word	0x200061a4

0801233c <__malloc_unlock>:
 801233c:	4801      	ldr	r0, [pc, #4]	@ (8012344 <__malloc_unlock+0x8>)
 801233e:	f7ff beed 	b.w	801211c <__retarget_lock_release_recursive>
 8012342:	bf00      	nop
 8012344:	200061a4 	.word	0x200061a4

08012348 <__ssputs_r>:
 8012348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801234c:	688e      	ldr	r6, [r1, #8]
 801234e:	461f      	mov	r7, r3
 8012350:	42be      	cmp	r6, r7
 8012352:	680b      	ldr	r3, [r1, #0]
 8012354:	4682      	mov	sl, r0
 8012356:	460c      	mov	r4, r1
 8012358:	4690      	mov	r8, r2
 801235a:	d82d      	bhi.n	80123b8 <__ssputs_r+0x70>
 801235c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012360:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012364:	d026      	beq.n	80123b4 <__ssputs_r+0x6c>
 8012366:	6965      	ldr	r5, [r4, #20]
 8012368:	6909      	ldr	r1, [r1, #16]
 801236a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801236e:	eba3 0901 	sub.w	r9, r3, r1
 8012372:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012376:	1c7b      	adds	r3, r7, #1
 8012378:	444b      	add	r3, r9
 801237a:	106d      	asrs	r5, r5, #1
 801237c:	429d      	cmp	r5, r3
 801237e:	bf38      	it	cc
 8012380:	461d      	movcc	r5, r3
 8012382:	0553      	lsls	r3, r2, #21
 8012384:	d527      	bpl.n	80123d6 <__ssputs_r+0x8e>
 8012386:	4629      	mov	r1, r5
 8012388:	f7ff ff52 	bl	8012230 <_malloc_r>
 801238c:	4606      	mov	r6, r0
 801238e:	b360      	cbz	r0, 80123ea <__ssputs_r+0xa2>
 8012390:	6921      	ldr	r1, [r4, #16]
 8012392:	464a      	mov	r2, r9
 8012394:	f7ff fec3 	bl	801211e <memcpy>
 8012398:	89a3      	ldrh	r3, [r4, #12]
 801239a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801239e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80123a2:	81a3      	strh	r3, [r4, #12]
 80123a4:	6126      	str	r6, [r4, #16]
 80123a6:	6165      	str	r5, [r4, #20]
 80123a8:	444e      	add	r6, r9
 80123aa:	eba5 0509 	sub.w	r5, r5, r9
 80123ae:	6026      	str	r6, [r4, #0]
 80123b0:	60a5      	str	r5, [r4, #8]
 80123b2:	463e      	mov	r6, r7
 80123b4:	42be      	cmp	r6, r7
 80123b6:	d900      	bls.n	80123ba <__ssputs_r+0x72>
 80123b8:	463e      	mov	r6, r7
 80123ba:	6820      	ldr	r0, [r4, #0]
 80123bc:	4632      	mov	r2, r6
 80123be:	4641      	mov	r1, r8
 80123c0:	f7ff fd34 	bl	8011e2c <memmove>
 80123c4:	68a3      	ldr	r3, [r4, #8]
 80123c6:	1b9b      	subs	r3, r3, r6
 80123c8:	60a3      	str	r3, [r4, #8]
 80123ca:	6823      	ldr	r3, [r4, #0]
 80123cc:	4433      	add	r3, r6
 80123ce:	6023      	str	r3, [r4, #0]
 80123d0:	2000      	movs	r0, #0
 80123d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80123d6:	462a      	mov	r2, r5
 80123d8:	f000 fd60 	bl	8012e9c <_realloc_r>
 80123dc:	4606      	mov	r6, r0
 80123de:	2800      	cmp	r0, #0
 80123e0:	d1e0      	bne.n	80123a4 <__ssputs_r+0x5c>
 80123e2:	6921      	ldr	r1, [r4, #16]
 80123e4:	4650      	mov	r0, sl
 80123e6:	f7ff feaf 	bl	8012148 <_free_r>
 80123ea:	230c      	movs	r3, #12
 80123ec:	f8ca 3000 	str.w	r3, [sl]
 80123f0:	89a3      	ldrh	r3, [r4, #12]
 80123f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80123f6:	81a3      	strh	r3, [r4, #12]
 80123f8:	f04f 30ff 	mov.w	r0, #4294967295
 80123fc:	e7e9      	b.n	80123d2 <__ssputs_r+0x8a>
	...

08012400 <_svfiprintf_r>:
 8012400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012404:	4698      	mov	r8, r3
 8012406:	898b      	ldrh	r3, [r1, #12]
 8012408:	061b      	lsls	r3, r3, #24
 801240a:	b09d      	sub	sp, #116	@ 0x74
 801240c:	4607      	mov	r7, r0
 801240e:	460d      	mov	r5, r1
 8012410:	4614      	mov	r4, r2
 8012412:	d510      	bpl.n	8012436 <_svfiprintf_r+0x36>
 8012414:	690b      	ldr	r3, [r1, #16]
 8012416:	b973      	cbnz	r3, 8012436 <_svfiprintf_r+0x36>
 8012418:	2140      	movs	r1, #64	@ 0x40
 801241a:	f7ff ff09 	bl	8012230 <_malloc_r>
 801241e:	6028      	str	r0, [r5, #0]
 8012420:	6128      	str	r0, [r5, #16]
 8012422:	b930      	cbnz	r0, 8012432 <_svfiprintf_r+0x32>
 8012424:	230c      	movs	r3, #12
 8012426:	603b      	str	r3, [r7, #0]
 8012428:	f04f 30ff 	mov.w	r0, #4294967295
 801242c:	b01d      	add	sp, #116	@ 0x74
 801242e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012432:	2340      	movs	r3, #64	@ 0x40
 8012434:	616b      	str	r3, [r5, #20]
 8012436:	2300      	movs	r3, #0
 8012438:	9309      	str	r3, [sp, #36]	@ 0x24
 801243a:	2320      	movs	r3, #32
 801243c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012440:	f8cd 800c 	str.w	r8, [sp, #12]
 8012444:	2330      	movs	r3, #48	@ 0x30
 8012446:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80125e4 <_svfiprintf_r+0x1e4>
 801244a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801244e:	f04f 0901 	mov.w	r9, #1
 8012452:	4623      	mov	r3, r4
 8012454:	469a      	mov	sl, r3
 8012456:	f813 2b01 	ldrb.w	r2, [r3], #1
 801245a:	b10a      	cbz	r2, 8012460 <_svfiprintf_r+0x60>
 801245c:	2a25      	cmp	r2, #37	@ 0x25
 801245e:	d1f9      	bne.n	8012454 <_svfiprintf_r+0x54>
 8012460:	ebba 0b04 	subs.w	fp, sl, r4
 8012464:	d00b      	beq.n	801247e <_svfiprintf_r+0x7e>
 8012466:	465b      	mov	r3, fp
 8012468:	4622      	mov	r2, r4
 801246a:	4629      	mov	r1, r5
 801246c:	4638      	mov	r0, r7
 801246e:	f7ff ff6b 	bl	8012348 <__ssputs_r>
 8012472:	3001      	adds	r0, #1
 8012474:	f000 80a7 	beq.w	80125c6 <_svfiprintf_r+0x1c6>
 8012478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801247a:	445a      	add	r2, fp
 801247c:	9209      	str	r2, [sp, #36]	@ 0x24
 801247e:	f89a 3000 	ldrb.w	r3, [sl]
 8012482:	2b00      	cmp	r3, #0
 8012484:	f000 809f 	beq.w	80125c6 <_svfiprintf_r+0x1c6>
 8012488:	2300      	movs	r3, #0
 801248a:	f04f 32ff 	mov.w	r2, #4294967295
 801248e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012492:	f10a 0a01 	add.w	sl, sl, #1
 8012496:	9304      	str	r3, [sp, #16]
 8012498:	9307      	str	r3, [sp, #28]
 801249a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801249e:	931a      	str	r3, [sp, #104]	@ 0x68
 80124a0:	4654      	mov	r4, sl
 80124a2:	2205      	movs	r2, #5
 80124a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124a8:	484e      	ldr	r0, [pc, #312]	@ (80125e4 <_svfiprintf_r+0x1e4>)
 80124aa:	f7ed fe99 	bl	80001e0 <memchr>
 80124ae:	9a04      	ldr	r2, [sp, #16]
 80124b0:	b9d8      	cbnz	r0, 80124ea <_svfiprintf_r+0xea>
 80124b2:	06d0      	lsls	r0, r2, #27
 80124b4:	bf44      	itt	mi
 80124b6:	2320      	movmi	r3, #32
 80124b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80124bc:	0711      	lsls	r1, r2, #28
 80124be:	bf44      	itt	mi
 80124c0:	232b      	movmi	r3, #43	@ 0x2b
 80124c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80124c6:	f89a 3000 	ldrb.w	r3, [sl]
 80124ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80124cc:	d015      	beq.n	80124fa <_svfiprintf_r+0xfa>
 80124ce:	9a07      	ldr	r2, [sp, #28]
 80124d0:	4654      	mov	r4, sl
 80124d2:	2000      	movs	r0, #0
 80124d4:	f04f 0c0a 	mov.w	ip, #10
 80124d8:	4621      	mov	r1, r4
 80124da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80124de:	3b30      	subs	r3, #48	@ 0x30
 80124e0:	2b09      	cmp	r3, #9
 80124e2:	d94b      	bls.n	801257c <_svfiprintf_r+0x17c>
 80124e4:	b1b0      	cbz	r0, 8012514 <_svfiprintf_r+0x114>
 80124e6:	9207      	str	r2, [sp, #28]
 80124e8:	e014      	b.n	8012514 <_svfiprintf_r+0x114>
 80124ea:	eba0 0308 	sub.w	r3, r0, r8
 80124ee:	fa09 f303 	lsl.w	r3, r9, r3
 80124f2:	4313      	orrs	r3, r2
 80124f4:	9304      	str	r3, [sp, #16]
 80124f6:	46a2      	mov	sl, r4
 80124f8:	e7d2      	b.n	80124a0 <_svfiprintf_r+0xa0>
 80124fa:	9b03      	ldr	r3, [sp, #12]
 80124fc:	1d19      	adds	r1, r3, #4
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	9103      	str	r1, [sp, #12]
 8012502:	2b00      	cmp	r3, #0
 8012504:	bfbb      	ittet	lt
 8012506:	425b      	neglt	r3, r3
 8012508:	f042 0202 	orrlt.w	r2, r2, #2
 801250c:	9307      	strge	r3, [sp, #28]
 801250e:	9307      	strlt	r3, [sp, #28]
 8012510:	bfb8      	it	lt
 8012512:	9204      	strlt	r2, [sp, #16]
 8012514:	7823      	ldrb	r3, [r4, #0]
 8012516:	2b2e      	cmp	r3, #46	@ 0x2e
 8012518:	d10a      	bne.n	8012530 <_svfiprintf_r+0x130>
 801251a:	7863      	ldrb	r3, [r4, #1]
 801251c:	2b2a      	cmp	r3, #42	@ 0x2a
 801251e:	d132      	bne.n	8012586 <_svfiprintf_r+0x186>
 8012520:	9b03      	ldr	r3, [sp, #12]
 8012522:	1d1a      	adds	r2, r3, #4
 8012524:	681b      	ldr	r3, [r3, #0]
 8012526:	9203      	str	r2, [sp, #12]
 8012528:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801252c:	3402      	adds	r4, #2
 801252e:	9305      	str	r3, [sp, #20]
 8012530:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80125f4 <_svfiprintf_r+0x1f4>
 8012534:	7821      	ldrb	r1, [r4, #0]
 8012536:	2203      	movs	r2, #3
 8012538:	4650      	mov	r0, sl
 801253a:	f7ed fe51 	bl	80001e0 <memchr>
 801253e:	b138      	cbz	r0, 8012550 <_svfiprintf_r+0x150>
 8012540:	9b04      	ldr	r3, [sp, #16]
 8012542:	eba0 000a 	sub.w	r0, r0, sl
 8012546:	2240      	movs	r2, #64	@ 0x40
 8012548:	4082      	lsls	r2, r0
 801254a:	4313      	orrs	r3, r2
 801254c:	3401      	adds	r4, #1
 801254e:	9304      	str	r3, [sp, #16]
 8012550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012554:	4824      	ldr	r0, [pc, #144]	@ (80125e8 <_svfiprintf_r+0x1e8>)
 8012556:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801255a:	2206      	movs	r2, #6
 801255c:	f7ed fe40 	bl	80001e0 <memchr>
 8012560:	2800      	cmp	r0, #0
 8012562:	d036      	beq.n	80125d2 <_svfiprintf_r+0x1d2>
 8012564:	4b21      	ldr	r3, [pc, #132]	@ (80125ec <_svfiprintf_r+0x1ec>)
 8012566:	bb1b      	cbnz	r3, 80125b0 <_svfiprintf_r+0x1b0>
 8012568:	9b03      	ldr	r3, [sp, #12]
 801256a:	3307      	adds	r3, #7
 801256c:	f023 0307 	bic.w	r3, r3, #7
 8012570:	3308      	adds	r3, #8
 8012572:	9303      	str	r3, [sp, #12]
 8012574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012576:	4433      	add	r3, r6
 8012578:	9309      	str	r3, [sp, #36]	@ 0x24
 801257a:	e76a      	b.n	8012452 <_svfiprintf_r+0x52>
 801257c:	fb0c 3202 	mla	r2, ip, r2, r3
 8012580:	460c      	mov	r4, r1
 8012582:	2001      	movs	r0, #1
 8012584:	e7a8      	b.n	80124d8 <_svfiprintf_r+0xd8>
 8012586:	2300      	movs	r3, #0
 8012588:	3401      	adds	r4, #1
 801258a:	9305      	str	r3, [sp, #20]
 801258c:	4619      	mov	r1, r3
 801258e:	f04f 0c0a 	mov.w	ip, #10
 8012592:	4620      	mov	r0, r4
 8012594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012598:	3a30      	subs	r2, #48	@ 0x30
 801259a:	2a09      	cmp	r2, #9
 801259c:	d903      	bls.n	80125a6 <_svfiprintf_r+0x1a6>
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d0c6      	beq.n	8012530 <_svfiprintf_r+0x130>
 80125a2:	9105      	str	r1, [sp, #20]
 80125a4:	e7c4      	b.n	8012530 <_svfiprintf_r+0x130>
 80125a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80125aa:	4604      	mov	r4, r0
 80125ac:	2301      	movs	r3, #1
 80125ae:	e7f0      	b.n	8012592 <_svfiprintf_r+0x192>
 80125b0:	ab03      	add	r3, sp, #12
 80125b2:	9300      	str	r3, [sp, #0]
 80125b4:	462a      	mov	r2, r5
 80125b6:	4b0e      	ldr	r3, [pc, #56]	@ (80125f0 <_svfiprintf_r+0x1f0>)
 80125b8:	a904      	add	r1, sp, #16
 80125ba:	4638      	mov	r0, r7
 80125bc:	f3af 8000 	nop.w
 80125c0:	1c42      	adds	r2, r0, #1
 80125c2:	4606      	mov	r6, r0
 80125c4:	d1d6      	bne.n	8012574 <_svfiprintf_r+0x174>
 80125c6:	89ab      	ldrh	r3, [r5, #12]
 80125c8:	065b      	lsls	r3, r3, #25
 80125ca:	f53f af2d 	bmi.w	8012428 <_svfiprintf_r+0x28>
 80125ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80125d0:	e72c      	b.n	801242c <_svfiprintf_r+0x2c>
 80125d2:	ab03      	add	r3, sp, #12
 80125d4:	9300      	str	r3, [sp, #0]
 80125d6:	462a      	mov	r2, r5
 80125d8:	4b05      	ldr	r3, [pc, #20]	@ (80125f0 <_svfiprintf_r+0x1f0>)
 80125da:	a904      	add	r1, sp, #16
 80125dc:	4638      	mov	r0, r7
 80125de:	f000 f9bb 	bl	8012958 <_printf_i>
 80125e2:	e7ed      	b.n	80125c0 <_svfiprintf_r+0x1c0>
 80125e4:	08014a10 	.word	0x08014a10
 80125e8:	08014a1a 	.word	0x08014a1a
 80125ec:	00000000 	.word	0x00000000
 80125f0:	08012349 	.word	0x08012349
 80125f4:	08014a16 	.word	0x08014a16

080125f8 <__sfputc_r>:
 80125f8:	6893      	ldr	r3, [r2, #8]
 80125fa:	3b01      	subs	r3, #1
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	b410      	push	{r4}
 8012600:	6093      	str	r3, [r2, #8]
 8012602:	da08      	bge.n	8012616 <__sfputc_r+0x1e>
 8012604:	6994      	ldr	r4, [r2, #24]
 8012606:	42a3      	cmp	r3, r4
 8012608:	db01      	blt.n	801260e <__sfputc_r+0x16>
 801260a:	290a      	cmp	r1, #10
 801260c:	d103      	bne.n	8012616 <__sfputc_r+0x1e>
 801260e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012612:	f7ff bb66 	b.w	8011ce2 <__swbuf_r>
 8012616:	6813      	ldr	r3, [r2, #0]
 8012618:	1c58      	adds	r0, r3, #1
 801261a:	6010      	str	r0, [r2, #0]
 801261c:	7019      	strb	r1, [r3, #0]
 801261e:	4608      	mov	r0, r1
 8012620:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012624:	4770      	bx	lr

08012626 <__sfputs_r>:
 8012626:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012628:	4606      	mov	r6, r0
 801262a:	460f      	mov	r7, r1
 801262c:	4614      	mov	r4, r2
 801262e:	18d5      	adds	r5, r2, r3
 8012630:	42ac      	cmp	r4, r5
 8012632:	d101      	bne.n	8012638 <__sfputs_r+0x12>
 8012634:	2000      	movs	r0, #0
 8012636:	e007      	b.n	8012648 <__sfputs_r+0x22>
 8012638:	f814 1b01 	ldrb.w	r1, [r4], #1
 801263c:	463a      	mov	r2, r7
 801263e:	4630      	mov	r0, r6
 8012640:	f7ff ffda 	bl	80125f8 <__sfputc_r>
 8012644:	1c43      	adds	r3, r0, #1
 8012646:	d1f3      	bne.n	8012630 <__sfputs_r+0xa>
 8012648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801264c <_vfiprintf_r>:
 801264c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012650:	460d      	mov	r5, r1
 8012652:	b09d      	sub	sp, #116	@ 0x74
 8012654:	4614      	mov	r4, r2
 8012656:	4698      	mov	r8, r3
 8012658:	4606      	mov	r6, r0
 801265a:	b118      	cbz	r0, 8012664 <_vfiprintf_r+0x18>
 801265c:	6a03      	ldr	r3, [r0, #32]
 801265e:	b90b      	cbnz	r3, 8012664 <_vfiprintf_r+0x18>
 8012660:	f7ff f9ec 	bl	8011a3c <__sinit>
 8012664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012666:	07d9      	lsls	r1, r3, #31
 8012668:	d405      	bmi.n	8012676 <_vfiprintf_r+0x2a>
 801266a:	89ab      	ldrh	r3, [r5, #12]
 801266c:	059a      	lsls	r2, r3, #22
 801266e:	d402      	bmi.n	8012676 <_vfiprintf_r+0x2a>
 8012670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012672:	f7ff fd52 	bl	801211a <__retarget_lock_acquire_recursive>
 8012676:	89ab      	ldrh	r3, [r5, #12]
 8012678:	071b      	lsls	r3, r3, #28
 801267a:	d501      	bpl.n	8012680 <_vfiprintf_r+0x34>
 801267c:	692b      	ldr	r3, [r5, #16]
 801267e:	b99b      	cbnz	r3, 80126a8 <_vfiprintf_r+0x5c>
 8012680:	4629      	mov	r1, r5
 8012682:	4630      	mov	r0, r6
 8012684:	f7ff fb6c 	bl	8011d60 <__swsetup_r>
 8012688:	b170      	cbz	r0, 80126a8 <_vfiprintf_r+0x5c>
 801268a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801268c:	07dc      	lsls	r4, r3, #31
 801268e:	d504      	bpl.n	801269a <_vfiprintf_r+0x4e>
 8012690:	f04f 30ff 	mov.w	r0, #4294967295
 8012694:	b01d      	add	sp, #116	@ 0x74
 8012696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801269a:	89ab      	ldrh	r3, [r5, #12]
 801269c:	0598      	lsls	r0, r3, #22
 801269e:	d4f7      	bmi.n	8012690 <_vfiprintf_r+0x44>
 80126a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80126a2:	f7ff fd3b 	bl	801211c <__retarget_lock_release_recursive>
 80126a6:	e7f3      	b.n	8012690 <_vfiprintf_r+0x44>
 80126a8:	2300      	movs	r3, #0
 80126aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80126ac:	2320      	movs	r3, #32
 80126ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80126b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80126b6:	2330      	movs	r3, #48	@ 0x30
 80126b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012868 <_vfiprintf_r+0x21c>
 80126bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80126c0:	f04f 0901 	mov.w	r9, #1
 80126c4:	4623      	mov	r3, r4
 80126c6:	469a      	mov	sl, r3
 80126c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80126cc:	b10a      	cbz	r2, 80126d2 <_vfiprintf_r+0x86>
 80126ce:	2a25      	cmp	r2, #37	@ 0x25
 80126d0:	d1f9      	bne.n	80126c6 <_vfiprintf_r+0x7a>
 80126d2:	ebba 0b04 	subs.w	fp, sl, r4
 80126d6:	d00b      	beq.n	80126f0 <_vfiprintf_r+0xa4>
 80126d8:	465b      	mov	r3, fp
 80126da:	4622      	mov	r2, r4
 80126dc:	4629      	mov	r1, r5
 80126de:	4630      	mov	r0, r6
 80126e0:	f7ff ffa1 	bl	8012626 <__sfputs_r>
 80126e4:	3001      	adds	r0, #1
 80126e6:	f000 80a7 	beq.w	8012838 <_vfiprintf_r+0x1ec>
 80126ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80126ec:	445a      	add	r2, fp
 80126ee:	9209      	str	r2, [sp, #36]	@ 0x24
 80126f0:	f89a 3000 	ldrb.w	r3, [sl]
 80126f4:	2b00      	cmp	r3, #0
 80126f6:	f000 809f 	beq.w	8012838 <_vfiprintf_r+0x1ec>
 80126fa:	2300      	movs	r3, #0
 80126fc:	f04f 32ff 	mov.w	r2, #4294967295
 8012700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012704:	f10a 0a01 	add.w	sl, sl, #1
 8012708:	9304      	str	r3, [sp, #16]
 801270a:	9307      	str	r3, [sp, #28]
 801270c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012710:	931a      	str	r3, [sp, #104]	@ 0x68
 8012712:	4654      	mov	r4, sl
 8012714:	2205      	movs	r2, #5
 8012716:	f814 1b01 	ldrb.w	r1, [r4], #1
 801271a:	4853      	ldr	r0, [pc, #332]	@ (8012868 <_vfiprintf_r+0x21c>)
 801271c:	f7ed fd60 	bl	80001e0 <memchr>
 8012720:	9a04      	ldr	r2, [sp, #16]
 8012722:	b9d8      	cbnz	r0, 801275c <_vfiprintf_r+0x110>
 8012724:	06d1      	lsls	r1, r2, #27
 8012726:	bf44      	itt	mi
 8012728:	2320      	movmi	r3, #32
 801272a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801272e:	0713      	lsls	r3, r2, #28
 8012730:	bf44      	itt	mi
 8012732:	232b      	movmi	r3, #43	@ 0x2b
 8012734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012738:	f89a 3000 	ldrb.w	r3, [sl]
 801273c:	2b2a      	cmp	r3, #42	@ 0x2a
 801273e:	d015      	beq.n	801276c <_vfiprintf_r+0x120>
 8012740:	9a07      	ldr	r2, [sp, #28]
 8012742:	4654      	mov	r4, sl
 8012744:	2000      	movs	r0, #0
 8012746:	f04f 0c0a 	mov.w	ip, #10
 801274a:	4621      	mov	r1, r4
 801274c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012750:	3b30      	subs	r3, #48	@ 0x30
 8012752:	2b09      	cmp	r3, #9
 8012754:	d94b      	bls.n	80127ee <_vfiprintf_r+0x1a2>
 8012756:	b1b0      	cbz	r0, 8012786 <_vfiprintf_r+0x13a>
 8012758:	9207      	str	r2, [sp, #28]
 801275a:	e014      	b.n	8012786 <_vfiprintf_r+0x13a>
 801275c:	eba0 0308 	sub.w	r3, r0, r8
 8012760:	fa09 f303 	lsl.w	r3, r9, r3
 8012764:	4313      	orrs	r3, r2
 8012766:	9304      	str	r3, [sp, #16]
 8012768:	46a2      	mov	sl, r4
 801276a:	e7d2      	b.n	8012712 <_vfiprintf_r+0xc6>
 801276c:	9b03      	ldr	r3, [sp, #12]
 801276e:	1d19      	adds	r1, r3, #4
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	9103      	str	r1, [sp, #12]
 8012774:	2b00      	cmp	r3, #0
 8012776:	bfbb      	ittet	lt
 8012778:	425b      	neglt	r3, r3
 801277a:	f042 0202 	orrlt.w	r2, r2, #2
 801277e:	9307      	strge	r3, [sp, #28]
 8012780:	9307      	strlt	r3, [sp, #28]
 8012782:	bfb8      	it	lt
 8012784:	9204      	strlt	r2, [sp, #16]
 8012786:	7823      	ldrb	r3, [r4, #0]
 8012788:	2b2e      	cmp	r3, #46	@ 0x2e
 801278a:	d10a      	bne.n	80127a2 <_vfiprintf_r+0x156>
 801278c:	7863      	ldrb	r3, [r4, #1]
 801278e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012790:	d132      	bne.n	80127f8 <_vfiprintf_r+0x1ac>
 8012792:	9b03      	ldr	r3, [sp, #12]
 8012794:	1d1a      	adds	r2, r3, #4
 8012796:	681b      	ldr	r3, [r3, #0]
 8012798:	9203      	str	r2, [sp, #12]
 801279a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801279e:	3402      	adds	r4, #2
 80127a0:	9305      	str	r3, [sp, #20]
 80127a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012878 <_vfiprintf_r+0x22c>
 80127a6:	7821      	ldrb	r1, [r4, #0]
 80127a8:	2203      	movs	r2, #3
 80127aa:	4650      	mov	r0, sl
 80127ac:	f7ed fd18 	bl	80001e0 <memchr>
 80127b0:	b138      	cbz	r0, 80127c2 <_vfiprintf_r+0x176>
 80127b2:	9b04      	ldr	r3, [sp, #16]
 80127b4:	eba0 000a 	sub.w	r0, r0, sl
 80127b8:	2240      	movs	r2, #64	@ 0x40
 80127ba:	4082      	lsls	r2, r0
 80127bc:	4313      	orrs	r3, r2
 80127be:	3401      	adds	r4, #1
 80127c0:	9304      	str	r3, [sp, #16]
 80127c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80127c6:	4829      	ldr	r0, [pc, #164]	@ (801286c <_vfiprintf_r+0x220>)
 80127c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80127cc:	2206      	movs	r2, #6
 80127ce:	f7ed fd07 	bl	80001e0 <memchr>
 80127d2:	2800      	cmp	r0, #0
 80127d4:	d03f      	beq.n	8012856 <_vfiprintf_r+0x20a>
 80127d6:	4b26      	ldr	r3, [pc, #152]	@ (8012870 <_vfiprintf_r+0x224>)
 80127d8:	bb1b      	cbnz	r3, 8012822 <_vfiprintf_r+0x1d6>
 80127da:	9b03      	ldr	r3, [sp, #12]
 80127dc:	3307      	adds	r3, #7
 80127de:	f023 0307 	bic.w	r3, r3, #7
 80127e2:	3308      	adds	r3, #8
 80127e4:	9303      	str	r3, [sp, #12]
 80127e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127e8:	443b      	add	r3, r7
 80127ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80127ec:	e76a      	b.n	80126c4 <_vfiprintf_r+0x78>
 80127ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80127f2:	460c      	mov	r4, r1
 80127f4:	2001      	movs	r0, #1
 80127f6:	e7a8      	b.n	801274a <_vfiprintf_r+0xfe>
 80127f8:	2300      	movs	r3, #0
 80127fa:	3401      	adds	r4, #1
 80127fc:	9305      	str	r3, [sp, #20]
 80127fe:	4619      	mov	r1, r3
 8012800:	f04f 0c0a 	mov.w	ip, #10
 8012804:	4620      	mov	r0, r4
 8012806:	f810 2b01 	ldrb.w	r2, [r0], #1
 801280a:	3a30      	subs	r2, #48	@ 0x30
 801280c:	2a09      	cmp	r2, #9
 801280e:	d903      	bls.n	8012818 <_vfiprintf_r+0x1cc>
 8012810:	2b00      	cmp	r3, #0
 8012812:	d0c6      	beq.n	80127a2 <_vfiprintf_r+0x156>
 8012814:	9105      	str	r1, [sp, #20]
 8012816:	e7c4      	b.n	80127a2 <_vfiprintf_r+0x156>
 8012818:	fb0c 2101 	mla	r1, ip, r1, r2
 801281c:	4604      	mov	r4, r0
 801281e:	2301      	movs	r3, #1
 8012820:	e7f0      	b.n	8012804 <_vfiprintf_r+0x1b8>
 8012822:	ab03      	add	r3, sp, #12
 8012824:	9300      	str	r3, [sp, #0]
 8012826:	462a      	mov	r2, r5
 8012828:	4b12      	ldr	r3, [pc, #72]	@ (8012874 <_vfiprintf_r+0x228>)
 801282a:	a904      	add	r1, sp, #16
 801282c:	4630      	mov	r0, r6
 801282e:	f3af 8000 	nop.w
 8012832:	4607      	mov	r7, r0
 8012834:	1c78      	adds	r0, r7, #1
 8012836:	d1d6      	bne.n	80127e6 <_vfiprintf_r+0x19a>
 8012838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801283a:	07d9      	lsls	r1, r3, #31
 801283c:	d405      	bmi.n	801284a <_vfiprintf_r+0x1fe>
 801283e:	89ab      	ldrh	r3, [r5, #12]
 8012840:	059a      	lsls	r2, r3, #22
 8012842:	d402      	bmi.n	801284a <_vfiprintf_r+0x1fe>
 8012844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012846:	f7ff fc69 	bl	801211c <__retarget_lock_release_recursive>
 801284a:	89ab      	ldrh	r3, [r5, #12]
 801284c:	065b      	lsls	r3, r3, #25
 801284e:	f53f af1f 	bmi.w	8012690 <_vfiprintf_r+0x44>
 8012852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012854:	e71e      	b.n	8012694 <_vfiprintf_r+0x48>
 8012856:	ab03      	add	r3, sp, #12
 8012858:	9300      	str	r3, [sp, #0]
 801285a:	462a      	mov	r2, r5
 801285c:	4b05      	ldr	r3, [pc, #20]	@ (8012874 <_vfiprintf_r+0x228>)
 801285e:	a904      	add	r1, sp, #16
 8012860:	4630      	mov	r0, r6
 8012862:	f000 f879 	bl	8012958 <_printf_i>
 8012866:	e7e4      	b.n	8012832 <_vfiprintf_r+0x1e6>
 8012868:	08014a10 	.word	0x08014a10
 801286c:	08014a1a 	.word	0x08014a1a
 8012870:	00000000 	.word	0x00000000
 8012874:	08012627 	.word	0x08012627
 8012878:	08014a16 	.word	0x08014a16

0801287c <_printf_common>:
 801287c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012880:	4616      	mov	r6, r2
 8012882:	4698      	mov	r8, r3
 8012884:	688a      	ldr	r2, [r1, #8]
 8012886:	690b      	ldr	r3, [r1, #16]
 8012888:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801288c:	4293      	cmp	r3, r2
 801288e:	bfb8      	it	lt
 8012890:	4613      	movlt	r3, r2
 8012892:	6033      	str	r3, [r6, #0]
 8012894:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012898:	4607      	mov	r7, r0
 801289a:	460c      	mov	r4, r1
 801289c:	b10a      	cbz	r2, 80128a2 <_printf_common+0x26>
 801289e:	3301      	adds	r3, #1
 80128a0:	6033      	str	r3, [r6, #0]
 80128a2:	6823      	ldr	r3, [r4, #0]
 80128a4:	0699      	lsls	r1, r3, #26
 80128a6:	bf42      	ittt	mi
 80128a8:	6833      	ldrmi	r3, [r6, #0]
 80128aa:	3302      	addmi	r3, #2
 80128ac:	6033      	strmi	r3, [r6, #0]
 80128ae:	6825      	ldr	r5, [r4, #0]
 80128b0:	f015 0506 	ands.w	r5, r5, #6
 80128b4:	d106      	bne.n	80128c4 <_printf_common+0x48>
 80128b6:	f104 0a19 	add.w	sl, r4, #25
 80128ba:	68e3      	ldr	r3, [r4, #12]
 80128bc:	6832      	ldr	r2, [r6, #0]
 80128be:	1a9b      	subs	r3, r3, r2
 80128c0:	42ab      	cmp	r3, r5
 80128c2:	dc26      	bgt.n	8012912 <_printf_common+0x96>
 80128c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80128c8:	6822      	ldr	r2, [r4, #0]
 80128ca:	3b00      	subs	r3, #0
 80128cc:	bf18      	it	ne
 80128ce:	2301      	movne	r3, #1
 80128d0:	0692      	lsls	r2, r2, #26
 80128d2:	d42b      	bmi.n	801292c <_printf_common+0xb0>
 80128d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80128d8:	4641      	mov	r1, r8
 80128da:	4638      	mov	r0, r7
 80128dc:	47c8      	blx	r9
 80128de:	3001      	adds	r0, #1
 80128e0:	d01e      	beq.n	8012920 <_printf_common+0xa4>
 80128e2:	6823      	ldr	r3, [r4, #0]
 80128e4:	6922      	ldr	r2, [r4, #16]
 80128e6:	f003 0306 	and.w	r3, r3, #6
 80128ea:	2b04      	cmp	r3, #4
 80128ec:	bf02      	ittt	eq
 80128ee:	68e5      	ldreq	r5, [r4, #12]
 80128f0:	6833      	ldreq	r3, [r6, #0]
 80128f2:	1aed      	subeq	r5, r5, r3
 80128f4:	68a3      	ldr	r3, [r4, #8]
 80128f6:	bf0c      	ite	eq
 80128f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80128fc:	2500      	movne	r5, #0
 80128fe:	4293      	cmp	r3, r2
 8012900:	bfc4      	itt	gt
 8012902:	1a9b      	subgt	r3, r3, r2
 8012904:	18ed      	addgt	r5, r5, r3
 8012906:	2600      	movs	r6, #0
 8012908:	341a      	adds	r4, #26
 801290a:	42b5      	cmp	r5, r6
 801290c:	d11a      	bne.n	8012944 <_printf_common+0xc8>
 801290e:	2000      	movs	r0, #0
 8012910:	e008      	b.n	8012924 <_printf_common+0xa8>
 8012912:	2301      	movs	r3, #1
 8012914:	4652      	mov	r2, sl
 8012916:	4641      	mov	r1, r8
 8012918:	4638      	mov	r0, r7
 801291a:	47c8      	blx	r9
 801291c:	3001      	adds	r0, #1
 801291e:	d103      	bne.n	8012928 <_printf_common+0xac>
 8012920:	f04f 30ff 	mov.w	r0, #4294967295
 8012924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012928:	3501      	adds	r5, #1
 801292a:	e7c6      	b.n	80128ba <_printf_common+0x3e>
 801292c:	18e1      	adds	r1, r4, r3
 801292e:	1c5a      	adds	r2, r3, #1
 8012930:	2030      	movs	r0, #48	@ 0x30
 8012932:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012936:	4422      	add	r2, r4
 8012938:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801293c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012940:	3302      	adds	r3, #2
 8012942:	e7c7      	b.n	80128d4 <_printf_common+0x58>
 8012944:	2301      	movs	r3, #1
 8012946:	4622      	mov	r2, r4
 8012948:	4641      	mov	r1, r8
 801294a:	4638      	mov	r0, r7
 801294c:	47c8      	blx	r9
 801294e:	3001      	adds	r0, #1
 8012950:	d0e6      	beq.n	8012920 <_printf_common+0xa4>
 8012952:	3601      	adds	r6, #1
 8012954:	e7d9      	b.n	801290a <_printf_common+0x8e>
	...

08012958 <_printf_i>:
 8012958:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801295c:	7e0f      	ldrb	r7, [r1, #24]
 801295e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012960:	2f78      	cmp	r7, #120	@ 0x78
 8012962:	4691      	mov	r9, r2
 8012964:	4680      	mov	r8, r0
 8012966:	460c      	mov	r4, r1
 8012968:	469a      	mov	sl, r3
 801296a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801296e:	d807      	bhi.n	8012980 <_printf_i+0x28>
 8012970:	2f62      	cmp	r7, #98	@ 0x62
 8012972:	d80a      	bhi.n	801298a <_printf_i+0x32>
 8012974:	2f00      	cmp	r7, #0
 8012976:	f000 80d1 	beq.w	8012b1c <_printf_i+0x1c4>
 801297a:	2f58      	cmp	r7, #88	@ 0x58
 801297c:	f000 80b8 	beq.w	8012af0 <_printf_i+0x198>
 8012980:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012984:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012988:	e03a      	b.n	8012a00 <_printf_i+0xa8>
 801298a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801298e:	2b15      	cmp	r3, #21
 8012990:	d8f6      	bhi.n	8012980 <_printf_i+0x28>
 8012992:	a101      	add	r1, pc, #4	@ (adr r1, 8012998 <_printf_i+0x40>)
 8012994:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012998:	080129f1 	.word	0x080129f1
 801299c:	08012a05 	.word	0x08012a05
 80129a0:	08012981 	.word	0x08012981
 80129a4:	08012981 	.word	0x08012981
 80129a8:	08012981 	.word	0x08012981
 80129ac:	08012981 	.word	0x08012981
 80129b0:	08012a05 	.word	0x08012a05
 80129b4:	08012981 	.word	0x08012981
 80129b8:	08012981 	.word	0x08012981
 80129bc:	08012981 	.word	0x08012981
 80129c0:	08012981 	.word	0x08012981
 80129c4:	08012b03 	.word	0x08012b03
 80129c8:	08012a2f 	.word	0x08012a2f
 80129cc:	08012abd 	.word	0x08012abd
 80129d0:	08012981 	.word	0x08012981
 80129d4:	08012981 	.word	0x08012981
 80129d8:	08012b25 	.word	0x08012b25
 80129dc:	08012981 	.word	0x08012981
 80129e0:	08012a2f 	.word	0x08012a2f
 80129e4:	08012981 	.word	0x08012981
 80129e8:	08012981 	.word	0x08012981
 80129ec:	08012ac5 	.word	0x08012ac5
 80129f0:	6833      	ldr	r3, [r6, #0]
 80129f2:	1d1a      	adds	r2, r3, #4
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	6032      	str	r2, [r6, #0]
 80129f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80129fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012a00:	2301      	movs	r3, #1
 8012a02:	e09c      	b.n	8012b3e <_printf_i+0x1e6>
 8012a04:	6833      	ldr	r3, [r6, #0]
 8012a06:	6820      	ldr	r0, [r4, #0]
 8012a08:	1d19      	adds	r1, r3, #4
 8012a0a:	6031      	str	r1, [r6, #0]
 8012a0c:	0606      	lsls	r6, r0, #24
 8012a0e:	d501      	bpl.n	8012a14 <_printf_i+0xbc>
 8012a10:	681d      	ldr	r5, [r3, #0]
 8012a12:	e003      	b.n	8012a1c <_printf_i+0xc4>
 8012a14:	0645      	lsls	r5, r0, #25
 8012a16:	d5fb      	bpl.n	8012a10 <_printf_i+0xb8>
 8012a18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012a1c:	2d00      	cmp	r5, #0
 8012a1e:	da03      	bge.n	8012a28 <_printf_i+0xd0>
 8012a20:	232d      	movs	r3, #45	@ 0x2d
 8012a22:	426d      	negs	r5, r5
 8012a24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a28:	4858      	ldr	r0, [pc, #352]	@ (8012b8c <_printf_i+0x234>)
 8012a2a:	230a      	movs	r3, #10
 8012a2c:	e011      	b.n	8012a52 <_printf_i+0xfa>
 8012a2e:	6821      	ldr	r1, [r4, #0]
 8012a30:	6833      	ldr	r3, [r6, #0]
 8012a32:	0608      	lsls	r0, r1, #24
 8012a34:	f853 5b04 	ldr.w	r5, [r3], #4
 8012a38:	d402      	bmi.n	8012a40 <_printf_i+0xe8>
 8012a3a:	0649      	lsls	r1, r1, #25
 8012a3c:	bf48      	it	mi
 8012a3e:	b2ad      	uxthmi	r5, r5
 8012a40:	2f6f      	cmp	r7, #111	@ 0x6f
 8012a42:	4852      	ldr	r0, [pc, #328]	@ (8012b8c <_printf_i+0x234>)
 8012a44:	6033      	str	r3, [r6, #0]
 8012a46:	bf14      	ite	ne
 8012a48:	230a      	movne	r3, #10
 8012a4a:	2308      	moveq	r3, #8
 8012a4c:	2100      	movs	r1, #0
 8012a4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012a52:	6866      	ldr	r6, [r4, #4]
 8012a54:	60a6      	str	r6, [r4, #8]
 8012a56:	2e00      	cmp	r6, #0
 8012a58:	db05      	blt.n	8012a66 <_printf_i+0x10e>
 8012a5a:	6821      	ldr	r1, [r4, #0]
 8012a5c:	432e      	orrs	r6, r5
 8012a5e:	f021 0104 	bic.w	r1, r1, #4
 8012a62:	6021      	str	r1, [r4, #0]
 8012a64:	d04b      	beq.n	8012afe <_printf_i+0x1a6>
 8012a66:	4616      	mov	r6, r2
 8012a68:	fbb5 f1f3 	udiv	r1, r5, r3
 8012a6c:	fb03 5711 	mls	r7, r3, r1, r5
 8012a70:	5dc7      	ldrb	r7, [r0, r7]
 8012a72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012a76:	462f      	mov	r7, r5
 8012a78:	42bb      	cmp	r3, r7
 8012a7a:	460d      	mov	r5, r1
 8012a7c:	d9f4      	bls.n	8012a68 <_printf_i+0x110>
 8012a7e:	2b08      	cmp	r3, #8
 8012a80:	d10b      	bne.n	8012a9a <_printf_i+0x142>
 8012a82:	6823      	ldr	r3, [r4, #0]
 8012a84:	07df      	lsls	r7, r3, #31
 8012a86:	d508      	bpl.n	8012a9a <_printf_i+0x142>
 8012a88:	6923      	ldr	r3, [r4, #16]
 8012a8a:	6861      	ldr	r1, [r4, #4]
 8012a8c:	4299      	cmp	r1, r3
 8012a8e:	bfde      	ittt	le
 8012a90:	2330      	movle	r3, #48	@ 0x30
 8012a92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012a96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012a9a:	1b92      	subs	r2, r2, r6
 8012a9c:	6122      	str	r2, [r4, #16]
 8012a9e:	f8cd a000 	str.w	sl, [sp]
 8012aa2:	464b      	mov	r3, r9
 8012aa4:	aa03      	add	r2, sp, #12
 8012aa6:	4621      	mov	r1, r4
 8012aa8:	4640      	mov	r0, r8
 8012aaa:	f7ff fee7 	bl	801287c <_printf_common>
 8012aae:	3001      	adds	r0, #1
 8012ab0:	d14a      	bne.n	8012b48 <_printf_i+0x1f0>
 8012ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8012ab6:	b004      	add	sp, #16
 8012ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012abc:	6823      	ldr	r3, [r4, #0]
 8012abe:	f043 0320 	orr.w	r3, r3, #32
 8012ac2:	6023      	str	r3, [r4, #0]
 8012ac4:	4832      	ldr	r0, [pc, #200]	@ (8012b90 <_printf_i+0x238>)
 8012ac6:	2778      	movs	r7, #120	@ 0x78
 8012ac8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012acc:	6823      	ldr	r3, [r4, #0]
 8012ace:	6831      	ldr	r1, [r6, #0]
 8012ad0:	061f      	lsls	r7, r3, #24
 8012ad2:	f851 5b04 	ldr.w	r5, [r1], #4
 8012ad6:	d402      	bmi.n	8012ade <_printf_i+0x186>
 8012ad8:	065f      	lsls	r7, r3, #25
 8012ada:	bf48      	it	mi
 8012adc:	b2ad      	uxthmi	r5, r5
 8012ade:	6031      	str	r1, [r6, #0]
 8012ae0:	07d9      	lsls	r1, r3, #31
 8012ae2:	bf44      	itt	mi
 8012ae4:	f043 0320 	orrmi.w	r3, r3, #32
 8012ae8:	6023      	strmi	r3, [r4, #0]
 8012aea:	b11d      	cbz	r5, 8012af4 <_printf_i+0x19c>
 8012aec:	2310      	movs	r3, #16
 8012aee:	e7ad      	b.n	8012a4c <_printf_i+0xf4>
 8012af0:	4826      	ldr	r0, [pc, #152]	@ (8012b8c <_printf_i+0x234>)
 8012af2:	e7e9      	b.n	8012ac8 <_printf_i+0x170>
 8012af4:	6823      	ldr	r3, [r4, #0]
 8012af6:	f023 0320 	bic.w	r3, r3, #32
 8012afa:	6023      	str	r3, [r4, #0]
 8012afc:	e7f6      	b.n	8012aec <_printf_i+0x194>
 8012afe:	4616      	mov	r6, r2
 8012b00:	e7bd      	b.n	8012a7e <_printf_i+0x126>
 8012b02:	6833      	ldr	r3, [r6, #0]
 8012b04:	6825      	ldr	r5, [r4, #0]
 8012b06:	6961      	ldr	r1, [r4, #20]
 8012b08:	1d18      	adds	r0, r3, #4
 8012b0a:	6030      	str	r0, [r6, #0]
 8012b0c:	062e      	lsls	r6, r5, #24
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	d501      	bpl.n	8012b16 <_printf_i+0x1be>
 8012b12:	6019      	str	r1, [r3, #0]
 8012b14:	e002      	b.n	8012b1c <_printf_i+0x1c4>
 8012b16:	0668      	lsls	r0, r5, #25
 8012b18:	d5fb      	bpl.n	8012b12 <_printf_i+0x1ba>
 8012b1a:	8019      	strh	r1, [r3, #0]
 8012b1c:	2300      	movs	r3, #0
 8012b1e:	6123      	str	r3, [r4, #16]
 8012b20:	4616      	mov	r6, r2
 8012b22:	e7bc      	b.n	8012a9e <_printf_i+0x146>
 8012b24:	6833      	ldr	r3, [r6, #0]
 8012b26:	1d1a      	adds	r2, r3, #4
 8012b28:	6032      	str	r2, [r6, #0]
 8012b2a:	681e      	ldr	r6, [r3, #0]
 8012b2c:	6862      	ldr	r2, [r4, #4]
 8012b2e:	2100      	movs	r1, #0
 8012b30:	4630      	mov	r0, r6
 8012b32:	f7ed fb55 	bl	80001e0 <memchr>
 8012b36:	b108      	cbz	r0, 8012b3c <_printf_i+0x1e4>
 8012b38:	1b80      	subs	r0, r0, r6
 8012b3a:	6060      	str	r0, [r4, #4]
 8012b3c:	6863      	ldr	r3, [r4, #4]
 8012b3e:	6123      	str	r3, [r4, #16]
 8012b40:	2300      	movs	r3, #0
 8012b42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b46:	e7aa      	b.n	8012a9e <_printf_i+0x146>
 8012b48:	6923      	ldr	r3, [r4, #16]
 8012b4a:	4632      	mov	r2, r6
 8012b4c:	4649      	mov	r1, r9
 8012b4e:	4640      	mov	r0, r8
 8012b50:	47d0      	blx	sl
 8012b52:	3001      	adds	r0, #1
 8012b54:	d0ad      	beq.n	8012ab2 <_printf_i+0x15a>
 8012b56:	6823      	ldr	r3, [r4, #0]
 8012b58:	079b      	lsls	r3, r3, #30
 8012b5a:	d413      	bmi.n	8012b84 <_printf_i+0x22c>
 8012b5c:	68e0      	ldr	r0, [r4, #12]
 8012b5e:	9b03      	ldr	r3, [sp, #12]
 8012b60:	4298      	cmp	r0, r3
 8012b62:	bfb8      	it	lt
 8012b64:	4618      	movlt	r0, r3
 8012b66:	e7a6      	b.n	8012ab6 <_printf_i+0x15e>
 8012b68:	2301      	movs	r3, #1
 8012b6a:	4632      	mov	r2, r6
 8012b6c:	4649      	mov	r1, r9
 8012b6e:	4640      	mov	r0, r8
 8012b70:	47d0      	blx	sl
 8012b72:	3001      	adds	r0, #1
 8012b74:	d09d      	beq.n	8012ab2 <_printf_i+0x15a>
 8012b76:	3501      	adds	r5, #1
 8012b78:	68e3      	ldr	r3, [r4, #12]
 8012b7a:	9903      	ldr	r1, [sp, #12]
 8012b7c:	1a5b      	subs	r3, r3, r1
 8012b7e:	42ab      	cmp	r3, r5
 8012b80:	dcf2      	bgt.n	8012b68 <_printf_i+0x210>
 8012b82:	e7eb      	b.n	8012b5c <_printf_i+0x204>
 8012b84:	2500      	movs	r5, #0
 8012b86:	f104 0619 	add.w	r6, r4, #25
 8012b8a:	e7f5      	b.n	8012b78 <_printf_i+0x220>
 8012b8c:	08014a21 	.word	0x08014a21
 8012b90:	08014a32 	.word	0x08014a32

08012b94 <__sflush_r>:
 8012b94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b9c:	0716      	lsls	r6, r2, #28
 8012b9e:	4605      	mov	r5, r0
 8012ba0:	460c      	mov	r4, r1
 8012ba2:	d454      	bmi.n	8012c4e <__sflush_r+0xba>
 8012ba4:	684b      	ldr	r3, [r1, #4]
 8012ba6:	2b00      	cmp	r3, #0
 8012ba8:	dc02      	bgt.n	8012bb0 <__sflush_r+0x1c>
 8012baa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	dd48      	ble.n	8012c42 <__sflush_r+0xae>
 8012bb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012bb2:	2e00      	cmp	r6, #0
 8012bb4:	d045      	beq.n	8012c42 <__sflush_r+0xae>
 8012bb6:	2300      	movs	r3, #0
 8012bb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012bbc:	682f      	ldr	r7, [r5, #0]
 8012bbe:	6a21      	ldr	r1, [r4, #32]
 8012bc0:	602b      	str	r3, [r5, #0]
 8012bc2:	d030      	beq.n	8012c26 <__sflush_r+0x92>
 8012bc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012bc6:	89a3      	ldrh	r3, [r4, #12]
 8012bc8:	0759      	lsls	r1, r3, #29
 8012bca:	d505      	bpl.n	8012bd8 <__sflush_r+0x44>
 8012bcc:	6863      	ldr	r3, [r4, #4]
 8012bce:	1ad2      	subs	r2, r2, r3
 8012bd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012bd2:	b10b      	cbz	r3, 8012bd8 <__sflush_r+0x44>
 8012bd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012bd6:	1ad2      	subs	r2, r2, r3
 8012bd8:	2300      	movs	r3, #0
 8012bda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012bdc:	6a21      	ldr	r1, [r4, #32]
 8012bde:	4628      	mov	r0, r5
 8012be0:	47b0      	blx	r6
 8012be2:	1c43      	adds	r3, r0, #1
 8012be4:	89a3      	ldrh	r3, [r4, #12]
 8012be6:	d106      	bne.n	8012bf6 <__sflush_r+0x62>
 8012be8:	6829      	ldr	r1, [r5, #0]
 8012bea:	291d      	cmp	r1, #29
 8012bec:	d82b      	bhi.n	8012c46 <__sflush_r+0xb2>
 8012bee:	4a2a      	ldr	r2, [pc, #168]	@ (8012c98 <__sflush_r+0x104>)
 8012bf0:	40ca      	lsrs	r2, r1
 8012bf2:	07d6      	lsls	r6, r2, #31
 8012bf4:	d527      	bpl.n	8012c46 <__sflush_r+0xb2>
 8012bf6:	2200      	movs	r2, #0
 8012bf8:	6062      	str	r2, [r4, #4]
 8012bfa:	04d9      	lsls	r1, r3, #19
 8012bfc:	6922      	ldr	r2, [r4, #16]
 8012bfe:	6022      	str	r2, [r4, #0]
 8012c00:	d504      	bpl.n	8012c0c <__sflush_r+0x78>
 8012c02:	1c42      	adds	r2, r0, #1
 8012c04:	d101      	bne.n	8012c0a <__sflush_r+0x76>
 8012c06:	682b      	ldr	r3, [r5, #0]
 8012c08:	b903      	cbnz	r3, 8012c0c <__sflush_r+0x78>
 8012c0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8012c0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c0e:	602f      	str	r7, [r5, #0]
 8012c10:	b1b9      	cbz	r1, 8012c42 <__sflush_r+0xae>
 8012c12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012c16:	4299      	cmp	r1, r3
 8012c18:	d002      	beq.n	8012c20 <__sflush_r+0x8c>
 8012c1a:	4628      	mov	r0, r5
 8012c1c:	f7ff fa94 	bl	8012148 <_free_r>
 8012c20:	2300      	movs	r3, #0
 8012c22:	6363      	str	r3, [r4, #52]	@ 0x34
 8012c24:	e00d      	b.n	8012c42 <__sflush_r+0xae>
 8012c26:	2301      	movs	r3, #1
 8012c28:	4628      	mov	r0, r5
 8012c2a:	47b0      	blx	r6
 8012c2c:	4602      	mov	r2, r0
 8012c2e:	1c50      	adds	r0, r2, #1
 8012c30:	d1c9      	bne.n	8012bc6 <__sflush_r+0x32>
 8012c32:	682b      	ldr	r3, [r5, #0]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d0c6      	beq.n	8012bc6 <__sflush_r+0x32>
 8012c38:	2b1d      	cmp	r3, #29
 8012c3a:	d001      	beq.n	8012c40 <__sflush_r+0xac>
 8012c3c:	2b16      	cmp	r3, #22
 8012c3e:	d11e      	bne.n	8012c7e <__sflush_r+0xea>
 8012c40:	602f      	str	r7, [r5, #0]
 8012c42:	2000      	movs	r0, #0
 8012c44:	e022      	b.n	8012c8c <__sflush_r+0xf8>
 8012c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c4a:	b21b      	sxth	r3, r3
 8012c4c:	e01b      	b.n	8012c86 <__sflush_r+0xf2>
 8012c4e:	690f      	ldr	r7, [r1, #16]
 8012c50:	2f00      	cmp	r7, #0
 8012c52:	d0f6      	beq.n	8012c42 <__sflush_r+0xae>
 8012c54:	0793      	lsls	r3, r2, #30
 8012c56:	680e      	ldr	r6, [r1, #0]
 8012c58:	bf08      	it	eq
 8012c5a:	694b      	ldreq	r3, [r1, #20]
 8012c5c:	600f      	str	r7, [r1, #0]
 8012c5e:	bf18      	it	ne
 8012c60:	2300      	movne	r3, #0
 8012c62:	eba6 0807 	sub.w	r8, r6, r7
 8012c66:	608b      	str	r3, [r1, #8]
 8012c68:	f1b8 0f00 	cmp.w	r8, #0
 8012c6c:	dde9      	ble.n	8012c42 <__sflush_r+0xae>
 8012c6e:	6a21      	ldr	r1, [r4, #32]
 8012c70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8012c72:	4643      	mov	r3, r8
 8012c74:	463a      	mov	r2, r7
 8012c76:	4628      	mov	r0, r5
 8012c78:	47b0      	blx	r6
 8012c7a:	2800      	cmp	r0, #0
 8012c7c:	dc08      	bgt.n	8012c90 <__sflush_r+0xfc>
 8012c7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c86:	81a3      	strh	r3, [r4, #12]
 8012c88:	f04f 30ff 	mov.w	r0, #4294967295
 8012c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c90:	4407      	add	r7, r0
 8012c92:	eba8 0800 	sub.w	r8, r8, r0
 8012c96:	e7e7      	b.n	8012c68 <__sflush_r+0xd4>
 8012c98:	20400001 	.word	0x20400001

08012c9c <_fflush_r>:
 8012c9c:	b538      	push	{r3, r4, r5, lr}
 8012c9e:	690b      	ldr	r3, [r1, #16]
 8012ca0:	4605      	mov	r5, r0
 8012ca2:	460c      	mov	r4, r1
 8012ca4:	b913      	cbnz	r3, 8012cac <_fflush_r+0x10>
 8012ca6:	2500      	movs	r5, #0
 8012ca8:	4628      	mov	r0, r5
 8012caa:	bd38      	pop	{r3, r4, r5, pc}
 8012cac:	b118      	cbz	r0, 8012cb6 <_fflush_r+0x1a>
 8012cae:	6a03      	ldr	r3, [r0, #32]
 8012cb0:	b90b      	cbnz	r3, 8012cb6 <_fflush_r+0x1a>
 8012cb2:	f7fe fec3 	bl	8011a3c <__sinit>
 8012cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d0f3      	beq.n	8012ca6 <_fflush_r+0xa>
 8012cbe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012cc0:	07d0      	lsls	r0, r2, #31
 8012cc2:	d404      	bmi.n	8012cce <_fflush_r+0x32>
 8012cc4:	0599      	lsls	r1, r3, #22
 8012cc6:	d402      	bmi.n	8012cce <_fflush_r+0x32>
 8012cc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012cca:	f7ff fa26 	bl	801211a <__retarget_lock_acquire_recursive>
 8012cce:	4628      	mov	r0, r5
 8012cd0:	4621      	mov	r1, r4
 8012cd2:	f7ff ff5f 	bl	8012b94 <__sflush_r>
 8012cd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012cd8:	07da      	lsls	r2, r3, #31
 8012cda:	4605      	mov	r5, r0
 8012cdc:	d4e4      	bmi.n	8012ca8 <_fflush_r+0xc>
 8012cde:	89a3      	ldrh	r3, [r4, #12]
 8012ce0:	059b      	lsls	r3, r3, #22
 8012ce2:	d4e1      	bmi.n	8012ca8 <_fflush_r+0xc>
 8012ce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012ce6:	f7ff fa19 	bl	801211c <__retarget_lock_release_recursive>
 8012cea:	e7dd      	b.n	8012ca8 <_fflush_r+0xc>

08012cec <__swhatbuf_r>:
 8012cec:	b570      	push	{r4, r5, r6, lr}
 8012cee:	460c      	mov	r4, r1
 8012cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cf4:	2900      	cmp	r1, #0
 8012cf6:	b096      	sub	sp, #88	@ 0x58
 8012cf8:	4615      	mov	r5, r2
 8012cfa:	461e      	mov	r6, r3
 8012cfc:	da0d      	bge.n	8012d1a <__swhatbuf_r+0x2e>
 8012cfe:	89a3      	ldrh	r3, [r4, #12]
 8012d00:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012d04:	f04f 0100 	mov.w	r1, #0
 8012d08:	bf14      	ite	ne
 8012d0a:	2340      	movne	r3, #64	@ 0x40
 8012d0c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012d10:	2000      	movs	r0, #0
 8012d12:	6031      	str	r1, [r6, #0]
 8012d14:	602b      	str	r3, [r5, #0]
 8012d16:	b016      	add	sp, #88	@ 0x58
 8012d18:	bd70      	pop	{r4, r5, r6, pc}
 8012d1a:	466a      	mov	r2, sp
 8012d1c:	f000 f878 	bl	8012e10 <_fstat_r>
 8012d20:	2800      	cmp	r0, #0
 8012d22:	dbec      	blt.n	8012cfe <__swhatbuf_r+0x12>
 8012d24:	9901      	ldr	r1, [sp, #4]
 8012d26:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012d2a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012d2e:	4259      	negs	r1, r3
 8012d30:	4159      	adcs	r1, r3
 8012d32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012d36:	e7eb      	b.n	8012d10 <__swhatbuf_r+0x24>

08012d38 <__smakebuf_r>:
 8012d38:	898b      	ldrh	r3, [r1, #12]
 8012d3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012d3c:	079d      	lsls	r5, r3, #30
 8012d3e:	4606      	mov	r6, r0
 8012d40:	460c      	mov	r4, r1
 8012d42:	d507      	bpl.n	8012d54 <__smakebuf_r+0x1c>
 8012d44:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012d48:	6023      	str	r3, [r4, #0]
 8012d4a:	6123      	str	r3, [r4, #16]
 8012d4c:	2301      	movs	r3, #1
 8012d4e:	6163      	str	r3, [r4, #20]
 8012d50:	b003      	add	sp, #12
 8012d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d54:	ab01      	add	r3, sp, #4
 8012d56:	466a      	mov	r2, sp
 8012d58:	f7ff ffc8 	bl	8012cec <__swhatbuf_r>
 8012d5c:	9f00      	ldr	r7, [sp, #0]
 8012d5e:	4605      	mov	r5, r0
 8012d60:	4639      	mov	r1, r7
 8012d62:	4630      	mov	r0, r6
 8012d64:	f7ff fa64 	bl	8012230 <_malloc_r>
 8012d68:	b948      	cbnz	r0, 8012d7e <__smakebuf_r+0x46>
 8012d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d6e:	059a      	lsls	r2, r3, #22
 8012d70:	d4ee      	bmi.n	8012d50 <__smakebuf_r+0x18>
 8012d72:	f023 0303 	bic.w	r3, r3, #3
 8012d76:	f043 0302 	orr.w	r3, r3, #2
 8012d7a:	81a3      	strh	r3, [r4, #12]
 8012d7c:	e7e2      	b.n	8012d44 <__smakebuf_r+0xc>
 8012d7e:	89a3      	ldrh	r3, [r4, #12]
 8012d80:	6020      	str	r0, [r4, #0]
 8012d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012d86:	81a3      	strh	r3, [r4, #12]
 8012d88:	9b01      	ldr	r3, [sp, #4]
 8012d8a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012d8e:	b15b      	cbz	r3, 8012da8 <__smakebuf_r+0x70>
 8012d90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012d94:	4630      	mov	r0, r6
 8012d96:	f000 f84d 	bl	8012e34 <_isatty_r>
 8012d9a:	b128      	cbz	r0, 8012da8 <__smakebuf_r+0x70>
 8012d9c:	89a3      	ldrh	r3, [r4, #12]
 8012d9e:	f023 0303 	bic.w	r3, r3, #3
 8012da2:	f043 0301 	orr.w	r3, r3, #1
 8012da6:	81a3      	strh	r3, [r4, #12]
 8012da8:	89a3      	ldrh	r3, [r4, #12]
 8012daa:	431d      	orrs	r5, r3
 8012dac:	81a5      	strh	r5, [r4, #12]
 8012dae:	e7cf      	b.n	8012d50 <__smakebuf_r+0x18>

08012db0 <_raise_r>:
 8012db0:	291f      	cmp	r1, #31
 8012db2:	b538      	push	{r3, r4, r5, lr}
 8012db4:	4605      	mov	r5, r0
 8012db6:	460c      	mov	r4, r1
 8012db8:	d904      	bls.n	8012dc4 <_raise_r+0x14>
 8012dba:	2316      	movs	r3, #22
 8012dbc:	6003      	str	r3, [r0, #0]
 8012dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8012dc2:	bd38      	pop	{r3, r4, r5, pc}
 8012dc4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012dc6:	b112      	cbz	r2, 8012dce <_raise_r+0x1e>
 8012dc8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012dcc:	b94b      	cbnz	r3, 8012de2 <_raise_r+0x32>
 8012dce:	4628      	mov	r0, r5
 8012dd0:	f000 f852 	bl	8012e78 <_getpid_r>
 8012dd4:	4622      	mov	r2, r4
 8012dd6:	4601      	mov	r1, r0
 8012dd8:	4628      	mov	r0, r5
 8012dda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012dde:	f000 b839 	b.w	8012e54 <_kill_r>
 8012de2:	2b01      	cmp	r3, #1
 8012de4:	d00a      	beq.n	8012dfc <_raise_r+0x4c>
 8012de6:	1c59      	adds	r1, r3, #1
 8012de8:	d103      	bne.n	8012df2 <_raise_r+0x42>
 8012dea:	2316      	movs	r3, #22
 8012dec:	6003      	str	r3, [r0, #0]
 8012dee:	2001      	movs	r0, #1
 8012df0:	e7e7      	b.n	8012dc2 <_raise_r+0x12>
 8012df2:	2100      	movs	r1, #0
 8012df4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012df8:	4620      	mov	r0, r4
 8012dfa:	4798      	blx	r3
 8012dfc:	2000      	movs	r0, #0
 8012dfe:	e7e0      	b.n	8012dc2 <_raise_r+0x12>

08012e00 <raise>:
 8012e00:	4b02      	ldr	r3, [pc, #8]	@ (8012e0c <raise+0xc>)
 8012e02:	4601      	mov	r1, r0
 8012e04:	6818      	ldr	r0, [r3, #0]
 8012e06:	f7ff bfd3 	b.w	8012db0 <_raise_r>
 8012e0a:	bf00      	nop
 8012e0c:	20000044 	.word	0x20000044

08012e10 <_fstat_r>:
 8012e10:	b538      	push	{r3, r4, r5, lr}
 8012e12:	4d07      	ldr	r5, [pc, #28]	@ (8012e30 <_fstat_r+0x20>)
 8012e14:	2300      	movs	r3, #0
 8012e16:	4604      	mov	r4, r0
 8012e18:	4608      	mov	r0, r1
 8012e1a:	4611      	mov	r1, r2
 8012e1c:	602b      	str	r3, [r5, #0]
 8012e1e:	f7ef f971 	bl	8002104 <_fstat>
 8012e22:	1c43      	adds	r3, r0, #1
 8012e24:	d102      	bne.n	8012e2c <_fstat_r+0x1c>
 8012e26:	682b      	ldr	r3, [r5, #0]
 8012e28:	b103      	cbz	r3, 8012e2c <_fstat_r+0x1c>
 8012e2a:	6023      	str	r3, [r4, #0]
 8012e2c:	bd38      	pop	{r3, r4, r5, pc}
 8012e2e:	bf00      	nop
 8012e30:	200061a0 	.word	0x200061a0

08012e34 <_isatty_r>:
 8012e34:	b538      	push	{r3, r4, r5, lr}
 8012e36:	4d06      	ldr	r5, [pc, #24]	@ (8012e50 <_isatty_r+0x1c>)
 8012e38:	2300      	movs	r3, #0
 8012e3a:	4604      	mov	r4, r0
 8012e3c:	4608      	mov	r0, r1
 8012e3e:	602b      	str	r3, [r5, #0]
 8012e40:	f7ef f970 	bl	8002124 <_isatty>
 8012e44:	1c43      	adds	r3, r0, #1
 8012e46:	d102      	bne.n	8012e4e <_isatty_r+0x1a>
 8012e48:	682b      	ldr	r3, [r5, #0]
 8012e4a:	b103      	cbz	r3, 8012e4e <_isatty_r+0x1a>
 8012e4c:	6023      	str	r3, [r4, #0]
 8012e4e:	bd38      	pop	{r3, r4, r5, pc}
 8012e50:	200061a0 	.word	0x200061a0

08012e54 <_kill_r>:
 8012e54:	b538      	push	{r3, r4, r5, lr}
 8012e56:	4d07      	ldr	r5, [pc, #28]	@ (8012e74 <_kill_r+0x20>)
 8012e58:	2300      	movs	r3, #0
 8012e5a:	4604      	mov	r4, r0
 8012e5c:	4608      	mov	r0, r1
 8012e5e:	4611      	mov	r1, r2
 8012e60:	602b      	str	r3, [r5, #0]
 8012e62:	f7ef f90b 	bl	800207c <_kill>
 8012e66:	1c43      	adds	r3, r0, #1
 8012e68:	d102      	bne.n	8012e70 <_kill_r+0x1c>
 8012e6a:	682b      	ldr	r3, [r5, #0]
 8012e6c:	b103      	cbz	r3, 8012e70 <_kill_r+0x1c>
 8012e6e:	6023      	str	r3, [r4, #0]
 8012e70:	bd38      	pop	{r3, r4, r5, pc}
 8012e72:	bf00      	nop
 8012e74:	200061a0 	.word	0x200061a0

08012e78 <_getpid_r>:
 8012e78:	f7ef b8f8 	b.w	800206c <_getpid>

08012e7c <_sbrk_r>:
 8012e7c:	b538      	push	{r3, r4, r5, lr}
 8012e7e:	4d06      	ldr	r5, [pc, #24]	@ (8012e98 <_sbrk_r+0x1c>)
 8012e80:	2300      	movs	r3, #0
 8012e82:	4604      	mov	r4, r0
 8012e84:	4608      	mov	r0, r1
 8012e86:	602b      	str	r3, [r5, #0]
 8012e88:	f7ef f964 	bl	8002154 <_sbrk>
 8012e8c:	1c43      	adds	r3, r0, #1
 8012e8e:	d102      	bne.n	8012e96 <_sbrk_r+0x1a>
 8012e90:	682b      	ldr	r3, [r5, #0]
 8012e92:	b103      	cbz	r3, 8012e96 <_sbrk_r+0x1a>
 8012e94:	6023      	str	r3, [r4, #0]
 8012e96:	bd38      	pop	{r3, r4, r5, pc}
 8012e98:	200061a0 	.word	0x200061a0

08012e9c <_realloc_r>:
 8012e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ea0:	4607      	mov	r7, r0
 8012ea2:	4614      	mov	r4, r2
 8012ea4:	460d      	mov	r5, r1
 8012ea6:	b921      	cbnz	r1, 8012eb2 <_realloc_r+0x16>
 8012ea8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012eac:	4611      	mov	r1, r2
 8012eae:	f7ff b9bf 	b.w	8012230 <_malloc_r>
 8012eb2:	b92a      	cbnz	r2, 8012ec0 <_realloc_r+0x24>
 8012eb4:	f7ff f948 	bl	8012148 <_free_r>
 8012eb8:	4625      	mov	r5, r4
 8012eba:	4628      	mov	r0, r5
 8012ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ec0:	f000 f81a 	bl	8012ef8 <_malloc_usable_size_r>
 8012ec4:	4284      	cmp	r4, r0
 8012ec6:	4606      	mov	r6, r0
 8012ec8:	d802      	bhi.n	8012ed0 <_realloc_r+0x34>
 8012eca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012ece:	d8f4      	bhi.n	8012eba <_realloc_r+0x1e>
 8012ed0:	4621      	mov	r1, r4
 8012ed2:	4638      	mov	r0, r7
 8012ed4:	f7ff f9ac 	bl	8012230 <_malloc_r>
 8012ed8:	4680      	mov	r8, r0
 8012eda:	b908      	cbnz	r0, 8012ee0 <_realloc_r+0x44>
 8012edc:	4645      	mov	r5, r8
 8012ede:	e7ec      	b.n	8012eba <_realloc_r+0x1e>
 8012ee0:	42b4      	cmp	r4, r6
 8012ee2:	4622      	mov	r2, r4
 8012ee4:	4629      	mov	r1, r5
 8012ee6:	bf28      	it	cs
 8012ee8:	4632      	movcs	r2, r6
 8012eea:	f7ff f918 	bl	801211e <memcpy>
 8012eee:	4629      	mov	r1, r5
 8012ef0:	4638      	mov	r0, r7
 8012ef2:	f7ff f929 	bl	8012148 <_free_r>
 8012ef6:	e7f1      	b.n	8012edc <_realloc_r+0x40>

08012ef8 <_malloc_usable_size_r>:
 8012ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012efc:	1f18      	subs	r0, r3, #4
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	bfbc      	itt	lt
 8012f02:	580b      	ldrlt	r3, [r1, r0]
 8012f04:	18c0      	addlt	r0, r0, r3
 8012f06:	4770      	bx	lr

08012f08 <_init>:
 8012f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f0a:	bf00      	nop
 8012f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f0e:	bc08      	pop	{r3}
 8012f10:	469e      	mov	lr, r3
 8012f12:	4770      	bx	lr

08012f14 <_fini>:
 8012f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f16:	bf00      	nop
 8012f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f1a:	bc08      	pop	{r3}
 8012f1c:	469e      	mov	lr, r3
 8012f1e:	4770      	bx	lr
