

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Oct 21 21:44:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- stages      |        ?|        ?|         ?|          -|          -|       10|        no|
        | + butterfly  |        ?|        ?|         ?|          -|          -|  1 ~ 512|        no|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stage = alloca i32 1"   --->   Operation 8 'alloca' 'stage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R, i32 %X_I"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 1, i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 10 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln43 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:43]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R, i32 %X_I"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln90 = br void %butterfly" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 17 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%stage_2 = load i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 18 'load' 'stage_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp_eq  i4 %stage_2, i4 11" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %butterfly.split, void %for.end79" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 21 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %stage_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 22 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i4 %stage_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 23 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../FFT/FFT/HLS/0_Initial/fft.cpp:54]   --->   Operation 24 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.39ns)   --->   "%DFTpts = shl i11 1, i11 %zext_ln90_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:93]   --->   Operation 25 'shl' 'DFTpts' <Predicate = (!icmp_ln90)> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %DFTpts, i32 1, i32 10" [../FFT/FFT/HLS/0_Initial/fft.cpp:93]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.56ns)   --->   "%ec_V = lshr i19 1024, i19 %zext_ln90" [../FFT/FFT/HLS/0_Initial/fft.cpp:96]   --->   Operation 27 'lshr' 'ec_V' <Predicate = (!icmp_ln90)> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i19 %ec_V" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 28 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln98 = br void %DFTpts33" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 29 'br' 'br_ln98' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [../FFT/FFT/HLS/0_Initial/fft.cpp:119]   --->   Operation 30 'ret' 'ret_ln119' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i10 %add_ln98, void %DFTpts33.split, i10 0, void %butterfly.split" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln98 = icmp_eq  i10 %j, i10 %trunc_ln" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 32 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 0"   --->   Operation 33 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln98 = add i10 %j, i10 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 34 'add' 'add_ln98' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %DFTpts33.split, void %for.inc77.loopexit" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 35 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i10 %j"   --->   Operation 36 'trunc' 'trunc_ln1540' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (4.35ns)   --->   "%ret_V = mul i9 %trunc_ln1540, i9 %trunc_ln98"   --->   Operation 37 'mul' 'ret_V' <Predicate = (!icmp_ln98)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%stage_3 = add i4 %stage_2, i4 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 38 'add' 'stage_3' <Predicate = (icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %stage_3, i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = (icmp_ln98)> <Delay = 1.58>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln90 = br void %butterfly" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 40 'br' 'br_ln90' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %ret_V"   --->   Operation 41 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 42 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 43 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 44 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 45 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 6 <SV = 5> <Delay = 4.84>
ST_6 : Operation 46 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 46 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 47 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 47 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 48 [2/2] (1.58ns)   --->   "%call_ln98 = call void @fft_Pipeline_DFTpts, i10 %j, i10 %trunc_ln, i32 %X_R, i32 %c2, i32 %X_I, i32 %s2, i11 %DFTpts" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 48 'call' 'call_ln98' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../FFT/FFT/HLS/0_Initial/fft.cpp:50]   --->   Operation 49 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln98 = call void @fft_Pipeline_DFTpts, i10 %j, i10 %trunc_ln, i32 %X_R, i32 %c2, i32 %X_I, i32 %s2, i11 %DFTpts" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 50 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln98 = br void %DFTpts33" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 51 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('stage') [5]  (0 ns)
	'store' operation ('store_ln90', ../FFT/FFT/HLS/0_Initial/fft.cpp:90) of constant 1 on local variable 'stage' [12]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.57ns
The critical path consists of the following:
	'load' operation ('stage', ../FFT/FFT/HLS/0_Initial/fft.cpp:90) on local variable 'stage' [15]  (0 ns)
	'lshr' operation ('ec.V', ../FFT/FFT/HLS/0_Initial/fft.cpp:96) [25]  (3.57 ns)

 <State 4>: 4.35ns
The critical path consists of the following:
	'phi' operation ('j', ../FFT/FFT/HLS/0_Initial/fft.cpp:98) with incoming values : ('add_ln98', ../FFT/FFT/HLS/0_Initial/fft.cpp:98) [29]  (0 ns)
	'mul' operation ('ret.V') [37]  (4.35 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('W_real_addr', ../FFT/FFT/HLS/0_Initial/fft.cpp:101) [39]  (0 ns)
	'load' operation ('c2', ../FFT/FFT/HLS/0_Initial/fft.cpp:101) on array 'W_real' [40]  (3.25 ns)

 <State 6>: 4.84ns
The critical path consists of the following:
	'load' operation ('c2', ../FFT/FFT/HLS/0_Initial/fft.cpp:101) on array 'W_real' [40]  (3.25 ns)
	'call' operation ('call_ln98', ../FFT/FFT/HLS/0_Initial/fft.cpp:98) to 'fft_Pipeline_DFTpts' [43]  (1.59 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
