<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-spear3xx › spear310.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>spear310.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-spear3xx/spear310.c</span>
<span class="cm"> *</span>
<span class="cm"> * SPEAr310 machine source file</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#define pr_fmt(fmt) &quot;SPEAr310: &quot; fmt</span>

<span class="cp">#include &lt;linux/amba/pl08x.h&gt;</span>
<span class="cp">#include &lt;linux/amba/serial.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/vic.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;plat/shirq.h&gt;</span>
<span class="cp">#include &lt;mach/generic.h&gt;</span>
<span class="cp">#include &lt;mach/spear.h&gt;</span>

<span class="cp">#define SPEAR310_UART1_BASE		UL(0xB2000000)</span>
<span class="cp">#define SPEAR310_UART2_BASE		UL(0xB2080000)</span>
<span class="cp">#define SPEAR310_UART3_BASE		UL(0xB2100000)</span>
<span class="cp">#define SPEAR310_UART4_BASE		UL(0xB2180000)</span>
<span class="cp">#define SPEAR310_UART5_BASE		UL(0xB2200000)</span>
<span class="cp">#define SPEAR310_SOC_CONFIG_BASE	UL(0xB4000000)</span>

<span class="cm">/* Interrupt registers offsets and masks */</span>
<span class="cp">#define SPEAR310_INT_STS_MASK_REG	0x04</span>
<span class="cp">#define SPEAR310_SMII0_IRQ_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define SPEAR310_SMII1_IRQ_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define SPEAR310_SMII2_IRQ_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define SPEAR310_SMII3_IRQ_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define SPEAR310_WAKEUP_SMII0_IRQ_MASK	(1 &lt;&lt; 4)</span>
<span class="cp">#define SPEAR310_WAKEUP_SMII1_IRQ_MASK	(1 &lt;&lt; 5)</span>
<span class="cp">#define SPEAR310_WAKEUP_SMII2_IRQ_MASK	(1 &lt;&lt; 6)</span>
<span class="cp">#define SPEAR310_WAKEUP_SMII3_IRQ_MASK	(1 &lt;&lt; 7)</span>
<span class="cp">#define SPEAR310_UART1_IRQ_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define SPEAR310_UART2_IRQ_MASK		(1 &lt;&lt; 9)</span>
<span class="cp">#define SPEAR310_UART3_IRQ_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define SPEAR310_UART4_IRQ_MASK		(1 &lt;&lt; 11)</span>
<span class="cp">#define SPEAR310_UART5_IRQ_MASK		(1 &lt;&lt; 12)</span>
<span class="cp">#define SPEAR310_EMI_IRQ_MASK		(1 &lt;&lt; 13)</span>
<span class="cp">#define SPEAR310_TDM_HDLC_IRQ_MASK	(1 &lt;&lt; 14)</span>
<span class="cp">#define SPEAR310_RS485_0_IRQ_MASK	(1 &lt;&lt; 15)</span>
<span class="cp">#define SPEAR310_RS485_1_IRQ_MASK	(1 &lt;&lt; 16)</span>

<span class="cp">#define SPEAR310_SHIRQ_RAS1_MASK	0x000FF</span>
<span class="cp">#define SPEAR310_SHIRQ_RAS2_MASK	0x01F00</span>
<span class="cp">#define SPEAR310_SHIRQ_RAS3_MASK	0x02000</span>
<span class="cp">#define SPEAR310_SHIRQ_INTRCOMM_RAS_MASK	0x1C000</span>

<span class="cm">/* SPEAr310 Virtual irq definitions */</span>
<span class="cm">/* IRQs sharing IRQ_GEN_RAS_1 */</span>
<span class="cp">#define SPEAR310_VIRQ_SMII0			(SPEAR3XX_VIRQ_START + 0)</span>
<span class="cp">#define SPEAR310_VIRQ_SMII1			(SPEAR3XX_VIRQ_START + 1)</span>
<span class="cp">#define SPEAR310_VIRQ_SMII2			(SPEAR3XX_VIRQ_START + 2)</span>
<span class="cp">#define SPEAR310_VIRQ_SMII3			(SPEAR3XX_VIRQ_START + 3)</span>
<span class="cp">#define SPEAR310_VIRQ_WAKEUP_SMII0		(SPEAR3XX_VIRQ_START + 4)</span>
<span class="cp">#define SPEAR310_VIRQ_WAKEUP_SMII1		(SPEAR3XX_VIRQ_START + 5)</span>
<span class="cp">#define SPEAR310_VIRQ_WAKEUP_SMII2		(SPEAR3XX_VIRQ_START + 6)</span>
<span class="cp">#define SPEAR310_VIRQ_WAKEUP_SMII3		(SPEAR3XX_VIRQ_START + 7)</span>

<span class="cm">/* IRQs sharing IRQ_GEN_RAS_2 */</span>
<span class="cp">#define SPEAR310_VIRQ_UART1			(SPEAR3XX_VIRQ_START + 8)</span>
<span class="cp">#define SPEAR310_VIRQ_UART2			(SPEAR3XX_VIRQ_START + 9)</span>
<span class="cp">#define SPEAR310_VIRQ_UART3			(SPEAR3XX_VIRQ_START + 10)</span>
<span class="cp">#define SPEAR310_VIRQ_UART4			(SPEAR3XX_VIRQ_START + 11)</span>
<span class="cp">#define SPEAR310_VIRQ_UART5			(SPEAR3XX_VIRQ_START + 12)</span>

<span class="cm">/* IRQs sharing IRQ_GEN_RAS_3 */</span>
<span class="cp">#define SPEAR310_VIRQ_EMI			(SPEAR3XX_VIRQ_START + 13)</span>
<span class="cp">#define SPEAR310_VIRQ_PLGPIO			(SPEAR3XX_VIRQ_START + 14)</span>

<span class="cm">/* IRQs sharing IRQ_INTRCOMM_RAS_ARM */</span>
<span class="cp">#define SPEAR310_VIRQ_TDM_HDLC			(SPEAR3XX_VIRQ_START + 15)</span>
<span class="cp">#define SPEAR310_VIRQ_RS485_0			(SPEAR3XX_VIRQ_START + 16)</span>
<span class="cp">#define SPEAR310_VIRQ_RS485_1			(SPEAR3XX_VIRQ_START + 17)</span>


<span class="cm">/* spear3xx shared irq */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="n">shirq_ras1_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_SMII0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SMII0_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_SMII1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SMII1_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_SMII2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SMII2_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_SMII3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SMII3_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_WAKEUP_SMII0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_WAKEUP_SMII0_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_WAKEUP_SMII1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_WAKEUP_SMII1_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_WAKEUP_SMII2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_WAKEUP_SMII2_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_WAKEUP_SMII3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_WAKEUP_SMII3_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_shirq</span> <span class="n">shirq_ras1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">SPEAR3XX_IRQ_GEN_RAS_1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span> <span class="o">=</span> <span class="n">shirq_ras1_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shirq_ras1_config</span><span class="p">),</span>
	<span class="p">.</span><span class="n">regs</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">enb_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg</span> <span class="o">=</span> <span class="n">SPEAR310_INT_STS_MASK_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SHIRQ_RAS1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clear_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="n">shirq_ras2_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_UART1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_UART1_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_UART2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_UART2_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_UART3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_UART3_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_UART4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_UART4_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_UART5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_UART5_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_shirq</span> <span class="n">shirq_ras2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">SPEAR3XX_IRQ_GEN_RAS_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span> <span class="o">=</span> <span class="n">shirq_ras2_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shirq_ras2_config</span><span class="p">),</span>
	<span class="p">.</span><span class="n">regs</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">enb_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg</span> <span class="o">=</span> <span class="n">SPEAR310_INT_STS_MASK_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SHIRQ_RAS2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clear_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="n">shirq_ras3_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_EMI</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_EMI_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_shirq</span> <span class="n">shirq_ras3</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">SPEAR3XX_IRQ_GEN_RAS_3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span> <span class="o">=</span> <span class="n">shirq_ras3_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shirq_ras3_config</span><span class="p">),</span>
	<span class="p">.</span><span class="n">regs</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">enb_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg</span> <span class="o">=</span> <span class="n">SPEAR310_INT_STS_MASK_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SHIRQ_RAS3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clear_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">shirq_dev_config</span> <span class="n">shirq_intrcomm_ras_config</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_TDM_HDLC</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_TDM_HDLC_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_RS485_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_RS485_0_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">virq</span> <span class="o">=</span> <span class="n">SPEAR310_VIRQ_RS485_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_mask</span> <span class="o">=</span> <span class="n">SPEAR310_RS485_1_IRQ_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_shirq</span> <span class="n">shirq_intrcomm_ras</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">SPEAR3XX_IRQ_INTRCOMM_RAS_ARM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_config</span> <span class="o">=</span> <span class="n">shirq_intrcomm_ras_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_count</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">shirq_intrcomm_ras_config</span><span class="p">),</span>
	<span class="p">.</span><span class="n">regs</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">enb_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg</span> <span class="o">=</span> <span class="n">SPEAR310_INT_STS_MASK_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">status_reg_mask</span> <span class="o">=</span> <span class="n">SPEAR310_SHIRQ_INTRCOMM_RAS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clear_reg</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* DMAC platform data&#39;s slave info */</span>
<span class="k">struct</span> <span class="n">pl08x_channel_data</span> <span class="n">spear310_dma_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart0_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart0_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ssp0_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ssp0_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;i2c_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;i2c_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;irda&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;to_jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;from_jpeg&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart1_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart1_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart2_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart2_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart3_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart3_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart4_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart4_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart5_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;uart5_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras5_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras5_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras6_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras6_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras7_rx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">bus_id</span> <span class="o">=</span> <span class="s">&quot;ras7_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">min_signal</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
		<span class="p">.</span><span class="n">max_signal</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cctl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">periph_buses</span> <span class="o">=</span> <span class="n">PL08X_AHB1</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* uart devices plat data */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="n">spear310_uart_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">pl08x_filter_id</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="s">&quot;uart1_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="s">&quot;uart1_rx&quot;</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">pl08x_filter_id</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="s">&quot;uart2_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="s">&quot;uart2_rx&quot;</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">pl08x_filter_id</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="s">&quot;uart3_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="s">&quot;uart3_rx&quot;</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">pl08x_filter_id</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="s">&quot;uart4_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="s">&quot;uart4_rx&quot;</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_filter</span> <span class="o">=</span> <span class="n">pl08x_filter_id</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_tx_param</span> <span class="o">=</span> <span class="s">&quot;uart5_tx&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dma_rx_param</span> <span class="o">=</span> <span class="s">&quot;uart5_rx&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Add SPEAr310 auxdata to pass platform data */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">of_dev_auxdata</span> <span class="n">spear310_auxdata_lookup</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl022&quot;</span><span class="p">,</span> <span class="n">SPEAR3XX_ICM1_SSP_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">pl022_plat_data</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl080&quot;</span><span class="p">,</span> <span class="n">SPEAR3XX_ICM3_DMA_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">pl080_plat_data</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR310_UART1_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">spear310_uart_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR310_UART2_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">spear310_uart_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR310_UART3_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">spear310_uart_data</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR310_UART4_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">spear310_uart_data</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;arm,pl011&quot;</span><span class="p">,</span> <span class="n">SPEAR310_UART5_BASE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">spear310_uart_data</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">spear310_dt_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pl080_plat_data</span><span class="p">.</span><span class="n">slave_channels</span> <span class="o">=</span> <span class="n">spear310_dma_info</span><span class="p">;</span>
	<span class="n">pl080_plat_data</span><span class="p">.</span><span class="n">num_slave_channels</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear310_dma_info</span><span class="p">);</span>

	<span class="n">of_platform_populate</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">of_default_bus_match_table</span><span class="p">,</span>
			<span class="n">spear310_auxdata_lookup</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="cm">/* shared irq registration */</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">SPEAR310_SOC_CONFIG_BASE</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* shirq 1 */</span>
		<span class="n">shirq_ras1</span><span class="p">.</span><span class="n">regs</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spear_shirq_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">shirq_ras1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Error registering Shared IRQ 1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* shirq 2 */</span>
		<span class="n">shirq_ras2</span><span class="p">.</span><span class="n">regs</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spear_shirq_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">shirq_ras2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Error registering Shared IRQ 2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* shirq 3 */</span>
		<span class="n">shirq_ras3</span><span class="p">.</span><span class="n">regs</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spear_shirq_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">shirq_ras3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Error registering Shared IRQ 3</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* shirq 4 */</span>
		<span class="n">shirq_intrcomm_ras</span><span class="p">.</span><span class="n">regs</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spear_shirq_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">shirq_intrcomm_ras</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Error registering Shared IRQ 4</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spear310_dt_board_compat</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;st,spear310&quot;</span><span class="p">,</span>
	<span class="s">&quot;st,spear310-evb&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">spear310_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spear3xx_map_io</span><span class="p">();</span>
<span class="p">}</span>

<span class="n">DT_MACHINE_START</span><span class="p">(</span><span class="n">SPEAR310_DT</span><span class="p">,</span> <span class="s">&quot;ST SPEAr310 SoC with Flattened Device Tree&quot;</span><span class="p">)</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span>	<span class="n">spear310_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span>	<span class="n">spear3xx_dt_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span>	<span class="n">vic_handle_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span>	<span class="o">&amp;</span><span class="n">spear3xx_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span>	<span class="n">spear310_dt_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span>	<span class="n">spear_restart</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dt_compat</span>	<span class="o">=</span>	<span class="n">spear310_dt_board_compat</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
