Source Block: hdl/library/util_wfifo/util_wfifo.v@108:118@HdlStmAssign
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults

  assign fifo_rst = ~rstn;

  // write is pass through

  assign fifo_wr = m_wr;
  assign m_wovf_s = s_wovf | fifo_wovf;

Diff Content:
- 113   assign fifo_rst = ~rstn;
+ 113   always @(posedge adc_clk) begin
+ 113     if (adc_rst == 1'b0) begin
+ 113       adc_wovf_m <= 2'd0;
+ 113       adc_wovf <= 1'b0;
+ 113     end else begin
+ 113       adc_wovf_m[0] <= dma_wovf | fifo_wovf;
+ 113       adc_wovf_m[1] <= adc_wovf_m[0];
+ 113       adc_wovf <= adc_wovf_m[1];
+ 113     end
+ 113   end

Clone Blocks:
