{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588195967478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588195967483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 15:32:47 2020 " "Processing started: Wed Apr 29 15:32:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588195967483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588195967483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DieTemp -c DieTemp " "Command: quartus_sta DieTemp -c DieTemp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588195967483 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588195967630 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588195967971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588195967971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968009 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588195968274 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588195968274 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_khj1 " "Entity dcfifo_khj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588195968274 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1588195968274 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1588195968274 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1588195968274 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588195968277 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/matt hartnett/documents/digital-logic/project 4/db/ip/adc_qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1588195968293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968300 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{U0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\} \{U0\|altpll_sys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195968301 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968301 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:U6\|clock_out clock_divider:U6\|clock_out " "create_clock -period 1.000 -name clock_divider:U6\|clock_out clock_divider:U6\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:U1\|clock_out clock_divider:U1\|clock_out " "create_clock -period 1.000 -name clock_divider:U1\|clock_out clock_divider:U1\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588195968301 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195968301 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588195968304 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588195968304 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588195968307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195968308 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588195968309 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588195968325 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1588195968337 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588195968340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.770 " "Worst-case setup slack is -5.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.770             -96.087 clock_divider:U1\|clock_out  " "   -5.770             -96.087 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593             -55.973 clock_divider:U6\|clock_out  " "   -4.593             -55.973 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442             -65.325 KEY\[1\]  " "   -2.442             -65.325 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364              -8.263 MAX10_CLK1_50  " "   -2.364              -8.263 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.902               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   30.902               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 KEY\[1\]  " "    0.114               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.347               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 MAX10_CLK1_50  " "    0.348               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clock_divider:U6\|clock_out  " "    0.348               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clock_divider:U1\|clock_out  " "    0.363               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.870 " "Worst-case recovery slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870             -24.621 clock_divider:U6\|clock_out  " "   -0.870             -24.621 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.819               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   36.819               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.691 " "Worst-case removal slack is 0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.691               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 clock_divider:U6\|clock_out  " "    0.948               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.367 KEY\[1\]  " "   -3.000             -72.367 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.422             -70.401 clock_divider:U6\|clock_out  " "   -2.422             -70.401 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 clock_divider:U1\|clock_out  " "   -1.403             -25.254 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 MAX10_CLK1_50  " "    9.637               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.672               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.672               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.575               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195968383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195968383 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588195968394 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195968394 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588195968402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588195968424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588195969133 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588195969248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588195969248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195969249 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588195969261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.622 " "Worst-case setup slack is -5.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.622             -93.154 clock_divider:U1\|clock_out  " "   -5.622             -93.154 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.141             -48.805 clock_divider:U6\|clock_out  " "   -4.141             -48.805 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173             -57.380 KEY\[1\]  " "   -2.173             -57.380 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118              -7.313 MAX10_CLK1_50  " "   -2.118              -7.313 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.732               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   31.732               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195969268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 KEY\[1\]  " "    0.127               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.311               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK1_50  " "    0.312               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_divider:U6\|clock_out  " "    0.312               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clock_divider:U1\|clock_out  " "    0.328               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195969277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.732 " "Worst-case recovery slack is -0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732             -19.331 clock_divider:U6\|clock_out  " "   -0.732             -19.331 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.039               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   37.039               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195969284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.635 " "Worst-case removal slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.635               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 clock_divider:U6\|clock_out  " "    0.872               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195969291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.210 KEY\[1\]  " "   -3.000             -71.210 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333             -70.134 clock_divider:U6\|clock_out  " "   -2.333             -70.134 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -25.254 clock_divider:U1\|clock_out  " "   -1.403             -25.254 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 MAX10_CLK1_50  " "    9.647               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.691               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.631               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195969298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195969298 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588195969306 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195969306 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588195969313 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: U0\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: adc_qsys:U0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588195971512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588195971512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195971512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588195971515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.283 " "Worst-case setup slack is -2.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -38.277 clock_divider:U1\|clock_out  " "   -2.283             -38.277 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435              -8.030 clock_divider:U6\|clock_out  " "   -1.435              -8.030 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082              -2.335 MAX10_CLK1_50  " "   -1.082              -2.335 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610             -14.135 KEY\[1\]  " "   -0.610             -14.135 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.130               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   36.130               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195971521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 KEY\[1\]  " "    0.002               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.152               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clock_divider:U6\|clock_out  " "    0.152               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 MAX10_CLK1_50  " "    0.153               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clock_divider:U1\|clock_out  " "    0.156               0.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195971530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.112 " "Worst-case recovery slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clock_divider:U6\|clock_out  " "    0.112               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.476               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   38.476               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195971541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.296 " "Worst-case removal slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.296               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clock_divider:U6\|clock_out  " "    0.416               0.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195971548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.384 KEY\[1\]  " "   -3.000             -55.384 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 clock_divider:U6\|clock_out  " "   -1.000             -48.000 clock_divider:U6\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 clock_divider:U1\|clock_out  " "   -1.000             -18.000 clock_divider:U1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.330               0.000 MAX10_CLK1_50  " "    9.330               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.716               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "   19.716               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\]  " "   44.903               0.000 U0\|altpll_sys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588195971554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588195971554 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 14 synchronizer chains. " "Report Metastability: Found 14 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588195971563 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588195971563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588195972601 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588195972603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588195972721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 15:32:52 2020 " "Processing ended: Wed Apr 29 15:32:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588195972721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588195972721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588195972721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588195972721 ""}
