Analysis & Synthesis report for fpgabrain
Tue Jul 30 03:30:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component
 11. altpll Parameter Settings by Entity Instance
 12. Port Connectivity Checks: "net:c3"
 13. Port Connectivity Checks: "pll:c1"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 30 03:30:51 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpgabrain                                   ;
; Top-level Entity Name              ; fpgabrain                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 53                                          ;
;     Total combinational functions  ; 52                                          ;
;     Dedicated logic registers      ; 26                                          ;
; Total registers                    ; 26                                          ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; fpgabrain          ; fpgabrain          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; fpgabrain.vhdl                   ; yes             ; User VHDL File               ; G:/fpga-brain/fpgabrain.vhdl                                             ;         ;
; VGA.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/VGA.vhd                                                    ;         ;
; SYNC.vhd                         ; yes             ; User VHDL File               ; G:/fpga-brain/SYNC.vhd                                                   ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; G:/fpga-brain/pll.vhd                                                    ;         ;
; net.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/net.vhd                                                    ;         ;
; neuron.vhd                       ; yes             ; User VHDL File               ; G:/fpga-brain/neuron.vhd                                                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/pll_altpll.v                                            ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 53                                                                        ;
;                                             ;                                                                           ;
; Total combinational functions               ; 52                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 23                                                                        ;
;     -- 3 input functions                    ; 4                                                                         ;
;     -- <=2 input functions                  ; 25                                                                        ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 33                                                                        ;
;     -- arithmetic mode                      ; 19                                                                        ;
;                                             ;                                                                           ;
; Total registers                             ; 26                                                                        ;
;     -- Dedicated logic registers            ; 26                                                                        ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 6                                                                         ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; pll:c1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 27                                                                        ;
; Total fan-out                               ; 248                                                                       ;
; Average fan-out                             ; 2.73                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                 ; Entity Name ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-------------+--------------+
; |fpgabrain                           ; 52 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 6    ; 0            ; |fpgabrain                                                          ; fpgabrain   ; work         ;
;    |VGA:c2|                          ; 52 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c2                                                   ; VGA         ; work         ;
;       |SYNC:C1|                      ; 52 (52)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c2|SYNC:C1                                           ; SYNC        ; work         ;
;    |pll:c1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1                                                   ; pll         ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component                           ; altpll      ; work         ;
;          |pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component|pll_altpll:auto_generated ; pll_altpll  ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |fpgabrain|pll:c1 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                    ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                   ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:c1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "net:c3"                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; i0[13..12]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i0[5..3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i0[31..14]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i0[11..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i0[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i0[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i1[13..12]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i1[5..3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i1[31..14]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[11..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i1[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2[13..12]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2[5..3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2[31..14]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2[11..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i3[13..12]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i3[5..3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i3[31..14]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i3[11..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i3[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i3[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i4[13..12]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i4[5..3]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i4[31..14]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i4[11..6]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; i4[2..1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; i4[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h5[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h5[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h5[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h5[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h5[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h5[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h6[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h6[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h6[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h6[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h6[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h6[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h7[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h7[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h7[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h7[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h7[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h7[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h8[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h8[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h8[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h8[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h8[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h8[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h9[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h9[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh0_h9[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h9[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h9[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh0_h9[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h5[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h5[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h5[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h5[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h5[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h5[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h6[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h6[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h6[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h6[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h6[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h6[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h7[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h7[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h7[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h7[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h7[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h7[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h8[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h8[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h8[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h8[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h8[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h8[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h9[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h9[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh1_h9[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h9[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h9[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh1_h9[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h5[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h5[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h5[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h5[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h5[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h5[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h6[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h6[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h6[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h6[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h6[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h6[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h7[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h7[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h7[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h7[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h7[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h7[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h8[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h8[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h8[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h8[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h8[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h8[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h9[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h9[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh2_h9[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h9[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h9[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh2_h9[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h5[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h5[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h5[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h5[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h5[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h5[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h6[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h6[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h6[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h6[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h6[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h6[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h7[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h7[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h7[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h7[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h7[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h7[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h8[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h8[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h8[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h8[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h8[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h8[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h9[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h9[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh3_h9[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h9[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h9[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh3_h9[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h5[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h5[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h5[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h5[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h5[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h5[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h6[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h6[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h6[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h6[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h6[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h6[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h7[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h7[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h7[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h7[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h7[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h7[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h8[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h8[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h8[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h8[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h8[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h8[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h9[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h9[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh4_h9[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h9[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h9[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh4_h9[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out0[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out0[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out0[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out0[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out0[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out0[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out1[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out1[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out1[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out1[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out1[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out2[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out2[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh5_out2[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out2[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out2[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh5_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out0[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out0[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out0[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out0[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out0[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out0[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out1[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out1[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out1[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out1[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out1[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out2[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out2[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh6_out2[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out2[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out2[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh6_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out0[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out0[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out0[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out0[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out0[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out0[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out1[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out1[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out1[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out1[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out1[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out2[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out2[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh7_out2[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out2[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out2[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh7_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out0[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out0[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out0[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out0[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out0[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out0[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out1[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out1[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out1[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out1[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out1[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out2[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out2[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh8_out2[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out2[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out2[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh8_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out0[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out0[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out0[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out0[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out0[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out0[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out1[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out1[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out1[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out1[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out1[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out2[13..12] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out2[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wh9_out2[31..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out2[11..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out2[2..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wh9_out2[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h0[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h0[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h0[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h0[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h0[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h1[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h1[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h1[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h1[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h1[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h1[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h2[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h2[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h2[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h2[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h2[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h2[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h3[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h3[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h3[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h3[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h3[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h3[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h4[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h4[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi0_h4[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h4[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h4[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi0_h4[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h0[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h0[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h0[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h0[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h0[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h1[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h1[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h1[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h1[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h1[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h1[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h2[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h2[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h2[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h2[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h2[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h2[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h3[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h3[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h3[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h3[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h3[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h3[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h4[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h4[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi1_h4[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h4[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h4[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi1_h4[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h0[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h0[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h0[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h0[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h0[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h1[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h1[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h1[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h1[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h1[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h1[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h2[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h2[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h2[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h2[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h2[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h2[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h3[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h3[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h3[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h3[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h3[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h3[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h4[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h4[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi2_h4[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h4[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h4[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi2_h4[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h0[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h0[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h0[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h0[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h0[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h1[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h1[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h1[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h1[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h1[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h1[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h2[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h2[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h2[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h2[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h2[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h2[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h3[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h3[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h3[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h3[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h3[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h3[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h4[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h4[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi3_h4[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h4[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h4[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi3_h4[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h0[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h0[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h0[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h0[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h0[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h0[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h1[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h1[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h1[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h1[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h1[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h1[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h2[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h2[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h2[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h2[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h2[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h2[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h3[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h3[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h3[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h3[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h3[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h3[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h4[13..12]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h4[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wi4_h4[31..14]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h4[11..6]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h4[2..1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; wi4_h4[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out0             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out1             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out2             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:c1"                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 26                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 52                          ;
;     arith             ; 19                          ;
;         2 data inputs ; 19                          ;
;     normal            ; 33                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 23                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jul 30 03:30:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fpgabrain.vhdl
    Info (12022): Found design unit 1: fpgabrain-bhv File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Info (12023): Found entity 1: fpgabrain File: G:/fpga-brain/fpgabrain.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN File: G:/fpga-brain/VGA.vhd Line: 13
    Info (12023): Found entity 1: VGA File: G:/fpga-brain/VGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: G:/fpga-brain/SYNC.vhd Line: 13
    Info (12023): Found entity 1: SYNC File: G:/fpga-brain/SYNC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: G:/fpga-brain/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: G:/fpga-brain/pll.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.bdf
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file sum8.bdf
    Info (12023): Found entity 1: sum8
Info (12021): Found 2 design units, including 1 entities, in source file padder.vhd
    Info (12022): Found design unit 1: padder-SYN File: G:/fpga-brain/padder.vhd Line: 66
    Info (12023): Found entity 1: padder File: G:/fpga-brain/padder.vhd Line: 42
Info (12021): Found 4 design units, including 2 entities, in source file alt_mul.vhd
    Info (12022): Found design unit 1: alt_mul_altfp_mult_atn-RTL File: G:/fpga-brain/alt_mul.vhd Line: 56
    Info (12022): Found design unit 2: alt_mul-RTL File: G:/fpga-brain/alt_mul.vhd Line: 1921
    Info (12023): Found entity 1: alt_mul_altfp_mult_atn File: G:/fpga-brain/alt_mul.vhd Line: 46
    Info (12023): Found entity 2: alt_mul File: G:/fpga-brain/alt_mul.vhd Line: 1910
Info (12021): Found 2 design units, including 1 entities, in source file net.vhd
    Info (12022): Found design unit 1: net-bhv File: G:/fpga-brain/net.vhd Line: 90
    Info (12023): Found entity 1: net File: G:/fpga-brain/net.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file neuron.vhd
    Info (12022): Found design unit 1: neuron-bdf_type File: G:/fpga-brain/neuron.vhd Line: 24
    Info (12023): Found entity 1: neuron File: G:/fpga-brain/neuron.vhd Line: 7
Info (12127): Elaborating entity "fpgabrain" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at fpgabrain.vhdl(119): used implicit default value for signal "areset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/fpga-brain/fpgabrain.vhdl Line: 119
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(120): object "locked" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 120
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(196): object "out0" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 196
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(197): object "out1" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 197
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(198): object "out2" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 198
Info (12128): Elaborating entity "pll" for hierarchy "pll:c1" File: G:/fpga-brain/fpgabrain.vhdl Line: 275
Info (12128): Elaborating entity "altpll" for hierarchy "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 140
Info (12130): Elaborated megafunction instantiation "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 140
Info (12133): Instantiated megafunction "pll:c1|altpll:altpll_component" with the following parameter: File: G:/fpga-brain/pll.vhd Line: 140
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: G:/fpga-brain/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:c1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:c2" File: G:/fpga-brain/fpgabrain.vhdl Line: 276
Info (12128): Elaborating entity "SYNC" for hierarchy "VGA:c2|SYNC:C1" File: G:/fpga-brain/VGA.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(14): used explicit default value for signal "WW" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal "HH" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal "HFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal "HS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal "HBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal "VFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal "VS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal "VBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 21
Info (12128): Elaborating entity "net" for hierarchy "net:c3" File: G:/fpga-brain/fpgabrain.vhdl Line: 277
Info (12128): Elaborating entity "neuron" for hierarchy "net:c3|neuron:c0" File: G:/fpga-brain/net.vhd Line: 114
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 61 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 54 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Tue Jul 30 03:30:51 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:19


