verilog xil_defaultlib  \
"../../../bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" \
"../../../bd/bram/ip/bram_xlconstant_0_0/sim/bram_xlconstant_0_0.v" \
"../../../bd/bram/ip/bram_xlconstant_0_1/sim/bram_xlconstant_0_1.v" \
"../../../bd/bram/ip/bram_xlconstant_1_0/sim/bram_xlconstant_1_0.v" \
"../../../bd/bram/ip/bram_blk_mem_gen_1_0/sim/bram_blk_mem_gen_1_0.v" \
"../../../bd/bram/ip/bram_reg_32bit_0_0/sim/bram_reg_32bit_0_0.v" \
"../../../bd/bram/ip/bram_reg_32bit_0_1/sim/bram_reg_32bit_0_1.v" \
"../../../bd/bram/sim/bram.v" \

verilog xil_defaultlib "glbl.v"

nosort
