// Seed: 1675538086
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output uwire id_2,
    input wire id_3,
    output uwire id_4,
    output wor id_5
    , id_11,
    output uwire id_6,
    output tri1 id_7,
    output supply0 id_8
    , id_12,
    input wand id_9
);
  parameter id_13 = -1 * 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign id_4[-1] = 1'b0;
endmodule
