Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri May 27 22:57:11 2022
| Host         : DESKTOP-SQC9QGB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file asu_ddr5_phy_top_timing_summary_routed.rpt -rpx asu_ddr5_phy_top_timing_summary_routed.rpx
| Design       : asu_ddr5_phy_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.835        0.000                      0                  390        0.119        0.000                      0                  390        9.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               1.835        0.000                      0                  264        0.119        0.000                      0                  264        9.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_i              clk_i                    7.786        0.000                      0                  126        0.294        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FREQ_U/dfi_cs_n_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/gap_register_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.792ns  (logic 1.132ns (8.207%)  route 12.660ns (91.793%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.644     4.829    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y93         FDCE                                         r  FREQ_U/dfi_cs_n_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FREQ_U/dfi_cs_n_o_reg[0]/Q
                         net (fo=6, routed)           2.978     8.324    CA_U/dfi_cs_n_o_reg[1][0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  CA_U/counter_preamble[3]_i_7/O
                         net (fo=3, routed)           1.485     9.933    CA_U/burst_length_sel
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124    10.057 r  CA_U/counter_preamble[3]_i_6/O
                         net (fo=6, routed)           1.765    11.822    WR_U/write_fsm_U/burst_length_new_reg[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.124    11.946 f  WR_U/write_fsm_U/counter_enable_low[3]_i_3/O
                         net (fo=1, routed)           1.389    13.335    WR_U/wirte_counters_U/FSM_sequential_current_state_reg[1]_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124    13.459 r  WR_U/wirte_counters_U/counter_enable_low[3]_i_2/O
                         net (fo=9, routed)           2.496    15.954    WR_U/wirte_counters_U/gap_burst_eight
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.118    16.072 r  WR_U/wirte_counters_U/gap_register[3]_i_1/O
                         net (fo=4, routed)           2.549    18.621    WR_U/write_shift_U/E[0]
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[0]/C
                         clock pessimism              0.271    24.863    
                         clock uncertainty           -4.035    20.827    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.371    20.456    WR_U/write_shift_U/gap_register_reg[0]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FREQ_U/dfi_cs_n_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/gap_register_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.792ns  (logic 1.132ns (8.207%)  route 12.660ns (91.793%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.644     4.829    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y93         FDCE                                         r  FREQ_U/dfi_cs_n_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FREQ_U/dfi_cs_n_o_reg[0]/Q
                         net (fo=6, routed)           2.978     8.324    CA_U/dfi_cs_n_o_reg[1][0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  CA_U/counter_preamble[3]_i_7/O
                         net (fo=3, routed)           1.485     9.933    CA_U/burst_length_sel
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124    10.057 r  CA_U/counter_preamble[3]_i_6/O
                         net (fo=6, routed)           1.765    11.822    WR_U/write_fsm_U/burst_length_new_reg[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.124    11.946 f  WR_U/write_fsm_U/counter_enable_low[3]_i_3/O
                         net (fo=1, routed)           1.389    13.335    WR_U/wirte_counters_U/FSM_sequential_current_state_reg[1]_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124    13.459 r  WR_U/wirte_counters_U/counter_enable_low[3]_i_2/O
                         net (fo=9, routed)           2.496    15.954    WR_U/wirte_counters_U/gap_burst_eight
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.118    16.072 r  WR_U/wirte_counters_U/gap_register[3]_i_1/O
                         net (fo=4, routed)           2.549    18.621    WR_U/write_shift_U/E[0]
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[1]/C
                         clock pessimism              0.271    24.863    
                         clock uncertainty           -4.035    20.827    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.371    20.456    WR_U/write_shift_U/gap_register_reg[1]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FREQ_U/dfi_cs_n_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/gap_register_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.792ns  (logic 1.132ns (8.207%)  route 12.660ns (91.793%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.644     4.829    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y93         FDCE                                         r  FREQ_U/dfi_cs_n_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FREQ_U/dfi_cs_n_o_reg[0]/Q
                         net (fo=6, routed)           2.978     8.324    CA_U/dfi_cs_n_o_reg[1][0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  CA_U/counter_preamble[3]_i_7/O
                         net (fo=3, routed)           1.485     9.933    CA_U/burst_length_sel
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124    10.057 r  CA_U/counter_preamble[3]_i_6/O
                         net (fo=6, routed)           1.765    11.822    WR_U/write_fsm_U/burst_length_new_reg[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.124    11.946 f  WR_U/write_fsm_U/counter_enable_low[3]_i_3/O
                         net (fo=1, routed)           1.389    13.335    WR_U/wirte_counters_U/FSM_sequential_current_state_reg[1]_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124    13.459 r  WR_U/wirte_counters_U/counter_enable_low[3]_i_2/O
                         net (fo=9, routed)           2.496    15.954    WR_U/wirte_counters_U/gap_burst_eight
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.118    16.072 r  WR_U/wirte_counters_U/gap_register[3]_i_1/O
                         net (fo=4, routed)           2.549    18.621    WR_U/write_shift_U/E[0]
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[2]/C
                         clock pessimism              0.271    24.863    
                         clock uncertainty           -4.035    20.827    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.371    20.456    WR_U/write_shift_U/gap_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FREQ_U/dfi_cs_n_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/gap_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.792ns  (logic 1.132ns (8.207%)  route 12.660ns (91.793%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.644     4.829    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y93         FDCE                                         r  FREQ_U/dfi_cs_n_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FREQ_U/dfi_cs_n_o_reg[0]/Q
                         net (fo=6, routed)           2.978     8.324    CA_U/dfi_cs_n_o_reg[1][0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I3_O)        0.124     8.448 f  CA_U/counter_preamble[3]_i_7/O
                         net (fo=3, routed)           1.485     9.933    CA_U/burst_length_sel
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.124    10.057 r  CA_U/counter_preamble[3]_i_6/O
                         net (fo=6, routed)           1.765    11.822    WR_U/write_fsm_U/burst_length_new_reg[1]
    SLICE_X5Y93          LUT4 (Prop_lut4_I3_O)        0.124    11.946 f  WR_U/write_fsm_U/counter_enable_low[3]_i_3/O
                         net (fo=1, routed)           1.389    13.335    WR_U/wirte_counters_U/FSM_sequential_current_state_reg[1]_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124    13.459 r  WR_U/wirte_counters_U/counter_enable_low[3]_i_2/O
                         net (fo=9, routed)           2.496    15.954    WR_U/wirte_counters_U/gap_burst_eight
    SLICE_X5Y90          LUT3 (Prop_lut3_I0_O)        0.118    16.072 r  WR_U/wirte_counters_U/gap_register[3]_i_1/O
                         net (fo=4, routed)           2.549    18.621    WR_U/write_shift_U/E[0]
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  WR_U/write_shift_U/gap_register_reg[3]/C
                         clock pessimism              0.271    24.863    
                         clock uncertainty           -4.035    20.827    
    SLICE_X6Y90          FDRE (Setup_fdre_C_CE)      -0.371    20.456    WR_U/write_shift_U/gap_register_reg[3]
  -------------------------------------------------------------------
                         required time                         20.456    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 enable_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/burst_length_new_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 1.613ns (9.014%)  route 16.276ns (90.986%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Input Delay:            0.500ns
  Clock Path Skew:        4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 24.591 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C16                                               0.000     0.500 r  enable_i (IN)
                         net (fo=0)                   0.000     0.500    enable_i
    C16                  IBUF (Prop_ibuf_I_O)         1.123     1.623 r  enable_i_IBUF_inst/O
                         net (fo=71, routed)          7.546     9.169    CA_U/enable_i_IBUF
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.293 r  CA_U/pre_cycle_o[1]_i_5/O
                         net (fo=1, routed)           1.099    10.392    CA_U/pre_cycle_o[1]_i_5_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I5_O)        0.124    10.516 r  CA_U/pre_cycle_o[1]_i_3/O
                         net (fo=4, routed)           2.393    12.909    CA_U/pre_cycle_o[1]_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  CA_U/burst_length_new[1]_i_2/O
                         net (fo=2, routed)           2.356    15.389    CA_U/burst_length_new[1]_i_2_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.118    15.507 r  CA_U/burst_length_new[0]_i_1/O
                         net (fo=1, routed)           2.881    18.388    CA_U/burst_length_new[0]_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  CA_U/burst_length_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.597    24.591    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  CA_U/burst_length_new_reg[0]/C
                         clock pessimism              0.000    24.591    
                         clock uncertainty           -4.035    20.555    
    SLICE_X5Y88          FDCE (Setup_fdce_C_D)       -0.283    20.272    CA_U/burst_length_new_reg[0]
  -------------------------------------------------------------------
                         required time                         20.272    
                         arrival time                         -18.388    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.413ns  (required time - arrival time)
  Source:                 CA_U/command_address_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA[5]
                            (output port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 2.710ns (31.340%)  route 5.936ns (68.660%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.721     4.906    CA_U/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  CA_U/command_address_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.456     5.362 r  CA_U/command_address_o_reg[5]/Q
                         net (fo=3, routed)           5.936    11.298    CA_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         2.254    13.552 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.552    CA[5]
    T14                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -4.035    15.965    
                         output delay                -0.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                  2.413    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 WR_U/write_fsm_U/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crc_U/genblk1[0].crc_x4_U/data_register_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        13.437ns  (logic 1.014ns (7.547%)  route 12.423ns (92.453%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 24.595 - 20.000 ) 
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.088    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.184 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.721     4.906    WR_U/write_fsm_U/clk_i_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  WR_U/write_fsm_U/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.518     5.424 r  WR_U/write_fsm_U/FSM_sequential_current_state_reg[1]/Q
                         net (fo=78, routed)          5.074    10.497    WR_U/write_fsm_U/current_state[1]
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.124    10.621 r  WR_U/write_fsm_U/data_register[2]_i_8/O
                         net (fo=18, routed)          3.544    14.165    WR_U/write_fsm_U/crc_in_data[4]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124    14.289 r  WR_U/write_fsm_U/data_register[2]_i_16/O
                         net (fo=1, routed)           1.223    15.513    WR_U/write_fsm_U/crc_U/genblk1[0].crc_x4_U/p_10_out[2]
    SLICE_X3Y98          LUT6 (Prop_lut6_I0_O)        0.124    15.637 r  WR_U/write_fsm_U/data_register[2]_i_5/O
                         net (fo=1, routed)           2.582    18.218    WR_U/write_fsm_U/data_register[2]_i_5_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I5_O)        0.124    18.342 r  WR_U/write_fsm_U/data_register[2]_i_1/O
                         net (fo=1, routed)           0.000    18.342    crc_U/genblk1[0].crc_x4_U/D[2]
    SLICE_X4Y98          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/data_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.601    24.595    crc_U/genblk1[0].crc_x4_U/clk_i_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/data_register_reg[2]/C
                         clock pessimism              0.288    24.883    
                         clock uncertainty           -4.035    20.847    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031    20.878    crc_U/genblk1[0].crc_x4_U/data_register_reg[2]
  -------------------------------------------------------------------
                         required time                         20.878    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 enable_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/pre_cycle_o_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 1.247ns (7.325%)  route 15.772ns (92.675%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C16                                               0.000     0.500 r  enable_i (IN)
                         net (fo=0)                   0.000     0.500    enable_i
    C16                  IBUF (Prop_ibuf_I_O)         1.123     1.623 r  enable_i_IBUF_inst/O
                         net (fo=71, routed)         11.817    13.440    CA_U/enable_i_IBUF
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  CA_U/pre_cycle_o[1]_i_1/O
                         net (fo=4, routed)           3.954    17.518    CA_U/pre_cycle_o[1]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_cycle_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_cycle_o_reg[0]/C
                         clock pessimism              0.000    24.592    
                         clock uncertainty           -4.035    20.556    
    SLICE_X5Y89          FDCE (Setup_fdce_C_CE)      -0.205    20.351    CA_U/pre_cycle_o_reg[0]
  -------------------------------------------------------------------
                         required time                         20.351    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 enable_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/pre_cycle_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 1.247ns (7.325%)  route 15.772ns (92.675%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C16                                               0.000     0.500 r  enable_i (IN)
                         net (fo=0)                   0.000     0.500    enable_i
    C16                  IBUF (Prop_ibuf_I_O)         1.123     1.623 r  enable_i_IBUF_inst/O
                         net (fo=71, routed)         11.817    13.440    CA_U/enable_i_IBUF
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  CA_U/pre_cycle_o[1]_i_1/O
                         net (fo=4, routed)           3.954    17.518    CA_U/pre_cycle_o[1]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_cycle_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_cycle_o_reg[1]/C
                         clock pessimism              0.000    24.592    
                         clock uncertainty           -4.035    20.556    
    SLICE_X5Y89          FDCE (Setup_fdce_C_CE)      -0.205    20.351    CA_U/pre_cycle_o_reg[1]
  -------------------------------------------------------------------
                         required time                         20.351    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 enable_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/pre_pattern_o_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        17.018ns  (logic 1.247ns (7.325%)  route 15.772ns (92.675%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 24.592 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C16                                               0.000     0.500 r  enable_i (IN)
                         net (fo=0)                   0.000     0.500    enable_i
    C16                  IBUF (Prop_ibuf_I_O)         1.123     1.623 r  enable_i_IBUF_inst/O
                         net (fo=71, routed)         11.817    13.440    CA_U/enable_i_IBUF
    SLICE_X6Y89          LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  CA_U/pre_cycle_o[1]_i_1/O
                         net (fo=4, routed)           3.954    17.518    CA_U/pre_cycle_o[1]_i_1_n_0
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_pattern_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.598    24.592    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_pattern_o_reg[1]/C
                         clock pessimism              0.000    24.592    
                         clock uncertainty           -4.035    20.556    
    SLICE_X5Y89          FDCE (Setup_fdce_C_CE)      -0.205    20.351    CA_U/pre_pattern_o_reg[1]
  -------------------------------------------------------------------
                         required time                         20.351    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                  2.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 crc_U/genblk1[0].crc_x4_U/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crc_U/genblk1[0].crc_x4_U/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.184ns (8.114%)  route 2.084ns (91.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     1.465    crc_U/genblk1[0].crc_x4_U/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  crc_U/genblk1[0].crc_x4_U/counter_reg[1]/Q
                         net (fo=27, routed)          2.084     3.690    crc_U/genblk1[0].crc_x4_U/Q[1]
    SLICE_X2Y99          LUT3 (Prop_lut3_I0_O)        0.043     3.733 r  crc_U/genblk1[0].crc_x4_U/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.733    crc_U/genblk1[0].crc_x4_U/counter[2]_i_1_n_0
    SLICE_X2Y99          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.876     2.008    crc_U/genblk1[0].crc_x4_U/clk_i_IBUF_BUFG
    SLICE_X2Y99          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/counter_reg[2]/C
                         clock pessimism             -0.526     1.481    
                         clock uncertainty            2.000     3.481    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.133     3.614    crc_U/genblk1[0].crc_x4_U/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.733    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 FREQ_U/dfi_wrdata_en_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/counter_preamble_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.227ns (10.025%)  route 2.037ns (89.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     1.465    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  FREQ_U/dfi_wrdata_en_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  FREQ_U/dfi_wrdata_en_o_reg/Q
                         net (fo=16, routed)          2.037     3.631    WR_U/wirte_counters_U/dfi_wrdata_en
    SLICE_X4Y95          LUT6 (Prop_lut6_I3_O)        0.099     3.730 r  WR_U/wirte_counters_U/counter_preamble[1]_i_1/O
                         net (fo=1, routed)           0.000     3.730    WR_U/wirte_counters_U/counter_preamble[1]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[1]/C
                         clock pessimism             -0.503     1.500    
                         clock uncertainty            2.000     3.500    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     3.591    WR_U/wirte_counters_U/counter_preamble_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 crc_U/genblk1[0].crc_x4_U/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            crc_U/genblk1[0].crc_x4_U/data_register_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.245ns (9.748%)  route 2.268ns (90.252%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.603     1.465    crc_U/genblk1[0].crc_x4_U/clk_i_IBUF_BUFG
    SLICE_X1Y99          FDCE                                         r  crc_U/genblk1[0].crc_x4_U/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  crc_U/genblk1[0].crc_x4_U/counter_reg[1]/Q
                         net (fo=27, routed)          2.268     3.875    WR_U/write_fsm_U/counter_reg[3][1]
    SLICE_X5Y100         MUXF7 (Prop_muxf7_S_O)       0.085     3.960 r  WR_U/write_fsm_U/data_register_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     3.960    WR_U/write_fsm_U/data_register_reg[0]_i_3_n_0
    SLICE_X5Y100         MUXF8 (Prop_muxf8_I1_O)      0.019     3.979 r  WR_U/write_fsm_U/data_register_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.979    crc_U/genblk1[0].crc_x4_U/D[0]
    SLICE_X5Y100         FDCE                                         r  crc_U/genblk1[0].crc_x4_U/data_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.871     2.003    crc_U/genblk1[0].crc_x4_U/clk_i_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  crc_U/genblk1[0].crc_x4_U/data_register_reg[0]/C
                         clock pessimism             -0.269     1.733    
                         clock uncertainty            2.000     3.733    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     3.838    crc_U/genblk1[0].crc_x4_U/data_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           3.979    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FREQ_U/dfi_address_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/command_address_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.164ns (6.542%)  route 2.343ns (93.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.572     1.434    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDCE (Prop_fdce_C_Q)         0.164     1.598 r  FREQ_U/dfi_address_o_reg[5]/Q
                         net (fo=2, routed)           2.343     3.941    CA_U/dfi_address_o_reg[13][5]
    SLICE_X4Y91          FDCE                                         r  CA_U/command_address_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.871     2.003    CA_U/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  CA_U/command_address_o_reg[5]/C
                         clock pessimism             -0.269     1.733    
                         clock uncertainty            2.000     3.733    
    SLICE_X4Y91          FDCE (Hold_fdce_C_D)         0.059     3.792    CA_U/command_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.792    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CA_U/pre_pattern_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/preamble_pattern_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.226ns (9.768%)  route 2.088ns (90.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.461    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  CA_U/pre_pattern_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.128     1.589 r  CA_U/pre_pattern_o_reg[1]/Q
                         net (fo=2, routed)           2.088     3.677    WR_U/wirte_counters_U/data4[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.098     3.775 r  WR_U/wirte_counters_U/preamble_pattern[1]_i_1/O
                         net (fo=1, routed)           0.000     3.775    WR_U/write_shift_U/pre_pattern_o_reg[3][0]
    SLICE_X2Y89          FDCE                                         r  WR_U/write_shift_U/preamble_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.005    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  WR_U/write_shift_U/preamble_pattern_reg[1]/C
                         clock pessimism             -0.503     1.501    
                         clock uncertainty            2.000     3.501    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     3.622    WR_U/write_shift_U/preamble_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           3.775    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 WR_U/write_shift_U/preamble_pattern_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/preamble_pattern_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.246ns (10.807%)  route 2.030ns (89.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.600     1.462    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  WR_U/write_shift_U/preamble_pattern_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.148     1.610 r  WR_U/write_shift_U/preamble_pattern_reg[7]/Q
                         net (fo=1, routed)           2.030     3.641    WR_U/write_shift_U/preamble_pattern[7]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.098     3.739 r  WR_U/write_shift_U/preamble_pattern[9]_i_1/O
                         net (fo=1, routed)           0.000     3.739    WR_U/write_shift_U/preamble_pattern[9]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  WR_U/write_shift_U/preamble_pattern_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.005    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  WR_U/write_shift_U/preamble_pattern_reg[9]/C
                         clock pessimism             -0.542     1.462    
                         clock uncertainty            2.000     3.462    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     3.583    WR_U/write_shift_U/preamble_pattern_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 WR_U/write_shift_U/preamble_bits_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_fsm_U/dqs_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.105%)  route 2.109ns (91.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.600     1.462    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  WR_U/write_shift_U/preamble_bits_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  WR_U/write_shift_U/preamble_bits_o_reg[1]/Q
                         net (fo=2, routed)           2.109     3.712    WR_U/write_fsm_U/preamble_bits[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.045     3.757 r  WR_U/write_fsm_U/dqs_o[1]_i_1/O
                         net (fo=1, routed)           0.000     3.757    WR_U/write_fsm_U/dqs[1]
    SLICE_X2Y87          FDCE                                         r  WR_U/write_fsm_U/dqs_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.871     2.003    WR_U/write_fsm_U/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  WR_U/write_fsm_U/dqs_o_reg[1]/C
                         clock pessimism             -0.526     1.476    
                         clock uncertainty            2.000     3.476    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.121     3.597    WR_U/write_fsm_U/dqs_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.597    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/write_shift_U/preamble_bits_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.289ns (7.610%)  route 3.506ns (92.390%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           3.506     4.249    WR_U/write_shift_U/rst_i_IBUF
    SLICE_X1Y89          LUT4 (Prop_lut4_I1_O)        0.045     4.294 r  WR_U/write_shift_U/preamble_bits_o[1]_i_1/O
                         net (fo=1, routed)           0.000     4.294    WR_U/write_shift_U/preamble_bits_o[1]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  WR_U/write_shift_U/preamble_bits_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.005    WR_U/write_shift_U/clk_i_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  WR_U/write_shift_U/preamble_bits_o_reg[1]/C
                         clock pessimism              0.000     2.005    
                         clock uncertainty            2.035     4.040    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091     4.131    WR_U/write_shift_U/preamble_bits_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.131    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 CA_U/operation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/dram_crc_en_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.186ns (8.120%)  route 2.105ns (91.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.600     1.462    CA_U/clk_i_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  CA_U/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.603 r  CA_U/operation_reg[1]/Q
                         net (fo=2, routed)           2.105     3.708    CA_U/operation_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.045     3.753 r  CA_U/dram_crc_en_o_i_1/O
                         net (fo=1, routed)           0.000     3.753    CA_U/dram_crc_en_o_i_1_n_0
    SLICE_X5Y88          FDCE                                         r  CA_U/dram_crc_en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.870     2.002    CA_U/clk_i_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  CA_U/dram_crc_en_o_reg/C
                         clock pessimism             -0.503     1.498    
                         clock uncertainty            2.000     3.498    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     3.589    CA_U/dram_crc_en_o_reg
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 WR_U/wirte_counters_U/wr_en_low_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/wr_en_low_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.186ns (8.249%)  route 2.069ns (91.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      2.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.000ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.837    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.601     1.463    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  WR_U/wirte_counters_U/wr_en_low_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  WR_U/wirte_counters_U/wr_en_low_flag_reg/Q
                         net (fo=2, routed)           2.069     3.673    WR_U/write_fsm_U/wr_en_low_flag_reg_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.045     3.718 r  WR_U/write_fsm_U/wr_en_low_flag_i_1/O
                         net (fo=1, routed)           0.000     3.718    WR_U/wirte_counters_U/dfi_wrdata_en_o_reg
    SLICE_X0Y92          FDCE                                         r  WR_U/wirte_counters_U/wr_en_low_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.874     2.006    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  WR_U/wirte_counters_U/wr_en_low_flag_reg/C
                         clock pessimism             -0.542     1.463    
                         clock uncertainty            2.000     3.463    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.091     3.554    WR_U/wirte_counters_U/wr_en_low_flag_reg
  -------------------------------------------------------------------
                         required time                         -3.554    
                         arrival time                           3.718    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y88    CA_U/burst_length_default_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y88    CA_U/burst_length_new_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y87    CA_U/burst_length_new_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y88    CA_U/burst_length_sel_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y86    CA_U/chip_select_o_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y86    CA_U/chip_select_o_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y86    CA_U/command_address_o_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y86    CA_U/command_address_o_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y85    CA_U/command_address_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y88    CA_U/burst_length_default_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y88    CA_U/burst_length_new_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y87    CA_U/burst_length_new_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y88    CA_U/burst_length_sel_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y86    CA_U/chip_select_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y86    CA_U/chip_select_o_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y86    CA_U/command_address_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y86    CA_U/command_address_o_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y85    CA_U/command_address_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y86    CA_U/command_address_o_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y95    FREQ_U/dfi_address_o_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y85   FREQ_U/dfi_reset_n_o_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X14Y86   FREQ_U/dfi_reset_n_o_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y97    FREQ_U/dfi_wrdata_en_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X5Y94    REGFILE_U/register_reg[0][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.786ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.244ns (10.563%)  route 10.535ns (89.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         4.243    12.279    FREQ_U/rst_i
    SLICE_X15Y100        FDCE                                         f  FREQ_U/dfi_address_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.512    24.505    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X15Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[11]/C
                         clock pessimism              0.000    24.505    
                         clock uncertainty           -4.035    20.470    
    SLICE_X15Y100        FDCE (Recov_fdce_C_CLR)     -0.405    20.065    FREQ_U/dfi_address_o_reg[11]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.786    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.244ns (10.563%)  route 10.535ns (89.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         4.243    12.279    FREQ_U/rst_i
    SLICE_X14Y100        FDCE                                         f  FREQ_U/dfi_address_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.512    24.505    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[12]/C
                         clock pessimism              0.000    24.505    
                         clock uncertainty           -4.035    20.470    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.151    FREQ_U/dfi_address_o_reg[12]
  -------------------------------------------------------------------
                         required time                         20.151    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.244ns (10.563%)  route 10.535ns (89.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         4.243    12.279    FREQ_U/rst_i
    SLICE_X14Y100        FDCE                                         f  FREQ_U/dfi_address_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.512    24.505    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[1]/C
                         clock pessimism              0.000    24.505    
                         clock uncertainty           -4.035    20.470    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.151    FREQ_U/dfi_address_o_reg[1]
  -------------------------------------------------------------------
                         required time                         20.151    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[5]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.244ns (10.563%)  route 10.535ns (89.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         4.243    12.279    FREQ_U/rst_i
    SLICE_X14Y100        FDCE                                         f  FREQ_U/dfi_address_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.512    24.505    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[5]/C
                         clock pessimism              0.000    24.505    
                         clock uncertainty           -4.035    20.470    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.151    FREQ_U/dfi_address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         20.151    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             7.872ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.244ns (10.563%)  route 10.535ns (89.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         4.243    12.279    FREQ_U/rst_i
    SLICE_X14Y100        FDCE                                         f  FREQ_U/dfi_address_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.512    24.505    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y100        FDCE                                         r  FREQ_U/dfi_address_o_reg[6]/C
                         clock pessimism              0.000    24.505    
                         clock uncertainty           -4.035    20.470    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.319    20.151    FREQ_U/dfi_address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         20.151    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  7.872    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 1.244ns (10.838%)  route 10.236ns (89.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         3.944    11.980    FREQ_U/rst_i
    SLICE_X15Y99         FDCE                                         f  FREQ_U/dfi_address_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522    24.516    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  FREQ_U/dfi_address_o_reg[0]/C
                         clock pessimism              0.000    24.516    
                         clock uncertainty           -4.035    20.480    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.075    FREQ_U/dfi_address_o_reg[0]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.095ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 1.244ns (10.838%)  route 10.236ns (89.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         3.944    11.980    FREQ_U/rst_i
    SLICE_X15Y99         FDCE                                         f  FREQ_U/dfi_address_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522    24.516    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X15Y99         FDCE                                         r  FREQ_U/dfi_address_o_reg[10]/C
                         clock pessimism              0.000    24.516    
                         clock uncertainty           -4.035    20.480    
    SLICE_X15Y99         FDCE (Recov_fdce_C_CLR)     -0.405    20.075    FREQ_U/dfi_address_o_reg[10]
  -------------------------------------------------------------------
                         required time                         20.075    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  8.095    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 1.244ns (10.838%)  route 10.236ns (89.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         3.944    11.980    FREQ_U/rst_i
    SLICE_X14Y99         FDCE                                         f  FREQ_U/dfi_address_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522    24.516    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y99         FDCE                                         r  FREQ_U/dfi_address_o_reg[13]/C
                         clock pessimism              0.000    24.516    
                         clock uncertainty           -4.035    20.480    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.319    20.161    FREQ_U/dfi_address_o_reg[13]
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[2]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 1.244ns (10.838%)  route 10.236ns (89.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         3.944    11.980    FREQ_U/rst_i
    SLICE_X14Y99         FDCE                                         f  FREQ_U/dfi_address_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522    24.516    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y99         FDCE                                         r  FREQ_U/dfi_address_o_reg[2]/C
                         clock pessimism              0.000    24.516    
                         clock uncertainty           -4.035    20.480    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.319    20.161    FREQ_U/dfi_address_o_reg[2]
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.480ns  (logic 1.244ns (10.838%)  route 10.236ns (89.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      4.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    4.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         1.120     1.620 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           6.292     7.912    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.124     8.036 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         3.944    11.980    FREQ_U/rst_i
    SLICE_X14Y99         FDCE                                         f  FREQ_U/dfi_address_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.991    20.991 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.911    22.902    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.993 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522    24.516    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X14Y99         FDCE                                         r  FREQ_U/dfi_address_o_reg[3]/C
                         clock pessimism              0.000    24.516    
                         clock uncertainty           -4.035    20.480    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.319    20.161    FREQ_U/dfi_address_o_reg[3]
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -11.980    
  -------------------------------------------------------------------
                         slack                                  8.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.289ns (7.666%)  route 3.478ns (92.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         0.935     4.266    FREQ_U/rst_i
    SLICE_X6Y95          FDCE                                         f  FREQ_U/dfi_address_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  FREQ_U/dfi_address_o_reg[7]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X6Y95          FDCE (Remov_fdce_C_CLR)     -0.067     3.972    FREQ_U/dfi_address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[8]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.289ns (7.666%)  route 3.478ns (92.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         0.935     4.266    FREQ_U/rst_i
    SLICE_X6Y95          FDCE                                         f  FREQ_U/dfi_address_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  FREQ_U/dfi_address_o_reg[8]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X6Y95          FDCE (Remov_fdce_C_CLR)     -0.067     3.972    FREQ_U/dfi_address_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_U/dfi_address_o_reg[9]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.289ns (7.666%)  route 3.478ns (92.334%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         0.935     4.266    FREQ_U/rst_i
    SLICE_X6Y95          FDCE                                         f  FREQ_U/dfi_address_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    FREQ_U/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  FREQ_U/dfi_address_o_reg[9]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X6Y95          FDCE (Remov_fdce_C_CLR)     -0.067     3.972    FREQ_U/dfi_address_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.972    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE_U/register_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.289ns (7.502%)  route 3.560ns (92.498%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.017     4.349    REGFILE_U/rst_i
    SLICE_X5Y94          FDCE                                         f  REGFILE_U/register_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    REGFILE_U/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  REGFILE_U/register_reg[0][0]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X5Y94          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    REGFILE_U/register_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/counter_preamble_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.289ns (7.494%)  route 3.564ns (92.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.021     4.353    WR_U/wirte_counters_U/rst_i
    SLICE_X4Y94          FDCE                                         f  WR_U/wirte_counters_U/counter_preamble_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[0]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X4Y94          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    WR_U/wirte_counters_U/counter_preamble_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.353    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/counter_preamble_reg[1]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.289ns (7.354%)  route 3.637ns (92.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.095     4.426    WR_U/wirte_counters_U/rst_i
    SLICE_X4Y95          FDCE                                         f  WR_U/wirte_counters_U/counter_preamble_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[1]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    WR_U/wirte_counters_U/counter_preamble_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/counter_preamble_reg[2]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.289ns (7.354%)  route 3.637ns (92.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.095     4.426    WR_U/wirte_counters_U/rst_i
    SLICE_X4Y95          FDCE                                         f  WR_U/wirte_counters_U/counter_preamble_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[2]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    WR_U/wirte_counters_U/counter_preamble_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/counter_preamble_reg[3]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.289ns (7.354%)  route 3.637ns (92.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.095     4.426    WR_U/wirte_counters_U/rst_i
    SLICE_X4Y95          FDCE                                         f  WR_U/wirte_counters_U/counter_preamble_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  WR_U/wirte_counters_U/counter_preamble_reg[3]/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X4Y95          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    WR_U/wirte_counters_U/counter_preamble_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WR_U/wirte_counters_U/preamble_valid_o_reg/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.289ns (7.218%)  route 3.712ns (92.782%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.169     4.500    WR_U/wirte_counters_U/rst_i
    SLICE_X5Y93          FDCE                                         f  WR_U/wirte_counters_U/preamble_valid_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.872     2.004    WR_U/wirte_counters_U/clk_i_IBUF_BUFG
    SLICE_X5Y93          FDCE                                         r  WR_U/wirte_counters_U/preamble_valid_o_reg/C
                         clock pessimism              0.000     2.004    
                         clock uncertainty            2.035     4.039    
    SLICE_X5Y93          FDCE (Remov_fdce_C_CLR)     -0.092     3.947    WR_U/wirte_counters_U/preamble_valid_o_reg
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 rst_i
                            (input port clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA_U/mode_register_reg[0]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 0.289ns (7.201%)  route 3.721ns (92.799%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.500ns
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                         input delay                  0.500     0.500    
    C17                                               0.000     0.500 r  rst_i (IN)
                         net (fo=0)                   0.000     0.500    rst_i
    C17                  IBUF (Prop_ibuf_I_O)         0.244     0.744 r  rst_i_IBUF_inst/O
                         net (fo=3, routed)           2.543     3.286    CA_U/rst_i_IBUF
    SLICE_X2Y95          LUT1 (Prop_lut1_I0_O)        0.045     3.331 f  CA_U/FSM_sequential_current_state[2]_i_2/O
                         net (fo=126, routed)         1.178     4.510    CA_U/dram_crc_en_o_reg_0
    SLICE_X4Y92          FDCE                                         f  CA_U/mode_register_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    N15                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.103    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.871     2.003    CA_U/clk_i_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  CA_U/mode_register_reg[0]/C
                         clock pessimism              0.000     2.003    
                         clock uncertainty            2.035     4.038    
    SLICE_X4Y92          FDCE (Remov_fdce_C_CLR)     -0.092     3.946    CA_U/mode_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           4.510    
  -------------------------------------------------------------------
                         slack                                  0.564    





