PPA Report for signed_add_divide.v (Module: signed_add_divide)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 103
FF Count: 0
IO Count: 32
Cell Count: 202

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 12.102 ns

POWER METRICS:
-------------
Total Power Consumption: 11.012 W
