0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/p.bortnikov/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/p.bortnikov/project_2/project_2.srcs/sim_1/new/TB_coder.sv,1726901373,systemVerilog,,,,TB_coder,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/p.bortnikov/project_2/project_2.srcs/sources_1/new/coder.sv,1726901588,systemVerilog,,C:/Users/p.bortnikov/project_2/project_2.srcs/sim_1/new/TB_coder.sv,,coder,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
