<stg><name>patch_buffer_add_patch2</name>


<trans_list>

<trans id="698" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %new_patch_addr = getelementptr i96 %new_patch, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="new_patch_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %new_patch_addr_1 = getelementptr i96 %new_patch, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="new_patch_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:89 %num_patches_constprop_load = load i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="num_patches_constprop_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90 %add_ln16 = add i32 %num_patches_constprop_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:91 %store_ln16 = store i32 %add_ln16, i32 %num_patches_constprop

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="96" op_0_bw="7">
<![CDATA[
:335 %new_patch_load = load i7 %new_patch_addr

]]></Node>
<StgValue><ssdm name="new_patch_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="96" op_0_bw="7">
<![CDATA[
:338 %new_patch_load_1 = load i7 %new_patch_addr_1

]]></Node>
<StgValue><ssdm name="new_patch_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %new_patch_addr_2 = getelementptr i96 %new_patch, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="new_patch_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %new_patch_addr_3 = getelementptr i96 %new_patch, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="new_patch_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2">
<![CDATA[
:80 %latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="latest_patch_index_constprop_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="2">
<![CDATA[
:81 %zext_ln15 = zext i2 %latest_patch_index_constprop_load

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:82 %add_ln15 = add i3 %zext_ln15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:83 %icmp_ln15 = icmp_ult  i3 %add_ln15, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:84 %xor_ln15 = xor i2 %latest_patch_index_constprop_load, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="2">
<![CDATA[
:85 %sext_ln15 = sext i2 %xor_ln15

]]></Node>
<StgValue><ssdm name="sext_ln15"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:86 %select_ln15 = select i1 %icmp_ln15, i3 %add_ln15, i3 %sext_ln15

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="3">
<![CDATA[
:87 %trunc_ln15 = trunc i3 %select_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
:88 %store_ln15 = store i2 %trunc_ln15, i2 %latest_patch_index_constprop

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:92 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln15, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:93 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln15, i4 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="7">
<![CDATA[
:94 %zext_ln25 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95 %add_ln25 = add i8 %tmp_cast, i8 %zext_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
:96 %zext_ln25_1 = zext i8 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %patch_buffer_addr = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_1

]]></Node>
<StgValue><ssdm name="patch_buffer_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:98 %or_ln25 = or i8 %add_ln25, i8 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
:99 %zext_ln25_2 = zext i8 %or_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %patch_buffer_addr_1 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_2

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="96" op_0_bw="7">
<![CDATA[
:335 %new_patch_load = load i7 %new_patch_addr

]]></Node>
<StgValue><ssdm name="new_patch_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="96">
<![CDATA[
:336 %empty = trunc i96 %new_patch_load

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:337 %store_ln25 = store i32 %empty, i8 %patch_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="96" op_0_bw="7">
<![CDATA[
:338 %new_patch_load_1 = load i7 %new_patch_addr_1

]]></Node>
<StgValue><ssdm name="new_patch_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="96">
<![CDATA[
:339 %empty_63 = trunc i96 %new_patch_load_1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:340 %store_ln25 = store i32 %empty_63, i8 %patch_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="96" op_0_bw="7">
<![CDATA[
:341 %new_patch_load_2 = load i7 %new_patch_addr_2

]]></Node>
<StgValue><ssdm name="new_patch_load_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="96" op_0_bw="7">
<![CDATA[
:344 %new_patch_load_3 = load i7 %new_patch_addr_3

]]></Node>
<StgValue><ssdm name="new_patch_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %new_patch_addr_4 = getelementptr i96 %new_patch, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="new_patch_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %new_patch_addr_5 = getelementptr i96 %new_patch, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="new_patch_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:101 %or_ln25_1 = or i8 %add_ln25, i8 2

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="8">
<![CDATA[
:102 %zext_ln25_3 = zext i8 %or_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %patch_buffer_addr_2 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:104 %or_ln25_2 = or i8 %add_ln25, i8 3

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
:105 %zext_ln25_4 = zext i8 %or_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %patch_buffer_addr_3 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_4

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="96" op_0_bw="7">
<![CDATA[
:341 %new_patch_load_2 = load i7 %new_patch_addr_2

]]></Node>
<StgValue><ssdm name="new_patch_load_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="96">
<![CDATA[
:342 %empty_64 = trunc i96 %new_patch_load_2

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:343 %store_ln25 = store i32 %empty_64, i8 %patch_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="96" op_0_bw="7">
<![CDATA[
:344 %new_patch_load_3 = load i7 %new_patch_addr_3

]]></Node>
<StgValue><ssdm name="new_patch_load_3"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="96">
<![CDATA[
:345 %empty_65 = trunc i96 %new_patch_load_3

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:346 %store_ln25 = store i32 %empty_65, i8 %patch_buffer_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="96" op_0_bw="7">
<![CDATA[
:347 %new_patch_load_4 = load i7 %new_patch_addr_4

]]></Node>
<StgValue><ssdm name="new_patch_load_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="96" op_0_bw="7">
<![CDATA[
:350 %new_patch_load_5 = load i7 %new_patch_addr_5

]]></Node>
<StgValue><ssdm name="new_patch_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %new_patch_addr_6 = getelementptr i96 %new_patch, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="new_patch_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %new_patch_addr_7 = getelementptr i96 %new_patch, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="new_patch_addr_7"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107 %or_ln25_3 = or i8 %add_ln25, i8 4

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="8">
<![CDATA[
:108 %zext_ln25_5 = zext i8 %or_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %patch_buffer_addr_4 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_5

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:110 %or_ln25_4 = or i8 %add_ln25, i8 5

]]></Node>
<StgValue><ssdm name="or_ln25_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="8">
<![CDATA[
:111 %zext_ln25_6 = zext i8 %or_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %patch_buffer_addr_5 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_6

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="96" op_0_bw="7">
<![CDATA[
:347 %new_patch_load_4 = load i7 %new_patch_addr_4

]]></Node>
<StgValue><ssdm name="new_patch_load_4"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="96">
<![CDATA[
:348 %empty_66 = trunc i96 %new_patch_load_4

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:349 %store_ln25 = store i32 %empty_66, i8 %patch_buffer_addr_4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="96" op_0_bw="7">
<![CDATA[
:350 %new_patch_load_5 = load i7 %new_patch_addr_5

]]></Node>
<StgValue><ssdm name="new_patch_load_5"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="96">
<![CDATA[
:351 %empty_67 = trunc i96 %new_patch_load_5

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:352 %store_ln25 = store i32 %empty_67, i8 %patch_buffer_addr_5

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="96" op_0_bw="7">
<![CDATA[
:353 %new_patch_load_6 = load i7 %new_patch_addr_6

]]></Node>
<StgValue><ssdm name="new_patch_load_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="96" op_0_bw="7">
<![CDATA[
:356 %new_patch_load_7 = load i7 %new_patch_addr_7

]]></Node>
<StgValue><ssdm name="new_patch_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %new_patch_addr_8 = getelementptr i96 %new_patch, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="new_patch_addr_8"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %new_patch_addr_9 = getelementptr i96 %new_patch, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="new_patch_addr_9"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:113 %or_ln25_5 = or i8 %add_ln25, i8 6

]]></Node>
<StgValue><ssdm name="or_ln25_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
:114 %zext_ln25_7 = zext i8 %or_ln25_5

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %patch_buffer_addr_6 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_7

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_6"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:116 %or_ln25_6 = or i8 %add_ln25, i8 7

]]></Node>
<StgValue><ssdm name="or_ln25_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
:117 %zext_ln25_8 = zext i8 %or_ln25_6

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %patch_buffer_addr_7 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_8

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_7"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="96" op_0_bw="7">
<![CDATA[
:353 %new_patch_load_6 = load i7 %new_patch_addr_6

]]></Node>
<StgValue><ssdm name="new_patch_load_6"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="96">
<![CDATA[
:354 %empty_68 = trunc i96 %new_patch_load_6

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:355 %store_ln25 = store i32 %empty_68, i8 %patch_buffer_addr_6

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="96" op_0_bw="7">
<![CDATA[
:356 %new_patch_load_7 = load i7 %new_patch_addr_7

]]></Node>
<StgValue><ssdm name="new_patch_load_7"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="96">
<![CDATA[
:357 %empty_69 = trunc i96 %new_patch_load_7

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:358 %store_ln25 = store i32 %empty_69, i8 %patch_buffer_addr_7

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="96" op_0_bw="7">
<![CDATA[
:359 %new_patch_load_8 = load i7 %new_patch_addr_8

]]></Node>
<StgValue><ssdm name="new_patch_load_8"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="96" op_0_bw="7">
<![CDATA[
:362 %new_patch_load_9 = load i7 %new_patch_addr_9

]]></Node>
<StgValue><ssdm name="new_patch_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %new_patch_addr_10 = getelementptr i96 %new_patch, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="new_patch_addr_10"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %new_patch_addr_11 = getelementptr i96 %new_patch, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="new_patch_addr_11"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:119 %or_ln25_7 = or i8 %add_ln25, i8 8

]]></Node>
<StgValue><ssdm name="or_ln25_7"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
:120 %zext_ln25_9 = zext i8 %or_ln25_7

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %patch_buffer_addr_8 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_9

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_8"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122 %or_ln25_8 = or i8 %add_ln25, i8 9

]]></Node>
<StgValue><ssdm name="or_ln25_8"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
:123 %zext_ln25_10 = zext i8 %or_ln25_8

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %patch_buffer_addr_9 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_10

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_9"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="96" op_0_bw="7">
<![CDATA[
:359 %new_patch_load_8 = load i7 %new_patch_addr_8

]]></Node>
<StgValue><ssdm name="new_patch_load_8"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="96">
<![CDATA[
:360 %empty_70 = trunc i96 %new_patch_load_8

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:361 %store_ln25 = store i32 %empty_70, i8 %patch_buffer_addr_8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="96" op_0_bw="7">
<![CDATA[
:362 %new_patch_load_9 = load i7 %new_patch_addr_9

]]></Node>
<StgValue><ssdm name="new_patch_load_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="96">
<![CDATA[
:363 %empty_71 = trunc i96 %new_patch_load_9

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:364 %store_ln25 = store i32 %empty_71, i8 %patch_buffer_addr_9

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="96" op_0_bw="7">
<![CDATA[
:365 %new_patch_load_10 = load i7 %new_patch_addr_10

]]></Node>
<StgValue><ssdm name="new_patch_load_10"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="96" op_0_bw="7">
<![CDATA[
:368 %new_patch_load_11 = load i7 %new_patch_addr_11

]]></Node>
<StgValue><ssdm name="new_patch_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %new_patch_addr_12 = getelementptr i96 %new_patch, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="new_patch_addr_12"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %new_patch_addr_13 = getelementptr i96 %new_patch, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="new_patch_addr_13"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:125 %or_ln25_9 = or i8 %add_ln25, i8 10

]]></Node>
<StgValue><ssdm name="or_ln25_9"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
:126 %zext_ln25_11 = zext i8 %or_ln25_9

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %patch_buffer_addr_10 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_11

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_10"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:128 %or_ln25_10 = or i8 %add_ln25, i8 11

]]></Node>
<StgValue><ssdm name="or_ln25_10"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
:129 %zext_ln25_12 = zext i8 %or_ln25_10

]]></Node>
<StgValue><ssdm name="zext_ln25_12"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %patch_buffer_addr_11 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_12

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_11"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="96" op_0_bw="7">
<![CDATA[
:365 %new_patch_load_10 = load i7 %new_patch_addr_10

]]></Node>
<StgValue><ssdm name="new_patch_load_10"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="96">
<![CDATA[
:366 %empty_72 = trunc i96 %new_patch_load_10

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:367 %store_ln25 = store i32 %empty_72, i8 %patch_buffer_addr_10

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="96" op_0_bw="7">
<![CDATA[
:368 %new_patch_load_11 = load i7 %new_patch_addr_11

]]></Node>
<StgValue><ssdm name="new_patch_load_11"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="96">
<![CDATA[
:369 %empty_73 = trunc i96 %new_patch_load_11

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:370 %store_ln25 = store i32 %empty_73, i8 %patch_buffer_addr_11

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="96" op_0_bw="7">
<![CDATA[
:371 %new_patch_load_12 = load i7 %new_patch_addr_12

]]></Node>
<StgValue><ssdm name="new_patch_load_12"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="96" op_0_bw="7">
<![CDATA[
:374 %new_patch_load_13 = load i7 %new_patch_addr_13

]]></Node>
<StgValue><ssdm name="new_patch_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %new_patch_addr_14 = getelementptr i96 %new_patch, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="new_patch_addr_14"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %new_patch_addr_15 = getelementptr i96 %new_patch, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="new_patch_addr_15"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131 %or_ln25_11 = or i8 %add_ln25, i8 12

]]></Node>
<StgValue><ssdm name="or_ln25_11"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="8">
<![CDATA[
:132 %zext_ln25_13 = zext i8 %or_ln25_11

]]></Node>
<StgValue><ssdm name="zext_ln25_13"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %patch_buffer_addr_12 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_13

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_12"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:134 %or_ln25_12 = or i8 %add_ln25, i8 13

]]></Node>
<StgValue><ssdm name="or_ln25_12"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="8">
<![CDATA[
:135 %zext_ln25_14 = zext i8 %or_ln25_12

]]></Node>
<StgValue><ssdm name="zext_ln25_14"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %patch_buffer_addr_13 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_14

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_13"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="96" op_0_bw="7">
<![CDATA[
:371 %new_patch_load_12 = load i7 %new_patch_addr_12

]]></Node>
<StgValue><ssdm name="new_patch_load_12"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="96">
<![CDATA[
:372 %empty_74 = trunc i96 %new_patch_load_12

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:373 %store_ln25 = store i32 %empty_74, i8 %patch_buffer_addr_12

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="96" op_0_bw="7">
<![CDATA[
:374 %new_patch_load_13 = load i7 %new_patch_addr_13

]]></Node>
<StgValue><ssdm name="new_patch_load_13"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="96">
<![CDATA[
:375 %empty_75 = trunc i96 %new_patch_load_13

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:376 %store_ln25 = store i32 %empty_75, i8 %patch_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="96" op_0_bw="7">
<![CDATA[
:377 %new_patch_load_14 = load i7 %new_patch_addr_14

]]></Node>
<StgValue><ssdm name="new_patch_load_14"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="96" op_0_bw="7">
<![CDATA[
:380 %new_patch_load_15 = load i7 %new_patch_addr_15

]]></Node>
<StgValue><ssdm name="new_patch_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %new_patch_addr_16 = getelementptr i96 %new_patch, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="new_patch_addr_16"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %new_patch_addr_17 = getelementptr i96 %new_patch, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="new_patch_addr_17"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137 %or_ln25_13 = or i8 %add_ln25, i8 14

]]></Node>
<StgValue><ssdm name="or_ln25_13"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
:138 %zext_ln25_15 = zext i8 %or_ln25_13

]]></Node>
<StgValue><ssdm name="zext_ln25_15"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %patch_buffer_addr_14 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_15

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_14"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:140 %or_ln25_14 = or i8 %add_ln25, i8 15

]]></Node>
<StgValue><ssdm name="or_ln25_14"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
:141 %zext_ln25_16 = zext i8 %or_ln25_14

]]></Node>
<StgValue><ssdm name="zext_ln25_16"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %patch_buffer_addr_15 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_16

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_15"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="96" op_0_bw="7">
<![CDATA[
:377 %new_patch_load_14 = load i7 %new_patch_addr_14

]]></Node>
<StgValue><ssdm name="new_patch_load_14"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="96">
<![CDATA[
:378 %empty_76 = trunc i96 %new_patch_load_14

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:379 %store_ln25 = store i32 %empty_76, i8 %patch_buffer_addr_14

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="96" op_0_bw="7">
<![CDATA[
:380 %new_patch_load_15 = load i7 %new_patch_addr_15

]]></Node>
<StgValue><ssdm name="new_patch_load_15"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="96">
<![CDATA[
:381 %empty_77 = trunc i96 %new_patch_load_15

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:382 %store_ln25 = store i32 %empty_77, i8 %patch_buffer_addr_15

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="96" op_0_bw="7">
<![CDATA[
:383 %new_patch_load_16 = load i7 %new_patch_addr_16

]]></Node>
<StgValue><ssdm name="new_patch_load_16"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="96" op_0_bw="7">
<![CDATA[
:386 %new_patch_load_17 = load i7 %new_patch_addr_17

]]></Node>
<StgValue><ssdm name="new_patch_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %new_patch_addr_18 = getelementptr i96 %new_patch, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="new_patch_addr_18"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %new_patch_addr_19 = getelementptr i96 %new_patch, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="new_patch_addr_19"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:143 %add_ln25_1 = add i8 %add_ln25, i8 16

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="8">
<![CDATA[
:144 %zext_ln25_17 = zext i8 %add_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_17"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %patch_buffer_addr_16 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_17

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_16"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:146 %add_ln25_2 = add i8 %add_ln25, i8 17

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="8">
<![CDATA[
:147 %zext_ln25_18 = zext i8 %add_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln25_18"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %patch_buffer_addr_17 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_18

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_17"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="96" op_0_bw="7">
<![CDATA[
:383 %new_patch_load_16 = load i7 %new_patch_addr_16

]]></Node>
<StgValue><ssdm name="new_patch_load_16"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="96">
<![CDATA[
:384 %empty_78 = trunc i96 %new_patch_load_16

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:385 %store_ln25 = store i32 %empty_78, i8 %patch_buffer_addr_16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="96" op_0_bw="7">
<![CDATA[
:386 %new_patch_load_17 = load i7 %new_patch_addr_17

]]></Node>
<StgValue><ssdm name="new_patch_load_17"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="96">
<![CDATA[
:387 %empty_79 = trunc i96 %new_patch_load_17

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:388 %store_ln25 = store i32 %empty_79, i8 %patch_buffer_addr_17

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="96" op_0_bw="7">
<![CDATA[
:389 %new_patch_load_18 = load i7 %new_patch_addr_18

]]></Node>
<StgValue><ssdm name="new_patch_load_18"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="96" op_0_bw="7">
<![CDATA[
:392 %new_patch_load_19 = load i7 %new_patch_addr_19

]]></Node>
<StgValue><ssdm name="new_patch_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %new_patch_addr_20 = getelementptr i96 %new_patch, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="new_patch_addr_20"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %new_patch_addr_21 = getelementptr i96 %new_patch, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="new_patch_addr_21"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149 %add_ln25_3 = add i8 %add_ln25, i8 18

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
:150 %zext_ln25_19 = zext i8 %add_ln25_3

]]></Node>
<StgValue><ssdm name="zext_ln25_19"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %patch_buffer_addr_18 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_19

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_18"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:152 %add_ln25_4 = add i8 %add_ln25, i8 19

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
:153 %zext_ln25_20 = zext i8 %add_ln25_4

]]></Node>
<StgValue><ssdm name="zext_ln25_20"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %patch_buffer_addr_19 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_20

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_19"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="96" op_0_bw="7">
<![CDATA[
:389 %new_patch_load_18 = load i7 %new_patch_addr_18

]]></Node>
<StgValue><ssdm name="new_patch_load_18"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="96">
<![CDATA[
:390 %empty_80 = trunc i96 %new_patch_load_18

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:391 %store_ln25 = store i32 %empty_80, i8 %patch_buffer_addr_18

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="96" op_0_bw="7">
<![CDATA[
:392 %new_patch_load_19 = load i7 %new_patch_addr_19

]]></Node>
<StgValue><ssdm name="new_patch_load_19"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="96">
<![CDATA[
:393 %empty_81 = trunc i96 %new_patch_load_19

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:394 %store_ln25 = store i32 %empty_81, i8 %patch_buffer_addr_19

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="96" op_0_bw="7">
<![CDATA[
:395 %new_patch_load_20 = load i7 %new_patch_addr_20

]]></Node>
<StgValue><ssdm name="new_patch_load_20"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="96" op_0_bw="7">
<![CDATA[
:398 %new_patch_load_21 = load i7 %new_patch_addr_21

]]></Node>
<StgValue><ssdm name="new_patch_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %new_patch_addr_22 = getelementptr i96 %new_patch, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="new_patch_addr_22"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %new_patch_addr_23 = getelementptr i96 %new_patch, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="new_patch_addr_23"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155 %add_ln25_5 = add i8 %add_ln25, i8 20

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
:156 %zext_ln25_21 = zext i8 %add_ln25_5

]]></Node>
<StgValue><ssdm name="zext_ln25_21"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %patch_buffer_addr_20 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_21

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_20"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:158 %add_ln25_6 = add i8 %add_ln25, i8 21

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="8">
<![CDATA[
:159 %zext_ln25_22 = zext i8 %add_ln25_6

]]></Node>
<StgValue><ssdm name="zext_ln25_22"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %patch_buffer_addr_21 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_22

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_21"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="96" op_0_bw="7">
<![CDATA[
:395 %new_patch_load_20 = load i7 %new_patch_addr_20

]]></Node>
<StgValue><ssdm name="new_patch_load_20"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="96">
<![CDATA[
:396 %empty_82 = trunc i96 %new_patch_load_20

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:397 %store_ln25 = store i32 %empty_82, i8 %patch_buffer_addr_20

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="96" op_0_bw="7">
<![CDATA[
:398 %new_patch_load_21 = load i7 %new_patch_addr_21

]]></Node>
<StgValue><ssdm name="new_patch_load_21"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="96">
<![CDATA[
:399 %empty_83 = trunc i96 %new_patch_load_21

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:400 %store_ln25 = store i32 %empty_83, i8 %patch_buffer_addr_21

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="96" op_0_bw="7">
<![CDATA[
:401 %new_patch_load_22 = load i7 %new_patch_addr_22

]]></Node>
<StgValue><ssdm name="new_patch_load_22"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="96" op_0_bw="7">
<![CDATA[
:404 %new_patch_load_23 = load i7 %new_patch_addr_23

]]></Node>
<StgValue><ssdm name="new_patch_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %new_patch_addr_24 = getelementptr i96 %new_patch, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="new_patch_addr_24"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %new_patch_addr_25 = getelementptr i96 %new_patch, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="new_patch_addr_25"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:161 %add_ln25_7 = add i8 %add_ln25, i8 22

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
:162 %zext_ln25_23 = zext i8 %add_ln25_7

]]></Node>
<StgValue><ssdm name="zext_ln25_23"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %patch_buffer_addr_22 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_23

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_22"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:164 %add_ln25_8 = add i8 %add_ln25, i8 23

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="8">
<![CDATA[
:165 %zext_ln25_24 = zext i8 %add_ln25_8

]]></Node>
<StgValue><ssdm name="zext_ln25_24"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %patch_buffer_addr_23 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_24

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_23"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="96" op_0_bw="7">
<![CDATA[
:401 %new_patch_load_22 = load i7 %new_patch_addr_22

]]></Node>
<StgValue><ssdm name="new_patch_load_22"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="96">
<![CDATA[
:402 %empty_84 = trunc i96 %new_patch_load_22

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:403 %store_ln25 = store i32 %empty_84, i8 %patch_buffer_addr_22

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="96" op_0_bw="7">
<![CDATA[
:404 %new_patch_load_23 = load i7 %new_patch_addr_23

]]></Node>
<StgValue><ssdm name="new_patch_load_23"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="96">
<![CDATA[
:405 %empty_85 = trunc i96 %new_patch_load_23

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:406 %store_ln25 = store i32 %empty_85, i8 %patch_buffer_addr_23

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="96" op_0_bw="7">
<![CDATA[
:407 %new_patch_load_24 = load i7 %new_patch_addr_24

]]></Node>
<StgValue><ssdm name="new_patch_load_24"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="96" op_0_bw="7">
<![CDATA[
:410 %new_patch_load_25 = load i7 %new_patch_addr_25

]]></Node>
<StgValue><ssdm name="new_patch_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %new_patch_addr_26 = getelementptr i96 %new_patch, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="new_patch_addr_26"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %new_patch_addr_27 = getelementptr i96 %new_patch, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="new_patch_addr_27"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:167 %add_ln25_9 = add i8 %add_ln25, i8 24

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
:168 %zext_ln25_25 = zext i8 %add_ln25_9

]]></Node>
<StgValue><ssdm name="zext_ln25_25"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %patch_buffer_addr_24 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_25

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_24"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:170 %add_ln25_10 = add i8 %add_ln25, i8 25

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
:171 %zext_ln25_26 = zext i8 %add_ln25_10

]]></Node>
<StgValue><ssdm name="zext_ln25_26"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %patch_buffer_addr_25 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_26

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_25"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="96" op_0_bw="7">
<![CDATA[
:407 %new_patch_load_24 = load i7 %new_patch_addr_24

]]></Node>
<StgValue><ssdm name="new_patch_load_24"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="96">
<![CDATA[
:408 %empty_86 = trunc i96 %new_patch_load_24

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:409 %store_ln25 = store i32 %empty_86, i8 %patch_buffer_addr_24

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="96" op_0_bw="7">
<![CDATA[
:410 %new_patch_load_25 = load i7 %new_patch_addr_25

]]></Node>
<StgValue><ssdm name="new_patch_load_25"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="96">
<![CDATA[
:411 %empty_87 = trunc i96 %new_patch_load_25

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:412 %store_ln25 = store i32 %empty_87, i8 %patch_buffer_addr_25

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="96" op_0_bw="7">
<![CDATA[
:413 %new_patch_load_26 = load i7 %new_patch_addr_26

]]></Node>
<StgValue><ssdm name="new_patch_load_26"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="96" op_0_bw="7">
<![CDATA[
:416 %new_patch_load_27 = load i7 %new_patch_addr_27

]]></Node>
<StgValue><ssdm name="new_patch_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %new_patch_addr_28 = getelementptr i96 %new_patch, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="new_patch_addr_28"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %new_patch_addr_29 = getelementptr i96 %new_patch, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="new_patch_addr_29"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:173 %add_ln25_11 = add i8 %add_ln25, i8 26

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="8">
<![CDATA[
:174 %zext_ln25_27 = zext i8 %add_ln25_11

]]></Node>
<StgValue><ssdm name="zext_ln25_27"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %patch_buffer_addr_26 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_27

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_26"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:176 %add_ln25_12 = add i8 %add_ln25, i8 27

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
:177 %zext_ln25_28 = zext i8 %add_ln25_12

]]></Node>
<StgValue><ssdm name="zext_ln25_28"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %patch_buffer_addr_27 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_28

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_27"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="96" op_0_bw="7">
<![CDATA[
:413 %new_patch_load_26 = load i7 %new_patch_addr_26

]]></Node>
<StgValue><ssdm name="new_patch_load_26"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="96">
<![CDATA[
:414 %empty_88 = trunc i96 %new_patch_load_26

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:415 %store_ln25 = store i32 %empty_88, i8 %patch_buffer_addr_26

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="96" op_0_bw="7">
<![CDATA[
:416 %new_patch_load_27 = load i7 %new_patch_addr_27

]]></Node>
<StgValue><ssdm name="new_patch_load_27"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="96">
<![CDATA[
:417 %empty_89 = trunc i96 %new_patch_load_27

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:418 %store_ln25 = store i32 %empty_89, i8 %patch_buffer_addr_27

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="96" op_0_bw="7">
<![CDATA[
:419 %new_patch_load_28 = load i7 %new_patch_addr_28

]]></Node>
<StgValue><ssdm name="new_patch_load_28"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="96" op_0_bw="7">
<![CDATA[
:422 %new_patch_load_29 = load i7 %new_patch_addr_29

]]></Node>
<StgValue><ssdm name="new_patch_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %new_patch_addr_30 = getelementptr i96 %new_patch, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="new_patch_addr_30"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %new_patch_addr_31 = getelementptr i96 %new_patch, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="new_patch_addr_31"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:179 %add_ln25_13 = add i8 %add_ln25, i8 28

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="8">
<![CDATA[
:180 %zext_ln25_29 = zext i8 %add_ln25_13

]]></Node>
<StgValue><ssdm name="zext_ln25_29"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %patch_buffer_addr_28 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_29

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_28"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:182 %add_ln25_14 = add i8 %add_ln25, i8 29

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="8">
<![CDATA[
:183 %zext_ln25_30 = zext i8 %add_ln25_14

]]></Node>
<StgValue><ssdm name="zext_ln25_30"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184 %patch_buffer_addr_29 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_30

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_29"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="96" op_0_bw="7">
<![CDATA[
:419 %new_patch_load_28 = load i7 %new_patch_addr_28

]]></Node>
<StgValue><ssdm name="new_patch_load_28"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="96">
<![CDATA[
:420 %empty_90 = trunc i96 %new_patch_load_28

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:421 %store_ln25 = store i32 %empty_90, i8 %patch_buffer_addr_28

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="96" op_0_bw="7">
<![CDATA[
:422 %new_patch_load_29 = load i7 %new_patch_addr_29

]]></Node>
<StgValue><ssdm name="new_patch_load_29"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="96">
<![CDATA[
:423 %empty_91 = trunc i96 %new_patch_load_29

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:424 %store_ln25 = store i32 %empty_91, i8 %patch_buffer_addr_29

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="96" op_0_bw="7">
<![CDATA[
:425 %new_patch_load_30 = load i7 %new_patch_addr_30

]]></Node>
<StgValue><ssdm name="new_patch_load_30"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="96" op_0_bw="7">
<![CDATA[
:428 %new_patch_load_31 = load i7 %new_patch_addr_31

]]></Node>
<StgValue><ssdm name="new_patch_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %new_patch_addr_32 = getelementptr i96 %new_patch, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="new_patch_addr_32"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %new_patch_addr_33 = getelementptr i96 %new_patch, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="new_patch_addr_33"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:185 %add_ln25_15 = add i8 %add_ln25, i8 30

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="8">
<![CDATA[
:186 %zext_ln25_31 = zext i8 %add_ln25_15

]]></Node>
<StgValue><ssdm name="zext_ln25_31"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %patch_buffer_addr_30 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_31

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_30"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:188 %add_ln25_16 = add i8 %add_ln25, i8 31

]]></Node>
<StgValue><ssdm name="add_ln25_16"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="8">
<![CDATA[
:189 %zext_ln25_32 = zext i8 %add_ln25_16

]]></Node>
<StgValue><ssdm name="zext_ln25_32"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190 %patch_buffer_addr_31 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_32

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_31"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="96" op_0_bw="7">
<![CDATA[
:425 %new_patch_load_30 = load i7 %new_patch_addr_30

]]></Node>
<StgValue><ssdm name="new_patch_load_30"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="96">
<![CDATA[
:426 %empty_92 = trunc i96 %new_patch_load_30

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:427 %store_ln25 = store i32 %empty_92, i8 %patch_buffer_addr_30

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="96" op_0_bw="7">
<![CDATA[
:428 %new_patch_load_31 = load i7 %new_patch_addr_31

]]></Node>
<StgValue><ssdm name="new_patch_load_31"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="96">
<![CDATA[
:429 %empty_93 = trunc i96 %new_patch_load_31

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:430 %store_ln25 = store i32 %empty_93, i8 %patch_buffer_addr_31

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="96" op_0_bw="7">
<![CDATA[
:431 %new_patch_load_32 = load i7 %new_patch_addr_32

]]></Node>
<StgValue><ssdm name="new_patch_load_32"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="96" op_0_bw="7">
<![CDATA[
:434 %new_patch_load_33 = load i7 %new_patch_addr_33

]]></Node>
<StgValue><ssdm name="new_patch_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %new_patch_addr_34 = getelementptr i96 %new_patch, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="new_patch_addr_34"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %new_patch_addr_35 = getelementptr i96 %new_patch, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="new_patch_addr_35"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:191 %add_ln25_17 = add i8 %add_ln25, i8 32

]]></Node>
<StgValue><ssdm name="add_ln25_17"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="8">
<![CDATA[
:192 %zext_ln25_33 = zext i8 %add_ln25_17

]]></Node>
<StgValue><ssdm name="zext_ln25_33"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %patch_buffer_addr_32 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_33

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_32"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:194 %add_ln25_18 = add i8 %add_ln25, i8 33

]]></Node>
<StgValue><ssdm name="add_ln25_18"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="8">
<![CDATA[
:195 %zext_ln25_34 = zext i8 %add_ln25_18

]]></Node>
<StgValue><ssdm name="zext_ln25_34"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196 %patch_buffer_addr_33 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_34

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_33"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="96" op_0_bw="7">
<![CDATA[
:431 %new_patch_load_32 = load i7 %new_patch_addr_32

]]></Node>
<StgValue><ssdm name="new_patch_load_32"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="96">
<![CDATA[
:432 %empty_94 = trunc i96 %new_patch_load_32

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:433 %store_ln25 = store i32 %empty_94, i8 %patch_buffer_addr_32

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="96" op_0_bw="7">
<![CDATA[
:434 %new_patch_load_33 = load i7 %new_patch_addr_33

]]></Node>
<StgValue><ssdm name="new_patch_load_33"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="96">
<![CDATA[
:435 %empty_95 = trunc i96 %new_patch_load_33

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:436 %store_ln25 = store i32 %empty_95, i8 %patch_buffer_addr_33

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="96" op_0_bw="7">
<![CDATA[
:437 %new_patch_load_34 = load i7 %new_patch_addr_34

]]></Node>
<StgValue><ssdm name="new_patch_load_34"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="96" op_0_bw="7">
<![CDATA[
:440 %new_patch_load_35 = load i7 %new_patch_addr_35

]]></Node>
<StgValue><ssdm name="new_patch_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %new_patch_addr_36 = getelementptr i96 %new_patch, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="new_patch_addr_36"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %new_patch_addr_37 = getelementptr i96 %new_patch, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="new_patch_addr_37"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:197 %add_ln25_19 = add i8 %add_ln25, i8 34

]]></Node>
<StgValue><ssdm name="add_ln25_19"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
:198 %zext_ln25_35 = zext i8 %add_ln25_19

]]></Node>
<StgValue><ssdm name="zext_ln25_35"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %patch_buffer_addr_34 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_35

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_34"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200 %add_ln25_20 = add i8 %add_ln25, i8 35

]]></Node>
<StgValue><ssdm name="add_ln25_20"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="8">
<![CDATA[
:201 %zext_ln25_36 = zext i8 %add_ln25_20

]]></Node>
<StgValue><ssdm name="zext_ln25_36"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %patch_buffer_addr_35 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_36

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_35"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="96" op_0_bw="7">
<![CDATA[
:437 %new_patch_load_34 = load i7 %new_patch_addr_34

]]></Node>
<StgValue><ssdm name="new_patch_load_34"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="96">
<![CDATA[
:438 %empty_96 = trunc i96 %new_patch_load_34

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:439 %store_ln25 = store i32 %empty_96, i8 %patch_buffer_addr_34

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="96" op_0_bw="7">
<![CDATA[
:440 %new_patch_load_35 = load i7 %new_patch_addr_35

]]></Node>
<StgValue><ssdm name="new_patch_load_35"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="96">
<![CDATA[
:441 %empty_97 = trunc i96 %new_patch_load_35

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:442 %store_ln25 = store i32 %empty_97, i8 %patch_buffer_addr_35

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="96" op_0_bw="7">
<![CDATA[
:443 %new_patch_load_36 = load i7 %new_patch_addr_36

]]></Node>
<StgValue><ssdm name="new_patch_load_36"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="96" op_0_bw="7">
<![CDATA[
:446 %new_patch_load_37 = load i7 %new_patch_addr_37

]]></Node>
<StgValue><ssdm name="new_patch_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %new_patch_addr_38 = getelementptr i96 %new_patch, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="new_patch_addr_38"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %new_patch_addr_39 = getelementptr i96 %new_patch, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="new_patch_addr_39"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:203 %add_ln25_21 = add i8 %add_ln25, i8 36

]]></Node>
<StgValue><ssdm name="add_ln25_21"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="8">
<![CDATA[
:204 %zext_ln25_37 = zext i8 %add_ln25_21

]]></Node>
<StgValue><ssdm name="zext_ln25_37"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %patch_buffer_addr_36 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_37

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_36"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:206 %add_ln25_22 = add i8 %add_ln25, i8 37

]]></Node>
<StgValue><ssdm name="add_ln25_22"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
:207 %zext_ln25_38 = zext i8 %add_ln25_22

]]></Node>
<StgValue><ssdm name="zext_ln25_38"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208 %patch_buffer_addr_37 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_38

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_37"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="96" op_0_bw="7">
<![CDATA[
:443 %new_patch_load_36 = load i7 %new_patch_addr_36

]]></Node>
<StgValue><ssdm name="new_patch_load_36"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="96">
<![CDATA[
:444 %empty_98 = trunc i96 %new_patch_load_36

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:445 %store_ln25 = store i32 %empty_98, i8 %patch_buffer_addr_36

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="96" op_0_bw="7">
<![CDATA[
:446 %new_patch_load_37 = load i7 %new_patch_addr_37

]]></Node>
<StgValue><ssdm name="new_patch_load_37"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="96">
<![CDATA[
:447 %empty_99 = trunc i96 %new_patch_load_37

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:448 %store_ln25 = store i32 %empty_99, i8 %patch_buffer_addr_37

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="96" op_0_bw="7">
<![CDATA[
:449 %new_patch_load_38 = load i7 %new_patch_addr_38

]]></Node>
<StgValue><ssdm name="new_patch_load_38"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="96" op_0_bw="7">
<![CDATA[
:452 %new_patch_load_39 = load i7 %new_patch_addr_39

]]></Node>
<StgValue><ssdm name="new_patch_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %new_patch_addr_40 = getelementptr i96 %new_patch, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="new_patch_addr_40"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %new_patch_addr_41 = getelementptr i96 %new_patch, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="new_patch_addr_41"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:209 %add_ln25_23 = add i8 %add_ln25, i8 38

]]></Node>
<StgValue><ssdm name="add_ln25_23"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
:210 %zext_ln25_39 = zext i8 %add_ln25_23

]]></Node>
<StgValue><ssdm name="zext_ln25_39"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %patch_buffer_addr_38 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_39

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_38"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:212 %add_ln25_24 = add i8 %add_ln25, i8 39

]]></Node>
<StgValue><ssdm name="add_ln25_24"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="8">
<![CDATA[
:213 %zext_ln25_40 = zext i8 %add_ln25_24

]]></Node>
<StgValue><ssdm name="zext_ln25_40"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214 %patch_buffer_addr_39 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_40

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_39"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="96" op_0_bw="7">
<![CDATA[
:449 %new_patch_load_38 = load i7 %new_patch_addr_38

]]></Node>
<StgValue><ssdm name="new_patch_load_38"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="96">
<![CDATA[
:450 %empty_100 = trunc i96 %new_patch_load_38

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:451 %store_ln25 = store i32 %empty_100, i8 %patch_buffer_addr_38

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="96" op_0_bw="7">
<![CDATA[
:452 %new_patch_load_39 = load i7 %new_patch_addr_39

]]></Node>
<StgValue><ssdm name="new_patch_load_39"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="96">
<![CDATA[
:453 %empty_101 = trunc i96 %new_patch_load_39

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:454 %store_ln25 = store i32 %empty_101, i8 %patch_buffer_addr_39

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="96" op_0_bw="7">
<![CDATA[
:455 %new_patch_load_40 = load i7 %new_patch_addr_40

]]></Node>
<StgValue><ssdm name="new_patch_load_40"/></StgValue>
</operation>

<operation id="380" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="96" op_0_bw="7">
<![CDATA[
:458 %new_patch_load_41 = load i7 %new_patch_addr_41

]]></Node>
<StgValue><ssdm name="new_patch_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %new_patch_addr_42 = getelementptr i96 %new_patch, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="new_patch_addr_42"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %new_patch_addr_43 = getelementptr i96 %new_patch, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="new_patch_addr_43"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:215 %add_ln25_25 = add i8 %add_ln25, i8 40

]]></Node>
<StgValue><ssdm name="add_ln25_25"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="8">
<![CDATA[
:216 %zext_ln25_41 = zext i8 %add_ln25_25

]]></Node>
<StgValue><ssdm name="zext_ln25_41"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %patch_buffer_addr_40 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_41

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_40"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:218 %add_ln25_26 = add i8 %add_ln25, i8 41

]]></Node>
<StgValue><ssdm name="add_ln25_26"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="8">
<![CDATA[
:219 %zext_ln25_42 = zext i8 %add_ln25_26

]]></Node>
<StgValue><ssdm name="zext_ln25_42"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220 %patch_buffer_addr_41 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_42

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_41"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="96" op_0_bw="7">
<![CDATA[
:455 %new_patch_load_40 = load i7 %new_patch_addr_40

]]></Node>
<StgValue><ssdm name="new_patch_load_40"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="96">
<![CDATA[
:456 %empty_102 = trunc i96 %new_patch_load_40

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:457 %store_ln25 = store i32 %empty_102, i8 %patch_buffer_addr_40

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="392" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="96" op_0_bw="7">
<![CDATA[
:458 %new_patch_load_41 = load i7 %new_patch_addr_41

]]></Node>
<StgValue><ssdm name="new_patch_load_41"/></StgValue>
</operation>

<operation id="393" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="96">
<![CDATA[
:459 %empty_103 = trunc i96 %new_patch_load_41

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="394" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:460 %store_ln25 = store i32 %empty_103, i8 %patch_buffer_addr_41

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="395" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="96" op_0_bw="7">
<![CDATA[
:461 %new_patch_load_42 = load i7 %new_patch_addr_42

]]></Node>
<StgValue><ssdm name="new_patch_load_42"/></StgValue>
</operation>

<operation id="396" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="96" op_0_bw="7">
<![CDATA[
:464 %new_patch_load_43 = load i7 %new_patch_addr_43

]]></Node>
<StgValue><ssdm name="new_patch_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %new_patch_addr_44 = getelementptr i96 %new_patch, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="new_patch_addr_44"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %new_patch_addr_45 = getelementptr i96 %new_patch, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="new_patch_addr_45"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:221 %add_ln25_27 = add i8 %add_ln25, i8 42

]]></Node>
<StgValue><ssdm name="add_ln25_27"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="8">
<![CDATA[
:222 %zext_ln25_43 = zext i8 %add_ln25_27

]]></Node>
<StgValue><ssdm name="zext_ln25_43"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %patch_buffer_addr_42 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_43

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_42"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:224 %add_ln25_28 = add i8 %add_ln25, i8 43

]]></Node>
<StgValue><ssdm name="add_ln25_28"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="8">
<![CDATA[
:225 %zext_ln25_44 = zext i8 %add_ln25_28

]]></Node>
<StgValue><ssdm name="zext_ln25_44"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226 %patch_buffer_addr_43 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_44

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_43"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="96" op_0_bw="7">
<![CDATA[
:461 %new_patch_load_42 = load i7 %new_patch_addr_42

]]></Node>
<StgValue><ssdm name="new_patch_load_42"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="96">
<![CDATA[
:462 %empty_104 = trunc i96 %new_patch_load_42

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:463 %store_ln25 = store i32 %empty_104, i8 %patch_buffer_addr_42

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="96" op_0_bw="7">
<![CDATA[
:464 %new_patch_load_43 = load i7 %new_patch_addr_43

]]></Node>
<StgValue><ssdm name="new_patch_load_43"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="96">
<![CDATA[
:465 %empty_105 = trunc i96 %new_patch_load_43

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:466 %store_ln25 = store i32 %empty_105, i8 %patch_buffer_addr_43

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="96" op_0_bw="7">
<![CDATA[
:467 %new_patch_load_44 = load i7 %new_patch_addr_44

]]></Node>
<StgValue><ssdm name="new_patch_load_44"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="96" op_0_bw="7">
<![CDATA[
:470 %new_patch_load_45 = load i7 %new_patch_addr_45

]]></Node>
<StgValue><ssdm name="new_patch_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %new_patch_addr_46 = getelementptr i96 %new_patch, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="new_patch_addr_46"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %new_patch_addr_47 = getelementptr i96 %new_patch, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="new_patch_addr_47"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:227 %add_ln25_29 = add i8 %add_ln25, i8 44

]]></Node>
<StgValue><ssdm name="add_ln25_29"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
:228 %zext_ln25_45 = zext i8 %add_ln25_29

]]></Node>
<StgValue><ssdm name="zext_ln25_45"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %patch_buffer_addr_44 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_45

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_44"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:230 %add_ln25_30 = add i8 %add_ln25, i8 45

]]></Node>
<StgValue><ssdm name="add_ln25_30"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="8">
<![CDATA[
:231 %zext_ln25_46 = zext i8 %add_ln25_30

]]></Node>
<StgValue><ssdm name="zext_ln25_46"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232 %patch_buffer_addr_45 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_46

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_45"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="96" op_0_bw="7">
<![CDATA[
:467 %new_patch_load_44 = load i7 %new_patch_addr_44

]]></Node>
<StgValue><ssdm name="new_patch_load_44"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="96">
<![CDATA[
:468 %empty_106 = trunc i96 %new_patch_load_44

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:469 %store_ln25 = store i32 %empty_106, i8 %patch_buffer_addr_44

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="96" op_0_bw="7">
<![CDATA[
:470 %new_patch_load_45 = load i7 %new_patch_addr_45

]]></Node>
<StgValue><ssdm name="new_patch_load_45"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="96">
<![CDATA[
:471 %empty_107 = trunc i96 %new_patch_load_45

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:472 %store_ln25 = store i32 %empty_107, i8 %patch_buffer_addr_45

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="96" op_0_bw="7">
<![CDATA[
:473 %new_patch_load_46 = load i7 %new_patch_addr_46

]]></Node>
<StgValue><ssdm name="new_patch_load_46"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="96" op_0_bw="7">
<![CDATA[
:476 %new_patch_load_47 = load i7 %new_patch_addr_47

]]></Node>
<StgValue><ssdm name="new_patch_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="429" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %new_patch_addr_48 = getelementptr i96 %new_patch, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="new_patch_addr_48"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %new_patch_addr_49 = getelementptr i96 %new_patch, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="new_patch_addr_49"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:233 %add_ln25_31 = add i8 %add_ln25, i8 46

]]></Node>
<StgValue><ssdm name="add_ln25_31"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="8">
<![CDATA[
:234 %zext_ln25_47 = zext i8 %add_ln25_31

]]></Node>
<StgValue><ssdm name="zext_ln25_47"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %patch_buffer_addr_46 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_47

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_46"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:236 %add_ln25_32 = add i8 %add_ln25, i8 47

]]></Node>
<StgValue><ssdm name="add_ln25_32"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="8">
<![CDATA[
:237 %zext_ln25_48 = zext i8 %add_ln25_32

]]></Node>
<StgValue><ssdm name="zext_ln25_48"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238 %patch_buffer_addr_47 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_48

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_47"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="96" op_0_bw="7">
<![CDATA[
:473 %new_patch_load_46 = load i7 %new_patch_addr_46

]]></Node>
<StgValue><ssdm name="new_patch_load_46"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="96">
<![CDATA[
:474 %empty_108 = trunc i96 %new_patch_load_46

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:475 %store_ln25 = store i32 %empty_108, i8 %patch_buffer_addr_46

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="96" op_0_bw="7">
<![CDATA[
:476 %new_patch_load_47 = load i7 %new_patch_addr_47

]]></Node>
<StgValue><ssdm name="new_patch_load_47"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="96">
<![CDATA[
:477 %empty_109 = trunc i96 %new_patch_load_47

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:478 %store_ln25 = store i32 %empty_109, i8 %patch_buffer_addr_47

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="96" op_0_bw="7">
<![CDATA[
:479 %new_patch_load_48 = load i7 %new_patch_addr_48

]]></Node>
<StgValue><ssdm name="new_patch_load_48"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="96" op_0_bw="7">
<![CDATA[
:482 %new_patch_load_49 = load i7 %new_patch_addr_49

]]></Node>
<StgValue><ssdm name="new_patch_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="445" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %new_patch_addr_50 = getelementptr i96 %new_patch, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="new_patch_addr_50"/></StgValue>
</operation>

<operation id="446" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %new_patch_addr_51 = getelementptr i96 %new_patch, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="new_patch_addr_51"/></StgValue>
</operation>

<operation id="447" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:239 %add_ln25_33 = add i8 %add_ln25, i8 48

]]></Node>
<StgValue><ssdm name="add_ln25_33"/></StgValue>
</operation>

<operation id="448" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="8">
<![CDATA[
:240 %zext_ln25_49 = zext i8 %add_ln25_33

]]></Node>
<StgValue><ssdm name="zext_ln25_49"/></StgValue>
</operation>

<operation id="449" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %patch_buffer_addr_48 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_49

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_48"/></StgValue>
</operation>

<operation id="450" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:242 %add_ln25_34 = add i8 %add_ln25, i8 49

]]></Node>
<StgValue><ssdm name="add_ln25_34"/></StgValue>
</operation>

<operation id="451" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="8">
<![CDATA[
:243 %zext_ln25_50 = zext i8 %add_ln25_34

]]></Node>
<StgValue><ssdm name="zext_ln25_50"/></StgValue>
</operation>

<operation id="452" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244 %patch_buffer_addr_49 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_50

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_49"/></StgValue>
</operation>

<operation id="453" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="96" op_0_bw="7">
<![CDATA[
:479 %new_patch_load_48 = load i7 %new_patch_addr_48

]]></Node>
<StgValue><ssdm name="new_patch_load_48"/></StgValue>
</operation>

<operation id="454" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="96">
<![CDATA[
:480 %empty_110 = trunc i96 %new_patch_load_48

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="455" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:481 %store_ln25 = store i32 %empty_110, i8 %patch_buffer_addr_48

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="456" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="96" op_0_bw="7">
<![CDATA[
:482 %new_patch_load_49 = load i7 %new_patch_addr_49

]]></Node>
<StgValue><ssdm name="new_patch_load_49"/></StgValue>
</operation>

<operation id="457" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="96">
<![CDATA[
:483 %empty_111 = trunc i96 %new_patch_load_49

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="458" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:484 %store_ln25 = store i32 %empty_111, i8 %patch_buffer_addr_49

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="96" op_0_bw="7">
<![CDATA[
:485 %new_patch_load_50 = load i7 %new_patch_addr_50

]]></Node>
<StgValue><ssdm name="new_patch_load_50"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="96" op_0_bw="7">
<![CDATA[
:488 %new_patch_load_51 = load i7 %new_patch_addr_51

]]></Node>
<StgValue><ssdm name="new_patch_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %new_patch_addr_52 = getelementptr i96 %new_patch, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="new_patch_addr_52"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %new_patch_addr_53 = getelementptr i96 %new_patch, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="new_patch_addr_53"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:245 %add_ln25_35 = add i8 %add_ln25, i8 50

]]></Node>
<StgValue><ssdm name="add_ln25_35"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="8">
<![CDATA[
:246 %zext_ln25_51 = zext i8 %add_ln25_35

]]></Node>
<StgValue><ssdm name="zext_ln25_51"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %patch_buffer_addr_50 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_51

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_50"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:248 %add_ln25_36 = add i8 %add_ln25, i8 51

]]></Node>
<StgValue><ssdm name="add_ln25_36"/></StgValue>
</operation>

<operation id="467" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="8">
<![CDATA[
:249 %zext_ln25_52 = zext i8 %add_ln25_36

]]></Node>
<StgValue><ssdm name="zext_ln25_52"/></StgValue>
</operation>

<operation id="468" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250 %patch_buffer_addr_51 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_52

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_51"/></StgValue>
</operation>

<operation id="469" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="96" op_0_bw="7">
<![CDATA[
:485 %new_patch_load_50 = load i7 %new_patch_addr_50

]]></Node>
<StgValue><ssdm name="new_patch_load_50"/></StgValue>
</operation>

<operation id="470" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="96">
<![CDATA[
:486 %empty_112 = trunc i96 %new_patch_load_50

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="471" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:487 %store_ln25 = store i32 %empty_112, i8 %patch_buffer_addr_50

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="472" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="96" op_0_bw="7">
<![CDATA[
:488 %new_patch_load_51 = load i7 %new_patch_addr_51

]]></Node>
<StgValue><ssdm name="new_patch_load_51"/></StgValue>
</operation>

<operation id="473" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="96">
<![CDATA[
:489 %empty_113 = trunc i96 %new_patch_load_51

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="474" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:490 %store_ln25 = store i32 %empty_113, i8 %patch_buffer_addr_51

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="475" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="96" op_0_bw="7">
<![CDATA[
:491 %new_patch_load_52 = load i7 %new_patch_addr_52

]]></Node>
<StgValue><ssdm name="new_patch_load_52"/></StgValue>
</operation>

<operation id="476" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="96" op_0_bw="7">
<![CDATA[
:494 %new_patch_load_53 = load i7 %new_patch_addr_53

]]></Node>
<StgValue><ssdm name="new_patch_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="477" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %new_patch_addr_54 = getelementptr i96 %new_patch, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="new_patch_addr_54"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %new_patch_addr_55 = getelementptr i96 %new_patch, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="new_patch_addr_55"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:251 %add_ln25_37 = add i8 %add_ln25, i8 52

]]></Node>
<StgValue><ssdm name="add_ln25_37"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="8">
<![CDATA[
:252 %zext_ln25_53 = zext i8 %add_ln25_37

]]></Node>
<StgValue><ssdm name="zext_ln25_53"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %patch_buffer_addr_52 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_53

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_52"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:254 %add_ln25_38 = add i8 %add_ln25, i8 53

]]></Node>
<StgValue><ssdm name="add_ln25_38"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="8">
<![CDATA[
:255 %zext_ln25_54 = zext i8 %add_ln25_38

]]></Node>
<StgValue><ssdm name="zext_ln25_54"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256 %patch_buffer_addr_53 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_54

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_53"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="96" op_0_bw="7">
<![CDATA[
:491 %new_patch_load_52 = load i7 %new_patch_addr_52

]]></Node>
<StgValue><ssdm name="new_patch_load_52"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="96">
<![CDATA[
:492 %empty_114 = trunc i96 %new_patch_load_52

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:493 %store_ln25 = store i32 %empty_114, i8 %patch_buffer_addr_52

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="96" op_0_bw="7">
<![CDATA[
:494 %new_patch_load_53 = load i7 %new_patch_addr_53

]]></Node>
<StgValue><ssdm name="new_patch_load_53"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="96">
<![CDATA[
:495 %empty_115 = trunc i96 %new_patch_load_53

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:496 %store_ln25 = store i32 %empty_115, i8 %patch_buffer_addr_53

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="96" op_0_bw="7">
<![CDATA[
:497 %new_patch_load_54 = load i7 %new_patch_addr_54

]]></Node>
<StgValue><ssdm name="new_patch_load_54"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="96" op_0_bw="7">
<![CDATA[
:500 %new_patch_load_55 = load i7 %new_patch_addr_55

]]></Node>
<StgValue><ssdm name="new_patch_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="493" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %new_patch_addr_56 = getelementptr i96 %new_patch, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="new_patch_addr_56"/></StgValue>
</operation>

<operation id="494" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %new_patch_addr_57 = getelementptr i96 %new_patch, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="new_patch_addr_57"/></StgValue>
</operation>

<operation id="495" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:257 %add_ln25_39 = add i8 %add_ln25, i8 54

]]></Node>
<StgValue><ssdm name="add_ln25_39"/></StgValue>
</operation>

<operation id="496" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
:258 %zext_ln25_55 = zext i8 %add_ln25_39

]]></Node>
<StgValue><ssdm name="zext_ln25_55"/></StgValue>
</operation>

<operation id="497" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %patch_buffer_addr_54 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_55

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_54"/></StgValue>
</operation>

<operation id="498" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:260 %add_ln25_40 = add i8 %add_ln25, i8 55

]]></Node>
<StgValue><ssdm name="add_ln25_40"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
:261 %zext_ln25_56 = zext i8 %add_ln25_40

]]></Node>
<StgValue><ssdm name="zext_ln25_56"/></StgValue>
</operation>

<operation id="500" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %patch_buffer_addr_55 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_56

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_55"/></StgValue>
</operation>

<operation id="501" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="96" op_0_bw="7">
<![CDATA[
:497 %new_patch_load_54 = load i7 %new_patch_addr_54

]]></Node>
<StgValue><ssdm name="new_patch_load_54"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="96">
<![CDATA[
:498 %empty_116 = trunc i96 %new_patch_load_54

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:499 %store_ln25 = store i32 %empty_116, i8 %patch_buffer_addr_54

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="96" op_0_bw="7">
<![CDATA[
:500 %new_patch_load_55 = load i7 %new_patch_addr_55

]]></Node>
<StgValue><ssdm name="new_patch_load_55"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="96">
<![CDATA[
:501 %empty_117 = trunc i96 %new_patch_load_55

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:502 %store_ln25 = store i32 %empty_117, i8 %patch_buffer_addr_55

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="96" op_0_bw="7">
<![CDATA[
:503 %new_patch_load_56 = load i7 %new_patch_addr_56

]]></Node>
<StgValue><ssdm name="new_patch_load_56"/></StgValue>
</operation>

<operation id="508" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="96" op_0_bw="7">
<![CDATA[
:506 %new_patch_load_57 = load i7 %new_patch_addr_57

]]></Node>
<StgValue><ssdm name="new_patch_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %new_patch_addr_58 = getelementptr i96 %new_patch, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="new_patch_addr_58"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %new_patch_addr_59 = getelementptr i96 %new_patch, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="new_patch_addr_59"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:263 %add_ln25_41 = add i8 %add_ln25, i8 56

]]></Node>
<StgValue><ssdm name="add_ln25_41"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
:264 %zext_ln25_57 = zext i8 %add_ln25_41

]]></Node>
<StgValue><ssdm name="zext_ln25_57"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %patch_buffer_addr_56 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_57

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_56"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:266 %add_ln25_42 = add i8 %add_ln25, i8 57

]]></Node>
<StgValue><ssdm name="add_ln25_42"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
:267 %zext_ln25_58 = zext i8 %add_ln25_42

]]></Node>
<StgValue><ssdm name="zext_ln25_58"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268 %patch_buffer_addr_57 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_58

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_57"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="96" op_0_bw="7">
<![CDATA[
:503 %new_patch_load_56 = load i7 %new_patch_addr_56

]]></Node>
<StgValue><ssdm name="new_patch_load_56"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="96">
<![CDATA[
:504 %empty_118 = trunc i96 %new_patch_load_56

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:505 %store_ln25 = store i32 %empty_118, i8 %patch_buffer_addr_56

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="96" op_0_bw="7">
<![CDATA[
:506 %new_patch_load_57 = load i7 %new_patch_addr_57

]]></Node>
<StgValue><ssdm name="new_patch_load_57"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="96">
<![CDATA[
:507 %empty_119 = trunc i96 %new_patch_load_57

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:508 %store_ln25 = store i32 %empty_119, i8 %patch_buffer_addr_57

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="96" op_0_bw="7">
<![CDATA[
:509 %new_patch_load_58 = load i7 %new_patch_addr_58

]]></Node>
<StgValue><ssdm name="new_patch_load_58"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="96" op_0_bw="7">
<![CDATA[
:512 %new_patch_load_59 = load i7 %new_patch_addr_59

]]></Node>
<StgValue><ssdm name="new_patch_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %new_patch_addr_60 = getelementptr i96 %new_patch, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="new_patch_addr_60"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %new_patch_addr_61 = getelementptr i96 %new_patch, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="new_patch_addr_61"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:269 %add_ln25_43 = add i8 %add_ln25, i8 58

]]></Node>
<StgValue><ssdm name="add_ln25_43"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
:270 %zext_ln25_59 = zext i8 %add_ln25_43

]]></Node>
<StgValue><ssdm name="zext_ln25_59"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %patch_buffer_addr_58 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_59

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_58"/></StgValue>
</operation>

<operation id="530" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:272 %add_ln25_44 = add i8 %add_ln25, i8 59

]]></Node>
<StgValue><ssdm name="add_ln25_44"/></StgValue>
</operation>

<operation id="531" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
:273 %zext_ln25_60 = zext i8 %add_ln25_44

]]></Node>
<StgValue><ssdm name="zext_ln25_60"/></StgValue>
</operation>

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274 %patch_buffer_addr_59 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_60

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_59"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="96" op_0_bw="7">
<![CDATA[
:509 %new_patch_load_58 = load i7 %new_patch_addr_58

]]></Node>
<StgValue><ssdm name="new_patch_load_58"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="96">
<![CDATA[
:510 %empty_120 = trunc i96 %new_patch_load_58

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:511 %store_ln25 = store i32 %empty_120, i8 %patch_buffer_addr_58

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="96" op_0_bw="7">
<![CDATA[
:512 %new_patch_load_59 = load i7 %new_patch_addr_59

]]></Node>
<StgValue><ssdm name="new_patch_load_59"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="96">
<![CDATA[
:513 %empty_121 = trunc i96 %new_patch_load_59

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:514 %store_ln25 = store i32 %empty_121, i8 %patch_buffer_addr_59

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="96" op_0_bw="7">
<![CDATA[
:515 %new_patch_load_60 = load i7 %new_patch_addr_60

]]></Node>
<StgValue><ssdm name="new_patch_load_60"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="96" op_0_bw="7">
<![CDATA[
:518 %new_patch_load_61 = load i7 %new_patch_addr_61

]]></Node>
<StgValue><ssdm name="new_patch_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %new_patch_addr_62 = getelementptr i96 %new_patch, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="new_patch_addr_62"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %new_patch_addr_63 = getelementptr i96 %new_patch, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="new_patch_addr_63"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:275 %add_ln25_45 = add i8 %add_ln25, i8 60

]]></Node>
<StgValue><ssdm name="add_ln25_45"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="8">
<![CDATA[
:276 %zext_ln25_61 = zext i8 %add_ln25_45

]]></Node>
<StgValue><ssdm name="zext_ln25_61"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %patch_buffer_addr_60 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_61

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_60"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:278 %add_ln25_46 = add i8 %add_ln25, i8 61

]]></Node>
<StgValue><ssdm name="add_ln25_46"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="8">
<![CDATA[
:279 %zext_ln25_62 = zext i8 %add_ln25_46

]]></Node>
<StgValue><ssdm name="zext_ln25_62"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %patch_buffer_addr_61 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_62

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_61"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="96" op_0_bw="7">
<![CDATA[
:515 %new_patch_load_60 = load i7 %new_patch_addr_60

]]></Node>
<StgValue><ssdm name="new_patch_load_60"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="96">
<![CDATA[
:516 %empty_122 = trunc i96 %new_patch_load_60

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:517 %store_ln25 = store i32 %empty_122, i8 %patch_buffer_addr_60

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="96" op_0_bw="7">
<![CDATA[
:518 %new_patch_load_61 = load i7 %new_patch_addr_61

]]></Node>
<StgValue><ssdm name="new_patch_load_61"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="96">
<![CDATA[
:519 %empty_123 = trunc i96 %new_patch_load_61

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:520 %store_ln25 = store i32 %empty_123, i8 %patch_buffer_addr_61

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="96" op_0_bw="7">
<![CDATA[
:521 %new_patch_load_62 = load i7 %new_patch_addr_62

]]></Node>
<StgValue><ssdm name="new_patch_load_62"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="96" op_0_bw="7">
<![CDATA[
:524 %new_patch_load_63 = load i7 %new_patch_addr_63

]]></Node>
<StgValue><ssdm name="new_patch_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="557" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %new_patch_addr_64 = getelementptr i96 %new_patch, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="new_patch_addr_64"/></StgValue>
</operation>

<operation id="558" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %new_patch_addr_65 = getelementptr i96 %new_patch, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="new_patch_addr_65"/></StgValue>
</operation>

<operation id="559" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:281 %add_ln25_47 = add i8 %add_ln25, i8 62

]]></Node>
<StgValue><ssdm name="add_ln25_47"/></StgValue>
</operation>

<operation id="560" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="8">
<![CDATA[
:282 %zext_ln25_63 = zext i8 %add_ln25_47

]]></Node>
<StgValue><ssdm name="zext_ln25_63"/></StgValue>
</operation>

<operation id="561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %patch_buffer_addr_62 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_63

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_62"/></StgValue>
</operation>

<operation id="562" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:284 %add_ln25_48 = add i8 %add_ln25, i8 63

]]></Node>
<StgValue><ssdm name="add_ln25_48"/></StgValue>
</operation>

<operation id="563" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="8">
<![CDATA[
:285 %zext_ln25_64 = zext i8 %add_ln25_48

]]></Node>
<StgValue><ssdm name="zext_ln25_64"/></StgValue>
</operation>

<operation id="564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286 %patch_buffer_addr_63 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_64

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_63"/></StgValue>
</operation>

<operation id="565" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="96" op_0_bw="7">
<![CDATA[
:521 %new_patch_load_62 = load i7 %new_patch_addr_62

]]></Node>
<StgValue><ssdm name="new_patch_load_62"/></StgValue>
</operation>

<operation id="566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="96">
<![CDATA[
:522 %empty_124 = trunc i96 %new_patch_load_62

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="567" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:523 %store_ln25 = store i32 %empty_124, i8 %patch_buffer_addr_62

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="568" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="96" op_0_bw="7">
<![CDATA[
:524 %new_patch_load_63 = load i7 %new_patch_addr_63

]]></Node>
<StgValue><ssdm name="new_patch_load_63"/></StgValue>
</operation>

<operation id="569" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="96">
<![CDATA[
:525 %empty_125 = trunc i96 %new_patch_load_63

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="570" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:526 %store_ln25 = store i32 %empty_125, i8 %patch_buffer_addr_63

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="571" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="96" op_0_bw="7">
<![CDATA[
:527 %new_patch_load_64 = load i7 %new_patch_addr_64

]]></Node>
<StgValue><ssdm name="new_patch_load_64"/></StgValue>
</operation>

<operation id="572" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="96" op_0_bw="7">
<![CDATA[
:530 %new_patch_load_65 = load i7 %new_patch_addr_65

]]></Node>
<StgValue><ssdm name="new_patch_load_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="573" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %new_patch_addr_66 = getelementptr i96 %new_patch, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="new_patch_addr_66"/></StgValue>
</operation>

<operation id="574" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %new_patch_addr_67 = getelementptr i96 %new_patch, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="new_patch_addr_67"/></StgValue>
</operation>

<operation id="575" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:287 %add_ln25_49 = add i8 %add_ln25, i8 64

]]></Node>
<StgValue><ssdm name="add_ln25_49"/></StgValue>
</operation>

<operation id="576" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
:288 %zext_ln25_65 = zext i8 %add_ln25_49

]]></Node>
<StgValue><ssdm name="zext_ln25_65"/></StgValue>
</operation>

<operation id="577" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %patch_buffer_addr_64 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_65

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_64"/></StgValue>
</operation>

<operation id="578" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:290 %add_ln25_50 = add i8 %add_ln25, i8 65

]]></Node>
<StgValue><ssdm name="add_ln25_50"/></StgValue>
</operation>

<operation id="579" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="8">
<![CDATA[
:291 %zext_ln25_66 = zext i8 %add_ln25_50

]]></Node>
<StgValue><ssdm name="zext_ln25_66"/></StgValue>
</operation>

<operation id="580" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292 %patch_buffer_addr_65 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_66

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_65"/></StgValue>
</operation>

<operation id="581" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="96" op_0_bw="7">
<![CDATA[
:527 %new_patch_load_64 = load i7 %new_patch_addr_64

]]></Node>
<StgValue><ssdm name="new_patch_load_64"/></StgValue>
</operation>

<operation id="582" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="96">
<![CDATA[
:528 %empty_126 = trunc i96 %new_patch_load_64

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="583" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:529 %store_ln25 = store i32 %empty_126, i8 %patch_buffer_addr_64

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="584" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="96" op_0_bw="7">
<![CDATA[
:530 %new_patch_load_65 = load i7 %new_patch_addr_65

]]></Node>
<StgValue><ssdm name="new_patch_load_65"/></StgValue>
</operation>

<operation id="585" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="96">
<![CDATA[
:531 %empty_127 = trunc i96 %new_patch_load_65

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="586" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:532 %store_ln25 = store i32 %empty_127, i8 %patch_buffer_addr_65

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="587" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="96" op_0_bw="7">
<![CDATA[
:533 %new_patch_load_66 = load i7 %new_patch_addr_66

]]></Node>
<StgValue><ssdm name="new_patch_load_66"/></StgValue>
</operation>

<operation id="588" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="96" op_0_bw="7">
<![CDATA[
:536 %new_patch_load_67 = load i7 %new_patch_addr_67

]]></Node>
<StgValue><ssdm name="new_patch_load_67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %new_patch_addr_68 = getelementptr i96 %new_patch, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="new_patch_addr_68"/></StgValue>
</operation>

<operation id="590" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %new_patch_addr_69 = getelementptr i96 %new_patch, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="new_patch_addr_69"/></StgValue>
</operation>

<operation id="591" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:293 %add_ln25_51 = add i8 %add_ln25, i8 66

]]></Node>
<StgValue><ssdm name="add_ln25_51"/></StgValue>
</operation>

<operation id="592" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="8">
<![CDATA[
:294 %zext_ln25_67 = zext i8 %add_ln25_51

]]></Node>
<StgValue><ssdm name="zext_ln25_67"/></StgValue>
</operation>

<operation id="593" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %patch_buffer_addr_66 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_67

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_66"/></StgValue>
</operation>

<operation id="594" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:296 %add_ln25_52 = add i8 %add_ln25, i8 67

]]></Node>
<StgValue><ssdm name="add_ln25_52"/></StgValue>
</operation>

<operation id="595" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="8">
<![CDATA[
:297 %zext_ln25_68 = zext i8 %add_ln25_52

]]></Node>
<StgValue><ssdm name="zext_ln25_68"/></StgValue>
</operation>

<operation id="596" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298 %patch_buffer_addr_67 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_68

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_67"/></StgValue>
</operation>

<operation id="597" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="96" op_0_bw="7">
<![CDATA[
:533 %new_patch_load_66 = load i7 %new_patch_addr_66

]]></Node>
<StgValue><ssdm name="new_patch_load_66"/></StgValue>
</operation>

<operation id="598" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="96">
<![CDATA[
:534 %empty_128 = trunc i96 %new_patch_load_66

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="599" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:535 %store_ln25 = store i32 %empty_128, i8 %patch_buffer_addr_66

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="600" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="96" op_0_bw="7">
<![CDATA[
:536 %new_patch_load_67 = load i7 %new_patch_addr_67

]]></Node>
<StgValue><ssdm name="new_patch_load_67"/></StgValue>
</operation>

<operation id="601" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="96">
<![CDATA[
:537 %empty_129 = trunc i96 %new_patch_load_67

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="602" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:538 %store_ln25 = store i32 %empty_129, i8 %patch_buffer_addr_67

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="603" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="96" op_0_bw="7">
<![CDATA[
:539 %new_patch_load_68 = load i7 %new_patch_addr_68

]]></Node>
<StgValue><ssdm name="new_patch_load_68"/></StgValue>
</operation>

<operation id="604" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="96" op_0_bw="7">
<![CDATA[
:542 %new_patch_load_69 = load i7 %new_patch_addr_69

]]></Node>
<StgValue><ssdm name="new_patch_load_69"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="605" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %new_patch_addr_70 = getelementptr i96 %new_patch, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="new_patch_addr_70"/></StgValue>
</operation>

<operation id="606" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %new_patch_addr_71 = getelementptr i96 %new_patch, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="new_patch_addr_71"/></StgValue>
</operation>

<operation id="607" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:299 %add_ln25_53 = add i8 %add_ln25, i8 68

]]></Node>
<StgValue><ssdm name="add_ln25_53"/></StgValue>
</operation>

<operation id="608" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="8">
<![CDATA[
:300 %zext_ln25_69 = zext i8 %add_ln25_53

]]></Node>
<StgValue><ssdm name="zext_ln25_69"/></StgValue>
</operation>

<operation id="609" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %patch_buffer_addr_68 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_69

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_68"/></StgValue>
</operation>

<operation id="610" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:302 %add_ln25_54 = add i8 %add_ln25, i8 69

]]></Node>
<StgValue><ssdm name="add_ln25_54"/></StgValue>
</operation>

<operation id="611" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
:303 %zext_ln25_70 = zext i8 %add_ln25_54

]]></Node>
<StgValue><ssdm name="zext_ln25_70"/></StgValue>
</operation>

<operation id="612" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304 %patch_buffer_addr_69 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_70

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_69"/></StgValue>
</operation>

<operation id="613" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="96" op_0_bw="7">
<![CDATA[
:539 %new_patch_load_68 = load i7 %new_patch_addr_68

]]></Node>
<StgValue><ssdm name="new_patch_load_68"/></StgValue>
</operation>

<operation id="614" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="96">
<![CDATA[
:540 %empty_130 = trunc i96 %new_patch_load_68

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="615" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:541 %store_ln25 = store i32 %empty_130, i8 %patch_buffer_addr_68

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="616" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="96" op_0_bw="7">
<![CDATA[
:542 %new_patch_load_69 = load i7 %new_patch_addr_69

]]></Node>
<StgValue><ssdm name="new_patch_load_69"/></StgValue>
</operation>

<operation id="617" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="96">
<![CDATA[
:543 %empty_131 = trunc i96 %new_patch_load_69

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="618" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:544 %store_ln25 = store i32 %empty_131, i8 %patch_buffer_addr_69

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="619" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="96" op_0_bw="7">
<![CDATA[
:545 %new_patch_load_70 = load i7 %new_patch_addr_70

]]></Node>
<StgValue><ssdm name="new_patch_load_70"/></StgValue>
</operation>

<operation id="620" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="96" op_0_bw="7">
<![CDATA[
:548 %new_patch_load_71 = load i7 %new_patch_addr_71

]]></Node>
<StgValue><ssdm name="new_patch_load_71"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="621" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %new_patch_addr_72 = getelementptr i96 %new_patch, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="new_patch_addr_72"/></StgValue>
</operation>

<operation id="622" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %new_patch_addr_73 = getelementptr i96 %new_patch, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="new_patch_addr_73"/></StgValue>
</operation>

<operation id="623" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:305 %add_ln25_55 = add i8 %add_ln25, i8 70

]]></Node>
<StgValue><ssdm name="add_ln25_55"/></StgValue>
</operation>

<operation id="624" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
:306 %zext_ln25_71 = zext i8 %add_ln25_55

]]></Node>
<StgValue><ssdm name="zext_ln25_71"/></StgValue>
</operation>

<operation id="625" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %patch_buffer_addr_70 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_71

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_70"/></StgValue>
</operation>

<operation id="626" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:308 %add_ln25_56 = add i8 %add_ln25, i8 71

]]></Node>
<StgValue><ssdm name="add_ln25_56"/></StgValue>
</operation>

<operation id="627" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="8">
<![CDATA[
:309 %zext_ln25_72 = zext i8 %add_ln25_56

]]></Node>
<StgValue><ssdm name="zext_ln25_72"/></StgValue>
</operation>

<operation id="628" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310 %patch_buffer_addr_71 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_72

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_71"/></StgValue>
</operation>

<operation id="629" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="96" op_0_bw="7">
<![CDATA[
:545 %new_patch_load_70 = load i7 %new_patch_addr_70

]]></Node>
<StgValue><ssdm name="new_patch_load_70"/></StgValue>
</operation>

<operation id="630" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="96">
<![CDATA[
:546 %empty_132 = trunc i96 %new_patch_load_70

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="631" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:547 %store_ln25 = store i32 %empty_132, i8 %patch_buffer_addr_70

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="632" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="96" op_0_bw="7">
<![CDATA[
:548 %new_patch_load_71 = load i7 %new_patch_addr_71

]]></Node>
<StgValue><ssdm name="new_patch_load_71"/></StgValue>
</operation>

<operation id="633" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="96">
<![CDATA[
:549 %empty_133 = trunc i96 %new_patch_load_71

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="634" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:550 %store_ln25 = store i32 %empty_133, i8 %patch_buffer_addr_71

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="635" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="96" op_0_bw="7">
<![CDATA[
:551 %new_patch_load_72 = load i7 %new_patch_addr_72

]]></Node>
<StgValue><ssdm name="new_patch_load_72"/></StgValue>
</operation>

<operation id="636" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="96" op_0_bw="7">
<![CDATA[
:554 %new_patch_load_73 = load i7 %new_patch_addr_73

]]></Node>
<StgValue><ssdm name="new_patch_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="637" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %new_patch_addr_74 = getelementptr i96 %new_patch, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="new_patch_addr_74"/></StgValue>
</operation>

<operation id="638" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %new_patch_addr_75 = getelementptr i96 %new_patch, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="new_patch_addr_75"/></StgValue>
</operation>

<operation id="639" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:311 %add_ln25_57 = add i8 %add_ln25, i8 72

]]></Node>
<StgValue><ssdm name="add_ln25_57"/></StgValue>
</operation>

<operation id="640" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="8">
<![CDATA[
:312 %zext_ln25_73 = zext i8 %add_ln25_57

]]></Node>
<StgValue><ssdm name="zext_ln25_73"/></StgValue>
</operation>

<operation id="641" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313 %patch_buffer_addr_72 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_73

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_72"/></StgValue>
</operation>

<operation id="642" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:314 %add_ln25_58 = add i8 %add_ln25, i8 73

]]></Node>
<StgValue><ssdm name="add_ln25_58"/></StgValue>
</operation>

<operation id="643" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="8">
<![CDATA[
:315 %zext_ln25_74 = zext i8 %add_ln25_58

]]></Node>
<StgValue><ssdm name="zext_ln25_74"/></StgValue>
</operation>

<operation id="644" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316 %patch_buffer_addr_73 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_74

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_73"/></StgValue>
</operation>

<operation id="645" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="96" op_0_bw="7">
<![CDATA[
:551 %new_patch_load_72 = load i7 %new_patch_addr_72

]]></Node>
<StgValue><ssdm name="new_patch_load_72"/></StgValue>
</operation>

<operation id="646" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="96">
<![CDATA[
:552 %empty_134 = trunc i96 %new_patch_load_72

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="647" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:553 %store_ln25 = store i32 %empty_134, i8 %patch_buffer_addr_72

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="648" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="96" op_0_bw="7">
<![CDATA[
:554 %new_patch_load_73 = load i7 %new_patch_addr_73

]]></Node>
<StgValue><ssdm name="new_patch_load_73"/></StgValue>
</operation>

<operation id="649" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="96">
<![CDATA[
:555 %empty_135 = trunc i96 %new_patch_load_73

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="650" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:556 %store_ln25 = store i32 %empty_135, i8 %patch_buffer_addr_73

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="651" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="96" op_0_bw="7">
<![CDATA[
:557 %new_patch_load_74 = load i7 %new_patch_addr_74

]]></Node>
<StgValue><ssdm name="new_patch_load_74"/></StgValue>
</operation>

<operation id="652" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="96" op_0_bw="7">
<![CDATA[
:560 %new_patch_load_75 = load i7 %new_patch_addr_75

]]></Node>
<StgValue><ssdm name="new_patch_load_75"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="653" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %new_patch_addr_76 = getelementptr i96 %new_patch, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="new_patch_addr_76"/></StgValue>
</operation>

<operation id="654" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %new_patch_addr_77 = getelementptr i96 %new_patch, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="new_patch_addr_77"/></StgValue>
</operation>

<operation id="655" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:317 %add_ln25_59 = add i8 %add_ln25, i8 74

]]></Node>
<StgValue><ssdm name="add_ln25_59"/></StgValue>
</operation>

<operation id="656" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="8">
<![CDATA[
:318 %zext_ln25_75 = zext i8 %add_ln25_59

]]></Node>
<StgValue><ssdm name="zext_ln25_75"/></StgValue>
</operation>

<operation id="657" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319 %patch_buffer_addr_74 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_75

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_74"/></StgValue>
</operation>

<operation id="658" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:320 %add_ln25_60 = add i8 %add_ln25, i8 75

]]></Node>
<StgValue><ssdm name="add_ln25_60"/></StgValue>
</operation>

<operation id="659" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="8">
<![CDATA[
:321 %zext_ln25_76 = zext i8 %add_ln25_60

]]></Node>
<StgValue><ssdm name="zext_ln25_76"/></StgValue>
</operation>

<operation id="660" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322 %patch_buffer_addr_75 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_76

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_75"/></StgValue>
</operation>

<operation id="661" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="96" op_0_bw="7">
<![CDATA[
:557 %new_patch_load_74 = load i7 %new_patch_addr_74

]]></Node>
<StgValue><ssdm name="new_patch_load_74"/></StgValue>
</operation>

<operation id="662" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="96">
<![CDATA[
:558 %empty_136 = trunc i96 %new_patch_load_74

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="663" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:559 %store_ln25 = store i32 %empty_136, i8 %patch_buffer_addr_74

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="664" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="96" op_0_bw="7">
<![CDATA[
:560 %new_patch_load_75 = load i7 %new_patch_addr_75

]]></Node>
<StgValue><ssdm name="new_patch_load_75"/></StgValue>
</operation>

<operation id="665" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="96">
<![CDATA[
:561 %empty_137 = trunc i96 %new_patch_load_75

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="666" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:562 %store_ln25 = store i32 %empty_137, i8 %patch_buffer_addr_75

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="667" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="96" op_0_bw="7">
<![CDATA[
:563 %new_patch_load_76 = load i7 %new_patch_addr_76

]]></Node>
<StgValue><ssdm name="new_patch_load_76"/></StgValue>
</operation>

<operation id="668" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="96" op_0_bw="7">
<![CDATA[
:566 %new_patch_load_77 = load i7 %new_patch_addr_77

]]></Node>
<StgValue><ssdm name="new_patch_load_77"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="669" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %new_patch_addr_78 = getelementptr i96 %new_patch, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="new_patch_addr_78"/></StgValue>
</operation>

<operation id="670" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="96" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %new_patch_addr_79 = getelementptr i96 %new_patch, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="new_patch_addr_79"/></StgValue>
</operation>

<operation id="671" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:323 %add_ln25_61 = add i8 %add_ln25, i8 76

]]></Node>
<StgValue><ssdm name="add_ln25_61"/></StgValue>
</operation>

<operation id="672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="8">
<![CDATA[
:324 %zext_ln25_77 = zext i8 %add_ln25_61

]]></Node>
<StgValue><ssdm name="zext_ln25_77"/></StgValue>
</operation>

<operation id="673" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325 %patch_buffer_addr_76 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_77

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_76"/></StgValue>
</operation>

<operation id="674" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:326 %add_ln25_62 = add i8 %add_ln25, i8 77

]]></Node>
<StgValue><ssdm name="add_ln25_62"/></StgValue>
</operation>

<operation id="675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="8">
<![CDATA[
:327 %zext_ln25_78 = zext i8 %add_ln25_62

]]></Node>
<StgValue><ssdm name="zext_ln25_78"/></StgValue>
</operation>

<operation id="676" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328 %patch_buffer_addr_77 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_78

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_77"/></StgValue>
</operation>

<operation id="677" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="96" op_0_bw="7">
<![CDATA[
:563 %new_patch_load_76 = load i7 %new_patch_addr_76

]]></Node>
<StgValue><ssdm name="new_patch_load_76"/></StgValue>
</operation>

<operation id="678" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="96">
<![CDATA[
:564 %empty_138 = trunc i96 %new_patch_load_76

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="679" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:565 %store_ln25 = store i32 %empty_138, i8 %patch_buffer_addr_76

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="680" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="96" op_0_bw="7">
<![CDATA[
:566 %new_patch_load_77 = load i7 %new_patch_addr_77

]]></Node>
<StgValue><ssdm name="new_patch_load_77"/></StgValue>
</operation>

<operation id="681" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="96">
<![CDATA[
:567 %empty_139 = trunc i96 %new_patch_load_77

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="682" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:568 %store_ln25 = store i32 %empty_139, i8 %patch_buffer_addr_77

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="683" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="96" op_0_bw="7">
<![CDATA[
:569 %new_patch_load_78 = load i7 %new_patch_addr_78

]]></Node>
<StgValue><ssdm name="new_patch_load_78"/></StgValue>
</operation>

<operation id="684" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="96" op_0_bw="7">
<![CDATA[
:572 %new_patch_load_79 = load i7 %new_patch_addr_79

]]></Node>
<StgValue><ssdm name="new_patch_load_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="685" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:329 %add_ln25_63 = add i8 %add_ln25, i8 78

]]></Node>
<StgValue><ssdm name="add_ln25_63"/></StgValue>
</operation>

<operation id="686" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="8">
<![CDATA[
:330 %zext_ln25_79 = zext i8 %add_ln25_63

]]></Node>
<StgValue><ssdm name="zext_ln25_79"/></StgValue>
</operation>

<operation id="687" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331 %patch_buffer_addr_78 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_79

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_78"/></StgValue>
</operation>

<operation id="688" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:332 %add_ln25_64 = add i8 %add_ln25, i8 79

]]></Node>
<StgValue><ssdm name="add_ln25_64"/></StgValue>
</operation>

<operation id="689" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="8">
<![CDATA[
:333 %zext_ln25_80 = zext i8 %add_ln25_64

]]></Node>
<StgValue><ssdm name="zext_ln25_80"/></StgValue>
</operation>

<operation id="690" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334 %patch_buffer_addr_79 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln25_80

]]></Node>
<StgValue><ssdm name="patch_buffer_addr_79"/></StgValue>
</operation>

<operation id="691" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="96" op_0_bw="7">
<![CDATA[
:569 %new_patch_load_78 = load i7 %new_patch_addr_78

]]></Node>
<StgValue><ssdm name="new_patch_load_78"/></StgValue>
</operation>

<operation id="692" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="96">
<![CDATA[
:570 %empty_140 = trunc i96 %new_patch_load_78

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="693" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:571 %store_ln25 = store i32 %empty_140, i8 %patch_buffer_addr_78

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="694" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="96" op_0_bw="7">
<![CDATA[
:572 %new_patch_load_79 = load i7 %new_patch_addr_79

]]></Node>
<StgValue><ssdm name="new_patch_load_79"/></StgValue>
</operation>

<operation id="695" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="96">
<![CDATA[
:573 %empty_141 = trunc i96 %new_patch_load_79

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="696" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:574 %store_ln25 = store i32 %empty_141, i8 %patch_buffer_addr_79

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="697" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0">
<![CDATA[
:575 %ret_ln29 = ret

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
