Running: /afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /afs/ir.stanford.edu/class/ee108/groups/8/final_project/new_mcu_tb_isim_beh.exe -prj /afs/ir.stanford.edu/class/ee108/groups/8/final_project/new_mcu_tb_beh.prj work.new_mcu_tb work.glbl 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/8/final_project/ff_lib.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/8/final_project/new_mcu.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee108/groups/8/final_project/new_mcu_tb.v" into library work
Analyzing Verilog file "/afs/ir.stanford.edu/class/ee/xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94640 KB
Fuse CPU Usage: 980 ms
Compiling module dff(WIDTH=4)
Compiling module dff
Compiling module new_mcu
Compiling module new_mcu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /afs/ir.stanford.edu/class/ee108/groups/8/final_project/new_mcu_tb_isim_beh.exe
Fuse Memory Usage: 392684 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 420 ms
