Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: lab3top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : lab3top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/cool.v" in library work
Compiling verilog file "ipcore_dir/alright.v" in library work
Module <cool> compiled
Compiling verilog file "lab3top.v" in library work
Module <alright> compiled
Module <rds> compiled
Module <lab3top> compiled
Module <ACLink> compiled
No errors in compilation
Analysis of file <"lab3top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3top> in library <work> with parameters.
	ALRIGHT = "00000000000000001001010011010001"
	COOL = "00000000000000001011000010001000"

Analyzing hierarchy for module <rds> in library <work>.

Analyzing hierarchy for module <ACLink> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3top>.
	ALRIGHT = 32'sb00000000000000001001010011010001
	COOL = 32'sb00000000000000001011000010001000
Module <lab3top> is correct for synthesis.
 
Analyzing module <rds> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/alright.v" line 41: Instantiating black box module <alright>.
WARNING:Xst:2211 - "ipcore_dir/cool.v" line 49: Instantiating black box module <cool>.
Module <rds> is correct for synthesis.
 
Analyzing module <ACLink> in library <work>.
Module <ACLink> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ACLink>.
    Related source file is "lab3top.v".
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 256-to-1 multiplexer for signal <ac97_sdata_out>.
    Found 8-bit comparator less for signal <ac97_sync$cmp_lt0000> created at line 386.
    Found 8-bit up counter for signal <curbit>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ACLink> synthesized.


Synthesizing Unit <rds>.
    Related source file is "lab3top.v".
WARNING:Xst:647 - Input <a<17:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <rds> synthesized.


Synthesizing Unit <lab3top>.
    Related source file is "lab3top.v".
INFO:Xst:1799 - State 111 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | AUDIO_BIT_CLK             (rising_edge)        |
    | Clock enable       | strobe                    (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit up counter for signal <addrreg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <lab3top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 18-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 100
 100   | 010
 101   | 101
 110   | 110
 111   | unreached
-------------------
Reading core <ipcore_dir/alright.ngc>.
Reading core <ipcore_dir/cool.ngc>.
Loading core <alright> for timing and area information for instance <mem_alright>.
Loading core <cool> for timing and area information for instance <mem_cool>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Comparators                                          : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab3top> ...

Optimizing unit <rds> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3top, actual ratio is 0.
FlipFlop addrreg_14 has been replicated 1 time(s)
FlipFlop addrreg_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3top.ngr
Top Level Output File Name         : lab3top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 282
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 24
#      LUT2                        : 8
#      LUT3                        : 29
#      LUT4                        : 45
#      LUT5                        : 42
#      LUT6                        : 68
#      MUXCY                       : 24
#      MUXF7                       : 6
#      VCC                         : 3
#      XORCY                       : 26
# FlipFlops/Latches                : 41
#      FD                          : 8
#      FDE                         : 13
#      FDR                         : 20
# RAMS                             : 43
#      RAMB18                      : 5
#      RAMB36_EXP                  : 38
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  69120     0%  
 Number of Slice LUTs:                  220  out of  69120     0%  
    Number used as Logic:               220  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    232
   Number with an unused Flip Flop:     191  out of    232    82%  
   Number with an unused LUT:            12  out of    232     5%  
   Number of fully used LUT-FF pairs:    29  out of    232    12%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of    640     2%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               41  out of    148    27%  
    Number using Block RAM only:         41
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
AUDIO_BIT_CLK                      | BUFGP                                                                                                                                    | 84    |
rds0/mem_cool/N1                   | NONE(rds0/mem_cool/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)   | 23    |
rds0/mem_alright/N1                | NONE(rds0/mem_alright/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 20    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                 | Buffer(FF name)                                                                                                                          | Load  |
-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
rds0/mem_cool/N1(rds0/mem_cool/XST_GND:G)      | NONE(rds0/mem_cool/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)   | 168   |
rds0/mem_alright/N1(rds0/mem_alright/XST_GND:G)| NONE(rds0/mem_alright/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 136   |
-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.668ns (Maximum Frequency: 272.628MHz)
   Minimum input arrival time before clock: 2.656ns
   Maximum output required time after clock: 11.240ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AUDIO_BIT_CLK'
  Clock period: 3.668ns (frequency: 272.628MHz)
  Total number of paths / destination ports: 2662 / 1218
-------------------------------------------------------------------------
Delay:               3.668ns (Levels of Logic = 4)
  Source:            addrreg_16 (FF)
  Destination:       addrreg_0 (FF)
  Source Clock:      AUDIO_BIT_CLK rising
  Destination Clock: AUDIO_BIT_CLK rising

  Data Path: addrreg_16 to addrreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.471   1.080  addrreg_16 (addrreg_16)
     LUT6:I0->O            2   0.094   0.581  counta150 (counta150)
     LUT6:I4->O            3   0.094   0.587  countc1 (countc)
     LUT6:I4->O           18   0.094   0.573  increg1 (increg)
     LUT3:I2->O            1   0.094   0.000  addrreg_0_rstpot (addrreg_0_rstpot)
     FDR:D                    -0.018          addrreg_0
    ----------------------------------------
    Total                      3.668ns (0.847ns logic, 2.821ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AUDIO_BIT_CLK'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 3)
  Source:            GPIO_SW_E (PAD)
  Destination:       state_FSM_FFd2 (FF)
  Destination Clock: AUDIO_BIT_CLK rising

  Data Path: GPIO_SW_E to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.581  GPIO_SW_E_IBUF (GPIO_SW_E_IBUF)
     LUT2:I0->O            1   0.094   1.069  state_FSM_FFd2-In_SW0 (N41)
     LUT6:I0->O            1   0.094   0.000  state_FSM_FFd2-In (state_FSM_FFd2-In)
     FDE:D                    -0.018          state_FSM_FFd2
    ----------------------------------------
    Total                      2.656ns (1.006ns logic, 1.650ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AUDIO_BIT_CLK'
  Total number of paths / destination ports: 1104 / 9
-------------------------------------------------------------------------
Offset:              11.240ns (Levels of Logic = 11)
  Source:            rds0/mem_cool/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:       AUDIO_SDATA_OUT (PAD)
  Source Clock:      AUDIO_BIT_CLK rising

  Data Path: rds0/mem_cool/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to AUDIO_SDATA_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36_EXP:REGCLKAU->DOA1    1   2.180   0.789  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1>)
     LUT6:I2->O            1   0.094   0.576  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux132 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131)
     LUT4:I2->O            1   0.094   0.480  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux133 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux132)
     LUT5:I4->O            1   0.094   1.069  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux135 (douta<2>)
     end scope: 'rds0/mem_cool'
     LUT6:I0->O            2   0.094   0.485  linkmod/curbit<1>633 (linkmod/curbit<1>633)
     LUT6:I5->O            1   0.094   0.000  linkmod/curbit<1>6127_G (N31)
     MUXF7:I1->O           2   0.254   0.581  linkmod/curbit<1>6127 (linkmod/curbit<1>_mmx_out2)
     LUT6:I4->O            1   0.094   0.576  linkmod/Mmux_ac97_sdata_out1768 (linkmod/Mmux_ac97_sdata_out1768)
     LUT6:I4->O            1   0.094   0.710  linkmod/Mmux_ac97_sdata_out17432_SW0 (N22)
     LUT5:I2->O            1   0.094   0.336  linkmod/Mmux_ac97_sdata_out17432 (AUDIO_SDATA_OUT_OBUF)
     OBUF:I->O                 2.452          AUDIO_SDATA_OUT_OBUF (AUDIO_SDATA_OUT)
    ----------------------------------------
    Total                     11.240ns (5.638ns logic, 5.602ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.92 secs
 
--> 


Total memory usage is 669608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

