$date
	Fri Nov 22 19:14:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero_o $end
$var wire 32 " data_o [31:0] $end
$var reg 3 # ALUCtrl_i [2:0] $end
$var reg 32 $ data1_i [31:0] $end
$var reg 32 % data2_i [31:0] $end
$scope module uut $end
$var wire 3 & ALUCtrl_i [2:0] $end
$var wire 32 ' data1_i [31:0] $end
$var wire 32 ( data2_i [31:0] $end
$var wire 1 ! zero_o $end
$var reg 32 ) data_o [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1 (
b11111111111111111111111111111111 '
b0 &
b1 %
b11111111111111111111111111111111 $
b0 #
b0 "
1!
$end
#10000
0!
b11111111111111111111111111111111 "
b11111111111111111111111111111111 )
b1 #
b1 &
b0 $
b0 '
#20000
b1111 "
b1111 )
b10 #
b10 &
b1111 %
b1111 (
b11111111 $
b11111111 '
#30000
b11111111 "
b11111111 )
b11 #
b11 &
b11110000 $
b11110000 '
#40000
b100 #
b100 &
#50000
b100 "
b100 )
b101 #
b101 &
b10 %
b10 (
b1 $
b1 '
#60000
b11111111111111111111111111111100 "
b11111111111111111111111111111100 )
b110 #
b110 &
b11111111111111111111111111110000 $
b11111111111111111111111111110000 '
#70000
b111111111111111111111111111100 "
b111111111111111111111111111100 )
b111 #
b111 &
#80000
1!
b0 "
b0 )
bx #
bx &
b10000 %
b10000 (
b10000 $
b10000 '
#90000
