#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\va_math.vpi";
S_0000016c904454d0 .scope module, "attention_unit_tb" "attention_unit_tb" 2 7;
 .timescale -9 -12;
P_0000016c9044bc30 .param/l "DW" 0 2 12, +C4<00000000000000000000000000010000>;
P_0000016c9044bc68 .param/l "ED" 0 2 9, +C4<00000000000000000000000000000100>;
P_0000016c9044bca0 .param/l "HD" 0 2 11, +C4<00000000000000000000000000000010>;
P_0000016c9044bcd8 .param/l "NH" 0 2 10, +C4<00000000000000000000000000000010>;
v0000016c9049ff20_0 .var "clk", 0 0;
v0000016c9049f660_0 .var/i "fail_count", 31 0;
v0000016c904a07e0_0 .var/i "ii", 31 0;
v0000016c904a06a0_0 .var/i "pass_count", 31 0;
v0000016c9049f980_0 .var "rst", 0 0;
v0000016c9049fc00_0 .var/i "timeout_cnt", 31 0;
v0000016c904a0ec0_0 .var "valid_in", 0 0;
v0000016c9049f520_0 .net "valid_out", 0 0, v0000016c9044c180_0;  1 drivers
v0000016c9049fca0_0 .var "wk_flat", 255 0;
v0000016c904a02e0_0 .var "wo_flat", 255 0;
v0000016c9049fd40_0 .var "wq_flat", 255 0;
v0000016c904a0a60_0 .var "wv_flat", 255 0;
v0000016c9049fde0_0 .var "x_in", 63 0;
v0000016c9049f700_0 .net "y_out", 63 0, v0000016c9049fb60_0;  1 drivers
v0000016c904a09c0_0 .var/real "y_real", 0 0;
E_0000016c9040f770 .event negedge, v0000016c9044ce00_0;
S_0000016c9044bd20 .scope function.vec4.s256, "make_identity" "make_identity" 2 38, 2 38 0, S_0000016c904454d0;
 .timescale -9 -12;
v0000016c9044c400_0 .var/i "c", 31 0;
v0000016c9044c0e0_0 .var "dummy", 0 0;
; Variable make_identity is vec4 return value of scope S_0000016c9044bd20
v0000016c9044cae0_0 .var "mat", 255 0;
v0000016c9044c2c0_0 .var/i "r", 31 0;
TD_attention_unit_tb.make_identity ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000016c9044cae0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c2c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000016c9044c2c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c400_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000016c9044c400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000016c9044c2c0_0;
    %load/vec4 v0000016c9044c400_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 256, 0, 16;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %load/vec4 v0000016c9044c2c0_0;
    %muli 4, 0, 32;
    %load/vec4 v0000016c9044c400_0;
    %add;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0000016c9044cae0_0, 4, 16;
    %load/vec4 v0000016c9044c400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c400_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000016c9044c2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c2c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000016c9044cae0_0;
    %ret/vec4 0, 0, 256;  Assign to make_identity (store_vec4_to_lval)
    %end;
S_0000016c9042c320 .scope module, "uut" "attention_unit" 2 20, 3 9 0, S_0000016c904454d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 64 "x_in";
    .port_info 4 /INPUT 256 "wq_flat";
    .port_info 5 /INPUT 256 "wk_flat";
    .port_info 6 /INPUT 256 "wv_flat";
    .port_info 7 /INPUT 256 "wo_flat";
    .port_info 8 /OUTPUT 64 "y_out";
    .port_info 9 /OUTPUT 1 "valid_out";
P_0000016c9042c4b0 .param/l "ATTENTION" 1 3 51, C4<0011>;
P_0000016c9042c4e8 .param/l "DATA_WIDTH" 0 3 13, +C4<00000000000000000000000000010000>;
P_0000016c9042c520 .param/l "DONE" 1 3 53, C4<0101>;
P_0000016c9042c558 .param/l "EMBED_DIM" 0 3 10, +C4<00000000000000000000000000000100>;
P_0000016c9042c590 .param/l "HEAD_DIM" 0 3 12, +C4<00000000000000000000000000000010>;
P_0000016c9042c5c8 .param/l "IDLE" 1 3 48, C4<0000>;
P_0000016c9042c600 .param/l "LOAD_W" 1 3 49, C4<0001>;
P_0000016c9042c638 .param/l "NUM_HEADS" 0 3 11, +C4<00000000000000000000000000000010>;
P_0000016c9042c670 .param/l "OUT_PROJ" 1 3 52, C4<0100>;
P_0000016c9042c6a8 .param/l "PROJ_QKV" 1 3 50, C4<0010>;
v0000016c9044cc20_0 .var/s "accum", 31 0;
v0000016c9044c220 .array/s "attn_out", 3 0, 15 0;
v0000016c9044ce00_0 .net "clk", 0 0, v0000016c9049ff20_0;  1 drivers
v0000016c9044c900_0 .var/i "i", 31 0;
v0000016c9044ccc0_0 .var/i "j", 31 0;
v0000016c9044bf00 .array/s "k", 3 0, 15 0;
v0000016c9044bfa0_0 .var/s "product", 31 0;
v0000016c9044c540 .array/s "q", 3 0, 15 0;
v0000016c9044c720_0 .net "rst", 0 0, v0000016c9049f980_0;  1 drivers
v0000016c9044c360_0 .var "state", 3 0;
v0000016c9044cd60 .array/s "v", 3 0, 15 0;
v0000016c9044c040_0 .net "valid_in", 0 0, v0000016c904a0ec0_0;  1 drivers
v0000016c9044c180_0 .var "valid_out", 0 0;
v0000016c9044c5e0 .array/s "wk", 15 0, 15 0;
v0000016c9044c680_0 .net "wk_flat", 255 0, v0000016c9049fca0_0;  1 drivers
v0000016c9044c7c0 .array/s "wo", 15 0, 15 0;
v0000016c9044c860_0 .net "wo_flat", 255 0, v0000016c904a02e0_0;  1 drivers
v0000016c9044c9a0 .array/s "wq", 15 0, 15 0;
v0000016c9044ca40_0 .net "wq_flat", 255 0, v0000016c9049fd40_0;  1 drivers
v0000016c9044cb80 .array/s "wv", 15 0, 15 0;
v0000016c9049f200_0 .net "wv_flat", 255 0, v0000016c904a0a60_0;  1 drivers
v0000016c9049f840 .array/s "x", 3 0, 15 0;
v0000016c9049f160_0 .net "x_in", 63 0, v0000016c9049fde0_0;  1 drivers
v0000016c9049fb60_0 .var "y_out", 63 0;
E_0000016c9040ffb0 .event posedge, v0000016c9044ce00_0;
    .scope S_0000016c9042c320;
T_1 ;
    %wait E_0000016c9040ffb0;
    %load/vec4 v0000016c9044c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016c9044c180_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000016c9049fb60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000016c9044c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016c9044c180_0, 0;
    %load/vec4 v0000016c9044c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.10 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v0000016c9049f160_0;
    %load/vec4 v0000016c9044c900_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/getv/s 3, v0000016c9044c900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c9049f840, 0, 4;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.12 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
T_1.14 ;
    %load/vec4 v0000016c9044ccc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.15, 5;
    %load/vec4 v0000016c9044ca40_0;
    %load/vec4 v0000016c9044c900_0;
    %muli 4, 0, 32;
    %load/vec4 v0000016c9044ccc0_0;
    %add;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c9044c9a0, 0, 4;
    %load/vec4 v0000016c9044c680_0;
    %load/vec4 v0000016c9044c900_0;
    %muli 4, 0, 32;
    %load/vec4 v0000016c9044ccc0_0;
    %add;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c9044c5e0, 0, 4;
    %load/vec4 v0000016c9049f200_0;
    %load/vec4 v0000016c9044c900_0;
    %muli 4, 0, 32;
    %load/vec4 v0000016c9044ccc0_0;
    %add;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c9044cb80, 0, 4;
    %load/vec4 v0000016c9044c860_0;
    %load/vec4 v0000016c9044c900_0;
    %muli 4, 0, 32;
    %load/vec4 v0000016c9044ccc0_0;
    %add;
    %muli 16, 0, 32;
    %part/s 16;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016c9044c7c0, 0, 4;
    %load/vec4 v0000016c9044ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
    %jmp T_1.14;
T_1.15 ;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000016c9044ccc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.18 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.19, 5;
    %ix/getv/s 4, v0000016c9044c900_0;
    %load/vec4a v0000016c9049f840, 4;
    %pad/s 32;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000016c9044c9a0, 4;
    %pad/s 32;
    %mul;
    %store/vec4 v0000016c9044bfa0_0, 0, 32;
    %load/vec4 v0000016c9044cc20_0;
    %load/vec4 v0000016c9044bfa0_0;
    %add;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.18;
T_1.19 ;
    %load/vec4 v0000016c9044cc20_0;
    %parti/s 16, 8, 5;
    %ix/getv/s 4, v0000016c9044ccc0_0;
    %store/vec4a v0000016c9044c540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.20 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.21, 5;
    %ix/getv/s 4, v0000016c9044c900_0;
    %load/vec4a v0000016c9049f840, 4;
    %pad/s 32;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000016c9044c5e0, 4;
    %pad/s 32;
    %mul;
    %store/vec4 v0000016c9044bfa0_0, 0, 32;
    %load/vec4 v0000016c9044cc20_0;
    %load/vec4 v0000016c9044bfa0_0;
    %add;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.20;
T_1.21 ;
    %load/vec4 v0000016c9044cc20_0;
    %parti/s 16, 8, 5;
    %ix/getv/s 4, v0000016c9044ccc0_0;
    %store/vec4a v0000016c9044bf00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.22 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.23, 5;
    %ix/getv/s 4, v0000016c9044c900_0;
    %load/vec4a v0000016c9049f840, 4;
    %pad/s 32;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000016c9044cb80, 4;
    %pad/s 32;
    %mul;
    %store/vec4 v0000016c9044bfa0_0, 0, 32;
    %load/vec4 v0000016c9044cc20_0;
    %load/vec4 v0000016c9044bfa0_0;
    %add;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %load/vec4 v0000016c9044cc20_0;
    %parti/s 16, 8, 5;
    %ix/getv/s 4, v0000016c9044ccc0_0;
    %store/vec4a v0000016c9044cd60, 4, 0;
    %load/vec4 v0000016c9044ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.24 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.25, 5;
    %ix/getv/s 4, v0000016c9044c900_0;
    %load/vec4a v0000016c9044cd60, 4;
    %ix/getv/s 4, v0000016c9044c900_0;
    %store/vec4a v0000016c9044c220, 4, 0;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.24;
T_1.25 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
T_1.26 ;
    %load/vec4 v0000016c9044ccc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
T_1.28 ;
    %load/vec4 v0000016c9044c900_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.29, 5;
    %ix/getv/s 4, v0000016c9044c900_0;
    %load/vec4a v0000016c9044c220, 4;
    %pad/s 32;
    %load/vec4 v0000016c9044c900_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016c9044ccc0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000016c9044c7c0, 4;
    %pad/s 32;
    %mul;
    %store/vec4 v0000016c9044bfa0_0, 0, 32;
    %load/vec4 v0000016c9044cc20_0;
    %load/vec4 v0000016c9044bfa0_0;
    %add;
    %store/vec4 v0000016c9044cc20_0, 0, 32;
    %load/vec4 v0000016c9044c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044c900_0, 0, 32;
    %jmp T_1.28;
T_1.29 ;
    %load/vec4 v0000016c9044cc20_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0000016c9044ccc0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000016c9049fb60_0, 4, 5;
    %load/vec4 v0000016c9044ccc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9044ccc0_0, 0, 32;
    %jmp T_1.26;
T_1.27 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016c9044c180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016c9044c360_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000016c904454d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c904a06a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9049f660_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000016c904454d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9049ff20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000016c904454d0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000016c9049ff20_0;
    %inv;
    %store/vec4 v0000016c9049ff20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000016c904454d0;
T_5 ;
    %vpi_call 2 52 "$dumpfile", "sim/waveforms/attention_unit.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016c904454d0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000016c904454d0;
T_6 ;
    %vpi_call 2 57 "$display", "============================================" {0 0 0};
    %vpi_call 2 58 "$display", "  Attention Unit Testbench (Q8.8)" {0 0 0};
    %vpi_call 2 59 "$display", "============================================" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016c9049f980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c904a0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000016c9049fde0_0, 0, 64;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000016c9049fd40_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000016c9049fca0_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000016c904a0a60_0, 0, 256;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0000016c904a02e0_0, 0, 256;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9049f980_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9044c0e0_0, 0, 1;
    %callf/vec4 TD_attention_unit_tb.make_identity, S_0000016c9044bd20;
    %store/vec4 v0000016c9049fd40_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9044c0e0_0, 0, 1;
    %callf/vec4 TD_attention_unit_tb.make_identity, S_0000016c9044bd20;
    %store/vec4 v0000016c9049fca0_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9044c0e0_0, 0, 1;
    %callf/vec4 TD_attention_unit_tb.make_identity, S_0000016c9044bd20;
    %store/vec4 v0000016c904a0a60_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c9044c0e0_0, 0, 1;
    %callf/vec4 TD_attention_unit_tb.make_identity, S_0000016c9044bd20;
    %store/vec4 v0000016c904a02e0_0, 0, 256;
    %wait E_0000016c9040f770;
    %pushi/vec4 2147508224, 0, 37;
    %concati/vec4 33554688, 0, 27;
    %store/vec4 v0000016c9049fde0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016c904a0ec0_0, 0, 1;
    %wait E_0000016c9040f770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016c904a0ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c9049fc00_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000016c9049f520_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000016c9049fc00_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %wait E_0000016c9040f770;
    %load/vec4 v0000016c9049fc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9049fc00_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0000016c9049f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %vpi_call 2 85 "$display", "[PASS] Identity attention outputs:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016c904a07e0_0, 0, 32;
T_6.5 ;
    %load/vec4 v0000016c904a07e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.6, 5;
    %load/vec4 v0000016c9049f700_0;
    %load/vec4 v0000016c904a07e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_func/r 2 87 "$itor", S<0,vec4,s16> {1 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %store/real v0000016c904a09c0_0;
    %vpi_call 2 88 "$display", "  y[%0d] = %.3f", v0000016c904a07e0_0, v0000016c904a09c0_0 {0 0 0};
    %load/vec4 v0000016c904a07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c904a07e0_0, 0, 32;
    %jmp T_6.5;
T_6.6 ;
    %load/vec4 v0000016c904a06a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c904a06a0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %vpi_call 2 92 "$display", "[FAIL] Identity attention TIMEOUT" {0 0 0};
    %load/vec4 v0000016c9049f660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016c9049f660_0, 0, 32;
T_6.4 ;
    %delay 20000, 0;
    %vpi_call 2 97 "$display", "============================================" {0 0 0};
    %vpi_call 2 98 "$display", "  Results: %0d PASSED, %0d FAILED", v0000016c904a06a0_0, v0000016c9049f660_0 {0 0 0};
    %vpi_call 2 99 "$display", "============================================" {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/transformer/attention_unit_tb.v";
    "rtl/transformer/attention_unit.v";
