\subsection{lms\+\_\+ctr Entity Reference}
\label{classlms__ctr}\index{lms\+\_\+ctr@{lms\+\_\+ctr}}


Inheritance diagram for lms\+\_\+ctr\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d2/d7a/classlms__ctr__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for lms\+\_\+ctr\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=216pt]{d4/d4f/classlms__ctr__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf rtl} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf I\+E\+EE} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+d\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+rd\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+if\+\_\+rdempty\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+d\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+wr\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+of\+\_\+wrfull\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf exfifo\+\_\+rst\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf leds\+\_\+external\+\_\+connection\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf scl\+\_\+exp\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf sda\+\_\+exp\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf switch\+\_\+external\+\_\+connection\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 9} of file {\bf lms\+\_\+ctr.\+vhd}.



\subsubsection{Member Data Documentation}
\index{lms\+\_\+ctr@{lms\+\_\+ctr}!clk\+\_\+clk@{clk\+\_\+clk}}
\index{clk\+\_\+clk@{clk\+\_\+clk}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{clk\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a2acdf5bcb868b33f5c0ed8fe70b0f946}


Definition at line {\bf 11} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+if\+\_\+d\+\_\+export@{exfifo\+\_\+if\+\_\+d\+\_\+export}}
\index{exfifo\+\_\+if\+\_\+d\+\_\+export@{exfifo\+\_\+if\+\_\+d\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+if\+\_\+d\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+d\+\_\+export} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a17aa5e6b8738fe49aca6287ab39b9e42}


Definition at line {\bf 12} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+if\+\_\+rd\+\_\+export@{exfifo\+\_\+if\+\_\+rd\+\_\+export}}
\index{exfifo\+\_\+if\+\_\+rd\+\_\+export@{exfifo\+\_\+if\+\_\+rd\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+if\+\_\+rd\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+rd\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_af4a28ddc926ddab82143553f6b8efee9}


Definition at line {\bf 13} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+if\+\_\+rdempty\+\_\+export@{exfifo\+\_\+if\+\_\+rdempty\+\_\+export}}
\index{exfifo\+\_\+if\+\_\+rdempty\+\_\+export@{exfifo\+\_\+if\+\_\+rdempty\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+if\+\_\+rdempty\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+if\+\_\+rdempty\+\_\+export} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a774ec791d218676e5bd463e5841b5b61}


Definition at line {\bf 14} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+of\+\_\+d\+\_\+export@{exfifo\+\_\+of\+\_\+d\+\_\+export}}
\index{exfifo\+\_\+of\+\_\+d\+\_\+export@{exfifo\+\_\+of\+\_\+d\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+of\+\_\+d\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+d\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_abd28b0d6be6e9f05e6e798e710504fb7}


Definition at line {\bf 15} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+of\+\_\+wr\+\_\+export@{exfifo\+\_\+of\+\_\+wr\+\_\+export}}
\index{exfifo\+\_\+of\+\_\+wr\+\_\+export@{exfifo\+\_\+of\+\_\+wr\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+of\+\_\+wr\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+wr\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a69e459f338e14be38cb9c35724c4330f}


Definition at line {\bf 16} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+of\+\_\+wrfull\+\_\+export@{exfifo\+\_\+of\+\_\+wrfull\+\_\+export}}
\index{exfifo\+\_\+of\+\_\+wrfull\+\_\+export@{exfifo\+\_\+of\+\_\+wrfull\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+of\+\_\+wrfull\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+of\+\_\+wrfull\+\_\+export} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a3e1b7d56346716c1f5ba1493be3f650c}


Definition at line {\bf 17} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!exfifo\+\_\+rst\+\_\+export@{exfifo\+\_\+rst\+\_\+export}}
\index{exfifo\+\_\+rst\+\_\+export@{exfifo\+\_\+rst\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{exfifo\+\_\+rst\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf exfifo\+\_\+rst\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a7023c0ec674e5593ba9026ce957c7be6}


Definition at line {\bf 18} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!I\+E\+EE@{I\+E\+EE}}
\index{I\+E\+EE@{I\+E\+EE}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{I\+E\+EE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+EE}\hspace{0.3cm}{\ttfamily [Library]}}\label{classlms__ctr_ae4f03c286607f3181e16b9aa12d0c6d4}


Definition at line {\bf 5} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!leds\+\_\+external\+\_\+connection\+\_\+export@{leds\+\_\+external\+\_\+connection\+\_\+export}}
\index{leds\+\_\+external\+\_\+connection\+\_\+export@{leds\+\_\+external\+\_\+connection\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{leds\+\_\+external\+\_\+connection\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf leds\+\_\+external\+\_\+connection\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a9274f0e0b1fabeb26ea84b1c636b6535}


Definition at line {\bf 19} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export@{lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export}}
\index{lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export@{lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lms\+\_\+ctr\+\_\+gpio\+\_\+external\+\_\+connection\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a8939d6a6a33db85786b69b55a842be2b}


Definition at line {\bf 20} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classlms__ctr_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 7} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!scl\+\_\+exp\+\_\+export@{scl\+\_\+exp\+\_\+export}}
\index{scl\+\_\+exp\+\_\+export@{scl\+\_\+exp\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{scl\+\_\+exp\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scl\+\_\+exp\+\_\+export} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_acf176a2f80f9a94378089a9cc2dd9745}


Definition at line {\bf 21} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!sda\+\_\+exp\+\_\+export@{sda\+\_\+exp\+\_\+export}}
\index{sda\+\_\+exp\+\_\+export@{sda\+\_\+exp\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{sda\+\_\+exp\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sda\+\_\+exp\+\_\+export} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_afc0aaac90bf0f755e932c981e6a943ec}


Definition at line {\bf 22} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO}}
\index{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+I\+SO} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a1f732ca9ce842cc80a2e975fb07003bf}


Definition at line {\bf 23} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI}}
\index{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+M\+O\+SI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a8dbf17cab352d7156140c09e223b9b8a}


Definition at line {\bf 24} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK}}
\index{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+C\+LK} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a0c202d421ce9d36b53027cc91d807cf6}


Definition at line {\bf 25} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n}}
\index{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+adf\+\_\+external\+\_\+\+S\+S\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_afb111503aac0de8121fbd1fd95914442}


Definition at line {\bf 26} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO}}
\index{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+I\+SO} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_acd305267e8d0cc20f5a3c03a87b6b2ed}


Definition at line {\bf 27} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI}}
\index{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+M\+O\+SI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a6fefacb7fde803db859ac3e29ebbe56d}


Definition at line {\bf 28} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK}}
\index{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+C\+LK} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a36917696a1f0a145418f7c6be149dc6f}


Definition at line {\bf 29} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n}}
\index{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+1\+\_\+dac\+\_\+external\+\_\+\+S\+S\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_ae3572281621dc8273bf1d1c2238b7eb4}


Definition at line {\bf 30} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO}}
\index{spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO@{spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+external\+\_\+\+M\+I\+SO} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a1320f37249f0a68cd613ba68f03157fd}


Definition at line {\bf 31} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI}}
\index{spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI@{spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+external\+\_\+\+M\+O\+SI} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_abc50d495551fcc85a8ffa9f4e6152991}


Definition at line {\bf 32} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK}}
\index{spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK@{spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+external\+\_\+\+S\+C\+LK} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_ae7f951fba743044321d0f3e5d0fccdbe}


Definition at line {\bf 33} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n}}
\index{spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n@{spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+lms\+\_\+external\+\_\+\+S\+S\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a8df0e7f6d646b1dff9d08a4e6d8cacb6}


Definition at line {\bf 34} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classlms__ctr_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 6} of file {\bf lms\+\_\+ctr.\+vhd}.

\index{lms\+\_\+ctr@{lms\+\_\+ctr}!switch\+\_\+external\+\_\+connection\+\_\+export@{switch\+\_\+external\+\_\+connection\+\_\+export}}
\index{switch\+\_\+external\+\_\+connection\+\_\+export@{switch\+\_\+external\+\_\+connection\+\_\+export}!lms\+\_\+ctr@{lms\+\_\+ctr}}
\paragraph[{switch\+\_\+external\+\_\+connection\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf switch\+\_\+external\+\_\+connection\+\_\+export} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classlms__ctr_a29981f802fdd59819f1ba2524dfeb69c}


Definition at line {\bf 36} of file {\bf lms\+\_\+ctr.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/lms\+\_\+ctr/synthesis/{\bf lms\+\_\+ctr.\+vhd}\end{DoxyCompactItemize}
