
MagiciansAssistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c74c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ed8  0800c8dc  0800c8dc  0001c8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7b4  0800d7b4  0002009c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7b4  0800d7b4  0001d7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7bc  0800d7bc  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7bc  0800d7bc  0001d7bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7c0  0800d7c0  0001d7c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0800d7c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008fc  2000009c  0800d860  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000998  0800d860  00020998  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dcc1  00000000  00000000  0002010f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fa3  00000000  00000000  0003ddd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a80  00000000  00000000  00041d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000149b  00000000  00000000  000437f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ba56  00000000  00000000  00044c93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000235d2  00000000  00000000  000706e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fcd95  00000000  00000000  00093cbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000786c  00000000  00000000  00190a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001982bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c8c4 	.word	0x0800c8c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	0800c8c4 	.word	0x0800c8c4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_uldivmod>:
 8000b1c:	b953      	cbnz	r3, 8000b34 <__aeabi_uldivmod+0x18>
 8000b1e:	b94a      	cbnz	r2, 8000b34 <__aeabi_uldivmod+0x18>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bf08      	it	eq
 8000b24:	2800      	cmpeq	r0, #0
 8000b26:	bf1c      	itt	ne
 8000b28:	f04f 31ff 	movne.w	r1, #4294967295
 8000b2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b30:	f000 b970 	b.w	8000e14 <__aeabi_idiv0>
 8000b34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b3c:	f000 f806 	bl	8000b4c <__udivmoddi4>
 8000b40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b48:	b004      	add	sp, #16
 8000b4a:	4770      	bx	lr

08000b4c <__udivmoddi4>:
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	9e08      	ldr	r6, [sp, #32]
 8000b52:	460d      	mov	r5, r1
 8000b54:	4604      	mov	r4, r0
 8000b56:	460f      	mov	r7, r1
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d14a      	bne.n	8000bf2 <__udivmoddi4+0xa6>
 8000b5c:	428a      	cmp	r2, r1
 8000b5e:	4694      	mov	ip, r2
 8000b60:	d965      	bls.n	8000c2e <__udivmoddi4+0xe2>
 8000b62:	fab2 f382 	clz	r3, r2
 8000b66:	b143      	cbz	r3, 8000b7a <__udivmoddi4+0x2e>
 8000b68:	fa02 fc03 	lsl.w	ip, r2, r3
 8000b6c:	f1c3 0220 	rsb	r2, r3, #32
 8000b70:	409f      	lsls	r7, r3
 8000b72:	fa20 f202 	lsr.w	r2, r0, r2
 8000b76:	4317      	orrs	r7, r2
 8000b78:	409c      	lsls	r4, r3
 8000b7a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000b7e:	fa1f f58c 	uxth.w	r5, ip
 8000b82:	fbb7 f1fe 	udiv	r1, r7, lr
 8000b86:	0c22      	lsrs	r2, r4, #16
 8000b88:	fb0e 7711 	mls	r7, lr, r1, r7
 8000b8c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000b90:	fb01 f005 	mul.w	r0, r1, r5
 8000b94:	4290      	cmp	r0, r2
 8000b96:	d90a      	bls.n	8000bae <__udivmoddi4+0x62>
 8000b98:	eb1c 0202 	adds.w	r2, ip, r2
 8000b9c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ba0:	f080 811c 	bcs.w	8000ddc <__udivmoddi4+0x290>
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	f240 8119 	bls.w	8000ddc <__udivmoddi4+0x290>
 8000baa:	3902      	subs	r1, #2
 8000bac:	4462      	add	r2, ip
 8000bae:	1a12      	subs	r2, r2, r0
 8000bb0:	b2a4      	uxth	r4, r4
 8000bb2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bb6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bba:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bbe:	fb00 f505 	mul.w	r5, r0, r5
 8000bc2:	42a5      	cmp	r5, r4
 8000bc4:	d90a      	bls.n	8000bdc <__udivmoddi4+0x90>
 8000bc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000bca:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bce:	f080 8107 	bcs.w	8000de0 <__udivmoddi4+0x294>
 8000bd2:	42a5      	cmp	r5, r4
 8000bd4:	f240 8104 	bls.w	8000de0 <__udivmoddi4+0x294>
 8000bd8:	4464      	add	r4, ip
 8000bda:	3802      	subs	r0, #2
 8000bdc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000be0:	1b64      	subs	r4, r4, r5
 8000be2:	2100      	movs	r1, #0
 8000be4:	b11e      	cbz	r6, 8000bee <__udivmoddi4+0xa2>
 8000be6:	40dc      	lsrs	r4, r3
 8000be8:	2300      	movs	r3, #0
 8000bea:	e9c6 4300 	strd	r4, r3, [r6]
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d908      	bls.n	8000c08 <__udivmoddi4+0xbc>
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	f000 80ed 	beq.w	8000dd6 <__udivmoddi4+0x28a>
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	e9c6 0500 	strd	r0, r5, [r6]
 8000c02:	4608      	mov	r0, r1
 8000c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c08:	fab3 f183 	clz	r1, r3
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	d149      	bne.n	8000ca4 <__udivmoddi4+0x158>
 8000c10:	42ab      	cmp	r3, r5
 8000c12:	d302      	bcc.n	8000c1a <__udivmoddi4+0xce>
 8000c14:	4282      	cmp	r2, r0
 8000c16:	f200 80f8 	bhi.w	8000e0a <__udivmoddi4+0x2be>
 8000c1a:	1a84      	subs	r4, r0, r2
 8000c1c:	eb65 0203 	sbc.w	r2, r5, r3
 8000c20:	2001      	movs	r0, #1
 8000c22:	4617      	mov	r7, r2
 8000c24:	2e00      	cmp	r6, #0
 8000c26:	d0e2      	beq.n	8000bee <__udivmoddi4+0xa2>
 8000c28:	e9c6 4700 	strd	r4, r7, [r6]
 8000c2c:	e7df      	b.n	8000bee <__udivmoddi4+0xa2>
 8000c2e:	b902      	cbnz	r2, 8000c32 <__udivmoddi4+0xe6>
 8000c30:	deff      	udf	#255	; 0xff
 8000c32:	fab2 f382 	clz	r3, r2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f040 8090 	bne.w	8000d5c <__udivmoddi4+0x210>
 8000c3c:	1a8a      	subs	r2, r1, r2
 8000c3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c42:	fa1f fe8c 	uxth.w	lr, ip
 8000c46:	2101      	movs	r1, #1
 8000c48:	fbb2 f5f7 	udiv	r5, r2, r7
 8000c4c:	fb07 2015 	mls	r0, r7, r5, r2
 8000c50:	0c22      	lsrs	r2, r4, #16
 8000c52:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000c56:	fb0e f005 	mul.w	r0, lr, r5
 8000c5a:	4290      	cmp	r0, r2
 8000c5c:	d908      	bls.n	8000c70 <__udivmoddi4+0x124>
 8000c5e:	eb1c 0202 	adds.w	r2, ip, r2
 8000c62:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x122>
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	f200 80cb 	bhi.w	8000e04 <__udivmoddi4+0x2b8>
 8000c6e:	4645      	mov	r5, r8
 8000c70:	1a12      	subs	r2, r2, r0
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb2 f0f7 	udiv	r0, r2, r7
 8000c78:	fb07 2210 	mls	r2, r7, r0, r2
 8000c7c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c80:	fb0e fe00 	mul.w	lr, lr, r0
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	d908      	bls.n	8000c9a <__udivmoddi4+0x14e>
 8000c88:	eb1c 0404 	adds.w	r4, ip, r4
 8000c8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c90:	d202      	bcs.n	8000c98 <__udivmoddi4+0x14c>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f200 80bb 	bhi.w	8000e0e <__udivmoddi4+0x2c2>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	eba4 040e 	sub.w	r4, r4, lr
 8000c9e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000ca2:	e79f      	b.n	8000be4 <__udivmoddi4+0x98>
 8000ca4:	f1c1 0720 	rsb	r7, r1, #32
 8000ca8:	408b      	lsls	r3, r1
 8000caa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cb2:	fa05 f401 	lsl.w	r4, r5, r1
 8000cb6:	fa20 f307 	lsr.w	r3, r0, r7
 8000cba:	40fd      	lsrs	r5, r7
 8000cbc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cc0:	4323      	orrs	r3, r4
 8000cc2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	fb09 5518 	mls	r5, r9, r8, r5
 8000cce:	0c1c      	lsrs	r4, r3, #16
 8000cd0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cd4:	fb08 f50e 	mul.w	r5, r8, lr
 8000cd8:	42a5      	cmp	r5, r4
 8000cda:	fa02 f201 	lsl.w	r2, r2, r1
 8000cde:	fa00 f001 	lsl.w	r0, r0, r1
 8000ce2:	d90b      	bls.n	8000cfc <__udivmoddi4+0x1b0>
 8000ce4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cec:	f080 8088 	bcs.w	8000e00 <__udivmoddi4+0x2b4>
 8000cf0:	42a5      	cmp	r5, r4
 8000cf2:	f240 8085 	bls.w	8000e00 <__udivmoddi4+0x2b4>
 8000cf6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cfa:	4464      	add	r4, ip
 8000cfc:	1b64      	subs	r4, r4, r5
 8000cfe:	b29d      	uxth	r5, r3
 8000d00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d04:	fb09 4413 	mls	r4, r9, r3, r4
 8000d08:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d0c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x1da>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f103 35ff 	add.w	r5, r3, #4294967295
 8000d1c:	d26c      	bcs.n	8000df8 <__udivmoddi4+0x2ac>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	d96a      	bls.n	8000df8 <__udivmoddi4+0x2ac>
 8000d22:	3b02      	subs	r3, #2
 8000d24:	4464      	add	r4, ip
 8000d26:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2a:	fba3 9502 	umull	r9, r5, r3, r2
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	42ac      	cmp	r4, r5
 8000d34:	46c8      	mov	r8, r9
 8000d36:	46ae      	mov	lr, r5
 8000d38:	d356      	bcc.n	8000de8 <__udivmoddi4+0x29c>
 8000d3a:	d053      	beq.n	8000de4 <__udivmoddi4+0x298>
 8000d3c:	b156      	cbz	r6, 8000d54 <__udivmoddi4+0x208>
 8000d3e:	ebb0 0208 	subs.w	r2, r0, r8
 8000d42:	eb64 040e 	sbc.w	r4, r4, lr
 8000d46:	fa04 f707 	lsl.w	r7, r4, r7
 8000d4a:	40ca      	lsrs	r2, r1
 8000d4c:	40cc      	lsrs	r4, r1
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	e9c6 7400 	strd	r7, r4, [r6]
 8000d54:	4618      	mov	r0, r3
 8000d56:	2100      	movs	r1, #0
 8000d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5c:	f1c3 0120 	rsb	r1, r3, #32
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	fa20 f201 	lsr.w	r2, r0, r1
 8000d68:	fa25 f101 	lsr.w	r1, r5, r1
 8000d6c:	409d      	lsls	r5, r3
 8000d6e:	432a      	orrs	r2, r5
 8000d70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d74:	fa1f fe8c 	uxth.w	lr, ip
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1510 	mls	r5, r7, r0, r1
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000d86:	fb00 f50e 	mul.w	r5, r0, lr
 8000d8a:	428d      	cmp	r5, r1
 8000d8c:	fa04 f403 	lsl.w	r4, r4, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x258>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d9a:	d22f      	bcs.n	8000dfc <__udivmoddi4+0x2b0>
 8000d9c:	428d      	cmp	r5, r1
 8000d9e:	d92d      	bls.n	8000dfc <__udivmoddi4+0x2b0>
 8000da0:	3802      	subs	r0, #2
 8000da2:	4461      	add	r1, ip
 8000da4:	1b49      	subs	r1, r1, r5
 8000da6:	b292      	uxth	r2, r2
 8000da8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000dac:	fb07 1115 	mls	r1, r7, r5, r1
 8000db0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db4:	fb05 f10e 	mul.w	r1, r5, lr
 8000db8:	4291      	cmp	r1, r2
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x282>
 8000dbc:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dc4:	d216      	bcs.n	8000df4 <__udivmoddi4+0x2a8>
 8000dc6:	4291      	cmp	r1, r2
 8000dc8:	d914      	bls.n	8000df4 <__udivmoddi4+0x2a8>
 8000dca:	3d02      	subs	r5, #2
 8000dcc:	4462      	add	r2, ip
 8000dce:	1a52      	subs	r2, r2, r1
 8000dd0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000dd4:	e738      	b.n	8000c48 <__udivmoddi4+0xfc>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e708      	b.n	8000bee <__udivmoddi4+0xa2>
 8000ddc:	4639      	mov	r1, r7
 8000dde:	e6e6      	b.n	8000bae <__udivmoddi4+0x62>
 8000de0:	4610      	mov	r0, r2
 8000de2:	e6fb      	b.n	8000bdc <__udivmoddi4+0x90>
 8000de4:	4548      	cmp	r0, r9
 8000de6:	d2a9      	bcs.n	8000d3c <__udivmoddi4+0x1f0>
 8000de8:	ebb9 0802 	subs.w	r8, r9, r2
 8000dec:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000df0:	3b01      	subs	r3, #1
 8000df2:	e7a3      	b.n	8000d3c <__udivmoddi4+0x1f0>
 8000df4:	4645      	mov	r5, r8
 8000df6:	e7ea      	b.n	8000dce <__udivmoddi4+0x282>
 8000df8:	462b      	mov	r3, r5
 8000dfa:	e794      	b.n	8000d26 <__udivmoddi4+0x1da>
 8000dfc:	4640      	mov	r0, r8
 8000dfe:	e7d1      	b.n	8000da4 <__udivmoddi4+0x258>
 8000e00:	46d0      	mov	r8, sl
 8000e02:	e77b      	b.n	8000cfc <__udivmoddi4+0x1b0>
 8000e04:	3d02      	subs	r5, #2
 8000e06:	4462      	add	r2, ip
 8000e08:	e732      	b.n	8000c70 <__udivmoddi4+0x124>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e70a      	b.n	8000c24 <__udivmoddi4+0xd8>
 8000e0e:	4464      	add	r4, ip
 8000e10:	3802      	subs	r0, #2
 8000e12:	e742      	b.n	8000c9a <__udivmoddi4+0x14e>

08000e14 <__aeabi_idiv0>:
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop

08000e18 <initArducam>:
 * The chip select signal should always be LOW during the SPI read or write bus cycle
 * I2C interfaces directly with the OV2640 sensor (the camera itself)
 * SPI interfaces with the Chip as a whole, to indirectly control the camera
 */
//void initArducam(ArducamController* pCtrl, I2C_HandleTypeDef* pHI2C, SPI_HandleTypeDef* pHSPI, GPIO_TypeDef* pCSPort, uint16_t csPinNo, GPIO_TypeDef* pFlashPort, uint16_t flashPinNo){
HAL_StatusTypeDef initArducam(ArducamController* pCtrl){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	printf("Initializing ArduCam\n");
 8000e20:	4833      	ldr	r0, [pc, #204]	; (8000ef0 <initArducam+0xd8>)
 8000e22:	f00a fee5 	bl	800bbf0 <puts>

	resetCPLD(pCtrl);
 8000e26:	6878      	ldr	r0, [r7, #4]
 8000e28:	f000 fb02 	bl	8001430 <resetCPLD>
	if((pCtrl->status = HAL_I2C_IsDeviceReady(pCtrl->pI2CHandle, I2C_ADDR_WRITE, 1, HAL_MAX_DELAY)) != HAL_OK ||
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6858      	ldr	r0, [r3, #4]
 8000e30:	f04f 33ff 	mov.w	r3, #4294967295
 8000e34:	2201      	movs	r2, #1
 8000e36:	2160      	movs	r1, #96	; 0x60
 8000e38:	f002 feae 	bl	8003b98 <HAL_I2C_IsDeviceReady>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	701a      	strb	r2, [r3, #0]
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d10e      	bne.n	8000e6a <initArducam+0x52>
			(pCtrl->status = HAL_I2C_IsDeviceReady(pCtrl->pI2CHandle, I2C_ADDR_READ, 1, HAL_MAX_DELAY != HAL_OK))){
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6858      	ldr	r0, [r3, #4]
 8000e50:	2301      	movs	r3, #1
 8000e52:	2201      	movs	r2, #1
 8000e54:	2161      	movs	r1, #97	; 0x61
 8000e56:	f002 fe9f 	bl	8003b98 <HAL_I2C_IsDeviceReady>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	701a      	strb	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	781b      	ldrb	r3, [r3, #0]
	if((pCtrl->status = HAL_I2C_IsDeviceReady(pCtrl->pI2CHandle, I2C_ADDR_WRITE, 1, HAL_MAX_DELAY)) != HAL_OK ||
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d003      	beq.n	8000e72 <initArducam+0x5a>
		printf("Arducam I2C Error.\n");
 8000e6a:	4822      	ldr	r0, [pc, #136]	; (8000ef4 <initArducam+0xdc>)
 8000e6c:	f00a fec0 	bl	800bbf0 <puts>
 8000e70:	e02c      	b.n	8000ecc <initArducam+0xb4>
	} else if(!isSPIWorking(pCtrl)){
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f000 f9be 	bl	80011f4 <isSPIWorking>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d103      	bne.n	8000e86 <initArducam+0x6e>
		printf("Arducam SPI Error.\n");
 8000e7e:	481e      	ldr	r0, [pc, #120]	; (8000ef8 <initArducam+0xe0>)
 8000e80:	f00a feb6 	bl	800bbf0 <puts>
 8000e84:	e022      	b.n	8000ecc <initArducam+0xb4>
	} else {
		printf("Arducam I2C Check Passed | SPI Check Passed\n");
 8000e86:	481d      	ldr	r0, [pc, #116]	; (8000efc <initArducam+0xe4>)
 8000e88:	f00a feb2 	bl	800bbf0 <puts>

		pCtrl->pictureBufferSize = 0;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	84da      	strh	r2, [r3, #38]	; 0x26
		pCtrl->base64Size = 0;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	849a      	strh	r2, [r3, #36]	; 0x24
		memset(pCtrl->pictureBuffer, 0, MAX_PIC_BUF_SIZE);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f00a ff84 	bl	800bdb0 <memset>
		memset(pCtrl->base64Buffer, 0, MAX_BASE64_BUF_SIZE);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f00a ff7c 	bl	800bdb0 <memset>

		setDefaultSettings(pCtrl);
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f000 f945 	bl	8001148 <setDefaultSettings>
		HAL_Delay(1000);
 8000ebe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ec2:	f002 f9bd 	bl	8003240 <HAL_Delay>
		shutter(pCtrl);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f000 fb40 	bl	800154c <shutter>
	}



	if(pCtrl->status != HAL_OK){
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d003      	beq.n	8000edc <initArducam+0xc4>
		printf("FAILED Arducam Init\n");
 8000ed4:	480a      	ldr	r0, [pc, #40]	; (8000f00 <initArducam+0xe8>)
 8000ed6:	f00a fe8b 	bl	800bbf0 <puts>
 8000eda:	e002      	b.n	8000ee2 <initArducam+0xca>
	} else {
		printf("SUCCESS Arducam Init\n");
 8000edc:	4809      	ldr	r0, [pc, #36]	; (8000f04 <initArducam+0xec>)
 8000ede:	f00a fe87 	bl	800bbf0 <puts>
	}

	return pCtrl->status;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	781b      	ldrb	r3, [r3, #0]

	//printStatus(pCtrl);
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	0800c8dc 	.word	0x0800c8dc
 8000ef4:	0800c8f4 	.word	0x0800c8f4
 8000ef8:	0800c908 	.word	0x0800c908
 8000efc:	0800c91c 	.word	0x0800c91c
 8000f00:	0800c948 	.word	0x0800c948
 8000f04:	0800c95c 	.word	0x0800c95c

08000f08 <disconnectArducam>:

//Deconstructor
HAL_StatusTypeDef disconnectArducam(ArducamController* pCtrl){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	printf("Disconnecting Arducam Controller...\n");
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <disconnectArducam+0x1c>)
 8000f12:	f00a fe6d 	bl	800bbf0 <puts>
	return pCtrl->status;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	781b      	ldrb	r3, [r3, #0]
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	0800c974 	.word	0x0800c974

08000f28 <singleCapture>:

//Fills pictureBuffer with the Picture Data
HAL_StatusTypeDef singleCapture(ArducamController* pCtrl){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
		printf("Starting Capture\n");
 8000f30:	4820      	ldr	r0, [pc, #128]	; (8000fb4 <singleCapture+0x8c>)
 8000f32:	f00a fe5d 	bl	800bbf0 <puts>

		flashOn(pCtrl);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f000 fb1a 	bl	8001570 <flashOn>
		clearFIFOFlag(pCtrl);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f000 fa97 	bl	8001470 <clearFIFOFlag>
		resetFIFOPointers(pCtrl);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f000 faa5 	bl	8001492 <resetFIFOPointers>
		setNCaptureFrames(pCtrl, 1);
 8000f48:	2101      	movs	r1, #1
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f000 fac3 	bl	80014d6 <setNCaptureFrames>
		setCaptureFlag(pCtrl);
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f000 faaf 	bl	80014b4 <setCaptureFlag>
		while(!isFIFOReady(pCtrl)){
 8000f56:	e003      	b.n	8000f60 <singleCapture+0x38>
			HAL_Delay(CAPTURE_DELAY);//    Wait 'til Finished Flag is set
 8000f58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f5c:	f002 f970 	bl	8003240 <HAL_Delay>
		while(!isFIFOReady(pCtrl)){
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f000 fa47 	bl	80013f4 <isFIFOReady>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0f5      	beq.n	8000f58 <singleCapture+0x30>
		}
		printf("FIFO Write Finished!\n");
 8000f6c:	4812      	ldr	r0, [pc, #72]	; (8000fb8 <singleCapture+0x90>)
 8000f6e:	f00a fe3f 	bl	800bbf0 <puts>
		flashOff(pCtrl);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 fb0c 	bl	8001590 <flashOff>

		if(burstReadFIFO(pCtrl) == 0){
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f000 f823 	bl	8000fc4 <burstReadFIFO>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d103      	bne.n	8000f8c <singleCapture+0x64>
			pCtrl->status = HAL_ERROR;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2201      	movs	r2, #1
 8000f88:	701a      	strb	r2, [r3, #0]
 8000f8a:	e002      	b.n	8000f92 <singleCapture+0x6a>
		} else {
			picToBase64(pCtrl);
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f000 fb0f 	bl	80015b0 <picToBase64>
		}

		if(pCtrl->status != HAL_OK){
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <singleCapture+0x7a>
			printf("FAILED Single Snap\n");
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <singleCapture+0x94>)
 8000f9c:	f00a fe28 	bl	800bbf0 <puts>
 8000fa0:	e002      	b.n	8000fa8 <singleCapture+0x80>

		} else {
			printf("SUCCESS Single Snap\n");
 8000fa2:	4807      	ldr	r0, [pc, #28]	; (8000fc0 <singleCapture+0x98>)
 8000fa4:	f00a fe24 	bl	800bbf0 <puts>
		}

		return pCtrl->status;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	781b      	ldrb	r3, [r3, #0]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	0800c998 	.word	0x0800c998
 8000fb8:	0800c9ac 	.word	0x0800c9ac
 8000fbc:	0800c9c4 	.word	0x0800c9c4
 8000fc0:	0800c9d8 	.word	0x0800c9d8

08000fc4 <burstReadFIFO>:

//Returns the amount of data (in bytes) read from FIFO
uint16_t burstReadFIFO(ArducamController *pCtrl){
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b088      	sub	sp, #32
 8000fc8:	af02      	add	r7, sp, #8
 8000fca:	6078      	str	r0, [r7, #4]

	uint32_t fifoLength = getFIFOLength(pCtrl);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 f877 	bl	80010c0 <getFIFOLength>
 8000fd2:	6138      	str	r0, [r7, #16]
	uint32_t transmissionSize = fifoLength;
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	617b      	str	r3, [r7, #20]
	if(fifoLength >= 0x5FFF){
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	f645 72fe 	movw	r2, #24574	; 0x5ffe
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d906      	bls.n	8000ff0 <burstReadFIFO+0x2c>
		printf("Had to Truncate FIFO Transfer\n");
 8000fe2:	4832      	ldr	r0, [pc, #200]	; (80010ac <burstReadFIFO+0xe8>)
 8000fe4:	f00a fe04 	bl	800bbf0 <puts>
		transmissionSize = 0x5FFF;
 8000fe8:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	e00a      	b.n	8001006 <burstReadFIFO+0x42>
	} else if(fifoLength == 0){
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d107      	bne.n	8001006 <burstReadFIFO+0x42>
		printf("FAILED burst read FIFO, FIFO has no data\n");
 8000ff6:	482e      	ldr	r0, [pc, #184]	; (80010b0 <burstReadFIFO+0xec>)
 8000ff8:	f00a fdfa 	bl	800bbf0 <puts>
		pCtrl->pictureBufferSize = 0;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	84da      	strh	r2, [r3, #38]	; 0x26
		return 0;
 8001002:	2300      	movs	r3, #0
 8001004:	e04e      	b.n	80010a4 <burstReadFIFO+0xe0>
	}

	//clearPicBuf(pCtrl);
	pCtrl->pictureBufferSize = transmissionSize; //TODO: Need to figure out how much data to buffer
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	b29a      	uxth	r2, r3
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	84da      	strh	r2, [r3, #38]	; 0x26

	printf("Reading %u bytes from Arducam\n", pCtrl->pictureBufferSize);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001012:	4619      	mov	r1, r3
 8001014:	4827      	ldr	r0, [pc, #156]	; (80010b4 <burstReadFIFO+0xf0>)
 8001016:	f00a fd85 	bl	800bb24 <iprintf>
	cam_enable(pCtrl);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f000 fa76 	bl	800150c <cam_enable>

	uint8_t cmd = FIFO_BURST_READ;
 8001020:	233c      	movs	r3, #60	; 0x3c
 8001022:	73fb      	strb	r3, [r7, #15]
	pCtrl->status = HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &cmd, pCtrl->pictureBuffer, 1, HAL_MAX_DELAY);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6898      	ldr	r0, [r3, #8]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69da      	ldr	r2, [r3, #28]
 800102c:	f107 010f 	add.w	r1, r7, #15
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2301      	movs	r3, #1
 8001038:	f005 f906 	bl	8006248 <HAL_SPI_TransmitReceive>
 800103c:	4603      	mov	r3, r0
 800103e:	461a      	mov	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	701a      	strb	r2, [r3, #0]
	if(pCtrl->status != HAL_OK){
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00a      	beq.n	8001062 <burstReadFIFO+0x9e>
		printf("FAILED sending FIFO_BURST_READ byte | Error: %s\n", stat2Str(pCtrl->status));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f001 f825 	bl	80020a0 <stat2Str>
 8001056:	4603      	mov	r3, r0
 8001058:	4619      	mov	r1, r3
 800105a:	4817      	ldr	r0, [pc, #92]	; (80010b8 <burstReadFIFO+0xf4>)
 800105c:	f00a fd62 	bl	800bb24 <iprintf>
 8001060:	e01b      	b.n	800109a <burstReadFIFO+0xd6>
	} else {
		pCtrl -> status = HAL_SPI_Receive(pCtrl->pSPIHandle, pCtrl->pictureBuffer, pCtrl->pictureBufferSize, HAL_MAX_DELAY); //Read bytes into pictureBuffer
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6898      	ldr	r0, [r3, #8]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69d9      	ldr	r1, [r3, #28]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	f004 ffb2 	bl	8005fda <HAL_SPI_Receive>
 8001076:	4603      	mov	r3, r0
 8001078:	461a      	mov	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	701a      	strb	r2, [r3, #0]
		if(pCtrl->status != HAL_OK){
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d009      	beq.n	800109a <burstReadFIFO+0xd6>
			printf("FAILED receiving picture data from SPI bus | Error: %s\n", stat2Str(pCtrl->status));
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f001 f808 	bl	80020a0 <stat2Str>
 8001090:	4603      	mov	r3, r0
 8001092:	4619      	mov	r1, r3
 8001094:	4809      	ldr	r0, [pc, #36]	; (80010bc <burstReadFIFO+0xf8>)
 8001096:	f00a fd45 	bl	800bb24 <iprintf>
		}
	}

	cam_disable(pCtrl);
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f000 fa46 	bl	800152c <cam_disable>
	return pCtrl->pictureBufferSize;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	0800c9ec 	.word	0x0800c9ec
 80010b0:	0800ca0c 	.word	0x0800ca0c
 80010b4:	0800ca38 	.word	0x0800ca38
 80010b8:	0800ca58 	.word	0x0800ca58
 80010bc:	0800ca8c 	.word	0x0800ca8c

080010c0 <getFIFOLength>:

//How we find the number of bytes the FIFO is holding (for burst reading)
uint32_t getFIFOLength(ArducamController *pCtrl){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b08a      	sub	sp, #40	; 0x28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	uint8_t buf = 0x02;
 80010c8:	2302      	movs	r3, #2
 80010ca:	72fb      	strb	r3, [r7, #11]
	uint32_t reg0;
	uint32_t reg1;
	uint32_t reg2;
	uint32_t fifoLength = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	; 0x24

	reg0 = spiRegRead(pCtrl, FIFO_BYTE0, &buf, sizeof(uint8_t));
 80010d0:	f107 020b 	add.w	r2, r7, #11
 80010d4:	2301      	movs	r3, #1
 80010d6:	2142      	movs	r1, #66	; 0x42
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f000 f943 	bl	8001364 <spiRegRead>
 80010de:	4603      	mov	r3, r0
 80010e0:	623b      	str	r3, [r7, #32]
	reg1 = spiRegRead(pCtrl, FIFO_BYTE1, &buf, sizeof(uint8_t));
 80010e2:	f107 020b 	add.w	r2, r7, #11
 80010e6:	2301      	movs	r3, #1
 80010e8:	2143      	movs	r1, #67	; 0x43
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f000 f93a 	bl	8001364 <spiRegRead>
 80010f0:	4603      	mov	r3, r0
 80010f2:	61fb      	str	r3, [r7, #28]
	reg2 = spiRegRead(pCtrl, FIFO_BYTE2, &buf, sizeof(uint8_t));
 80010f4:	f107 020b 	add.w	r2, r7, #11
 80010f8:	2301      	movs	r3, #1
 80010fa:	2144      	movs	r1, #68	; 0x44
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f000 f931 	bl	8001364 <spiRegRead>
 8001102:	4603      	mov	r3, r0
 8001104:	61bb      	str	r3, [r7, #24]
	reg2 = reg2 & 0x7F;
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800110c:	61bb      	str	r3, [r7, #24]
	uint32_t longReg0 = (uint32_t) reg0;
 800110e:	6a3b      	ldr	r3, [r7, #32]
 8001110:	617b      	str	r3, [r7, #20]
	uint32_t longReg1 = (uint32_t) reg1;
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	613b      	str	r3, [r7, #16]
	uint32_t longReg2 = (uint32_t) reg2;
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	60fb      	str	r3, [r7, #12]

	fifoLength = ((longReg2 << 16) | (longReg1 << 8) | longReg0) & 0x007FFFFF;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	041a      	lsls	r2, r3, #16
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	431a      	orrs	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	4313      	orrs	r3, r2
 8001128:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
	//fifoLength = ((reg2 << 16) | (reg1 << 8) | reg0) & 0x007FFFFF;
	printf("FIFO Length : %luKB\n", fifoLength/1024);
 800112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001130:	0a9b      	lsrs	r3, r3, #10
 8001132:	4619      	mov	r1, r3
 8001134:	4803      	ldr	r0, [pc, #12]	; (8001144 <getFIFOLength+0x84>)
 8001136:	f00a fcf5 	bl	800bb24 <iprintf>
	return fifoLength;
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800113c:	4618      	mov	r0, r3
 800113e:	3728      	adds	r7, #40	; 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	0800cac4 	.word	0x0800cac4

08001148 <setDefaultSettings>:
	for(int i = 0; i < MAX_PIC_BUF_SIZE; i++){
		pCtrl->pictureBuffer[i] = 0xFF;
	}
}

void setDefaultSettings(ArducamController* pCtrl){
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	printf("Configuring Default Settings\n");
 8001150:	4823      	ldr	r0, [pc, #140]	; (80011e0 <setDefaultSettings+0x98>)
 8001152:	f00a fd4d 	bl	800bbf0 <puts>
	uint8_t data = 0x01;
 8001156:	2301      	movs	r3, #1
 8001158:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0xFF, &data, 1);
 800115a:	f107 020f 	add.w	r2, r7, #15
 800115e:	2301      	movs	r3, #1
 8001160:	21ff      	movs	r1, #255	; 0xff
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f000 f868 	bl	8001238 <i2cRegWrite>
	data = 0x80;
 8001168:	2380      	movs	r3, #128	; 0x80
 800116a:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0x12, &data, 1);
 800116c:	f107 020f 	add.w	r2, r7, #15
 8001170:	2301      	movs	r3, #1
 8001172:	2112      	movs	r1, #18
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 f85f 	bl	8001238 <i2cRegWrite>
	HAL_Delay(100);
 800117a:	2064      	movs	r0, #100	; 0x64
 800117c:	f002 f860 	bl	8003240 <HAL_Delay>

	i2cWriteMultiple(pCtrl, OV2640_JPEG_INIT);
 8001180:	4918      	ldr	r1, [pc, #96]	; (80011e4 <setDefaultSettings+0x9c>)
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f000 f88e 	bl	80012a4 <i2cWriteMultiple>
	i2cWriteMultiple(pCtrl, OV2640_YUV422);
 8001188:	4917      	ldr	r1, [pc, #92]	; (80011e8 <setDefaultSettings+0xa0>)
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 f88a 	bl	80012a4 <i2cWriteMultiple>
	i2cWriteMultiple(pCtrl, OV2640_JPEG);
 8001190:	4916      	ldr	r1, [pc, #88]	; (80011ec <setDefaultSettings+0xa4>)
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f000 f886 	bl	80012a4 <i2cWriteMultiple>
	data = 0x01;
 8001198:	2301      	movs	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0xFF, &data, 1);
 800119c:	f107 020f 	add.w	r2, r7, #15
 80011a0:	2301      	movs	r3, #1
 80011a2:	21ff      	movs	r1, #255	; 0xff
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	f000 f847 	bl	8001238 <i2cRegWrite>
	data = 0x00;
 80011aa:	2300      	movs	r3, #0
 80011ac:	73fb      	strb	r3, [r7, #15]
	i2cRegWrite(pCtrl, 0x15, &data, 1);
 80011ae:	f107 020f 	add.w	r2, r7, #15
 80011b2:	2301      	movs	r3, #1
 80011b4:	2115      	movs	r1, #21
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f000 f83e 	bl	8001238 <i2cRegWrite>
	i2cWriteMultiple(pCtrl, OV2640_320x240_JPEG);
 80011bc:	490c      	ldr	r1, [pc, #48]	; (80011f0 <setDefaultSettings+0xa8>)
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f000 f870 	bl	80012a4 <i2cWriteMultiple>

	// Sets VSync Polarity Low
	data = 0x02;
 80011c4:	2302      	movs	r3, #2
 80011c6:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, (uint8_t)0x03, &data, 1);
 80011c8:	f107 020f 	add.w	r2, r7, #15
 80011cc:	2301      	movs	r3, #1
 80011ce:	2103      	movs	r1, #3
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 f887 	bl	80012e4 <spiRegWrite>

}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	0800cadc 	.word	0x0800cadc
 80011e4:	0800d428 	.word	0x0800d428
 80011e8:	0800d5a8 	.word	0x0800d5a8
 80011ec:	0800d5bc 	.word	0x0800d5bc
 80011f0:	0800d5d0 	.word	0x0800d5d0

080011f4 <isSPIWorking>:


int isSPIWorking(ArducamController *pCtrl){
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	uint8_t testVal = 0xAB;
 80011fc:	23ab      	movs	r3, #171	; 0xab
 80011fe:	73fb      	strb	r3, [r7, #15]
	uint8_t readVal = 0x00;
 8001200:	2300      	movs	r3, #0
 8001202:	73bb      	strb	r3, [r7, #14]
	spiRegWrite(pCtrl, 0x00, &testVal, 1);
 8001204:	f107 020f 	add.w	r2, r7, #15
 8001208:	2301      	movs	r3, #1
 800120a:	2100      	movs	r1, #0
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f000 f869 	bl	80012e4 <spiRegWrite>
	spiRegRead(pCtrl, 0x00, &readVal, 1);
 8001212:	f107 020e 	add.w	r2, r7, #14
 8001216:	2301      	movs	r3, #1
 8001218:	2100      	movs	r1, #0
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f000 f8a2 	bl	8001364 <spiRegRead>

	return (readVal == testVal);
 8001220:	7bba      	ldrb	r2, [r7, #14]
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	429a      	cmp	r2, r3
 8001226:	bf0c      	ite	eq
 8001228:	2301      	moveq	r3, #1
 800122a:	2300      	movne	r3, #0
 800122c:	b2db      	uxtb	r3, r3
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <i2cRegWrite>:
//TODO: Make it so that when Register Writes/Reads fail (status != 00), we print error data and throw an interrupt? or maybe just halt the function?
//
/*To Write over i2c:
* Request I2C_ADDR_WRITE -> Send Cam Register Address (left shift device addr's by 1) -> Send Data bytes
*/
void i2cRegWrite(ArducamController* pCtrl, uint8_t reg, uint8_t *pData, uint16_t size){
 8001238:	b580      	push	{r7, lr}
 800123a:	b086      	sub	sp, #24
 800123c:	af02      	add	r7, sp, #8
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	607a      	str	r2, [r7, #4]
 8001242:	461a      	mov	r2, r3
 8001244:	460b      	mov	r3, r1
 8001246:	72fb      	strb	r3, [r7, #11]
 8001248:	4613      	mov	r3, r2
 800124a:	813b      	strh	r3, [r7, #8]
	printf("(I2C) Writing 0x%04X to Reg 0x%02X\n", *pData, reg);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	4619      	mov	r1, r3
 8001252:	7afb      	ldrb	r3, [r7, #11]
 8001254:	461a      	mov	r2, r3
 8001256:	4812      	ldr	r0, [pc, #72]	; (80012a0 <i2cRegWrite+0x68>)
 8001258:	f00a fc64 	bl	800bb24 <iprintf>
	//printf("Before T1: %x\n", pCtrl->status);
	pCtrl->status = HAL_I2C_Master_Transmit(pCtrl->pI2CHandle, I2C_ADDR_WRITE, &reg, (uint16_t) 1, CAM_TIMEOUT);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	6858      	ldr	r0, [r3, #4]
 8001260:	f107 020b 	add.w	r2, r7, #11
 8001264:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	2160      	movs	r1, #96	; 0x60
 800126e:	f002 fb7b 	bl	8003968 <HAL_I2C_Master_Transmit>
 8001272:	4603      	mov	r3, r0
 8001274:	461a      	mov	r2, r3
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	701a      	strb	r2, [r3, #0]
	//printf("After T1: %x\n", pCtrl->status);
	pCtrl->status = HAL_I2C_Master_Transmit(pCtrl->pI2CHandle, I2C_ADDR_WRITE, pData, (uint16_t) size, CAM_TIMEOUT);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	6858      	ldr	r0, [r3, #4]
 800127e:	893b      	ldrh	r3, [r7, #8]
 8001280:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001284:	9200      	str	r2, [sp, #0]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	2160      	movs	r1, #96	; 0x60
 800128a:	f002 fb6d 	bl	8003968 <HAL_I2C_Master_Transmit>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	701a      	strb	r2, [r3, #0]
	//printf("After T2: %x\n", pCtrl->status);
}
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	0800cafc 	.word	0x0800cafc

080012a4 <i2cWriteMultiple>:
	pCtrl->status = HAL_I2C_Master_Receive(pCtrl->pI2CHandle, I2C_ADDR_READ, pBuffer, size, CAM_TIMEOUT);
	//printf("After R1: %x\n", pCtrl->status);
	printf("(I2C) Read 0x%02X from 0x%02X\n", *pBuffer, reg);
}

void i2cWriteMultiple(ArducamController* pCtrl, const struct SensorReg *regList){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
	struct SensorReg *current = (struct SensorReg *) regList;
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	60fb      	str	r3, [r7, #12]

	while(current->addr != 0xFF || current->val != 0xFF){
 80012b2:	e00a      	b.n	80012ca <i2cWriteMultiple+0x26>
		i2cRegWrite(pCtrl, current->addr, &(current->val), 1);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	7819      	ldrb	r1, [r3, #0]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	1c5a      	adds	r2, r3, #1
 80012bc:	2301      	movs	r3, #1
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ffba 	bl	8001238 <i2cRegWrite>
		current++;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	3302      	adds	r3, #2
 80012c8:	60fb      	str	r3, [r7, #12]
	while(current->addr != 0xFF || current->val != 0xFF){
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2bff      	cmp	r3, #255	; 0xff
 80012d0:	d1f0      	bne.n	80012b4 <i2cWriteMultiple+0x10>
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	785b      	ldrb	r3, [r3, #1]
 80012d6:	2bff      	cmp	r3, #255	; 0xff
 80012d8:	d1ec      	bne.n	80012b4 <i2cWriteMultiple+0x10>
	}

}
 80012da:	bf00      	nop
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <spiRegWrite>:

void spiRegWrite(ArducamController* pCtrl, uint8_t reg, uint8_t *pData, uint16_t size){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	60f8      	str	r0, [r7, #12]
 80012ec:	607a      	str	r2, [r7, #4]
 80012ee:	461a      	mov	r2, r3
 80012f0:	460b      	mov	r3, r1
 80012f2:	72fb      	strb	r3, [r7, #11]
 80012f4:	4613      	mov	r3, r2
 80012f6:	813b      	strh	r3, [r7, #8]

	cam_enable(pCtrl); // CS Pin Set LOW
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f000 f907 	bl	800150c <cam_enable>
	HAL_Delay(CS_DELAY);
 80012fe:	200a      	movs	r0, #10
 8001300:	f001 ff9e 	bl	8003240 <HAL_Delay>
	uint8_t maskedAddr = reg | SPI_WRITE_MASK; // a 1 followed by Reg addr, to write to reg
 8001304:	7afb      	ldrb	r3, [r7, #11]
 8001306:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800130a:	b2db      	uxtb	r3, r3
 800130c:	75fb      	strb	r3, [r7, #23]

	printf("(SPI) Writing 0x%02X to 0x%02X | cmd = 0x%02X\n", *pData, reg, maskedAddr);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	4619      	mov	r1, r3
 8001314:	7afa      	ldrb	r2, [r7, #11]
 8001316:	7dfb      	ldrb	r3, [r7, #23]
 8001318:	4811      	ldr	r0, [pc, #68]	; (8001360 <spiRegWrite+0x7c>)
 800131a:	f00a fc03 	bl	800bb24 <iprintf>
	pCtrl->status = HAL_SPI_Transmit(pCtrl->pSPIHandle, &maskedAddr, (uint16_t)1, CAM_TIMEOUT);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	6898      	ldr	r0, [r3, #8]
 8001322:	f107 0117 	add.w	r1, r7, #23
 8001326:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800132a:	2201      	movs	r2, #1
 800132c:	f004 fce0 	bl	8005cf0 <HAL_SPI_Transmit>
 8001330:	4603      	mov	r3, r0
 8001332:	461a      	mov	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	701a      	strb	r2, [r3, #0]
	pCtrl->status = HAL_SPI_Transmit(pCtrl->pSPIHandle, pData, size, CAM_TIMEOUT);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	6898      	ldr	r0, [r3, #8]
 800133c:	893a      	ldrh	r2, [r7, #8]
 800133e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	f004 fcd4 	bl	8005cf0 <HAL_SPI_Transmit>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	701a      	strb	r2, [r3, #0]

	cam_disable(pCtrl);
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f000 f8eb 	bl	800152c <cam_disable>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	0800cb40 	.word	0x0800cb40

08001364 <spiRegRead>:

uint8_t spiRegRead(ArducamController* pCtrl, uint8_t reg, uint8_t *pBuffer, uint16_t size){
 8001364:	b580      	push	{r7, lr}
 8001366:	b088      	sub	sp, #32
 8001368:	af02      	add	r7, sp, #8
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	461a      	mov	r2, r3
 8001370:	460b      	mov	r3, r1
 8001372:	72fb      	strb	r3, [r7, #11]
 8001374:	4613      	mov	r3, r2
 8001376:	813b      	strh	r3, [r7, #8]
	cam_enable(pCtrl);
 8001378:	68f8      	ldr	r0, [r7, #12]
 800137a:	f000 f8c7 	bl	800150c <cam_enable>
	HAL_Delay(CS_DELAY);
 800137e:	200a      	movs	r0, #10
 8001380:	f001 ff5e 	bl	8003240 <HAL_Delay>
	uint8_t maskedAddr = reg & SPI_READ_MASK; // a 0 followed by register to read
 8001384:	7afb      	ldrb	r3, [r7, #11]
 8001386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800138a:	b2db      	uxtb	r3, r3
 800138c:	75fb      	strb	r3, [r7, #23]
	uint8_t dummyByte = 0x00;
 800138e:	2300      	movs	r3, #0
 8001390:	75bb      	strb	r3, [r7, #22]
	pCtrl->status = HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &maskedAddr, pBuffer, (uint16_t)1, CAM_TIMEOUT);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6898      	ldr	r0, [r3, #8]
 8001396:	f107 0117 	add.w	r1, r7, #23
 800139a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2301      	movs	r3, #1
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	f004 ff50 	bl	8006248 <HAL_SPI_TransmitReceive>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	701a      	strb	r2, [r3, #0]
	pCtrl->status = HAL_SPI_TransmitReceive(pCtrl->pSPIHandle, &dummyByte, pBuffer, size, CAM_TIMEOUT);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6898      	ldr	r0, [r3, #8]
 80013b4:	893b      	ldrh	r3, [r7, #8]
 80013b6:	f107 0116 	add.w	r1, r7, #22
 80013ba:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80013be:	9200      	str	r2, [sp, #0]
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	f004 ff41 	bl	8006248 <HAL_SPI_TransmitReceive>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	701a      	strb	r2, [r3, #0]
	cam_disable(pCtrl);
 80013ce:	68f8      	ldr	r0, [r7, #12]
 80013d0:	f000 f8ac 	bl	800152c <cam_disable>
	printf("(SPI) Read 0x%02X from 0x%02X\n", *pBuffer, reg);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	7afb      	ldrb	r3, [r7, #11]
 80013dc:	461a      	mov	r2, r3
 80013de:	4804      	ldr	r0, [pc, #16]	; (80013f0 <spiRegRead+0x8c>)
 80013e0:	f00a fba0 	bl	800bb24 <iprintf>
	return *pBuffer;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	781b      	ldrb	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	0800cb70 	.word	0x0800cb70

080013f4 <isFIFOReady>:

//Returns FIFO 'finished' flag. 0 -> FIFO is busy, 1 -> capture is finished
int isFIFOReady(ArducamController* pCtrl){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	uint8_t registerData = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	72fb      	strb	r3, [r7, #11]
	spiRegRead(pCtrl, FIFO_STATUS_REG, &registerData, 1);
 8001400:	f107 020b 	add.w	r2, r7, #11
 8001404:	2301      	movs	r3, #1
 8001406:	2141      	movs	r1, #65	; 0x41
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f7ff ffab 	bl	8001364 <spiRegRead>
	int isFinished = checkBit(registerData, 3);
 800140e:	7afb      	ldrb	r3, [r7, #11]
 8001410:	2103      	movs	r1, #3
 8001412:	4618      	mov	r0, r3
 8001414:	f000 fe32 	bl	800207c <checkBit>
 8001418:	60f8      	str	r0, [r7, #12]
	printf("FIFO Ready Flag : %d\n", isFinished);
 800141a:	68f9      	ldr	r1, [r7, #12]
 800141c:	4803      	ldr	r0, [pc, #12]	; (800142c <isFIFOReady+0x38>)
 800141e:	f00a fb81 	bl	800bb24 <iprintf>
	return isFinished;
 8001422:	68fb      	ldr	r3, [r7, #12]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	0800cb90 	.word	0x0800cb90

08001430 <resetCPLD>:
	}

}

//Resets the CPLD
void resetCPLD(ArducamController* pCtrl){
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	uint8_t cmd = 0x80;
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, 0x07, &cmd, 1);
 800143c:	f107 020f 	add.w	r2, r7, #15
 8001440:	2301      	movs	r3, #1
 8001442:	2107      	movs	r1, #7
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff4d 	bl	80012e4 <spiRegWrite>
	HAL_Delay(100);
 800144a:	2064      	movs	r0, #100	; 0x64
 800144c:	f001 fef8 	bl	8003240 <HAL_Delay>
	cmd = 0x00;
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, 0x07, &cmd, 1);
 8001454:	f107 020f 	add.w	r2, r7, #15
 8001458:	2301      	movs	r3, #1
 800145a:	2107      	movs	r1, #7
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff41 	bl	80012e4 <spiRegWrite>
	HAL_Delay(100);
 8001462:	2064      	movs	r0, #100	; 0x64
 8001464:	f001 feec 	bl	8003240 <HAL_Delay>
}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <clearFIFOFlag>:

void flushFIFO(ArducamController* pCtrl){
	clearFIFOFlag(pCtrl);
}

void clearFIFOFlag(ArducamController* pCtrl){
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	uint8_t cmd = FIFO_FLAG_CLR;
 8001478:	2301      	movs	r3, #1
 800147a:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
 800147c:	f107 020f 	add.w	r2, r7, #15
 8001480:	2301      	movs	r3, #1
 8001482:	2104      	movs	r1, #4
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff ff2d 	bl	80012e4 <spiRegWrite>
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <resetFIFOPointers>:

void resetFIFOPointers(ArducamController* pCtrl){
 8001492:	b580      	push	{r7, lr}
 8001494:	b084      	sub	sp, #16
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
	uint8_t cmd = FIFO_PTR_CLR;
 800149a:	2330      	movs	r3, #48	; 0x30
 800149c:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
 800149e:	f107 020f 	add.w	r2, r7, #15
 80014a2:	2301      	movs	r3, #1
 80014a4:	2104      	movs	r1, #4
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ff1c 	bl	80012e4 <spiRegWrite>
}
 80014ac:	bf00      	nop
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <setCaptureFlag>:

void setCaptureFlag(ArducamController* pCtrl){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	uint8_t cmd = SET_CAPTURE_FLAG;
 80014bc:	2302      	movs	r3, #2
 80014be:	73fb      	strb	r3, [r7, #15]
	spiRegWrite(pCtrl, FIFO_CONTROL_REG, &cmd, 1);
 80014c0:	f107 020f 	add.w	r2, r7, #15
 80014c4:	2301      	movs	r3, #1
 80014c6:	2104      	movs	r1, #4
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ff0b 	bl	80012e4 <spiRegWrite>
}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <setNCaptureFrames>:

void setNCaptureFrames(ArducamController* pCtrl, int n){
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b084      	sub	sp, #16
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
	uint8_t cmd = 0b00000001;
 80014e0:	2301      	movs	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
	if((0 < n) && (n <= 7)){ cmd = (uint8_t) n; }
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	dd05      	ble.n	80014f6 <setNCaptureFrames+0x20>
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	2b07      	cmp	r3, #7
 80014ee:	dc02      	bgt.n	80014f6 <setNCaptureFrames+0x20>
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	73fb      	strb	r3, [r7, #15]

	spiRegWrite(pCtrl, CAPTURE_CONTROL_REG, &cmd, 1);
 80014f6:	f107 020f 	add.w	r2, r7, #15
 80014fa:	2301      	movs	r3, #1
 80014fc:	2101      	movs	r1, #1
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff fef0 	bl	80012e4 <spiRegWrite>
}
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <cam_enable>:

void cam_enable(ArducamController* pCtrl){
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pCSPort, pCtrl->csPinNo, GPIO_PIN_RESET);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68d8      	ldr	r0, [r3, #12]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	8a1b      	ldrh	r3, [r3, #16]
 800151c:	2200      	movs	r2, #0
 800151e:	4619      	mov	r1, r3
 8001520:	f002 f96e 	bl	8003800 <HAL_GPIO_WritePin>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <cam_disable>:

void cam_disable(ArducamController* pCtrl){
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pCSPort, pCtrl->csPinNo, GPIO_PIN_SET);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	68d8      	ldr	r0, [r3, #12]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	8a1b      	ldrh	r3, [r3, #16]
 800153c:	2201      	movs	r2, #1
 800153e:	4619      	mov	r1, r3
 8001540:	f002 f95e 	bl	8003800 <HAL_GPIO_WritePin>
}
 8001544:	bf00      	nop
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <shutter>:

void shutter(ArducamController* pCtrl){
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	flashOn(pCtrl);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 f80b 	bl	8001570 <flashOn>
	HAL_Delay(SHUTTER_DELAY);
 800155a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800155e:	f001 fe6f 	bl	8003240 <HAL_Delay>
	flashOff(pCtrl);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f000 f814 	bl	8001590 <flashOff>
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <flashOn>:

void flashOn(ArducamController* pCtrl){
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pFlashPort, pCtrl->flashPinNo, GPIO_PIN_SET);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6958      	ldr	r0, [r3, #20]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	8b1b      	ldrh	r3, [r3, #24]
 8001580:	2201      	movs	r2, #1
 8001582:	4619      	mov	r1, r3
 8001584:	f002 f93c 	bl	8003800 <HAL_GPIO_WritePin>
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <flashOff>:

void flashOff(ArducamController* pCtrl){
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pFlashPort, pCtrl->flashPinNo, GPIO_PIN_RESET);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6958      	ldr	r0, [r3, #20]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	8b1b      	ldrh	r3, [r3, #24]
 80015a0:	2200      	movs	r2, #0
 80015a2:	4619      	mov	r1, r3
 80015a4:	f002 f92c 	bl	8003800 <HAL_GPIO_WritePin>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <picToBase64>:
}

const char BASE64LOOKUPTABLE[] = "ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/";

//Fills the base64 buffer
void picToBase64(ArducamController* pCtrl){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08e      	sub	sp, #56	; 0x38
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  printf("Converting data to Base64...\n");
 80015b8:	4895      	ldr	r0, [pc, #596]	; (8001810 <picToBase64+0x260>)
 80015ba:	f00a fb19 	bl	800bbf0 <puts>

  uint8_t *inputBytes = pCtrl->pictureBuffer;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  int nBytes = pCtrl->pictureBufferSize;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80015c8:	62bb      	str	r3, [r7, #40]	; 0x28

  char *output = pCtrl->base64Buffer;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t byte0, byte1, byte2;
  uint8_t base64Digit0, base64Digit1, base64Digit2, base64Digit3;
  uint8_t tableIdx0, tableIdx1, tableIdx2, tableIdx3;
  uint32_t threeByteCombo;

  int inputIdx = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	637b      	str	r3, [r7, #52]	; 0x34
  int outputIdx = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	633b      	str	r3, [r7, #48]	; 0x30
  while(inputIdx < nBytes-2){
 80015d8:	e059      	b.n	800168e <picToBase64+0xde>
    byte0 = inputBytes[inputIdx];
 80015da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015de:	4413      	add	r3, r2
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	623b      	str	r3, [r7, #32]
    byte1 = inputBytes[inputIdx+1];
 80015e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015e6:	3301      	adds	r3, #1
 80015e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015ea:	4413      	add	r3, r2
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	61fb      	str	r3, [r7, #28]
    byte2 = inputBytes[inputIdx+2];
 80015f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015f2:	3302      	adds	r3, #2
 80015f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80015f6:	4413      	add	r3, r2
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	61bb      	str	r3, [r7, #24]
    threeByteCombo = ((byte0 << 16) | (byte1 << 8) | byte2); // 24 bits
 80015fc:	6a3b      	ldr	r3, [r7, #32]
 80015fe:	041a      	lsls	r2, r3, #16
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	4313      	orrs	r3, r2
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4313      	orrs	r3, r2
 800160a:	617b      	str	r3, [r7, #20]

    // Turn every 6 bits into a Base64 digit
    tableIdx0 = (threeByteCombo >> 18);
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	0c9b      	lsrs	r3, r3, #18
 8001610:	74fb      	strb	r3, [r7, #19]
    tableIdx1 = (threeByteCombo >> 12) & 0x3F;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	0b1b      	lsrs	r3, r3, #12
 8001616:	b2db      	uxtb	r3, r3
 8001618:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800161c:	74bb      	strb	r3, [r7, #18]
    tableIdx2 = (threeByteCombo >> 6) & 0x3F;
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	099b      	lsrs	r3, r3, #6
 8001622:	b2db      	uxtb	r3, r3
 8001624:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001628:	747b      	strb	r3, [r7, #17]
    tableIdx3 = threeByteCombo & 0x3F;
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	b2db      	uxtb	r3, r3
 800162e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001632:	743b      	strb	r3, [r7, #16]

    base64Digit0 = BASE64LOOKUPTABLE[tableIdx0];
 8001634:	7cfb      	ldrb	r3, [r7, #19]
 8001636:	4a77      	ldr	r2, [pc, #476]	; (8001814 <picToBase64+0x264>)
 8001638:	5cd3      	ldrb	r3, [r2, r3]
 800163a:	73fb      	strb	r3, [r7, #15]
    base64Digit1 = BASE64LOOKUPTABLE[tableIdx1];
 800163c:	7cbb      	ldrb	r3, [r7, #18]
 800163e:	4a75      	ldr	r2, [pc, #468]	; (8001814 <picToBase64+0x264>)
 8001640:	5cd3      	ldrb	r3, [r2, r3]
 8001642:	73bb      	strb	r3, [r7, #14]
    base64Digit2 = BASE64LOOKUPTABLE[tableIdx2];
 8001644:	7c7b      	ldrb	r3, [r7, #17]
 8001646:	4a73      	ldr	r2, [pc, #460]	; (8001814 <picToBase64+0x264>)
 8001648:	5cd3      	ldrb	r3, [r2, r3]
 800164a:	737b      	strb	r3, [r7, #13]
    base64Digit3 = BASE64LOOKUPTABLE[tableIdx3];
 800164c:	7c3b      	ldrb	r3, [r7, #16]
 800164e:	4a71      	ldr	r2, [pc, #452]	; (8001814 <picToBase64+0x264>)
 8001650:	5cd3      	ldrb	r3, [r2, r3]
 8001652:	733b      	strb	r3, [r7, #12]

    output[outputIdx] = (char) base64Digit0;
 8001654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001656:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001658:	4413      	add	r3, r2
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	701a      	strb	r2, [r3, #0]
    output[outputIdx + 1] = (char) base64Digit1;
 800165e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001660:	3301      	adds	r3, #1
 8001662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001664:	4413      	add	r3, r2
 8001666:	7bba      	ldrb	r2, [r7, #14]
 8001668:	701a      	strb	r2, [r3, #0]
    output[outputIdx + 2] = (char) base64Digit2;
 800166a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800166c:	3302      	adds	r3, #2
 800166e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001670:	4413      	add	r3, r2
 8001672:	7b7a      	ldrb	r2, [r7, #13]
 8001674:	701a      	strb	r2, [r3, #0]
    output[outputIdx + 3] = (char) base64Digit3;
 8001676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001678:	3303      	adds	r3, #3
 800167a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167c:	4413      	add	r3, r2
 800167e:	7b3a      	ldrb	r2, [r7, #12]
 8001680:	701a      	strb	r2, [r3, #0]

    inputIdx += 3;
 8001682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001684:	3303      	adds	r3, #3
 8001686:	637b      	str	r3, [r7, #52]	; 0x34
    outputIdx += 4;
 8001688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168a:	3304      	adds	r3, #4
 800168c:	633b      	str	r3, [r7, #48]	; 0x30
  while(inputIdx < nBytes-2){
 800168e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001690:	3b02      	subs	r3, #2
 8001692:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001694:	429a      	cmp	r2, r3
 8001696:	dba0      	blt.n	80015da <picToBase64+0x2a>
  }

  // Padding if necessary
  if((nBytes-1)%3 == 2){
 8001698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800169a:	1e59      	subs	r1, r3, #1
 800169c:	4b5e      	ldr	r3, [pc, #376]	; (8001818 <picToBase64+0x268>)
 800169e:	fb83 3201 	smull	r3, r2, r3, r1
 80016a2:	17cb      	asrs	r3, r1, #31
 80016a4:	1ad2      	subs	r2, r2, r3
 80016a6:	4613      	mov	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	4413      	add	r3, r2
 80016ac:	1aca      	subs	r2, r1, r3
 80016ae:	2a02      	cmp	r2, #2
 80016b0:	d14f      	bne.n	8001752 <picToBase64+0x1a2>

    byte0 = inputBytes[nBytes-2];
 80016b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016b4:	3b02      	subs	r3, #2
 80016b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016b8:	4413      	add	r3, r2
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	623b      	str	r3, [r7, #32]
    byte1 = inputBytes[nBytes-1];
 80016be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016c0:	3b01      	subs	r3, #1
 80016c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016c4:	4413      	add	r3, r2
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	61fb      	str	r3, [r7, #28]
    byte2 = 0; //Will need to pad here
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
    threeByteCombo = ((byte0 << 16) | (byte1 << 8) | byte2); // 24 bits
 80016ce:	6a3b      	ldr	r3, [r7, #32]
 80016d0:	041a      	lsls	r2, r3, #16
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	4313      	orrs	r3, r2
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	4313      	orrs	r3, r2
 80016dc:	617b      	str	r3, [r7, #20]

    // Turn every 6 bits into a Base64 digit
    tableIdx0 = (threeByteCombo >> 18);
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	0c9b      	lsrs	r3, r3, #18
 80016e2:	74fb      	strb	r3, [r7, #19]
    tableIdx1 = (threeByteCombo >> 12) & 0x3F;
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	0b1b      	lsrs	r3, r3, #12
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016ee:	74bb      	strb	r3, [r7, #18]
    tableIdx2 = (threeByteCombo >> 6) & 0x3F;
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	099b      	lsrs	r3, r3, #6
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016fa:	747b      	strb	r3, [r7, #17]
    tableIdx3 = threeByteCombo & 0x3F;
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001704:	743b      	strb	r3, [r7, #16]

    base64Digit0 = BASE64LOOKUPTABLE[tableIdx0];
 8001706:	7cfb      	ldrb	r3, [r7, #19]
 8001708:	4a42      	ldr	r2, [pc, #264]	; (8001814 <picToBase64+0x264>)
 800170a:	5cd3      	ldrb	r3, [r2, r3]
 800170c:	73fb      	strb	r3, [r7, #15]
    base64Digit1 = BASE64LOOKUPTABLE[tableIdx1];
 800170e:	7cbb      	ldrb	r3, [r7, #18]
 8001710:	4a40      	ldr	r2, [pc, #256]	; (8001814 <picToBase64+0x264>)
 8001712:	5cd3      	ldrb	r3, [r2, r3]
 8001714:	73bb      	strb	r3, [r7, #14]
    base64Digit2 = BASE64LOOKUPTABLE[tableIdx2];
 8001716:	7c7b      	ldrb	r3, [r7, #17]
 8001718:	4a3e      	ldr	r2, [pc, #248]	; (8001814 <picToBase64+0x264>)
 800171a:	5cd3      	ldrb	r3, [r2, r3]
 800171c:	737b      	strb	r3, [r7, #13]
    base64Digit3 = '=';
 800171e:	233d      	movs	r3, #61	; 0x3d
 8001720:	733b      	strb	r3, [r7, #12]

    output[outputIdx] = (char) base64Digit0;
 8001722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001724:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001726:	4413      	add	r3, r2
 8001728:	7bfa      	ldrb	r2, [r7, #15]
 800172a:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 1] = (char) base64Digit1;
 800172c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800172e:	3301      	adds	r3, #1
 8001730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001732:	4413      	add	r3, r2
 8001734:	7bba      	ldrb	r2, [r7, #14]
 8001736:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 2] = (char) base64Digit2;
 8001738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800173a:	3302      	adds	r3, #2
 800173c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800173e:	4413      	add	r3, r2
 8001740:	7b7a      	ldrb	r2, [r7, #13]
 8001742:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 3] = (char) base64Digit3;
 8001744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001746:	3303      	adds	r3, #3
 8001748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800174a:	4413      	add	r3, r2
 800174c:	7b3a      	ldrb	r2, [r7, #12]
 800174e:	701a      	strb	r2, [r3, #0]
 8001750:	e055      	b.n	80017fe <picToBase64+0x24e>
  } else if ((nBytes-1)%3 == 1){
 8001752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001754:	1e59      	subs	r1, r3, #1
 8001756:	4b30      	ldr	r3, [pc, #192]	; (8001818 <picToBase64+0x268>)
 8001758:	fb83 3201 	smull	r3, r2, r3, r1
 800175c:	17cb      	asrs	r3, r1, #31
 800175e:	1ad2      	subs	r2, r2, r3
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	1aca      	subs	r2, r1, r3
 8001768:	2a01      	cmp	r2, #1
 800176a:	d148      	bne.n	80017fe <picToBase64+0x24e>
    byte0 = inputBytes[nBytes-1];
 800176c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176e:	3b01      	subs	r3, #1
 8001770:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001772:	4413      	add	r3, r2
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	623b      	str	r3, [r7, #32]
    byte1 = 0; //Will need to pad here
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
    byte2 = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	61bb      	str	r3, [r7, #24]
    threeByteCombo = ((byte0 << 16) | (byte1 << 8) | byte2); // 24 bits
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	041a      	lsls	r2, r3, #16
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	4313      	orrs	r3, r2
 800178a:	69ba      	ldr	r2, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	617b      	str	r3, [r7, #20]

    // Turn every 6 bits into a Base64 digit
    tableIdx0 = (threeByteCombo >> 18);
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	0c9b      	lsrs	r3, r3, #18
 8001794:	74fb      	strb	r3, [r7, #19]
    tableIdx1 = (threeByteCombo >> 12) & 0x3F;
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	0b1b      	lsrs	r3, r3, #12
 800179a:	b2db      	uxtb	r3, r3
 800179c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017a0:	74bb      	strb	r3, [r7, #18]
    tableIdx2 = (threeByteCombo >> 6) & 0x3F;
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	099b      	lsrs	r3, r3, #6
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017ac:	747b      	strb	r3, [r7, #17]
    tableIdx3 = threeByteCombo & 0x3F;
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017b6:	743b      	strb	r3, [r7, #16]

    base64Digit0 = BASE64LOOKUPTABLE[tableIdx0];
 80017b8:	7cfb      	ldrb	r3, [r7, #19]
 80017ba:	4a16      	ldr	r2, [pc, #88]	; (8001814 <picToBase64+0x264>)
 80017bc:	5cd3      	ldrb	r3, [r2, r3]
 80017be:	73fb      	strb	r3, [r7, #15]
    base64Digit1 = BASE64LOOKUPTABLE[tableIdx1];
 80017c0:	7cbb      	ldrb	r3, [r7, #18]
 80017c2:	4a14      	ldr	r2, [pc, #80]	; (8001814 <picToBase64+0x264>)
 80017c4:	5cd3      	ldrb	r3, [r2, r3]
 80017c6:	73bb      	strb	r3, [r7, #14]
    base64Digit2 = '=';
 80017c8:	233d      	movs	r3, #61	; 0x3d
 80017ca:	737b      	strb	r3, [r7, #13]
    base64Digit3 = '=';
 80017cc:	233d      	movs	r3, #61	; 0x3d
 80017ce:	733b      	strb	r3, [r7, #12]

    output[outputIdx] = (char) base64Digit0;
 80017d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017d4:	4413      	add	r3, r2
 80017d6:	7bfa      	ldrb	r2, [r7, #15]
 80017d8:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 1] = (char) base64Digit1;
 80017da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017dc:	3301      	adds	r3, #1
 80017de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017e0:	4413      	add	r3, r2
 80017e2:	7bba      	ldrb	r2, [r7, #14]
 80017e4:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 2] = (char) base64Digit2;
 80017e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017e8:	3302      	adds	r3, #2
 80017ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ec:	4413      	add	r3, r2
 80017ee:	7b7a      	ldrb	r2, [r7, #13]
 80017f0:	701a      	strb	r2, [r3, #0]
	output[outputIdx + 3] = (char) base64Digit3;
 80017f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017f4:	3303      	adds	r3, #3
 80017f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f8:	4413      	add	r3, r2
 80017fa:	7b3a      	ldrb	r2, [r7, #12]
 80017fc:	701a      	strb	r2, [r3, #0]
  }

  printf("Base 64 Data = %s\n", output);
 80017fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001800:	4806      	ldr	r0, [pc, #24]	; (800181c <picToBase64+0x26c>)
 8001802:	f00a f98f 	bl	800bb24 <iprintf>
}
 8001806:	bf00      	nop
 8001808:	3738      	adds	r7, #56	; 0x38
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	0800ccdc 	.word	0x0800ccdc
 8001814:	0800d620 	.word	0x0800d620
 8001818:	55555556 	.word	0x55555556
 800181c:	0800ccfc 	.word	0x0800ccfc

08001820 <initSD>:

FATFS fatFS; 	//Fatfs handle
FIL file; 		//File handle
FRESULT fres; //Result after operations

HAL_StatusTypeDef initSD(SDController* pCtrl){
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	printf("Initializing SD Controller...\n");
 8001828:	480f      	ldr	r0, [pc, #60]	; (8001868 <initSD+0x48>)
 800182a:	f00a f9e1 	bl	800bbf0 <puts>

	// Mount the File System
	if(mountFS(pCtrl) != HAL_OK){
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f000 f846 	bl	80018c0 <mountFS>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00a      	beq.n	8001850 <initSD+0x30>
		printf("FAILED SD Init\n | Status : %s\n", stat2Str(pCtrl->status));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fc2e 	bl	80020a0 <stat2Str>
 8001844:	4603      	mov	r3, r0
 8001846:	4619      	mov	r1, r3
 8001848:	4808      	ldr	r0, [pc, #32]	; (800186c <initSD+0x4c>)
 800184a:	f00a f96b 	bl	800bb24 <iprintf>
 800184e:	e004      	b.n	800185a <initSD+0x3a>
	} else {
		printf("SUCCESS SD Initialized\n");
 8001850:	4807      	ldr	r0, [pc, #28]	; (8001870 <initSD+0x50>)
 8001852:	f00a f9cd 	bl	800bbf0 <puts>
		getSDStats();
 8001856:	f000 f88d 	bl	8001974 <getSDStats>
	}

	return pCtrl->status;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	781b      	ldrb	r3, [r3, #0]
}
 800185e:	4618      	mov	r0, r3
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	0800cd10 	.word	0x0800cd10
 800186c:	0800cd30 	.word	0x0800cd30
 8001870:	0800cd50 	.word	0x0800cd50

08001874 <disconnectSD>:

HAL_StatusTypeDef disconnectSD(SDController* pCtrl){
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
	printf("Disconnecting SD Card...\n");
 800187c:	480d      	ldr	r0, [pc, #52]	; (80018b4 <disconnectSD+0x40>)
 800187e:	f00a f9b7 	bl	800bbf0 <puts>
	if(closeFile(pCtrl) && dismountFS(pCtrl) != HAL_OK){
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f000 f91e 	bl	8001ac4 <closeFile>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d009      	beq.n	80018a2 <disconnectSD+0x2e>
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 f844 	bl	800191c <dismountFS>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <disconnectSD+0x2e>
		printf("FAILED to close SD\n");
 800189a:	4807      	ldr	r0, [pc, #28]	; (80018b8 <disconnectSD+0x44>)
 800189c:	f00a f9a8 	bl	800bbf0 <puts>
 80018a0:	e002      	b.n	80018a8 <disconnectSD+0x34>
	} else {
		printf("SUCCESS closing SD\n");
 80018a2:	4806      	ldr	r0, [pc, #24]	; (80018bc <disconnectSD+0x48>)
 80018a4:	f00a f9a4 	bl	800bbf0 <puts>
	}

	return pCtrl->status;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	781b      	ldrb	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	0800cd68 	.word	0x0800cd68
 80018b8:	0800cd84 	.word	0x0800cd84
 80018bc:	0800cd98 	.word	0x0800cd98

080018c0 <mountFS>:

HAL_StatusTypeDef mountFS(SDController *pCtrl){
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	fres = f_mount(&fatFS, "", 1);
 80018c8:	2201      	movs	r2, #1
 80018ca:	490f      	ldr	r1, [pc, #60]	; (8001908 <mountFS+0x48>)
 80018cc:	480f      	ldr	r0, [pc, #60]	; (800190c <mountFS+0x4c>)
 80018ce:	f009 fb35 	bl	800af3c <f_mount>
 80018d2:	4603      	mov	r3, r0
 80018d4:	461a      	mov	r2, r3
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <mountFS+0x50>)
 80018d8:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK){
 80018da:	4b0d      	ldr	r3, [pc, #52]	; (8001910 <mountFS+0x50>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d009      	beq.n	80018f6 <mountFS+0x36>
		printf("FAILED mounting FS | FRESULT : %i\n", fres);
 80018e2:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <mountFS+0x50>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	4619      	mov	r1, r3
 80018e8:	480a      	ldr	r0, [pc, #40]	; (8001914 <mountFS+0x54>)
 80018ea:	f00a f91b 	bl	800bb24 <iprintf>
		pCtrl->status = HAL_ERROR;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2201      	movs	r2, #1
 80018f2:	701a      	strb	r2, [r3, #0]
 80018f4:	e002      	b.n	80018fc <mountFS+0x3c>
	} else {
		printf("SUCCESS File System mounted\n");
 80018f6:	4808      	ldr	r0, [pc, #32]	; (8001918 <mountFS+0x58>)
 80018f8:	f00a f97a 	bl	800bbf0 <puts>
	}
	return pCtrl->status;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	781b      	ldrb	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	0800cdac 	.word	0x0800cdac
 800190c:	200000b8 	.word	0x200000b8
 8001910:	20000518 	.word	0x20000518
 8001914:	0800cdb0 	.word	0x0800cdb0
 8001918:	0800cdd4 	.word	0x0800cdd4

0800191c <dismountFS>:

HAL_StatusTypeDef dismountFS(SDController* pCtrl){
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
	fres = f_mount(NULL, "", 0);
 8001924:	2200      	movs	r2, #0
 8001926:	490f      	ldr	r1, [pc, #60]	; (8001964 <dismountFS+0x48>)
 8001928:	2000      	movs	r0, #0
 800192a:	f009 fb07 	bl	800af3c <f_mount>
 800192e:	4603      	mov	r3, r0
 8001930:	461a      	mov	r2, r3
 8001932:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <dismountFS+0x4c>)
 8001934:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK){
 8001936:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <dismountFS+0x4c>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d009      	beq.n	8001952 <dismountFS+0x36>
		printf("FAILED dismounting FS | FRESULT : %i\n", fres);
 800193e:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <dismountFS+0x4c>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	4619      	mov	r1, r3
 8001944:	4809      	ldr	r0, [pc, #36]	; (800196c <dismountFS+0x50>)
 8001946:	f00a f8ed 	bl	800bb24 <iprintf>
		pCtrl->status = HAL_ERROR;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2201      	movs	r2, #1
 800194e:	701a      	strb	r2, [r3, #0]
 8001950:	e002      	b.n	8001958 <dismountFS+0x3c>
	} else {
		printf("SUCCESS File System mounted\n");
 8001952:	4807      	ldr	r0, [pc, #28]	; (8001970 <dismountFS+0x54>)
 8001954:	f00a f94c 	bl	800bbf0 <puts>
	}
	return pCtrl->status;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	781b      	ldrb	r3, [r3, #0]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	0800cdac 	.word	0x0800cdac
 8001968:	20000518 	.word	0x20000518
 800196c:	0800cdf0 	.word	0x0800cdf0
 8001970:	0800cdd4 	.word	0x0800cdd4

08001974 <getSDStats>:

//Prints SD FS Stats
void getSDStats(){
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
	DWORD freeClusters, freeSectors, totalSectors;
	FATFS* pFreeFS;

	fres = f_getfree("", &freeClusters, &pFreeFS);
 800197a:	463a      	mov	r2, r7
 800197c:	1d3b      	adds	r3, r7, #4
 800197e:	4619      	mov	r1, r3
 8001980:	4815      	ldr	r0, [pc, #84]	; (80019d8 <getSDStats+0x64>)
 8001982:	f009 fefc 	bl	800b77e <f_getfree>
 8001986:	4603      	mov	r3, r0
 8001988:	461a      	mov	r2, r3
 800198a:	4b14      	ldr	r3, [pc, #80]	; (80019dc <getSDStats+0x68>)
 800198c:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK){
 800198e:	4b13      	ldr	r3, [pc, #76]	; (80019dc <getSDStats+0x68>)
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d006      	beq.n	80019a4 <getSDStats+0x30>
		printf("FAILED to get SD stats | FRESULT : %i\n", fres);
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <getSDStats+0x68>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	4810      	ldr	r0, [pc, #64]	; (80019e0 <getSDStats+0x6c>)
 800199e:	f00a f8c1 	bl	800bb24 <iprintf>
 80019a2:	e016      	b.n	80019d2 <getSDStats+0x5e>
		return;
	}

	totalSectors = (pFreeFS->n_fatent - 2) * pFreeFS->csize;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	3b02      	subs	r3, #2
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	8952      	ldrh	r2, [r2, #10]
 80019ae:	fb02 f303 	mul.w	r3, r2, r3
 80019b2:	60fb      	str	r3, [r7, #12]
	freeSectors = freeClusters * pFreeFS->csize;
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	895b      	ldrh	r3, [r3, #10]
 80019b8:	461a      	mov	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	fb02 f303 	mul.w	r3, r2, r3
 80019c0:	60bb      	str	r3, [r7, #8]

	printf("SD Stats:\n%10lu KB Total Capacity\n%10lu KB Free Space.\r\n", totalSectors / 2, freeSectors / 2);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	0859      	lsrs	r1, r3, #1
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	085b      	lsrs	r3, r3, #1
 80019ca:	461a      	mov	r2, r3
 80019cc:	4805      	ldr	r0, [pc, #20]	; (80019e4 <getSDStats+0x70>)
 80019ce:	f00a f8a9 	bl	800bb24 <iprintf>
}
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	0800cdac 	.word	0x0800cdac
 80019dc:	20000518 	.word	0x20000518
 80019e0:	0800ce18 	.word	0x0800ce18
 80019e4:	0800ce40 	.word	0x0800ce40

080019e8 <openFile>:

HAL_StatusTypeDef openFile(SDController* pCtrl, char* filename, BYTE perms){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	4613      	mov	r3, r2
 80019f4:	71fb      	strb	r3, [r7, #7]
	fres = f_open(&file, (const TCHAR*) filename, perms); // See if this mask works or if i have to split this over reads/writes
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	461a      	mov	r2, r3
 80019fa:	68b9      	ldr	r1, [r7, #8]
 80019fc:	480f      	ldr	r0, [pc, #60]	; (8001a3c <openFile+0x54>)
 80019fe:	f009 fae3 	bl	800afc8 <f_open>
 8001a02:	4603      	mov	r3, r0
 8001a04:	461a      	mov	r2, r3
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <openFile+0x58>)
 8001a08:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 8001a0a:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <openFile+0x58>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00a      	beq.n	8001a28 <openFile+0x40>
		printf("FAILED to open '%s' | FRESULT : %i\n", filename, fres);
 8001a12:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <openFile+0x58>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	480a      	ldr	r0, [pc, #40]	; (8001a44 <openFile+0x5c>)
 8001a1c:	f00a f882 	bl	800bb24 <iprintf>
		pCtrl -> status = HAL_ERROR;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
 8001a26:	e003      	b.n	8001a30 <openFile+0x48>
	} else {
		printf("SUCCESS opening '%s'\n", filename);
 8001a28:	68b9      	ldr	r1, [r7, #8]
 8001a2a:	4807      	ldr	r0, [pc, #28]	; (8001a48 <openFile+0x60>)
 8001a2c:	f00a f87a 	bl	800bb24 <iprintf>
	}

	return pCtrl->status;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	781b      	ldrb	r3, [r3, #0]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	200002e8 	.word	0x200002e8
 8001a40:	20000518 	.word	0x20000518
 8001a44:	0800ce7c 	.word	0x0800ce7c
 8001a48:	0800cea0 	.word	0x0800cea0

08001a4c <writeFile>:

	closeFile(pCtrl);
	return pCtrl->status;
}

HAL_StatusTypeDef writeFile(SDController *pCtrl, char *filename, void *dataToWrite, UINT length){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
 8001a58:	603b      	str	r3, [r7, #0]
	UINT bytesWrote;

	openFile(pCtrl, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8001a5a:	221a      	movs	r2, #26
 8001a5c:	68b9      	ldr	r1, [r7, #8]
 8001a5e:	68f8      	ldr	r0, [r7, #12]
 8001a60:	f7ff ffc2 	bl	80019e8 <openFile>
	fres = f_write(&file, (const void*) dataToWrite, length, &bytesWrote);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	6879      	ldr	r1, [r7, #4]
 8001a6c:	4811      	ldr	r0, [pc, #68]	; (8001ab4 <writeFile+0x68>)
 8001a6e:	f009 fc69 	bl	800b344 <f_write>
 8001a72:	4603      	mov	r3, r0
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <writeFile+0x6c>)
 8001a78:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK) {
 8001a7a:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <writeFile+0x6c>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d008      	beq.n	8001a94 <writeFile+0x48>
		printf("FAILED writing %d bytes to '%s' | \n", length, filename);
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	6839      	ldr	r1, [r7, #0]
 8001a86:	480d      	ldr	r0, [pc, #52]	; (8001abc <writeFile+0x70>)
 8001a88:	f00a f84c 	bl	800bb24 <iprintf>
		pCtrl->status = HAL_ERROR;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
 8001a92:	e005      	b.n	8001aa0 <writeFile+0x54>
	} else {
		printf("SUCCESS writing %d bytes to '%s'\n", bytesWrote, filename);
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	68ba      	ldr	r2, [r7, #8]
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4809      	ldr	r0, [pc, #36]	; (8001ac0 <writeFile+0x74>)
 8001a9c:	f00a f842 	bl	800bb24 <iprintf>
	}

	closeFile(pCtrl);
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f000 f80f 	bl	8001ac4 <closeFile>
	return pCtrl->status;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3718      	adds	r7, #24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200002e8 	.word	0x200002e8
 8001ab8:	20000518 	.word	0x20000518
 8001abc:	0800cf0c 	.word	0x0800cf0c
 8001ac0:	0800cf30 	.word	0x0800cf30

08001ac4 <closeFile>:

HAL_StatusTypeDef closeFile(SDController* pCtrl){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	fres = f_close(&file);
 8001acc:	480e      	ldr	r0, [pc, #56]	; (8001b08 <closeFile+0x44>)
 8001ace:	f009 fe2c 	bl	800b72a <f_close>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <closeFile+0x48>)
 8001ad8:	701a      	strb	r2, [r3, #0]
	if(fres != FR_OK){
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <closeFile+0x48>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d009      	beq.n	8001af6 <closeFile+0x32>
		printf("FAILED to close file | FRESULT : %i\n", fres);
 8001ae2:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <closeFile+0x48>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4809      	ldr	r0, [pc, #36]	; (8001b10 <closeFile+0x4c>)
 8001aea:	f00a f81b 	bl	800bb24 <iprintf>
		pCtrl->status = HAL_ERROR;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e002      	b.n	8001afc <closeFile+0x38>
	} else {
		printf("SUCCESS closing file\n");
 8001af6:	4807      	ldr	r0, [pc, #28]	; (8001b14 <closeFile+0x50>)
 8001af8:	f00a f87a 	bl	800bbf0 <puts>
	}

	return pCtrl->status;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	781b      	ldrb	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	200002e8 	.word	0x200002e8
 8001b0c:	20000518 	.word	0x20000518
 8001b10:	0800cf54 	.word	0x0800cf54
 8001b14:	0800cf7c 	.word	0x0800cf7c

08001b18 <initServoController>:
#include "helpers.h"
#include <string.h>
#include <math.h>


HAL_StatusTypeDef initServoController(ServoController *pCtrl){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	printf("Initializing Servo Controller\n");
 8001b20:	480a      	ldr	r0, [pc, #40]	; (8001b4c <initServoController+0x34>)
 8001b22:	f00a f865 	bl	800bbf0 <puts>

	// Allocate ServoList
	memset(pCtrl->servoList, 0, sizeof(Servo) * MAX_NUM_SERVOS);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3308      	adds	r3, #8
 8001b2a:	223c      	movs	r2, #60	; 0x3c
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f00a f93e 	bl	800bdb0 <memset>
	pCtrl->numServos = 0;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	645a      	str	r2, [r3, #68]	; 0x44
	pCtrl->status = HAL_OK;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]

	return pCtrl->status;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	781b      	ldrb	r3, [r3, #0]
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	0800cf94 	.word	0x0800cf94

08001b50 <addServo>:

void addServo(ServoController *pCtrl, Servo servo){
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	4638      	mov	r0, r7
 8001b5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if(pCtrl->numServos >= MAX_NUM_SERVOS){
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	dd05      	ble.n	8001b72 <addServo+0x22>
		printf("FAILED Add Servo (%s)\n", servo.name);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4820      	ldr	r0, [pc, #128]	; (8001bec <addServo+0x9c>)
 8001b6c:	f009 ffda 	bl	800bb24 <iprintf>
		return;
 8001b70:	e038      	b.n	8001be4 <addServo+0x94>
	}

	pCtrl->servoList[pCtrl->numServos] = servo;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001b76:	68f9      	ldr	r1, [r7, #12]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	440b      	add	r3, r1
 8001b82:	3308      	adds	r3, #8
 8001b84:	461c      	mov	r4, r3
 8001b86:	463b      	mov	r3, r7
 8001b88:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	pCtrl->status = HAL_TIM_PWM_Start(servo.pTIMHandle, servo.channel);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	4611      	mov	r1, r2
 8001b96:	4618      	mov	r0, r3
 8001b98:	f004 ffec 	bl	8006b74 <HAL_TIM_PWM_Start>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	701a      	strb	r2, [r3, #0]
	setServoPosition(servo, SERVO_POS_CENTER);
 8001ba4:	235a      	movs	r3, #90	; 0x5a
 8001ba6:	463a      	mov	r2, r7
 8001ba8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001baa:	f000 f825 	bl	8001bf8 <setServoPosition>
	if(pCtrl->status != HAL_OK){
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00c      	beq.n	8001bd0 <addServo+0x80>
		printf("FAILED to Add  Servo (%s) | Status : %s\n", servo.name, stat2Str(pCtrl->status));
 8001bb6:	683c      	ldr	r4, [r7, #0]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f000 fa6f 	bl	80020a0 <stat2Str>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4621      	mov	r1, r4
 8001bc8:	4809      	ldr	r0, [pc, #36]	; (8001bf0 <addServo+0xa0>)
 8001bca:	f009 ffab 	bl	800bb24 <iprintf>
 8001bce:	e009      	b.n	8001be4 <addServo+0x94>
	} else {
		pCtrl->numServos += 1;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd4:	1c5a      	adds	r2, r3, #1
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	645a      	str	r2, [r3, #68]	; 0x44
		printf("SUCCESS Added Servo (%s)\n", servo.name);
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <addServo+0xa4>)
 8001be0:	f009 ffa0 	bl	800bb24 <iprintf>
	}

}
 8001be4:	3714      	adds	r7, #20
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd90      	pop	{r4, r7, pc}
 8001bea:	bf00      	nop
 8001bec:	0800cfb4 	.word	0x0800cfb4
 8001bf0:	0800cfcc 	.word	0x0800cfcc
 8001bf4:	0800cff8 	.word	0x0800cff8

08001bf8 <setServoPosition>:

//https://www.youtube.com/watch?v=AjN58ceQaF4
//http://www.ee.ic.ac.uk/pcheung/teaching/DE1_EE/stores/sg90_datasheet.pdf
//Position in degrees

void setServoPosition(Servo servo, int position){
 8001bf8:	b590      	push	{r4, r7, lr}
 8001bfa:	b08b      	sub	sp, #44	; 0x2c
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	1d3c      	adds	r4, r7, #4
 8001c00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001c04:	603b      	str	r3, [r7, #0]
	printf("Setting Servo (%s) to %d\n", servo.name, position);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4830      	ldr	r0, [pc, #192]	; (8001cd0 <setServoPosition+0xd8>)
 8001c0e:	f009 ff89 	bl	800bb24 <iprintf>
	uint32_t CCR1Val;
	int degrees;

	if(position <= 0){
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	dc02      	bgt.n	8001c1e <setServoPosition+0x26>
		degrees = SERVO_POS_LEFT;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c1c:	e007      	b.n	8001c2e <setServoPosition+0x36>
	} else if(position >= 180){
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	2bb3      	cmp	r3, #179	; 0xb3
 8001c22:	dd02      	ble.n	8001c2a <setServoPosition+0x32>
		degrees = SERVO_POS_RIGHT;
 8001c24:	23b4      	movs	r3, #180	; 0xb4
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
 8001c28:	e001      	b.n	8001c2e <setServoPosition+0x36>
	} else {
		degrees = position;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float secPerDeg = .001 / 180;
 8001c2e:	4b29      	ldr	r3, [pc, #164]	; (8001cd4 <setServoPosition+0xdc>)
 8001c30:	623b      	str	r3, [r7, #32]
	float pulseTime = .001 + (degrees*secPerDeg);
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	ee07 3a90 	vmov	s15, r3
 8001c38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c3c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c44:	ee17 0a90 	vmov	r0, s15
 8001c48:	f7fe fc86 	bl	8000558 <__aeabi_f2d>
 8001c4c:	a31c      	add	r3, pc, #112	; (adr r3, 8001cc0 <setServoPosition+0xc8>)
 8001c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c52:	f7fe fb23 	bl	800029c <__adddf3>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f7fe ff0d 	bl	8000a7c <__aeabi_d2f>
 8001c62:	4603      	mov	r3, r0
 8001c64:	61fb      	str	r3, [r7, #28]
	float dutyCycle = (pulseTime / .02);
 8001c66:	69f8      	ldr	r0, [r7, #28]
 8001c68:	f7fe fc76 	bl	8000558 <__aeabi_f2d>
 8001c6c:	a316      	add	r3, pc, #88	; (adr r3, 8001cc8 <setServoPosition+0xd0>)
 8001c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c72:	f7fe fdf3 	bl	800085c <__aeabi_ddiv>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f7fe fefd 	bl	8000a7c <__aeabi_d2f>
 8001c82:	4603      	mov	r3, r0
 8001c84:	61bb      	str	r3, [r7, #24]

	CCR1Val = (uint32_t) (dutyCycle * 100);
 8001c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c8a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001cd8 <setServoPosition+0xe0>
 8001c8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c96:	ee17 3a90 	vmov	r3, s15
 8001c9a:	617b      	str	r3, [r7, #20]

	printf("CCR Val = %lu\n", CCR1Val);
 8001c9c:	6979      	ldr	r1, [r7, #20]
 8001c9e:	480f      	ldr	r0, [pc, #60]	; (8001cdc <setServoPosition+0xe4>)
 8001ca0:	f009 ff40 	bl	800bb24 <iprintf>
	servo.pTIMHandle->Instance->CCR1 = CCR1Val;
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(SERVO_DELAY);
 8001cac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cb0:	f001 fac6 	bl	8003240 <HAL_Delay>

}
 8001cb4:	bf00      	nop
 8001cb6:	372c      	adds	r7, #44	; 0x2c
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd90      	pop	{r4, r7, pc}
 8001cbc:	f3af 8000 	nop.w
 8001cc0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001cc4:	3f50624d 	.word	0x3f50624d
 8001cc8:	47ae147b 	.word	0x47ae147b
 8001ccc:	3f947ae1 	.word	0x3f947ae1
 8001cd0:	0800d014 	.word	0x0800d014
 8001cd4:	36ba69dc 	.word	0x36ba69dc
 8001cd8:	42c80000 	.word	0x42c80000
 8001cdc:	0800d030 	.word	0x0800d030

08001ce0 <shuffle>:
}

// Generates a random integer and flicks a card from the left and right piles one by one based on the bits of the number generated
// Bit = 0 -> Left Pile | Bit = 1 -> Right Pile
#define MAX_CARDS 160
HAL_StatusTypeDef shuffle(ServoController *pCtrl, int numCards){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]

	if(numCards > MAX_CARDS){
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	2ba0      	cmp	r3, #160	; 0xa0
 8001cee:	dd06      	ble.n	8001cfe <shuffle+0x1e>
		printf("FAILED Deck Shuffle. Too many cards.\n");
 8001cf0:	483a      	ldr	r0, [pc, #232]	; (8001ddc <shuffle+0xfc>)
 8001cf2:	f009 ff7d 	bl	800bbf0 <puts>
		pCtrl->status = HAL_ERROR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	e068      	b.n	8001dd0 <shuffle+0xf0>
	} else if(pCtrl->numServos < 2){
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	dc06      	bgt.n	8001d14 <shuffle+0x34>
		printf("FAILED Card Shuffle. Not enough servos connected.\n");
 8001d06:	4836      	ldr	r0, [pc, #216]	; (8001de0 <shuffle+0x100>)
 8001d08:	f009 ff72 	bl	800bbf0 <puts>
		pCtrl->status = HAL_ERROR;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]
 8001d12:	e05d      	b.n	8001dd0 <shuffle+0xf0>
	} else {

		HAL_RNG_StateTypeDef state = HAL_RNG_GetState(pCtrl->pRNGHandle);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f003 ff39 	bl	8005b90 <HAL_RNG_GetState>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	76fb      	strb	r3, [r7, #27]
		if(state != HAL_RNG_STATE_READY){
 8001d22:	7efb      	ldrb	r3, [r7, #27]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d008      	beq.n	8001d3a <shuffle+0x5a>
			printf("| RNG Error : %x\n", state);
 8001d28:	7efb      	ldrb	r3, [r7, #27]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	482d      	ldr	r0, [pc, #180]	; (8001de4 <shuffle+0x104>)
 8001d2e:	f009 fef9 	bl	800bb24 <iprintf>
			pCtrl->status = HAL_ERROR;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
 8001d38:	e04a      	b.n	8001dd0 <shuffle+0xf0>
		} else {
			int nRandoms = ceil(numCards/32); //Number of random numbers we'll need.
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	da00      	bge.n	8001d42 <shuffle+0x62>
 8001d40:	331f      	adds	r3, #31
 8001d42:	115b      	asrs	r3, r3, #5
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe fbf5 	bl	8000534 <__aeabi_i2d>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	4610      	mov	r0, r2
 8001d50:	4619      	mov	r1, r3
 8001d52:	f7fe fe6b 	bl	8000a2c <__aeabi_d2iz>
 8001d56:	4603      	mov	r3, r0
 8001d58:	617b      	str	r3, [r7, #20]
			uint32_t rand = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	60fb      	str	r3, [r7, #12]
			int cardsLeft = numCards;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24

			//Generate as many random numbers as necessary (1 bit per card)
			for(int i = 0; i < nRandoms; i++){
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
 8001d66:	e02f      	b.n	8001dc8 <shuffle+0xe8>
				pCtrl->status = HAL_RNG_GenerateRandomNumber(pCtrl->pRNGHandle, &rand);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f107 020c 	add.w	r2, r7, #12
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f003 fe37 	bl	80059e6 <HAL_RNG_GenerateRandomNumber>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	701a      	strb	r2, [r3, #0]
				if(pCtrl->status != HAL_OK){
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <shuffle+0xb6>
					printf("FAILED Generating Random Number\n");
 8001d88:	4817      	ldr	r0, [pc, #92]	; (8001de8 <shuffle+0x108>)
 8001d8a:	f009 ff31 	bl	800bbf0 <puts>
					printStatus(pCtrl);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f000 f9b4 	bl	80020fc <printStatus>
					break;
 8001d94:	e01c      	b.n	8001dd0 <shuffle+0xf0>
				} else {
					//Process 32 cards at a time
					for(int cardIdx = 0; cardIdx < 32; cardIdx++){
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	e00f      	b.n	8001dbc <shuffle+0xdc>
						int pile = checkBit(rand, cardIdx);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	69f9      	ldr	r1, [r7, #28]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f000 f96b 	bl	800207c <checkBit>
 8001da6:	6138      	str	r0, [r7, #16]
						drawCard(pCtrl, pile);
 8001da8:	6939      	ldr	r1, [r7, #16]
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f81e 	bl	8001dec <drawCard>
						cardsLeft--;
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	3b01      	subs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
					for(int cardIdx = 0; cardIdx < 32; cardIdx++){
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3301      	adds	r3, #1
 8001dba:	61fb      	str	r3, [r7, #28]
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	2b1f      	cmp	r3, #31
 8001dc0:	ddec      	ble.n	8001d9c <shuffle+0xbc>
			for(int i = 0; i < nRandoms; i++){
 8001dc2:	6a3b      	ldr	r3, [r7, #32]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	623b      	str	r3, [r7, #32]
 8001dc8:	6a3a      	ldr	r2, [r7, #32]
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	dbcb      	blt.n	8001d68 <shuffle+0x88>
				}
			}
		}
	}

	return pCtrl->status;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3728      	adds	r7, #40	; 0x28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	0800d054 	.word	0x0800d054
 8001de0:	0800d07c 	.word	0x0800d07c
 8001de4:	0800d0b0 	.word	0x0800d0b0
 8001de8:	0800d0c4 	.word	0x0800d0c4

08001dec <drawCard>:

// Pile = 0 -> Draw from Left Pile
// Pile = 1 -> Draw form Right Pile
void drawCard(ServoController *pCtrl, int pile){
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
	int servoNo = pile;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	617b      	str	r3, [r7, #20]
	if(pCtrl->numServos <= servoNo){
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	db04      	blt.n	8001e0e <drawCard+0x22>
		printf("FAILED Card Draw. Servo #%d not attached.\n", pile);
 8001e04:	6839      	ldr	r1, [r7, #0]
 8001e06:	4821      	ldr	r0, [pc, #132]	; (8001e8c <drawCard+0xa0>)
 8001e08:	f009 fe8c 	bl	800bb24 <iprintf>
 8001e0c:	e03b      	b.n	8001e86 <drawCard+0x9a>
		return;
	}

	// Makes servo kick outwards then inwards
	Servo servo = pCtrl->servoList[servoNo];
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	4613      	mov	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	4413      	add	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f103 0208 	add.w	r2, r3, #8
 8001e20:	f107 0308 	add.w	r3, r7, #8
 8001e24:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e26:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if(servoNo % 2 == 0){	// Left Servo
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d114      	bne.n	8001e5e <drawCard+0x72>
		setServoPosition(servo, SERVO_POS_LEFT);
 8001e34:	2300      	movs	r3, #0
 8001e36:	f107 0208 	add.w	r2, r7, #8
 8001e3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e3c:	f7ff fedc 	bl	8001bf8 <setServoPosition>
		HAL_Delay(SERVO_DELAY);
 8001e40:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e44:	f001 f9fc 	bl	8003240 <HAL_Delay>
		setServoPosition(servo, SERVO_POS_RIGHT);
 8001e48:	23b4      	movs	r3, #180	; 0xb4
 8001e4a:	f107 0208 	add.w	r2, r7, #8
 8001e4e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e50:	f7ff fed2 	bl	8001bf8 <setServoPosition>
		HAL_Delay(SERVO_DELAY);
 8001e54:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e58:	f001 f9f2 	bl	8003240 <HAL_Delay>
 8001e5c:	e013      	b.n	8001e86 <drawCard+0x9a>
	} else {	// Right Servo
		setServoPosition(servo, SERVO_POS_RIGHT);
 8001e5e:	23b4      	movs	r3, #180	; 0xb4
 8001e60:	f107 0208 	add.w	r2, r7, #8
 8001e64:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e66:	f7ff fec7 	bl	8001bf8 <setServoPosition>
		HAL_Delay(SERVO_DELAY);
 8001e6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e6e:	f001 f9e7 	bl	8003240 <HAL_Delay>
		setServoPosition(servo, SERVO_POS_LEFT);
 8001e72:	2300      	movs	r3, #0
 8001e74:	f107 0208 	add.w	r2, r7, #8
 8001e78:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e7a:	f7ff febd 	bl	8001bf8 <setServoPosition>
		HAL_Delay(SERVO_DELAY);
 8001e7e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e82:	f001 f9dd 	bl	8003240 <HAL_Delay>
	}

}
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	0800d0e4 	.word	0x0800d0e4

08001e90 <initESP>:
const char* STATUS_ARCHIDEKT = "Sending Deck to Archidekt\n";
const char* STATUS_SD_READ = "ESP Requesting SD Data\n";
const char* STATUS_SHUTDOWN = "Shutting Down\n";
const char* STATUS_UNKNOWN = "Unknown Action";

HAL_StatusTypeDef initESP(WiFiController* pCtrl){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	printf("Initialzing WiFi Controller...\n");
 8001e98:	4805      	ldr	r0, [pc, #20]	; (8001eb0 <initESP+0x20>)
 8001e9a:	f009 fea9 	bl	800bbf0 <puts>
	signalBusy(pCtrl);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f000 f82e 	bl	8001f00 <signalBusy>
	return pCtrl->status;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	781b      	ldrb	r3, [r3, #0]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3708      	adds	r7, #8
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800d1f4 	.word	0x0800d1f4

08001eb4 <disconnectESP>:

HAL_StatusTypeDef disconnectESP(WiFiController* pCtrl){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	printf("Disconnecting WiFi Controller...\n");
 8001ebc:	4807      	ldr	r0, [pc, #28]	; (8001edc <disconnectESP+0x28>)
 8001ebe:	f009 fe97 	bl	800bbf0 <puts>
	signalBusy(pCtrl);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f81c 	bl	8001f00 <signalBusy>
	clearCMDBuffer(pCtrl);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f877 	bl	8001fbc <clearCMDBuffer>
	return pCtrl->status;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	781b      	ldrb	r3, [r3, #0]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	0800d214 	.word	0x0800d214

08001ee0 <signalReady>:

void signalReady(WiFiController* pCtrl){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pGPIOPort, pCtrl->readyFlagPin, GPIO_PIN_SET);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6898      	ldr	r0, [r3, #8]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	899b      	ldrh	r3, [r3, #12]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	f001 fc84 	bl	8003800 <HAL_GPIO_WritePin>
}
 8001ef8:	bf00      	nop
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <signalBusy>:

void signalBusy(WiFiController* pCtrl){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(pCtrl->pGPIOPort, pCtrl->readyFlagPin, GPIO_PIN_RESET);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6898      	ldr	r0, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	899b      	ldrh	r3, [r3, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	4619      	mov	r1, r3
 8001f14:	f001 fc74 	bl	8003800 <HAL_GPIO_WritePin>
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <getNextCMD>:

HAL_StatusTypeDef getNextCMD(WiFiController* pCtrl, char *pCMDBuffer){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef cmdStatus = HAL_OK;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	73fb      	strb	r3, [r7, #15]
	printf("Waiting for next CMD...\n");
 8001f2e:	481e      	ldr	r0, [pc, #120]	; (8001fa8 <getNextCMD+0x88>)
 8001f30:	f009 fe5e 	bl	800bbf0 <puts>
	signalReady(pCtrl);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ffd3 	bl	8001ee0 <signalReady>
	HAL_Delay(ESP_READY_DELAY); // Wait for ESP to send the data
 8001f3a:	2064      	movs	r0, #100	; 0x64
 8001f3c:	f001 f980 	bl	8003240 <HAL_Delay>
	cmdStatus = HAL_UART_Receive(pCtrl->pUARTHandle, (uint8_t*) pCMDBuffer, 8, ESP_CMD_TIMEOUT); // Waits 60s for a CMD, then yields control
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6858      	ldr	r0, [r3, #4]
 8001f44:	f64e 2360 	movw	r3, #60000	; 0xea60
 8001f48:	2208      	movs	r2, #8
 8001f4a:	6839      	ldr	r1, [r7, #0]
 8001f4c:	f005 ffd8 	bl	8007f00 <HAL_UART_Receive>
 8001f50:	4603      	mov	r3, r0
 8001f52:	73fb      	strb	r3, [r7, #15]
	switch(cmdStatus){
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d81e      	bhi.n	8001f98 <getNextCMD+0x78>
 8001f5a:	a201      	add	r2, pc, #4	; (adr r2, 8001f60 <getNextCMD+0x40>)
 8001f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f60:	08001f71 	.word	0x08001f71
 8001f64:	08001f83 	.word	0x08001f83
 8001f68:	08001f7b 	.word	0x08001f7b
 8001f6c:	08001f91 	.word	0x08001f91
		case HAL_OK:
			printf("CMD: %s\n", pCMDBuffer);
 8001f70:	6839      	ldr	r1, [r7, #0]
 8001f72:	480e      	ldr	r0, [pc, #56]	; (8001fac <getNextCMD+0x8c>)
 8001f74:	f009 fdd6 	bl	800bb24 <iprintf>
			break;
 8001f78:	e00e      	b.n	8001f98 <getNextCMD+0x78>
		case HAL_BUSY:
			printf("CMD Buffer (RX) Busy\n");
 8001f7a:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <getNextCMD+0x90>)
 8001f7c:	f009 fe38 	bl	800bbf0 <puts>
			break;
 8001f80:	e00a      	b.n	8001f98 <getNextCMD+0x78>
		case HAL_ERROR:
			printf("Error reading CMD from ESP\n");
 8001f82:	480c      	ldr	r0, [pc, #48]	; (8001fb4 <getNextCMD+0x94>)
 8001f84:	f009 fe34 	bl	800bbf0 <puts>
			pCtrl->status = HAL_ERROR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	701a      	strb	r2, [r3, #0]
			break;
 8001f8e:	e003      	b.n	8001f98 <getNextCMD+0x78>
		case HAL_TIMEOUT:
			printf("Timed out waiting for CMD\n");
 8001f90:	4809      	ldr	r0, [pc, #36]	; (8001fb8 <getNextCMD+0x98>)
 8001f92:	f009 fe2d 	bl	800bbf0 <puts>
			break;
 8001f96:	bf00      	nop
	}

	signalBusy(pCtrl);
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f7ff ffb1 	bl	8001f00 <signalBusy>
	return cmdStatus;
 8001f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	0800d238 	.word	0x0800d238
 8001fac:	0800d250 	.word	0x0800d250
 8001fb0:	0800d25c 	.word	0x0800d25c
 8001fb4:	0800d274 	.word	0x0800d274
 8001fb8:	0800d290 	.word	0x0800d290

08001fbc <clearCMDBuffer>:

// Cleans out the ESP_RX buffer
// Note: Using this in the loop removes the ability to make a "Command Queue", so the buffer can only ever have one CMD at a time
void clearCMDBuffer(WiFiController* pCtrl){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	uint8_t byteRead = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status = HAL_OK;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	73fb      	strb	r3, [r7, #15]
	while(status == HAL_OK){
 8001fcc:	e009      	b.n	8001fe2 <clearCMDBuffer+0x26>
		status = HAL_UART_Receive(pCtrl->pUARTHandle, &byteRead, 1, 0); //Should become HAL_TIMEOUT when there is no data left
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6858      	ldr	r0, [r3, #4]
 8001fd2:	f107 010e 	add.w	r1, r7, #14
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	2201      	movs	r2, #1
 8001fda:	f005 ff91 	bl	8007f00 <HAL_UART_Receive>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	73fb      	strb	r3, [r7, #15]
	while(status == HAL_OK){
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d0f2      	beq.n	8001fce <clearCMDBuffer+0x12>
	}
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <sendData>:

HAL_StatusTypeDef sendData(WiFiController* pCtrl, void* pDataBuffer, uint16_t size){
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	4613      	mov	r3, r2
 8002000:	80fb      	strh	r3, [r7, #6]
	printf("Sending %u bytes to ESP\n", size);
 8002002:	88fb      	ldrh	r3, [r7, #6]
 8002004:	4619      	mov	r1, r3
 8002006:	480a      	ldr	r0, [pc, #40]	; (8002030 <sendData+0x3c>)
 8002008:	f009 fd8c 	bl	800bb24 <iprintf>
	pCtrl->status = HAL_UART_Transmit(pCtrl->pUARTHandle, (const uint8_t*) pDataBuffer, size, HAL_MAX_DELAY);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6858      	ldr	r0, [r3, #4]
 8002010:	88fa      	ldrh	r2, [r7, #6]
 8002012:	f04f 33ff 	mov.w	r3, #4294967295
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	f005 fee8 	bl	8007dec <HAL_UART_Transmit>
 800201c:	4603      	mov	r3, r0
 800201e:	461a      	mov	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	701a      	strb	r2, [r3, #0]
	return pCtrl -> status;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	781b      	ldrb	r3, [r3, #0]
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	0800d2ac 	.word	0x0800d2ac

08002034 <initHelpers>:

UART_HandleTypeDef *pHUART;



void initHelpers(UART_HandleTypeDef* pUHandle){
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
	pHUART = pUHandle;
 800203c:	4a04      	ldr	r2, [pc, #16]	; (8002050 <initHelpers+0x1c>)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6013      	str	r3, [r2, #0]
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	2000051c 	.word	0x2000051c

08002054 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(pHUART, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <__io_putchar+0x24>)
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	1d39      	adds	r1, r7, #4
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	2201      	movs	r2, #1
 8002068:	f005 fec0 	bl	8007dec <HAL_UART_Transmit>
  return ch;
 800206c:	687b      	ldr	r3, [r7, #4]
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	2000051c 	.word	0x2000051c

0800207c <checkBit>:

//Returns the value of the bit at index in num
//Ex: checkBit(0x05, 2) == 2
int checkBit(uint32_t num, int index){
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
	return (int) ((num >> index) & 0x01);
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	fa22 f303 	lsr.w	r3, r2, r3
 800208e:	f003 0301 	and.w	r3, r3, #1
}
 8002092:	4618      	mov	r0, r3
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <stat2Str>:
			printf("Device found at Addr 0x%02X", i);
		}
	}
}

char* stat2Str(HAL_StatusTypeDef status){
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
	switch(status){
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	2b03      	cmp	r3, #3
 80020ae:	d813      	bhi.n	80020d8 <stat2Str+0x38>
 80020b0:	a201      	add	r2, pc, #4	; (adr r2, 80020b8 <stat2Str+0x18>)
 80020b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b6:	bf00      	nop
 80020b8:	080020c9 	.word	0x080020c9
 80020bc:	080020cd 	.word	0x080020cd
 80020c0:	080020d1 	.word	0x080020d1
 80020c4:	080020d5 	.word	0x080020d5
		case HAL_OK:
			return "HAL_OK\0";
 80020c8:	4b07      	ldr	r3, [pc, #28]	; (80020e8 <stat2Str+0x48>)
 80020ca:	e006      	b.n	80020da <stat2Str+0x3a>
		case HAL_ERROR:
			return "HAL_ERROR\0";
 80020cc:	4b07      	ldr	r3, [pc, #28]	; (80020ec <stat2Str+0x4c>)
 80020ce:	e004      	b.n	80020da <stat2Str+0x3a>
		case HAL_BUSY:
			return "HAL_BUSY\0";
 80020d0:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <stat2Str+0x50>)
 80020d2:	e002      	b.n	80020da <stat2Str+0x3a>
		case HAL_TIMEOUT:
			return "HAL_TIMEOUT\0";
 80020d4:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <stat2Str+0x54>)
 80020d6:	e000      	b.n	80020da <stat2Str+0x3a>
		default:
			return "UNKNOWN STATUS\0";
 80020d8:	4b07      	ldr	r3, [pc, #28]	; (80020f8 <stat2Str+0x58>)
	}
}
 80020da:	4618      	mov	r0, r3
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	0800d2e4 	.word	0x0800d2e4
 80020ec:	0800d2ec 	.word	0x0800d2ec
 80020f0:	0800d2f8 	.word	0x0800d2f8
 80020f4:	0800d304 	.word	0x0800d304
 80020f8:	0800d314 	.word	0x0800d314

080020fc <printStatus>:
// Trying to introduce a little polymorphism-ease
typedef struct GenericController{
	HAL_StatusTypeDef status;
} GenericController;

void printStatus(void* pCtrl){
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = ((GenericController*) pCtrl)->status;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	73fb      	strb	r3, [r7, #15]
	printf("\t| Status : %s\n", stat2Str(status));
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ffc7 	bl	80020a0 <stat2Str>
 8002112:	4603      	mov	r3, r0
 8002114:	4619      	mov	r1, r3
 8002116:	4803      	ldr	r0, [pc, #12]	; (8002124 <printStatus+0x28>)
 8002118:	f009 fd04 	bl	800bb24 <iprintf>
}
 800211c:	bf00      	nop
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	0800d324 	.word	0x0800d324

08002128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002128:	b590      	push	{r4, r7, lr}
 800212a:	b0af      	sub	sp, #188	; 0xbc
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800212e:	f001 f80b 	bl	8003148 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002132:	f000 f98d 	bl	8002450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002136:	f000 fbd1 	bl	80028dc <MX_GPIO_Init>
  MX_I2C1_Init();
 800213a:	f000 f9db 	bl	80024f4 <MX_I2C1_Init>
  MX_SPI1_Init();
 800213e:	f000 fa6d 	bl	800261c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002142:	f000 fb9b 	bl	800287c <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002146:	f000 fb69 	bl	800281c <MX_USART1_UART_Init>
  MX_FATFS_Init();
 800214a:	f006 fc71 	bl	8008a30 <MX_FATFS_Init>
  MX_SPI2_Init();
 800214e:	f000 faa3 	bl	8002698 <MX_SPI2_Init>
  MX_I2C2_Init();
 8002152:	f000 fa0f 	bl	8002574 <MX_I2C2_Init>
  MX_TIM2_Init();
 8002156:	f000 fadd 	bl	8002714 <MX_TIM2_Init>
  MX_RNG_Init();
 800215a:	f000 fa4b 	bl	80025f4 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  //Initialize Helper Functions
  initHelpers(&huart2);
 800215e:	489f      	ldr	r0, [pc, #636]	; (80023dc <main+0x2b4>)
 8002160:	f7ff ff68 	bl	8002034 <initHelpers>

  //Initialize the peripheral controllers and their components
  Servo leftServo = {.name = "LEFT_SERVO\0", .pTIMHandle = &htim2, .channel = TIM_CHANNEL_1};
 8002164:	4a9e      	ldr	r2, [pc, #632]	; (80023e0 <main+0x2b8>)
 8002166:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800216a:	ca07      	ldmia	r2, {r0, r1, r2}
 800216c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  Servo rightServo = {.name = "RIGHT_SERVO\0", .pTIMHandle = &htim2, .channel = TIM_CHANNEL_2};
 8002170:	4a9c      	ldr	r2, [pc, #624]	; (80023e4 <main+0x2bc>)
 8002172:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002176:	ca07      	ldmia	r2, {r0, r1, r2}
 8002178:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  ServoController servoController = {.pRNGHandle = &hrng};
 800217c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002180:	2248      	movs	r2, #72	; 0x48
 8002182:	2100      	movs	r1, #0
 8002184:	4618      	mov	r0, r3
 8002186:	f009 fe13 	bl	800bdb0 <memset>
 800218a:	4b97      	ldr	r3, [pc, #604]	; (80023e8 <main+0x2c0>)
 800218c:	65bb      	str	r3, [r7, #88]	; 0x58
  initServoController(&servoController);
 800218e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fcc0 	bl	8001b18 <initServoController>
  addServo(&servoController, leftServo);
 8002198:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800219c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80021a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021a2:	f7ff fcd5 	bl	8001b50 <addServo>
  addServo(&servoController, rightServo);
 80021a6:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80021aa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80021ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b0:	f7ff fcce 	bl	8001b50 <addServo>

  /*while(1){
	 sweepServos(&servoController);
  }*/

  ArducamController arducam = {.status = HAL_OK, .pI2CHandle = &hi2c1, .pSPIHandle = &hspi1, .pCSPort = CAM_CS_GPIO_Port, .csPinNo = CAM_CS_Pin, .pFlashPort = CAM_FLASH_GPIO_Port, .flashPinNo = CAM_FLASH_Pin};
 80021b4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021b8:	2228      	movs	r2, #40	; 0x28
 80021ba:	2100      	movs	r1, #0
 80021bc:	4618      	mov	r0, r3
 80021be:	f009 fdf7 	bl	800bdb0 <memset>
 80021c2:	4b8a      	ldr	r3, [pc, #552]	; (80023ec <main+0x2c4>)
 80021c4:	633b      	str	r3, [r7, #48]	; 0x30
 80021c6:	4b8a      	ldr	r3, [pc, #552]	; (80023f0 <main+0x2c8>)
 80021c8:	637b      	str	r3, [r7, #52]	; 0x34
 80021ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80021ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80021d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021d4:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80021d6:	4b87      	ldr	r3, [pc, #540]	; (80023f4 <main+0x2cc>)
 80021d8:	643b      	str	r3, [r7, #64]	; 0x40
 80021da:	2340      	movs	r3, #64	; 0x40
 80021dc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
  initArducam(&arducam);
 80021e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7fe fe17 	bl	8000e18 <initArducam>
  flashOn(&arducam);
 80021ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff f9be 	bl	8001570 <flashOn>

  WiFiController esp32 = {.status = HAL_OK, .pUARTHandle = &huart1, .pGPIOPort = READY_FLAG_GPIO_Port, .readyFlagPin = READY_FLAG_Pin};
 80021f4:	4b80      	ldr	r3, [pc, #512]	; (80023f8 <main+0x2d0>)
 80021f6:	f107 041c 	add.w	r4, r7, #28
 80021fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char pCMDBuffer[] = "CMDBUFFR";
 8002200:	4a7e      	ldr	r2, [pc, #504]	; (80023fc <main+0x2d4>)
 8002202:	f107 0310 	add.w	r3, r7, #16
 8002206:	ca07      	ldmia	r2, {r0, r1, r2}
 8002208:	c303      	stmia	r3!, {r0, r1}
 800220a:	701a      	strb	r2, [r3, #0]
  initESP(&esp32);
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff fe3d 	bl	8001e90 <initESP>

  SDController sd = {.status = HAL_OK, .pSPIHandle = &hspi2, .pCSPort = SD_CS_GPIO_Port, .csPin = SD_CS_Pin};
 8002216:	4b7a      	ldr	r3, [pc, #488]	; (8002400 <main+0x2d8>)
 8002218:	463c      	mov	r4, r7
 800221a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800221c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char* filename = "image.jpg";
 8002220:	4b78      	ldr	r3, [pc, #480]	; (8002404 <main+0x2dc>)
 8002222:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  initSD(&sd);
 8002226:	463b      	mov	r3, r7
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff faf9 	bl	8001820 <initSD>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  clearCMDBuffer(&esp32); //Clear out any old commands that may have come in while Assistant wasn't looking
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fec2 	bl	8001fbc <clearCMDBuffer>
  while (esp32.status == HAL_OK) // Might add the other Controllers here if needed
 8002238:	e0b3      	b.n	80023a2 <main+0x27a>
  {// Continuously look for commands on ESP_RX, as long as ESP is working

	if(getNextCMD(&esp32, pCMDBuffer) == HAL_OK){
 800223a:	f107 0210 	add.w	r2, r7, #16
 800223e:	f107 031c 	add.w	r3, r7, #28
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fe6b 	bl	8001f20 <getNextCMD>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	f040 809e 	bne.w	800238e <main+0x266>
		if(strcmp(pCMDBuffer, LIGHTS_ON) == 0){ //Turn the Flash On
 8002252:	f107 0310 	add.w	r3, r7, #16
 8002256:	496c      	ldr	r1, [pc, #432]	; (8002408 <main+0x2e0>)
 8002258:	4618      	mov	r0, r3
 800225a:	f7fd ffb9 	bl	80001d0 <strcmp>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10a      	bne.n	800227a <main+0x152>
			printf(STATUS_LIGHTS_ON);
 8002264:	4b69      	ldr	r3, [pc, #420]	; (800240c <main+0x2e4>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f009 fc5b 	bl	800bb24 <iprintf>
			flashOn(&arducam);
 800226e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff f97c 	bl	8001570 <flashOn>
 8002278:	e089      	b.n	800238e <main+0x266>
		} else if (strcmp(pCMDBuffer, LIGHTS_OFF) == 0){ //Turn the Flash Off
 800227a:	f107 0310 	add.w	r3, r7, #16
 800227e:	4964      	ldr	r1, [pc, #400]	; (8002410 <main+0x2e8>)
 8002280:	4618      	mov	r0, r3
 8002282:	f7fd ffa5 	bl	80001d0 <strcmp>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d10a      	bne.n	80022a2 <main+0x17a>
			printf(STATUS_LIGHTS_OFF);
 800228c:	4b61      	ldr	r3, [pc, #388]	; (8002414 <main+0x2ec>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f009 fc47 	bl	800bb24 <iprintf>
			flashOff(&arducam);
 8002296:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff f978 	bl	8001590 <flashOff>
 80022a0:	e075      	b.n	800238e <main+0x266>
		} else if (strcmp(pCMDBuffer, SHUFFLE) == 0){ //Begin Shuffle Sequence
 80022a2:	f107 0310 	add.w	r3, r7, #16
 80022a6:	495c      	ldr	r1, [pc, #368]	; (8002418 <main+0x2f0>)
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7fd ff91 	bl	80001d0 <strcmp>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d10b      	bne.n	80022cc <main+0x1a4>
			printf(STATUS_SHUFFLE);
 80022b4:	4b59      	ldr	r3, [pc, #356]	; (800241c <main+0x2f4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f009 fc33 	bl	800bb24 <iprintf>
			shuffle(&servoController, DECK_SIZE);
 80022be:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022c2:	2164      	movs	r1, #100	; 0x64
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fd0b 	bl	8001ce0 <shuffle>
 80022ca:	e060      	b.n	800238e <main+0x266>
		} else if (strcmp(pCMDBuffer, SNAP) == 0){ //Take a Single Picture and Sends it to the ESP
 80022cc:	f107 0310 	add.w	r3, r7, #16
 80022d0:	4953      	ldr	r1, [pc, #332]	; (8002420 <main+0x2f8>)
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fd ff7c 	bl	80001d0 <strcmp>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d128      	bne.n	8002330 <main+0x208>
			printf(STATUS_SNAP);
 80022de:	4b51      	ldr	r3, [pc, #324]	; (8002424 <main+0x2fc>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f009 fc1e 	bl	800bb24 <iprintf>
			if(singleCapture(&arducam) == HAL_OK){
 80022e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7fe fe1b 	bl	8000f28 <singleCapture>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d14a      	bne.n	800238e <main+0x266>
				if(writeFile(&sd, filename, arducam.pictureBuffer, arducam.pictureBufferSize) == HAL_OK){ //Saves JPG data to SD
 80022f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022fa:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80022fe:	4638      	mov	r0, r7
 8002300:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8002304:	f7ff fba2 	bl	8001a4c <writeFile>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d13f      	bne.n	800238e <main+0x266>
					printf("SUCCESS Saved Single Snap\n");
 800230e:	4846      	ldr	r0, [pc, #280]	; (8002428 <main+0x300>)
 8002310:	f009 fc6e 	bl	800bbf0 <puts>
					picToBase64(&arducam);
 8002314:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff f949 	bl	80015b0 <picToBase64>
					sendData(&esp32, arducam.base64Buffer, arducam.base64Size);
 800231e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002320:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002324:	f107 031c 	add.w	r3, r7, #28
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff fe63 	bl	8001ff4 <sendData>
 800232e:	e02e      	b.n	800238e <main+0x266>
				}
			}
		} else if (strcmp(pCMDBuffer, ARCHIDEKT) == 0){
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	493d      	ldr	r1, [pc, #244]	; (800242c <main+0x304>)
 8002336:	4618      	mov	r0, r3
 8002338:	f7fd ff4a 	bl	80001d0 <strcmp>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d105      	bne.n	800234e <main+0x226>
			// Send the Deck to Archidekt
			// Idea : Capture 100 photos, send each to ESP to go to curl for Image to Text API, then Receive Text, (display it?), send out to Archidekt
			// Might be best to split into a "SCAN" cmd that scans a single card and prints the card name (at least for testing) and an "Archidekt" CMD
			printf(STATUS_ARCHIDEKT);
 8002342:	4b3b      	ldr	r3, [pc, #236]	; (8002430 <main+0x308>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f009 fbec 	bl	800bb24 <iprintf>
 800234c:	e01f      	b.n	800238e <main+0x266>
		}else if (strcmp(pCMDBuffer, SD_READ) == 0){ // Sends 1KB of the active SD file to ESP repeatedly
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	4938      	ldr	r1, [pc, #224]	; (8002434 <main+0x30c>)
 8002354:	4618      	mov	r0, r3
 8002356:	f7fd ff3b 	bl	80001d0 <strcmp>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d016      	beq.n	800238e <main+0x266>
				readFile(&sd, filename, fileData, transmissionSize);
				sendData(&esp32, fileData, transmissionSize);
				signalReady(&esp32);

			}*/
		} else if (strcmp(pCMDBuffer, SHUTDOWN) == 0){
 8002360:	f107 0310 	add.w	r3, r7, #16
 8002364:	4934      	ldr	r1, [pc, #208]	; (8002438 <main+0x310>)
 8002366:	4618      	mov	r0, r3
 8002368:	f7fd ff32 	bl	80001d0 <strcmp>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d105      	bne.n	800237e <main+0x256>
			//Stop waiting for commands and exit the loop
			printf(STATUS_SHUTDOWN);
 8002372:	4b32      	ldr	r3, [pc, #200]	; (800243c <main+0x314>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f009 fbd4 	bl	800bb24 <iprintf>
			break;
 800237c:	e015      	b.n	80023aa <main+0x282>
		} else { //Some strange command
			printf("%s: '%s'\n", STATUS_UNKNOWN, pCMDBuffer);
 800237e:	4b30      	ldr	r3, [pc, #192]	; (8002440 <main+0x318>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f107 0210 	add.w	r2, r7, #16
 8002386:	4619      	mov	r1, r3
 8002388:	482e      	ldr	r0, [pc, #184]	; (8002444 <main+0x31c>)
 800238a:	f009 fbcb 	bl	800bb24 <iprintf>
		}
	}

	clearCMDBuffer(&esp32); // Flush again just to be sure the buffer is clear for the next command
 800238e:	f107 031c 	add.w	r3, r7, #28
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fe12 	bl	8001fbc <clearCMDBuffer>
	signalReady(&esp32);
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff fd9f 	bl	8001ee0 <signalReady>
  while (esp32.status == HAL_OK) // Might add the other Controllers here if needed
 80023a2:	7f3b      	ldrb	r3, [r7, #28]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f43f af48 	beq.w	800223a <main+0x112>
  }

  	printf("Exited Loop.\n");
 80023aa:	4827      	ldr	r0, [pc, #156]	; (8002448 <main+0x320>)
 80023ac:	f009 fc20 	bl	800bbf0 <puts>

    /* USER CODE BEGIN 3 */
  	//fullStatusReport(&arducam, &esp32, &servoController, &sd); // Prints the statuses of every peripheral

  	// Clean up step
  	disconnectSD(&sd);
 80023b0:	463b      	mov	r3, r7
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fa5e 	bl	8001874 <disconnectSD>
  	disconnectArducam(&arducam);
 80023b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fda3 	bl	8000f08 <disconnectArducam>
  	//disconnectServos(&servoController);
  	disconnectESP(&esp32);
 80023c2:	f107 031c 	add.w	r3, r7, #28
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fd74 	bl	8001eb4 <disconnectESP>

	printf("Goodbye!\n");
 80023cc:	481f      	ldr	r0, [pc, #124]	; (800244c <main+0x324>)
 80023ce:	f009 fc0f 	bl	800bbf0 <puts>
 80023d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	37bc      	adds	r7, #188	; 0xbc
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd90      	pop	{r4, r7, pc}
 80023dc:	20000774 	.word	0x20000774
 80023e0:	0800d390 	.word	0x0800d390
 80023e4:	0800d3ac 	.word	0x0800d3ac
 80023e8:	200005c8 	.word	0x200005c8
 80023ec:	20000520 	.word	0x20000520
 80023f0:	200005d8 	.word	0x200005d8
 80023f4:	48000800 	.word	0x48000800
 80023f8:	0800d3b8 	.word	0x0800d3b8
 80023fc:	0800d3c8 	.word	0x0800d3c8
 8002400:	0800d3d4 	.word	0x0800d3d4
 8002404:	0800d334 	.word	0x0800d334
 8002408:	0800d664 	.word	0x0800d664
 800240c:	20000000 	.word	0x20000000
 8002410:	0800d670 	.word	0x0800d670
 8002414:	20000004 	.word	0x20000004
 8002418:	0800d67c 	.word	0x0800d67c
 800241c:	20000008 	.word	0x20000008
 8002420:	0800d688 	.word	0x0800d688
 8002424:	2000000c 	.word	0x2000000c
 8002428:	0800d340 	.word	0x0800d340
 800242c:	0800d694 	.word	0x0800d694
 8002430:	20000010 	.word	0x20000010
 8002434:	0800d6a0 	.word	0x0800d6a0
 8002438:	0800d6ac 	.word	0x0800d6ac
 800243c:	20000014 	.word	0x20000014
 8002440:	20000018 	.word	0x20000018
 8002444:	0800d35c 	.word	0x0800d35c
 8002448:	0800d368 	.word	0x0800d368
 800244c:	0800d378 	.word	0x0800d378

08002450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b096      	sub	sp, #88	; 0x58
 8002454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002456:	f107 0314 	add.w	r3, r7, #20
 800245a:	2244      	movs	r2, #68	; 0x44
 800245c:	2100      	movs	r1, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f009 fca6 	bl	800bdb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002464:	463b      	mov	r3, r7
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	605a      	str	r2, [r3, #4]
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	60da      	str	r2, [r3, #12]
 8002470:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002472:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002476:	f001 ff4d 	bl	8004314 <HAL_PWREx_ControlVoltageScaling>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002480:	f000 fabc 	bl	80029fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002484:	2302      	movs	r3, #2
 8002486:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002488:	f44f 7380 	mov.w	r3, #256	; 0x100
 800248c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800248e:	2310      	movs	r3, #16
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002492:	2302      	movs	r3, #2
 8002494:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002496:	2302      	movs	r3, #2
 8002498:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800249a:	2301      	movs	r3, #1
 800249c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 8;
 800249e:	2308      	movs	r3, #8
 80024a0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80024a2:	2307      	movs	r3, #7
 80024a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024a6:	2302      	movs	r3, #2
 80024a8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024aa:	2302      	movs	r3, #2
 80024ac:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024ae:	f107 0314 	add.w	r3, r7, #20
 80024b2:	4618      	mov	r0, r3
 80024b4:	f001 ff84 	bl	80043c0 <HAL_RCC_OscConfig>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80024be:	f000 fa9d 	bl	80029fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024c2:	230f      	movs	r3, #15
 80024c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024c6:	2303      	movs	r3, #3
 80024c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ca:	2300      	movs	r3, #0
 80024cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 80024d2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80024d8:	463b      	mov	r3, r7
 80024da:	2103      	movs	r1, #3
 80024dc:	4618      	mov	r0, r3
 80024de:	f002 fb4b 	bl	8004b78 <HAL_RCC_ClockConfig>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80024e8:	f000 fa88 	bl	80029fc <Error_Handler>
  }
}
 80024ec:	bf00      	nop
 80024ee:	3758      	adds	r7, #88	; 0x58
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	; (8002568 <MX_I2C1_Init+0x74>)
 80024fa:	4a1c      	ldr	r2, [pc, #112]	; (800256c <MX_I2C1_Init+0x78>)
 80024fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80024fe:	4b1a      	ldr	r3, [pc, #104]	; (8002568 <MX_I2C1_Init+0x74>)
 8002500:	4a1b      	ldr	r2, [pc, #108]	; (8002570 <MX_I2C1_Init+0x7c>)
 8002502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002504:	4b18      	ldr	r3, [pc, #96]	; (8002568 <MX_I2C1_Init+0x74>)
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800250a:	4b17      	ldr	r3, [pc, #92]	; (8002568 <MX_I2C1_Init+0x74>)
 800250c:	2201      	movs	r2, #1
 800250e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002510:	4b15      	ldr	r3, [pc, #84]	; (8002568 <MX_I2C1_Init+0x74>)
 8002512:	2200      	movs	r2, #0
 8002514:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002516:	4b14      	ldr	r3, [pc, #80]	; (8002568 <MX_I2C1_Init+0x74>)
 8002518:	2200      	movs	r2, #0
 800251a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800251c:	4b12      	ldr	r3, [pc, #72]	; (8002568 <MX_I2C1_Init+0x74>)
 800251e:	2200      	movs	r2, #0
 8002520:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002522:	4b11      	ldr	r3, [pc, #68]	; (8002568 <MX_I2C1_Init+0x74>)
 8002524:	2200      	movs	r2, #0
 8002526:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002528:	4b0f      	ldr	r3, [pc, #60]	; (8002568 <MX_I2C1_Init+0x74>)
 800252a:	2200      	movs	r2, #0
 800252c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800252e:	480e      	ldr	r0, [pc, #56]	; (8002568 <MX_I2C1_Init+0x74>)
 8002530:	f001 f97e 	bl	8003830 <HAL_I2C_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800253a:	f000 fa5f 	bl	80029fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800253e:	2100      	movs	r1, #0
 8002540:	4809      	ldr	r0, [pc, #36]	; (8002568 <MX_I2C1_Init+0x74>)
 8002542:	f001 fe41 	bl	80041c8 <HAL_I2CEx_ConfigAnalogFilter>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800254c:	f000 fa56 	bl	80029fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002550:	2100      	movs	r1, #0
 8002552:	4805      	ldr	r0, [pc, #20]	; (8002568 <MX_I2C1_Init+0x74>)
 8002554:	f001 fe83 	bl	800425e <HAL_I2CEx_ConfigDigitalFilter>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d001      	beq.n	8002562 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800255e:	f000 fa4d 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	20000520 	.word	0x20000520
 800256c:	40005400 	.word	0x40005400
 8002570:	10707dbc 	.word	0x10707dbc

08002574 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002578:	4b1b      	ldr	r3, [pc, #108]	; (80025e8 <MX_I2C2_Init+0x74>)
 800257a:	4a1c      	ldr	r2, [pc, #112]	; (80025ec <MX_I2C2_Init+0x78>)
 800257c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 800257e:	4b1a      	ldr	r3, [pc, #104]	; (80025e8 <MX_I2C2_Init+0x74>)
 8002580:	4a1b      	ldr	r2, [pc, #108]	; (80025f0 <MX_I2C2_Init+0x7c>)
 8002582:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002584:	4b18      	ldr	r3, [pc, #96]	; (80025e8 <MX_I2C2_Init+0x74>)
 8002586:	2200      	movs	r2, #0
 8002588:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800258a:	4b17      	ldr	r3, [pc, #92]	; (80025e8 <MX_I2C2_Init+0x74>)
 800258c:	2201      	movs	r2, #1
 800258e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002590:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <MX_I2C2_Init+0x74>)
 8002592:	2200      	movs	r2, #0
 8002594:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002596:	4b14      	ldr	r3, [pc, #80]	; (80025e8 <MX_I2C2_Init+0x74>)
 8002598:	2200      	movs	r2, #0
 800259a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800259c:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <MX_I2C2_Init+0x74>)
 800259e:	2200      	movs	r2, #0
 80025a0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <MX_I2C2_Init+0x74>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025a8:	4b0f      	ldr	r3, [pc, #60]	; (80025e8 <MX_I2C2_Init+0x74>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80025ae:	480e      	ldr	r0, [pc, #56]	; (80025e8 <MX_I2C2_Init+0x74>)
 80025b0:	f001 f93e 	bl	8003830 <HAL_I2C_Init>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80025ba:	f000 fa1f 	bl	80029fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025be:	2100      	movs	r1, #0
 80025c0:	4809      	ldr	r0, [pc, #36]	; (80025e8 <MX_I2C2_Init+0x74>)
 80025c2:	f001 fe01 	bl	80041c8 <HAL_I2CEx_ConfigAnalogFilter>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80025cc:	f000 fa16 	bl	80029fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80025d0:	2100      	movs	r1, #0
 80025d2:	4805      	ldr	r0, [pc, #20]	; (80025e8 <MX_I2C2_Init+0x74>)
 80025d4:	f001 fe43 	bl	800425e <HAL_I2CEx_ConfigDigitalFilter>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80025de:	f000 fa0d 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20000574 	.word	0x20000574
 80025ec:	40005800 	.word	0x40005800
 80025f0:	10707dbc 	.word	0x10707dbc

080025f4 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <MX_RNG_Init+0x20>)
 80025fa:	4a07      	ldr	r2, [pc, #28]	; (8002618 <MX_RNG_Init+0x24>)
 80025fc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_RNG_Init+0x20>)
 8002600:	f003 f99a 	bl	8005938 <HAL_RNG_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800260a:	f000 f9f7 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200005c8 	.word	0x200005c8
 8002618:	50060800 	.word	0x50060800

0800261c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002620:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <MX_SPI1_Init+0x74>)
 8002622:	4a1c      	ldr	r2, [pc, #112]	; (8002694 <MX_SPI1_Init+0x78>)
 8002624:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <MX_SPI1_Init+0x74>)
 8002628:	f44f 7282 	mov.w	r2, #260	; 0x104
 800262c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800262e:	4b18      	ldr	r3, [pc, #96]	; (8002690 <MX_SPI1_Init+0x74>)
 8002630:	2200      	movs	r2, #0
 8002632:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002634:	4b16      	ldr	r3, [pc, #88]	; (8002690 <MX_SPI1_Init+0x74>)
 8002636:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800263a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800263c:	4b14      	ldr	r3, [pc, #80]	; (8002690 <MX_SPI1_Init+0x74>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002642:	4b13      	ldr	r3, [pc, #76]	; (8002690 <MX_SPI1_Init+0x74>)
 8002644:	2200      	movs	r2, #0
 8002646:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <MX_SPI1_Init+0x74>)
 800264a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800264e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002650:	4b0f      	ldr	r3, [pc, #60]	; (8002690 <MX_SPI1_Init+0x74>)
 8002652:	2200      	movs	r2, #0
 8002654:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002656:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <MX_SPI1_Init+0x74>)
 8002658:	2200      	movs	r2, #0
 800265a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <MX_SPI1_Init+0x74>)
 800265e:	2200      	movs	r2, #0
 8002660:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <MX_SPI1_Init+0x74>)
 8002664:	2200      	movs	r2, #0
 8002666:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <MX_SPI1_Init+0x74>)
 800266a:	2207      	movs	r2, #7
 800266c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <MX_SPI1_Init+0x74>)
 8002670:	2200      	movs	r2, #0
 8002672:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002674:	4b06      	ldr	r3, [pc, #24]	; (8002690 <MX_SPI1_Init+0x74>)
 8002676:	2208      	movs	r2, #8
 8002678:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800267a:	4805      	ldr	r0, [pc, #20]	; (8002690 <MX_SPI1_Init+0x74>)
 800267c:	f003 fa95 	bl	8005baa <HAL_SPI_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002686:	f000 f9b9 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	200005d8 	.word	0x200005d8
 8002694:	40013000 	.word	0x40013000

08002698 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800269c:	4b1b      	ldr	r3, [pc, #108]	; (800270c <MX_SPI2_Init+0x74>)
 800269e:	4a1c      	ldr	r2, [pc, #112]	; (8002710 <MX_SPI2_Init+0x78>)
 80026a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80026a2:	4b1a      	ldr	r3, [pc, #104]	; (800270c <MX_SPI2_Init+0x74>)
 80026a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026aa:	4b18      	ldr	r3, [pc, #96]	; (800270c <MX_SPI2_Init+0x74>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026b0:	4b16      	ldr	r3, [pc, #88]	; (800270c <MX_SPI2_Init+0x74>)
 80026b2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80026b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b8:	4b14      	ldr	r3, [pc, #80]	; (800270c <MX_SPI2_Init+0x74>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <MX_SPI2_Init+0x74>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026c4:	4b11      	ldr	r3, [pc, #68]	; (800270c <MX_SPI2_Init+0x74>)
 80026c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80026cc:	4b0f      	ldr	r3, [pc, #60]	; (800270c <MX_SPI2_Init+0x74>)
 80026ce:	2220      	movs	r2, #32
 80026d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026d2:	4b0e      	ldr	r3, [pc, #56]	; (800270c <MX_SPI2_Init+0x74>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026d8:	4b0c      	ldr	r3, [pc, #48]	; (800270c <MX_SPI2_Init+0x74>)
 80026da:	2200      	movs	r2, #0
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026de:	4b0b      	ldr	r3, [pc, #44]	; (800270c <MX_SPI2_Init+0x74>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <MX_SPI2_Init+0x74>)
 80026e6:	2207      	movs	r2, #7
 80026e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026ea:	4b08      	ldr	r3, [pc, #32]	; (800270c <MX_SPI2_Init+0x74>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026f0:	4b06      	ldr	r3, [pc, #24]	; (800270c <MX_SPI2_Init+0x74>)
 80026f2:	2208      	movs	r2, #8
 80026f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026f6:	4805      	ldr	r0, [pc, #20]	; (800270c <MX_SPI2_Init+0x74>)
 80026f8:	f003 fa57 	bl	8005baa <HAL_SPI_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002702:	f000 f97b 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	2000063c 	.word	0x2000063c
 8002710:	40003800 	.word	0x40003800

08002714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08e      	sub	sp, #56	; 0x38
 8002718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]
 8002726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002728:	f107 031c 	add.w	r3, r7, #28
 800272c:	2200      	movs	r2, #0
 800272e:	601a      	str	r2, [r3, #0]
 8002730:	605a      	str	r2, [r3, #4]
 8002732:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002734:	463b      	mov	r3, r7
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	609a      	str	r2, [r3, #8]
 800273e:	60da      	str	r2, [r3, #12]
 8002740:	611a      	str	r2, [r3, #16]
 8002742:	615a      	str	r2, [r3, #20]
 8002744:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002746:	4b34      	ldr	r3, [pc, #208]	; (8002818 <MX_TIM2_Init+0x104>)
 8002748:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800274c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1279;
 800274e:	4b32      	ldr	r3, [pc, #200]	; (8002818 <MX_TIM2_Init+0x104>)
 8002750:	f240 42ff 	movw	r2, #1279	; 0x4ff
 8002754:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002756:	4b30      	ldr	r3, [pc, #192]	; (8002818 <MX_TIM2_Init+0x104>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800275c:	4b2e      	ldr	r3, [pc, #184]	; (8002818 <MX_TIM2_Init+0x104>)
 800275e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002762:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002764:	4b2c      	ldr	r3, [pc, #176]	; (8002818 <MX_TIM2_Init+0x104>)
 8002766:	2200      	movs	r2, #0
 8002768:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800276a:	4b2b      	ldr	r3, [pc, #172]	; (8002818 <MX_TIM2_Init+0x104>)
 800276c:	2280      	movs	r2, #128	; 0x80
 800276e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002770:	4829      	ldr	r0, [pc, #164]	; (8002818 <MX_TIM2_Init+0x104>)
 8002772:	f004 f947 	bl	8006a04 <HAL_TIM_Base_Init>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800277c:	f000 f93e 	bl	80029fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002780:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002784:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002786:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800278a:	4619      	mov	r1, r3
 800278c:	4822      	ldr	r0, [pc, #136]	; (8002818 <MX_TIM2_Init+0x104>)
 800278e:	f004 fd0d 	bl	80071ac <HAL_TIM_ConfigClockSource>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002798:	f000 f930 	bl	80029fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800279c:	481e      	ldr	r0, [pc, #120]	; (8002818 <MX_TIM2_Init+0x104>)
 800279e:	f004 f988 	bl	8006ab2 <HAL_TIM_PWM_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80027a8:	f000 f928 	bl	80029fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	4619      	mov	r1, r3
 80027ba:	4817      	ldr	r0, [pc, #92]	; (8002818 <MX_TIM2_Init+0x104>)
 80027bc:	f005 fa22 	bl	8007c04 <HAL_TIMEx_MasterConfigSynchronization>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80027c6:	f000 f919 	bl	80029fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027ca:	2360      	movs	r3, #96	; 0x60
 80027cc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 75;
 80027ce:	234b      	movs	r3, #75	; 0x4b
 80027d0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d6:	2300      	movs	r3, #0
 80027d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027da:	463b      	mov	r3, r7
 80027dc:	2200      	movs	r2, #0
 80027de:	4619      	mov	r1, r3
 80027e0:	480d      	ldr	r0, [pc, #52]	; (8002818 <MX_TIM2_Init+0x104>)
 80027e2:	f004 fbcf 	bl	8006f84 <HAL_TIM_PWM_ConfigChannel>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80027ec:	f000 f906 	bl	80029fc <Error_Handler>
  }
  sConfigOC.Pulse = 5;
 80027f0:	2305      	movs	r3, #5
 80027f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027f4:	463b      	mov	r3, r7
 80027f6:	2204      	movs	r2, #4
 80027f8:	4619      	mov	r1, r3
 80027fa:	4807      	ldr	r0, [pc, #28]	; (8002818 <MX_TIM2_Init+0x104>)
 80027fc:	f004 fbc2 	bl	8006f84 <HAL_TIM_PWM_ConfigChannel>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 8002806:	f000 f8f9 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800280a:	4803      	ldr	r0, [pc, #12]	; (8002818 <MX_TIM2_Init+0x104>)
 800280c:	f000 faa8 	bl	8002d60 <HAL_TIM_MspPostInit>

}
 8002810:	bf00      	nop
 8002812:	3738      	adds	r7, #56	; 0x38
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	200006a0 	.word	0x200006a0

0800281c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002820:	4b14      	ldr	r3, [pc, #80]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002822:	4a15      	ldr	r2, [pc, #84]	; (8002878 <MX_USART1_UART_Init+0x5c>)
 8002824:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002826:	4b13      	ldr	r3, [pc, #76]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800282c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b11      	ldr	r3, [pc, #68]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <MX_USART1_UART_Init+0x58>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b0c      	ldr	r3, [pc, #48]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b09      	ldr	r3, [pc, #36]	; (8002874 <MX_USART1_UART_Init+0x58>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002852:	4b08      	ldr	r3, [pc, #32]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002854:	2200      	movs	r2, #0
 8002856:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002858:	4b06      	ldr	r3, [pc, #24]	; (8002874 <MX_USART1_UART_Init+0x58>)
 800285a:	2200      	movs	r2, #0
 800285c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800285e:	4805      	ldr	r0, [pc, #20]	; (8002874 <MX_USART1_UART_Init+0x58>)
 8002860:	f005 fa76 	bl	8007d50 <HAL_UART_Init>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800286a:	f000 f8c7 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	200006ec 	.word	0x200006ec
 8002878:	40013800 	.word	0x40013800

0800287c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002880:	4b14      	ldr	r3, [pc, #80]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 8002882:	4a15      	ldr	r2, [pc, #84]	; (80028d8 <MX_USART2_UART_Init+0x5c>)
 8002884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002886:	4b13      	ldr	r3, [pc, #76]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 8002888:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800288c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800288e:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 800289c:	2200      	movs	r2, #0
 800289e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028a0:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028a2:	220c      	movs	r2, #12
 80028a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028a6:	4b0b      	ldr	r3, [pc, #44]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ac:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028b2:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028b8:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028be:	4805      	ldr	r0, [pc, #20]	; (80028d4 <MX_USART2_UART_Init+0x58>)
 80028c0:	f005 fa46 	bl	8007d50 <HAL_UART_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80028ca:	f000 f897 	bl	80029fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000774 	.word	0x20000774
 80028d8:	40004400 	.word	0x40004400

080028dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08a      	sub	sp, #40	; 0x28
 80028e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e2:	f107 0314 	add.w	r3, r7, #20
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]
 80028ee:	60da      	str	r2, [r3, #12]
 80028f0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028f2:	4b3f      	ldr	r3, [pc, #252]	; (80029f0 <MX_GPIO_Init+0x114>)
 80028f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f6:	4a3e      	ldr	r2, [pc, #248]	; (80029f0 <MX_GPIO_Init+0x114>)
 80028f8:	f043 0304 	orr.w	r3, r3, #4
 80028fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028fe:	4b3c      	ldr	r3, [pc, #240]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	613b      	str	r3, [r7, #16]
 8002908:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800290a:	4b39      	ldr	r3, [pc, #228]	; (80029f0 <MX_GPIO_Init+0x114>)
 800290c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290e:	4a38      	ldr	r2, [pc, #224]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002910:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002916:	4b36      	ldr	r3, [pc, #216]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002922:	4b33      	ldr	r3, [pc, #204]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002926:	4a32      	ldr	r2, [pc, #200]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800292e:	4b30      	ldr	r3, [pc, #192]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	60bb      	str	r3, [r7, #8]
 8002938:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800293a:	4b2d      	ldr	r3, [pc, #180]	; (80029f0 <MX_GPIO_Init+0x114>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293e:	4a2c      	ldr	r2, [pc, #176]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002940:	f043 0302 	orr.w	r3, r3, #2
 8002944:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002946:	4b2a      	ldr	r3, [pc, #168]	; (80029f0 <MX_GPIO_Init+0x114>)
 8002948:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	607b      	str	r3, [r7, #4]
 8002950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8002952:	2201      	movs	r2, #1
 8002954:	2102      	movs	r1, #2
 8002956:	4827      	ldr	r0, [pc, #156]	; (80029f4 <MX_GPIO_Init+0x118>)
 8002958:	f000 ff52 	bl	8003800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAM_FLASH_Pin|READY_FLAG_Pin, GPIO_PIN_RESET);
 800295c:	2200      	movs	r2, #0
 800295e:	21c0      	movs	r1, #192	; 0xc0
 8002960:	4825      	ldr	r0, [pc, #148]	; (80029f8 <MX_GPIO_Init+0x11c>)
 8002962:	f000 ff4d 	bl	8003800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAM_CS_GPIO_Port, CAM_CS_Pin, GPIO_PIN_SET);
 8002966:	2201      	movs	r2, #1
 8002968:	f44f 7180 	mov.w	r1, #256	; 0x100
 800296c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002970:	f000 ff46 	bl	8003800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002974:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800297a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800297e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002984:	f107 0314 	add.w	r3, r7, #20
 8002988:	4619      	mov	r1, r3
 800298a:	481b      	ldr	r0, [pc, #108]	; (80029f8 <MX_GPIO_Init+0x11c>)
 800298c:	f000 fd8e 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002990:	2302      	movs	r3, #2
 8002992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002994:	2301      	movs	r3, #1
 8002996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002998:	2300      	movs	r3, #0
 800299a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800299c:	2300      	movs	r3, #0
 800299e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80029a0:	f107 0314 	add.w	r3, r7, #20
 80029a4:	4619      	mov	r1, r3
 80029a6:	4813      	ldr	r0, [pc, #76]	; (80029f4 <MX_GPIO_Init+0x118>)
 80029a8:	f000 fd80 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pins : CAM_FLASH_Pin READY_FLAG_Pin */
  GPIO_InitStruct.Pin = CAM_FLASH_Pin|READY_FLAG_Pin;
 80029ac:	23c0      	movs	r3, #192	; 0xc0
 80029ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b0:	2301      	movs	r3, #1
 80029b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029b4:	2302      	movs	r3, #2
 80029b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b8:	2300      	movs	r3, #0
 80029ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029bc:	f107 0314 	add.w	r3, r7, #20
 80029c0:	4619      	mov	r1, r3
 80029c2:	480d      	ldr	r0, [pc, #52]	; (80029f8 <MX_GPIO_Init+0x11c>)
 80029c4:	f000 fd72 	bl	80034ac <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_CS_Pin */
  GPIO_InitStruct.Pin = CAM_CS_Pin;
 80029c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ce:	2301      	movs	r3, #1
 80029d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d6:	2300      	movs	r3, #0
 80029d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAM_CS_GPIO_Port, &GPIO_InitStruct);
 80029da:	f107 0314 	add.w	r3, r7, #20
 80029de:	4619      	mov	r1, r3
 80029e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029e4:	f000 fd62 	bl	80034ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029e8:	bf00      	nop
 80029ea:	3728      	adds	r7, #40	; 0x28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40021000 	.word	0x40021000
 80029f4:	48000400 	.word	0x48000400
 80029f8:	48000800 	.word	0x48000800

080029fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a00:	b672      	cpsid	i
}
 8002a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <Error_Handler+0x8>
	...

08002a08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0e:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <HAL_MspInit+0x44>)
 8002a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a12:	4a0e      	ldr	r2, [pc, #56]	; (8002a4c <HAL_MspInit+0x44>)
 8002a14:	f043 0301 	orr.w	r3, r3, #1
 8002a18:	6613      	str	r3, [r2, #96]	; 0x60
 8002a1a:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <HAL_MspInit+0x44>)
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	607b      	str	r3, [r7, #4]
 8002a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_MspInit+0x44>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a2a:	4a08      	ldr	r2, [pc, #32]	; (8002a4c <HAL_MspInit+0x44>)
 8002a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a30:	6593      	str	r3, [r2, #88]	; 0x58
 8002a32:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <HAL_MspInit+0x44>)
 8002a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40021000 	.word	0x40021000

08002a50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b0ae      	sub	sp, #184	; 0xb8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a58:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a68:	f107 031c 	add.w	r3, r7, #28
 8002a6c:	2288      	movs	r2, #136	; 0x88
 8002a6e:	2100      	movs	r1, #0
 8002a70:	4618      	mov	r0, r3
 8002a72:	f009 f99d 	bl	800bdb0 <memset>
  if(hi2c->Instance==I2C1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a42      	ldr	r2, [pc, #264]	; (8002b84 <HAL_I2C_MspInit+0x134>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d13c      	bne.n	8002afa <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a80:	2340      	movs	r3, #64	; 0x40
 8002a82:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a84:	2300      	movs	r3, #0
 8002a86:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a88:	f107 031c 	add.w	r3, r7, #28
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f002 fa97 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002a98:	f7ff ffb0 	bl	80029fc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9c:	4b3a      	ldr	r3, [pc, #232]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	4a39      	ldr	r2, [pc, #228]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002aa2:	f043 0302 	orr.w	r3, r3, #2
 8002aa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aa8:	4b37      	ldr	r3, [pc, #220]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	61bb      	str	r3, [r7, #24]
 8002ab2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ab4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ab8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002abc:	2312      	movs	r3, #18
 8002abe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ace:	2304      	movs	r3, #4
 8002ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ad4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002ad8:	4619      	mov	r1, r3
 8002ada:	482c      	ldr	r0, [pc, #176]	; (8002b8c <HAL_I2C_MspInit+0x13c>)
 8002adc:	f000 fce6 	bl	80034ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ae0:	4b29      	ldr	r3, [pc, #164]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae4:	4a28      	ldr	r2, [pc, #160]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002ae6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002aea:	6593      	str	r3, [r2, #88]	; 0x58
 8002aec:	4b26      	ldr	r3, [pc, #152]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002af8:	e040      	b.n	8002b7c <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a24      	ldr	r2, [pc, #144]	; (8002b90 <HAL_I2C_MspInit+0x140>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d13b      	bne.n	8002b7c <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002b04:	2380      	movs	r3, #128	; 0x80
 8002b06:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	4618      	mov	r0, r3
 8002b12:	f002 fa55 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8002b1c:	f7ff ff6e 	bl	80029fc <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b20:	4b19      	ldr	r3, [pc, #100]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b24:	4a18      	ldr	r2, [pc, #96]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b26:	f043 0302 	orr.w	r3, r3, #2
 8002b2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b2c:	4b16      	ldr	r3, [pc, #88]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	613b      	str	r3, [r7, #16]
 8002b36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b38:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b3c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b40:	2312      	movs	r3, #18
 8002b42:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002b52:	2304      	movs	r3, #4
 8002b54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b58:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	480b      	ldr	r0, [pc, #44]	; (8002b8c <HAL_I2C_MspInit+0x13c>)
 8002b60:	f000 fca4 	bl	80034ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b64:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b68:	4a07      	ldr	r2, [pc, #28]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b6e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b70:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <HAL_I2C_MspInit+0x138>)
 8002b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
}
 8002b7c:	bf00      	nop
 8002b7e:	37b8      	adds	r7, #184	; 0xb8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40005400 	.word	0x40005400
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	48000400 	.word	0x48000400
 8002b90:	40005800 	.word	0x40005800

08002b94 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b0a6      	sub	sp, #152	; 0x98
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b9c:	f107 0310 	add.w	r3, r7, #16
 8002ba0:	2288      	movs	r2, #136	; 0x88
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f009 f903 	bl	800bdb0 <memset>
  if(hrng->Instance==RNG)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a1d      	ldr	r2, [pc, #116]	; (8002c24 <HAL_RNG_MspInit+0x90>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d133      	bne.n	8002c1c <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8002bb4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002bb8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8002bba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002bbe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002bca:	2308      	movs	r3, #8
 8002bcc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002bce:	2307      	movs	r3, #7
 8002bd0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8002bd2:	2304      	movs	r3, #4
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002bda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002bde:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002be0:	f107 0310 	add.w	r3, r7, #16
 8002be4:	4618      	mov	r0, r3
 8002be6:	f002 f9eb 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 8002bf0:	f7ff ff04 	bl	80029fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <HAL_RNG_MspInit+0x94>)
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf8:	4a0b      	ldr	r2, [pc, #44]	; (8002c28 <HAL_RNG_MspInit+0x94>)
 8002bfa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bfe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c00:	4b09      	ldr	r3, [pc, #36]	; (8002c28 <HAL_RNG_MspInit+0x94>)
 8002c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 0, 0);
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	2100      	movs	r1, #0
 8002c10:	2050      	movs	r0, #80	; 0x50
 8002c12:	f000 fc14 	bl	800343e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 8002c16:	2050      	movs	r0, #80	; 0x50
 8002c18:	f000 fc2d 	bl	8003476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8002c1c:	bf00      	nop
 8002c1e:	3798      	adds	r7, #152	; 0x98
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	50060800 	.word	0x50060800
 8002c28:	40021000 	.word	0x40021000

08002c2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08c      	sub	sp, #48	; 0x30
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a2f      	ldr	r2, [pc, #188]	; (8002d08 <HAL_SPI_MspInit+0xdc>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d129      	bne.n	8002ca2 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c4e:	4b2f      	ldr	r3, [pc, #188]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c52:	4a2e      	ldr	r2, [pc, #184]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c58:	6613      	str	r3, [r2, #96]	; 0x60
 8002c5a:	4b2c      	ldr	r3, [pc, #176]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c62:	61bb      	str	r3, [r7, #24]
 8002c64:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	4b29      	ldr	r3, [pc, #164]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c6a:	4a28      	ldr	r2, [pc, #160]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c72:	4b26      	ldr	r3, [pc, #152]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	617b      	str	r3, [r7, #20]
 8002c7c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002c7e:	23e0      	movs	r3, #224	; 0xe0
 8002c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c86:	2300      	movs	r3, #0
 8002c88:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c8e:	2305      	movs	r3, #5
 8002c90:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c92:	f107 031c 	add.w	r3, r7, #28
 8002c96:	4619      	mov	r1, r3
 8002c98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c9c:	f000 fc06 	bl	80034ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ca0:	e02d      	b.n	8002cfe <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI2)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a1a      	ldr	r2, [pc, #104]	; (8002d10 <HAL_SPI_MspInit+0xe4>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d128      	bne.n	8002cfe <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002cac:	4b17      	ldr	r3, [pc, #92]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb0:	4a16      	ldr	r2, [pc, #88]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb6:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb8:	4b14      	ldr	r3, [pc, #80]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cc4:	4b11      	ldr	r3, [pc, #68]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cc8:	4a10      	ldr	r2, [pc, #64]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cca:	f043 0302 	orr.w	r3, r3, #2
 8002cce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cd0:	4b0e      	ldr	r3, [pc, #56]	; (8002d0c <HAL_SPI_MspInit+0xe0>)
 8002cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002cdc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cea:	2303      	movs	r3, #3
 8002cec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002cee:	2305      	movs	r3, #5
 8002cf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf2:	f107 031c 	add.w	r3, r7, #28
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	4806      	ldr	r0, [pc, #24]	; (8002d14 <HAL_SPI_MspInit+0xe8>)
 8002cfa:	f000 fbd7 	bl	80034ac <HAL_GPIO_Init>
}
 8002cfe:	bf00      	nop
 8002d00:	3730      	adds	r7, #48	; 0x30
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40013000 	.word	0x40013000
 8002d0c:	40021000 	.word	0x40021000
 8002d10:	40003800 	.word	0x40003800
 8002d14:	48000400 	.word	0x48000400

08002d18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d28:	d113      	bne.n	8002d52 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d2a:	4b0c      	ldr	r3, [pc, #48]	; (8002d5c <HAL_TIM_Base_MspInit+0x44>)
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2e:	4a0b      	ldr	r2, [pc, #44]	; (8002d5c <HAL_TIM_Base_MspInit+0x44>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6593      	str	r3, [r2, #88]	; 0x58
 8002d36:	4b09      	ldr	r3, [pc, #36]	; (8002d5c <HAL_TIM_Base_MspInit+0x44>)
 8002d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	60fb      	str	r3, [r7, #12]
 8002d40:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d42:	2200      	movs	r2, #0
 8002d44:	2100      	movs	r1, #0
 8002d46:	201c      	movs	r0, #28
 8002d48:	f000 fb79 	bl	800343e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d4c:	201c      	movs	r0, #28
 8002d4e:	f000 fb92 	bl	8003476 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d52:	bf00      	nop
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40021000 	.word	0x40021000

08002d60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 030c 	add.w	r3, r7, #12
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
 8002d76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d80:	d11c      	bne.n	8002dbc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <HAL_TIM_MspPostInit+0x64>)
 8002d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d86:	4a0f      	ldr	r2, [pc, #60]	; (8002dc4 <HAL_TIM_MspPostInit+0x64>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	; (8002dc4 <HAL_TIM_MspPostInit+0x64>)
 8002d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LEFT_SERVO_PWM_Pin|RIGHT_SERVO_PWM_Pin;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002daa:	2301      	movs	r3, #1
 8002dac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	4619      	mov	r1, r3
 8002db4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002db8:	f000 fb78 	bl	80034ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dbc:	bf00      	nop
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40021000 	.word	0x40021000

08002dc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b0ae      	sub	sp, #184	; 0xb8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	601a      	str	r2, [r3, #0]
 8002dd8:	605a      	str	r2, [r3, #4]
 8002dda:	609a      	str	r2, [r3, #8]
 8002ddc:	60da      	str	r2, [r3, #12]
 8002dde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002de0:	f107 031c 	add.w	r3, r7, #28
 8002de4:	2288      	movs	r2, #136	; 0x88
 8002de6:	2100      	movs	r1, #0
 8002de8:	4618      	mov	r0, r3
 8002dea:	f008 ffe1 	bl	800bdb0 <memset>
  if(huart->Instance==USART1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a43      	ldr	r2, [pc, #268]	; (8002f00 <HAL_UART_MspInit+0x138>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d13d      	bne.n	8002e74 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e00:	f107 031c 	add.w	r3, r7, #28
 8002e04:	4618      	mov	r0, r3
 8002e06:	f002 f8db 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e10:	f7ff fdf4 	bl	80029fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e14:	4b3b      	ldr	r3, [pc, #236]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e18:	4a3a      	ldr	r2, [pc, #232]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1e:	6613      	str	r3, [r2, #96]	; 0x60
 8002e20:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e28:	61bb      	str	r3, [r7, #24]
 8002e2a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e2c:	4b35      	ldr	r3, [pc, #212]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e30:	4a34      	ldr	r2, [pc, #208]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e32:	f043 0301 	orr.w	r3, r3, #1
 8002e36:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e38:	4b32      	ldr	r3, [pc, #200]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3c:	f003 0301 	and.w	r3, r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e44:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e52:	2300      	movs	r3, #0
 8002e54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e5e:	2307      	movs	r3, #7
 8002e60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e64:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002e68:	4619      	mov	r1, r3
 8002e6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e6e:	f000 fb1d 	bl	80034ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e72:	e040      	b.n	8002ef6 <HAL_UART_MspInit+0x12e>
  else if(huart->Instance==USART2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a23      	ldr	r2, [pc, #140]	; (8002f08 <HAL_UART_MspInit+0x140>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d13b      	bne.n	8002ef6 <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e82:	2300      	movs	r3, #0
 8002e84:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e86:	f107 031c 	add.w	r3, r7, #28
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f002 f898 	bl	8004fc0 <HAL_RCCEx_PeriphCLKConfig>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8002e96:	f7ff fdb1 	bl	80029fc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e9a:	4b1a      	ldr	r3, [pc, #104]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9e:	4a19      	ldr	r2, [pc, #100]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ea4:	6593      	str	r3, [r2, #88]	; 0x58
 8002ea6:	4b17      	ldr	r3, [pc, #92]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eae:	613b      	str	r3, [r7, #16]
 8002eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb2:	4b14      	ldr	r3, [pc, #80]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eb6:	4a13      	ldr	r2, [pc, #76]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ebe:	4b11      	ldr	r3, [pc, #68]	; (8002f04 <HAL_UART_MspInit+0x13c>)
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002eca:	230c      	movs	r3, #12
 8002ecc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002edc:	2303      	movs	r3, #3
 8002ede:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ee2:	2307      	movs	r3, #7
 8002ee4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002eec:	4619      	mov	r1, r3
 8002eee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ef2:	f000 fadb 	bl	80034ac <HAL_GPIO_Init>
}
 8002ef6:	bf00      	nop
 8002ef8:	37b8      	adds	r7, #184	; 0xb8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	40013800 	.word	0x40013800
 8002f04:	40021000 	.word	0x40021000
 8002f08:	40004400 	.word	0x40004400

08002f0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f10:	e7fe      	b.n	8002f10 <NMI_Handler+0x4>

08002f12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f12:	b480      	push	{r7}
 8002f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f16:	e7fe      	b.n	8002f16 <HardFault_Handler+0x4>

08002f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f1c:	e7fe      	b.n	8002f1c <MemManage_Handler+0x4>

08002f1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f22:	e7fe      	b.n	8002f22 <BusFault_Handler+0x4>

08002f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f28:	e7fe      	b.n	8002f28 <UsageFault_Handler+0x4>

08002f2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f2e:	bf00      	nop
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f46:	b480      	push	{r7}
 8002f48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f4a:	bf00      	nop
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f58:	f000 f952 	bl	8003200 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f5c:	bf00      	nop
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f64:	4802      	ldr	r0, [pc, #8]	; (8002f70 <TIM2_IRQHandler+0x10>)
 8002f66:	f003 ff0b 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f6a:	bf00      	nop
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	200006a0 	.word	0x200006a0

08002f74 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8002f78:	4802      	ldr	r0, [pc, #8]	; (8002f84 <RNG_IRQHandler+0x10>)
 8002f7a:	f002 fd8a 	bl	8005a92 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 8002f7e:	bf00      	nop
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	200005c8 	.word	0x200005c8

08002f88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	e00a      	b.n	8002fb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f9a:	f3af 8000 	nop.w
 8002f9e:	4601      	mov	r1, r0
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	60ba      	str	r2, [r7, #8]
 8002fa6:	b2ca      	uxtb	r2, r1
 8002fa8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	3301      	adds	r3, #1
 8002fae:	617b      	str	r3, [r7, #20]
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	dbf0      	blt.n	8002f9a <_read+0x12>
  }

  return len;
 8002fb8:	687b      	ldr	r3, [r7, #4]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b086      	sub	sp, #24
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	60f8      	str	r0, [r7, #12]
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fce:	2300      	movs	r3, #0
 8002fd0:	617b      	str	r3, [r7, #20]
 8002fd2:	e009      	b.n	8002fe8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	60ba      	str	r2, [r7, #8]
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff f839 	bl	8002054 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	617b      	str	r3, [r7, #20]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	dbf1      	blt.n	8002fd4 <_write+0x12>
  }
  return len;
 8002ff0:	687b      	ldr	r3, [r7, #4]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3718      	adds	r7, #24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <_close>:

int _close(int file)
{
 8002ffa:	b480      	push	{r7}
 8002ffc:	b083      	sub	sp, #12
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003002:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003006:	4618      	mov	r0, r3
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
 800301a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003022:	605a      	str	r2, [r3, #4]
  return 0;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr

08003032 <_isatty>:

int _isatty(int file)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800303a:	2301      	movs	r3, #1
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800306c:	4a14      	ldr	r2, [pc, #80]	; (80030c0 <_sbrk+0x5c>)
 800306e:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <_sbrk+0x60>)
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003078:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <_sbrk+0x64>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d102      	bne.n	8003086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003080:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <_sbrk+0x64>)
 8003082:	4a12      	ldr	r2, [pc, #72]	; (80030cc <_sbrk+0x68>)
 8003084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003086:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <_sbrk+0x64>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4413      	add	r3, r2
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	429a      	cmp	r2, r3
 8003092:	d207      	bcs.n	80030a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003094:	f008 feda 	bl	800be4c <__errno>
 8003098:	4603      	mov	r3, r0
 800309a:	220c      	movs	r2, #12
 800309c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800309e:	f04f 33ff 	mov.w	r3, #4294967295
 80030a2:	e009      	b.n	80030b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030a4:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <_sbrk+0x64>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030aa:	4b07      	ldr	r3, [pc, #28]	; (80030c8 <_sbrk+0x64>)
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4413      	add	r3, r2
 80030b2:	4a05      	ldr	r2, [pc, #20]	; (80030c8 <_sbrk+0x64>)
 80030b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030b6:	68fb      	ldr	r3, [r7, #12]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	20018000 	.word	0x20018000
 80030c4:	00000400 	.word	0x00000400
 80030c8:	200007fc 	.word	0x200007fc
 80030cc:	20000998 	.word	0x20000998

080030d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80030d4:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <SystemInit+0x20>)
 80030d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030da:	4a05      	ldr	r2, [pc, #20]	; (80030f0 <SystemInit+0x20>)
 80030dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80030e4:	bf00      	nop
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	e000ed00 	.word	0xe000ed00

080030f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80030f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800312c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80030f8:	f7ff ffea 	bl	80030d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030fc:	480c      	ldr	r0, [pc, #48]	; (8003130 <LoopForever+0x6>)
  ldr r1, =_edata
 80030fe:	490d      	ldr	r1, [pc, #52]	; (8003134 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003100:	4a0d      	ldr	r2, [pc, #52]	; (8003138 <LoopForever+0xe>)
  movs r3, #0
 8003102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003104:	e002      	b.n	800310c <LoopCopyDataInit>

08003106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800310a:	3304      	adds	r3, #4

0800310c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800310c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800310e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003110:	d3f9      	bcc.n	8003106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003112:	4a0a      	ldr	r2, [pc, #40]	; (800313c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003114:	4c0a      	ldr	r4, [pc, #40]	; (8003140 <LoopForever+0x16>)
  movs r3, #0
 8003116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003118:	e001      	b.n	800311e <LoopFillZerobss>

0800311a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800311a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800311c:	3204      	adds	r2, #4

0800311e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800311e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003120:	d3fb      	bcc.n	800311a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003122:	f008 fe99 	bl	800be58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003126:	f7fe ffff 	bl	8002128 <main>

0800312a <LoopForever>:

LoopForever:
    b LoopForever
 800312a:	e7fe      	b.n	800312a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800312c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003130:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003134:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8003138:	0800d7c4 	.word	0x0800d7c4
  ldr r2, =_sbss
 800313c:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8003140:	20000998 	.word	0x20000998

08003144 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003144:	e7fe      	b.n	8003144 <ADC1_2_IRQHandler>
	...

08003148 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800314e:	2300      	movs	r3, #0
 8003150:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003152:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <HAL_Init+0x3c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4a0b      	ldr	r2, [pc, #44]	; (8003184 <HAL_Init+0x3c>)
 8003158:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800315c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800315e:	2003      	movs	r0, #3
 8003160:	f000 f962 	bl	8003428 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003164:	2000      	movs	r0, #0
 8003166:	f000 f80f 	bl	8003188 <HAL_InitTick>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d002      	beq.n	8003176 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	71fb      	strb	r3, [r7, #7]
 8003174:	e001      	b.n	800317a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003176:	f7ff fc47 	bl	8002a08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800317a:	79fb      	ldrb	r3, [r7, #7]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40022000 	.word	0x40022000

08003188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003194:	4b17      	ldr	r3, [pc, #92]	; (80031f4 <HAL_InitTick+0x6c>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d023      	beq.n	80031e4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800319c:	4b16      	ldr	r3, [pc, #88]	; (80031f8 <HAL_InitTick+0x70>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <HAL_InitTick+0x6c>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	4619      	mov	r1, r3
 80031a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 f96d 	bl	8003492 <HAL_SYSTICK_Config>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10f      	bne.n	80031de <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2b0f      	cmp	r3, #15
 80031c2:	d809      	bhi.n	80031d8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031c4:	2200      	movs	r2, #0
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	f04f 30ff 	mov.w	r0, #4294967295
 80031cc:	f000 f937 	bl	800343e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80031d0:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <HAL_InitTick+0x74>)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e007      	b.n	80031e8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	73fb      	strb	r3, [r7, #15]
 80031dc:	e004      	b.n	80031e8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	73fb      	strb	r3, [r7, #15]
 80031e2:	e001      	b.n	80031e8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	20000024 	.word	0x20000024
 80031f8:	2000001c 	.word	0x2000001c
 80031fc:	20000020 	.word	0x20000020

08003200 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003204:	4b06      	ldr	r3, [pc, #24]	; (8003220 <HAL_IncTick+0x20>)
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	461a      	mov	r2, r3
 800320a:	4b06      	ldr	r3, [pc, #24]	; (8003224 <HAL_IncTick+0x24>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4413      	add	r3, r2
 8003210:	4a04      	ldr	r2, [pc, #16]	; (8003224 <HAL_IncTick+0x24>)
 8003212:	6013      	str	r3, [r2, #0]
}
 8003214:	bf00      	nop
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	20000024 	.word	0x20000024
 8003224:	20000800 	.word	0x20000800

08003228 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return uwTick;
 800322c:	4b03      	ldr	r3, [pc, #12]	; (800323c <HAL_GetTick+0x14>)
 800322e:	681b      	ldr	r3, [r3, #0]
}
 8003230:	4618      	mov	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	20000800 	.word	0x20000800

08003240 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003248:	f7ff ffee 	bl	8003228 <HAL_GetTick>
 800324c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003258:	d005      	beq.n	8003266 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800325a:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <HAL_Delay+0x44>)
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	4413      	add	r3, r2
 8003264:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003266:	bf00      	nop
 8003268:	f7ff ffde 	bl	8003228 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	429a      	cmp	r2, r3
 8003276:	d8f7      	bhi.n	8003268 <HAL_Delay+0x28>
  {
  }
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3710      	adds	r7, #16
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	20000024 	.word	0x20000024

08003288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003298:	4b0c      	ldr	r3, [pc, #48]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a4:	4013      	ands	r3, r2
 80032a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ba:	4a04      	ldr	r2, [pc, #16]	; (80032cc <__NVIC_SetPriorityGrouping+0x44>)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	60d3      	str	r3, [r2, #12]
}
 80032c0:	bf00      	nop
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d4:	4b04      	ldr	r3, [pc, #16]	; (80032e8 <__NVIC_GetPriorityGrouping+0x18>)
 80032d6:	68db      	ldr	r3, [r3, #12]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0307 	and.w	r3, r3, #7
}
 80032de:	4618      	mov	r0, r3
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	db0b      	blt.n	8003316 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 021f 	and.w	r2, r3, #31
 8003304:	4907      	ldr	r1, [pc, #28]	; (8003324 <__NVIC_EnableIRQ+0x38>)
 8003306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	2001      	movs	r0, #1
 800330e:	fa00 f202 	lsl.w	r2, r0, r2
 8003312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	e000e100 	.word	0xe000e100

08003328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	4603      	mov	r3, r0
 8003330:	6039      	str	r1, [r7, #0]
 8003332:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003338:	2b00      	cmp	r3, #0
 800333a:	db0a      	blt.n	8003352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	b2da      	uxtb	r2, r3
 8003340:	490c      	ldr	r1, [pc, #48]	; (8003374 <__NVIC_SetPriority+0x4c>)
 8003342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003346:	0112      	lsls	r2, r2, #4
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	440b      	add	r3, r1
 800334c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003350:	e00a      	b.n	8003368 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	b2da      	uxtb	r2, r3
 8003356:	4908      	ldr	r1, [pc, #32]	; (8003378 <__NVIC_SetPriority+0x50>)
 8003358:	79fb      	ldrb	r3, [r7, #7]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	3b04      	subs	r3, #4
 8003360:	0112      	lsls	r2, r2, #4
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	440b      	add	r3, r1
 8003366:	761a      	strb	r2, [r3, #24]
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr
 8003374:	e000e100 	.word	0xe000e100
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800337c:	b480      	push	{r7}
 800337e:	b089      	sub	sp, #36	; 0x24
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	f1c3 0307 	rsb	r3, r3, #7
 8003396:	2b04      	cmp	r3, #4
 8003398:	bf28      	it	cs
 800339a:	2304      	movcs	r3, #4
 800339c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3304      	adds	r3, #4
 80033a2:	2b06      	cmp	r3, #6
 80033a4:	d902      	bls.n	80033ac <NVIC_EncodePriority+0x30>
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	3b03      	subs	r3, #3
 80033aa:	e000      	b.n	80033ae <NVIC_EncodePriority+0x32>
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b0:	f04f 32ff 	mov.w	r2, #4294967295
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43da      	mvns	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	401a      	ands	r2, r3
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c4:	f04f 31ff 	mov.w	r1, #4294967295
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	fa01 f303 	lsl.w	r3, r1, r3
 80033ce:	43d9      	mvns	r1, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d4:	4313      	orrs	r3, r2
         );
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3724      	adds	r7, #36	; 0x24
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
	...

080033e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033f4:	d301      	bcc.n	80033fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00f      	b.n	800341a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033fa:	4a0a      	ldr	r2, [pc, #40]	; (8003424 <SysTick_Config+0x40>)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	3b01      	subs	r3, #1
 8003400:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003402:	210f      	movs	r1, #15
 8003404:	f04f 30ff 	mov.w	r0, #4294967295
 8003408:	f7ff ff8e 	bl	8003328 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800340c:	4b05      	ldr	r3, [pc, #20]	; (8003424 <SysTick_Config+0x40>)
 800340e:	2200      	movs	r2, #0
 8003410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003412:	4b04      	ldr	r3, [pc, #16]	; (8003424 <SysTick_Config+0x40>)
 8003414:	2207      	movs	r2, #7
 8003416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	e000e010 	.word	0xe000e010

08003428 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ff29 	bl	8003288 <__NVIC_SetPriorityGrouping>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}

0800343e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b086      	sub	sp, #24
 8003442:	af00      	add	r7, sp, #0
 8003444:	4603      	mov	r3, r0
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800344c:	2300      	movs	r3, #0
 800344e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003450:	f7ff ff3e 	bl	80032d0 <__NVIC_GetPriorityGrouping>
 8003454:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	68b9      	ldr	r1, [r7, #8]
 800345a:	6978      	ldr	r0, [r7, #20]
 800345c:	f7ff ff8e 	bl	800337c <NVIC_EncodePriority>
 8003460:	4602      	mov	r2, r0
 8003462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003466:	4611      	mov	r1, r2
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff ff5d 	bl	8003328 <__NVIC_SetPriority>
}
 800346e:	bf00      	nop
 8003470:	3718      	adds	r7, #24
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003476:	b580      	push	{r7, lr}
 8003478:	b082      	sub	sp, #8
 800347a:	af00      	add	r7, sp, #0
 800347c:	4603      	mov	r3, r0
 800347e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff ff31 	bl	80032ec <__NVIC_EnableIRQ>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff ffa2 	bl	80033e4 <SysTick_Config>
 80034a0:	4603      	mov	r3, r0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3708      	adds	r7, #8
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b087      	sub	sp, #28
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034ba:	e17f      	b.n	80037bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	2101      	movs	r1, #1
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	fa01 f303 	lsl.w	r3, r1, r3
 80034c8:	4013      	ands	r3, r2
 80034ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	f000 8171 	beq.w	80037b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d005      	beq.n	80034ec <HAL_GPIO_Init+0x40>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d130      	bne.n	800354e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	2203      	movs	r2, #3
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4013      	ands	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	4313      	orrs	r3, r2
 8003514:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003522:	2201      	movs	r2, #1
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	43db      	mvns	r3, r3
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	4013      	ands	r3, r2
 8003530:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	091b      	lsrs	r3, r3, #4
 8003538:	f003 0201 	and.w	r2, r3, #1
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	693a      	ldr	r2, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	2b03      	cmp	r3, #3
 8003558:	d118      	bne.n	800358c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003560:	2201      	movs	r2, #1
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4013      	ands	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	08db      	lsrs	r3, r3, #3
 8003576:	f003 0201 	and.w	r2, r3, #1
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4313      	orrs	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	2b03      	cmp	r3, #3
 8003596:	d017      	beq.n	80035c8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	68db      	ldr	r3, [r3, #12]
 800359c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	2203      	movs	r2, #3
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	4013      	ands	r3, r2
 80035ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	fa02 f303 	lsl.w	r3, r2, r3
 80035bc:	693a      	ldr	r2, [r7, #16]
 80035be:	4313      	orrs	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 0303 	and.w	r3, r3, #3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d123      	bne.n	800361c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	08da      	lsrs	r2, r3, #3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3208      	adds	r2, #8
 80035dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f003 0307 	and.w	r3, r3, #7
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	220f      	movs	r2, #15
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	4013      	ands	r3, r2
 80035f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 0307 	and.w	r3, r3, #7
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	08da      	lsrs	r2, r3, #3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3208      	adds	r2, #8
 8003616:	6939      	ldr	r1, [r7, #16]
 8003618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	005b      	lsls	r3, r3, #1
 8003626:	2203      	movs	r2, #3
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	43db      	mvns	r3, r3
 800362e:	693a      	ldr	r2, [r7, #16]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f003 0203 	and.w	r2, r3, #3
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	005b      	lsls	r3, r3, #1
 8003640:	fa02 f303 	lsl.w	r3, r2, r3
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	4313      	orrs	r3, r2
 8003648:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003658:	2b00      	cmp	r3, #0
 800365a:	f000 80ac 	beq.w	80037b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800365e:	4b5f      	ldr	r3, [pc, #380]	; (80037dc <HAL_GPIO_Init+0x330>)
 8003660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003662:	4a5e      	ldr	r2, [pc, #376]	; (80037dc <HAL_GPIO_Init+0x330>)
 8003664:	f043 0301 	orr.w	r3, r3, #1
 8003668:	6613      	str	r3, [r2, #96]	; 0x60
 800366a:	4b5c      	ldr	r3, [pc, #368]	; (80037dc <HAL_GPIO_Init+0x330>)
 800366c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	60bb      	str	r3, [r7, #8]
 8003674:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003676:	4a5a      	ldr	r2, [pc, #360]	; (80037e0 <HAL_GPIO_Init+0x334>)
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	089b      	lsrs	r3, r3, #2
 800367c:	3302      	adds	r3, #2
 800367e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003682:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	220f      	movs	r2, #15
 800368e:	fa02 f303 	lsl.w	r3, r2, r3
 8003692:	43db      	mvns	r3, r3
 8003694:	693a      	ldr	r2, [r7, #16]
 8003696:	4013      	ands	r3, r2
 8003698:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036a0:	d025      	beq.n	80036ee <HAL_GPIO_Init+0x242>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a4f      	ldr	r2, [pc, #316]	; (80037e4 <HAL_GPIO_Init+0x338>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d01f      	beq.n	80036ea <HAL_GPIO_Init+0x23e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a4e      	ldr	r2, [pc, #312]	; (80037e8 <HAL_GPIO_Init+0x33c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d019      	beq.n	80036e6 <HAL_GPIO_Init+0x23a>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a4d      	ldr	r2, [pc, #308]	; (80037ec <HAL_GPIO_Init+0x340>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d013      	beq.n	80036e2 <HAL_GPIO_Init+0x236>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a4c      	ldr	r2, [pc, #304]	; (80037f0 <HAL_GPIO_Init+0x344>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d00d      	beq.n	80036de <HAL_GPIO_Init+0x232>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a4b      	ldr	r2, [pc, #300]	; (80037f4 <HAL_GPIO_Init+0x348>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d007      	beq.n	80036da <HAL_GPIO_Init+0x22e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a4a      	ldr	r2, [pc, #296]	; (80037f8 <HAL_GPIO_Init+0x34c>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d101      	bne.n	80036d6 <HAL_GPIO_Init+0x22a>
 80036d2:	2306      	movs	r3, #6
 80036d4:	e00c      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036d6:	2307      	movs	r3, #7
 80036d8:	e00a      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036da:	2305      	movs	r3, #5
 80036dc:	e008      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036de:	2304      	movs	r3, #4
 80036e0:	e006      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036e2:	2303      	movs	r3, #3
 80036e4:	e004      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036e6:	2302      	movs	r3, #2
 80036e8:	e002      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <HAL_GPIO_Init+0x244>
 80036ee:	2300      	movs	r3, #0
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	f002 0203 	and.w	r2, r2, #3
 80036f6:	0092      	lsls	r2, r2, #2
 80036f8:	4093      	lsls	r3, r2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003700:	4937      	ldr	r1, [pc, #220]	; (80037e0 <HAL_GPIO_Init+0x334>)
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	089b      	lsrs	r3, r3, #2
 8003706:	3302      	adds	r3, #2
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800370e:	4b3b      	ldr	r3, [pc, #236]	; (80037fc <HAL_GPIO_Init+0x350>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	43db      	mvns	r3, r3
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	4013      	ands	r3, r2
 800371c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d003      	beq.n	8003732 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4313      	orrs	r3, r2
 8003730:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003732:	4a32      	ldr	r2, [pc, #200]	; (80037fc <HAL_GPIO_Init+0x350>)
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003738:	4b30      	ldr	r3, [pc, #192]	; (80037fc <HAL_GPIO_Init+0x350>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	43db      	mvns	r3, r3
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	4013      	ands	r3, r2
 8003746:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	4313      	orrs	r3, r2
 800375a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800375c:	4a27      	ldr	r2, [pc, #156]	; (80037fc <HAL_GPIO_Init+0x350>)
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003762:	4b26      	ldr	r3, [pc, #152]	; (80037fc <HAL_GPIO_Init+0x350>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	43db      	mvns	r3, r3
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d003      	beq.n	8003786 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003786:	4a1d      	ldr	r2, [pc, #116]	; (80037fc <HAL_GPIO_Init+0x350>)
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800378c:	4b1b      	ldr	r3, [pc, #108]	; (80037fc <HAL_GPIO_Init+0x350>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	43db      	mvns	r3, r3
 8003796:	693a      	ldr	r2, [r7, #16]
 8003798:	4013      	ands	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037b0:	4a12      	ldr	r2, [pc, #72]	; (80037fc <HAL_GPIO_Init+0x350>)
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	3301      	adds	r3, #1
 80037ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	fa22 f303 	lsr.w	r3, r2, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f47f ae78 	bne.w	80034bc <HAL_GPIO_Init+0x10>
  }
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	371c      	adds	r7, #28
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40010000 	.word	0x40010000
 80037e4:	48000400 	.word	0x48000400
 80037e8:	48000800 	.word	0x48000800
 80037ec:	48000c00 	.word	0x48000c00
 80037f0:	48001000 	.word	0x48001000
 80037f4:	48001400 	.word	0x48001400
 80037f8:	48001800 	.word	0x48001800
 80037fc:	40010400 	.word	0x40010400

08003800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	460b      	mov	r3, r1
 800380a:	807b      	strh	r3, [r7, #2]
 800380c:	4613      	mov	r3, r2
 800380e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003810:	787b      	ldrb	r3, [r7, #1]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003816:	887a      	ldrh	r2, [r7, #2]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800381c:	e002      	b.n	8003824 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800381e:	887a      	ldrh	r2, [r7, #2]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003824:	bf00      	nop
 8003826:	370c      	adds	r7, #12
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e08d      	b.n	800395e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d106      	bne.n	800385c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff f8fa 	bl	8002a50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2224      	movs	r2, #36	; 0x24
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0201 	bic.w	r2, r2, #1
 8003872:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003880:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	689a      	ldr	r2, [r3, #8]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003890:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d107      	bne.n	80038aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689a      	ldr	r2, [r3, #8]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038a6:	609a      	str	r2, [r3, #8]
 80038a8:	e006      	b.n	80038b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	689a      	ldr	r2, [r3, #8]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80038b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d108      	bne.n	80038d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038ce:	605a      	str	r2, [r3, #4]
 80038d0:	e007      	b.n	80038e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80038f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68da      	ldr	r2, [r3, #12]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003904:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691a      	ldr	r2, [r3, #16]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69d9      	ldr	r1, [r3, #28]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a1a      	ldr	r2, [r3, #32]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0201 	orr.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2220      	movs	r2, #32
 800394a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3708      	adds	r7, #8
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af02      	add	r7, sp, #8
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	607a      	str	r2, [r7, #4]
 8003972:	461a      	mov	r2, r3
 8003974:	460b      	mov	r3, r1
 8003976:	817b      	strh	r3, [r7, #10]
 8003978:	4613      	mov	r3, r2
 800397a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b20      	cmp	r3, #32
 8003986:	f040 80fd 	bne.w	8003b84 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <HAL_I2C_Master_Transmit+0x30>
 8003994:	2302      	movs	r3, #2
 8003996:	e0f6      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80039a0:	f7ff fc42 	bl	8003228 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	2319      	movs	r3, #25
 80039ac:	2201      	movs	r2, #1
 80039ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 fa1d 	bl	8003df2 <I2C_WaitOnFlagUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e0e1      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2221      	movs	r2, #33	; 0x21
 80039c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2210      	movs	r2, #16
 80039ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2200      	movs	r2, #0
 80039d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	893a      	ldrh	r2, [r7, #8]
 80039e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	2bff      	cmp	r3, #255	; 0xff
 80039f2:	d906      	bls.n	8003a02 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	22ff      	movs	r2, #255	; 0xff
 80039f8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80039fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	e007      	b.n	8003a12 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a10:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d024      	beq.n	8003a64 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	781a      	ldrb	r2, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	3301      	adds	r3, #1
 8003a52:	b2da      	uxtb	r2, r3
 8003a54:	8979      	ldrh	r1, [r7, #10]
 8003a56:	4b4e      	ldr	r3, [pc, #312]	; (8003b90 <HAL_I2C_Master_Transmit+0x228>)
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 fb81 	bl	8004164 <I2C_TransferConfig>
 8003a62:	e066      	b.n	8003b32 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a68:	b2da      	uxtb	r2, r3
 8003a6a:	8979      	ldrh	r1, [r7, #10]
 8003a6c:	4b48      	ldr	r3, [pc, #288]	; (8003b90 <HAL_I2C_Master_Transmit+0x228>)
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 fb76 	bl	8004164 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003a78:	e05b      	b.n	8003b32 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	6a39      	ldr	r1, [r7, #32]
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 fa06 	bl	8003e90 <I2C_WaitOnTXISFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e07b      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	781a      	ldrb	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	1c5a      	adds	r2, r3, #1
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d034      	beq.n	8003b32 <HAL_I2C_Master_Transmit+0x1ca>
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d130      	bne.n	8003b32 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	6a3b      	ldr	r3, [r7, #32]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2180      	movs	r1, #128	; 0x80
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f000 f989 	bl	8003df2 <I2C_WaitOnFlagUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d001      	beq.n	8003aea <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e04d      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2bff      	cmp	r3, #255	; 0xff
 8003af2:	d90e      	bls.n	8003b12 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	22ff      	movs	r2, #255	; 0xff
 8003af8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	8979      	ldrh	r1, [r7, #10]
 8003b02:	2300      	movs	r3, #0
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fb2a 	bl	8004164 <I2C_TransferConfig>
 8003b10:	e00f      	b.n	8003b32 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	8979      	ldrh	r1, [r7, #10]
 8003b24:	2300      	movs	r3, #0
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 fb19 	bl	8004164 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d19e      	bne.n	8003a7a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	6a39      	ldr	r1, [r7, #32]
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 f9ec 	bl	8003f1e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e01a      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2220      	movs	r2, #32
 8003b56:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6859      	ldr	r1, [r3, #4]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	4b0c      	ldr	r3, [pc, #48]	; (8003b94 <HAL_I2C_Master_Transmit+0x22c>)
 8003b64:	400b      	ands	r3, r1
 8003b66:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b80:	2300      	movs	r3, #0
 8003b82:	e000      	b.n	8003b86 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003b84:	2302      	movs	r3, #2
  }
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	80002000 	.word	0x80002000
 8003b94:	fe00e800 	.word	0xfe00e800

08003b98 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08a      	sub	sp, #40	; 0x28
 8003b9c:	af02      	add	r7, sp, #8
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	607a      	str	r2, [r7, #4]
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	f040 80f3 	bne.w	8003da0 <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc8:	d101      	bne.n	8003bce <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8003bca:	2302      	movs	r3, #2
 8003bcc:	e0e9      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <HAL_I2C_IsDeviceReady+0x44>
 8003bd8:	2302      	movs	r3, #2
 8003bda:	e0e2      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2224      	movs	r2, #36	; 0x24
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d107      	bne.n	8003c0a <HAL_I2C_IsDeviceReady+0x72>
 8003bfa:	897b      	ldrh	r3, [r7, #10]
 8003bfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c00:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c08:	e006      	b.n	8003c18 <HAL_I2C_IsDeviceReady+0x80>
 8003c0a:	897b      	ldrh	r3, [r7, #10]
 8003c0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c14:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	6812      	ldr	r2, [r2, #0]
 8003c1c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003c1e:	f7ff fb03 	bl	8003228 <HAL_GetTick>
 8003c22:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	f003 0320 	and.w	r3, r3, #32
 8003c2e:	2b20      	cmp	r3, #32
 8003c30:	bf0c      	ite	eq
 8003c32:	2301      	moveq	r3, #1
 8003c34:	2300      	movne	r3, #0
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	f003 0310 	and.w	r3, r3, #16
 8003c44:	2b10      	cmp	r3, #16
 8003c46:	bf0c      	ite	eq
 8003c48:	2301      	moveq	r3, #1
 8003c4a:	2300      	movne	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003c50:	e034      	b.n	8003cbc <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c58:	d01a      	beq.n	8003c90 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c5a:	f7ff fae5 	bl	8003228 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	683a      	ldr	r2, [r7, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d302      	bcc.n	8003c70 <HAL_I2C_IsDeviceReady+0xd8>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10f      	bne.n	8003c90 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7c:	f043 0220 	orr.w	r2, r3, #32
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e088      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	f003 0320 	and.w	r3, r3, #32
 8003c9a:	2b20      	cmp	r3, #32
 8003c9c:	bf0c      	ite	eq
 8003c9e:	2301      	moveq	r3, #1
 8003ca0:	2300      	movne	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	f003 0310 	and.w	r3, r3, #16
 8003cb0:	2b10      	cmp	r3, #16
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003cbc:	7ffb      	ldrb	r3, [r7, #31]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <HAL_I2C_IsDeviceReady+0x130>
 8003cc2:	7fbb      	ldrb	r3, [r7, #30]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0c4      	beq.n	8003c52 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	f003 0310 	and.w	r3, r3, #16
 8003cd2:	2b10      	cmp	r3, #16
 8003cd4:	d01a      	beq.n	8003d0c <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	9300      	str	r3, [sp, #0]
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2120      	movs	r1, #32
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f886 	bl	8003df2 <I2C_WaitOnFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e058      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e04a      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2200      	movs	r2, #0
 8003d14:	2120      	movs	r1, #32
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f86b 	bl	8003df2 <I2C_WaitOnFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e03d      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2210      	movs	r2, #16
 8003d2c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2220      	movs	r2, #32
 8003d34:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d118      	bne.n	8003d70 <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685a      	ldr	r2, [r3, #4]
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d4c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	2200      	movs	r2, #0
 8003d56:	2120      	movs	r1, #32
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 f84a 	bl	8003df2 <I2C_WaitOnFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e01c      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	3301      	adds	r3, #1
 8003d74:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	f63f af39 	bhi.w	8003bf2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8c:	f043 0220 	orr.w	r2, r3, #32
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e000      	b.n	8003da2 <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8003da0:	2302      	movs	r3, #2
  }
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3720      	adds	r7, #32
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d103      	bne.n	8003dc8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d007      	beq.n	8003de6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	699a      	ldr	r2, [r3, #24]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f042 0201 	orr.w	r2, r2, #1
 8003de4:	619a      	str	r2, [r3, #24]
  }
}
 8003de6:	bf00      	nop
 8003de8:	370c      	adds	r7, #12
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	b084      	sub	sp, #16
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	60f8      	str	r0, [r7, #12]
 8003dfa:	60b9      	str	r1, [r7, #8]
 8003dfc:	603b      	str	r3, [r7, #0]
 8003dfe:	4613      	mov	r3, r2
 8003e00:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e02:	e031      	b.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0a:	d02d      	beq.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e0c:	f7ff fa0c 	bl	8003228 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	69bb      	ldr	r3, [r7, #24]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d302      	bcc.n	8003e22 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d122      	bne.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699a      	ldr	r2, [r3, #24]
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	bf0c      	ite	eq
 8003e32:	2301      	moveq	r3, #1
 8003e34:	2300      	movne	r3, #0
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	461a      	mov	r2, r3
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d113      	bne.n	8003e68 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e44:	f043 0220 	orr.w	r2, r3, #32
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e00f      	b.n	8003e88 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699a      	ldr	r2, [r3, #24]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	4013      	ands	r3, r2
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	461a      	mov	r2, r3
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d0be      	beq.n	8003e04 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e86:	2300      	movs	r3, #0
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e9c:	e033      	b.n	8003f06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	68b9      	ldr	r1, [r7, #8]
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 f87e 	bl	8003fa4 <I2C_IsErrorOccurred>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e031      	b.n	8003f16 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb8:	d025      	beq.n	8003f06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eba:	f7ff f9b5 	bl	8003228 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d302      	bcc.n	8003ed0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d11a      	bne.n	8003f06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d013      	beq.n	8003f06 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee2:	f043 0220 	orr.w	r2, r3, #32
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e007      	b.n	8003f16 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d1c4      	bne.n	8003e9e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}

08003f1e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f1e:	b580      	push	{r7, lr}
 8003f20:	b084      	sub	sp, #16
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	60f8      	str	r0, [r7, #12]
 8003f26:	60b9      	str	r1, [r7, #8]
 8003f28:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f2a:	e02f      	b.n	8003f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	68b9      	ldr	r1, [r7, #8]
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 f837 	bl	8003fa4 <I2C_IsErrorOccurred>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e02d      	b.n	8003f9c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f40:	f7ff f972 	bl	8003228 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d302      	bcc.n	8003f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d11a      	bne.n	8003f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f003 0320 	and.w	r3, r3, #32
 8003f60:	2b20      	cmp	r3, #32
 8003f62:	d013      	beq.n	8003f8c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f68:	f043 0220 	orr.w	r2, r3, #32
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2220      	movs	r2, #32
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e007      	b.n	8003f9c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	2b20      	cmp	r3, #32
 8003f98:	d1c8      	bne.n	8003f2c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08a      	sub	sp, #40	; 0x28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	60b9      	str	r1, [r7, #8]
 8003fae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699b      	ldr	r3, [r3, #24]
 8003fbc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	f003 0310 	and.w	r3, r3, #16
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d068      	beq.n	80040a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	2210      	movs	r2, #16
 8003fd6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003fd8:	e049      	b.n	800406e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d045      	beq.n	800406e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003fe2:	f7ff f921 	bl	8003228 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d302      	bcc.n	8003ff8 <I2C_IsErrorOccurred+0x54>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d13a      	bne.n	800406e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004002:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800400a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	699b      	ldr	r3, [r3, #24]
 8004012:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004016:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800401a:	d121      	bne.n	8004060 <I2C_IsErrorOccurred+0xbc>
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004022:	d01d      	beq.n	8004060 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004024:	7cfb      	ldrb	r3, [r7, #19]
 8004026:	2b20      	cmp	r3, #32
 8004028:	d01a      	beq.n	8004060 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004038:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800403a:	f7ff f8f5 	bl	8003228 <HAL_GetTick>
 800403e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004040:	e00e      	b.n	8004060 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004042:	f7ff f8f1 	bl	8003228 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b19      	cmp	r3, #25
 800404e:	d907      	bls.n	8004060 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f043 0320 	orr.w	r3, r3, #32
 8004056:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800405e:	e006      	b.n	800406e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	f003 0320 	and.w	r3, r3, #32
 800406a:	2b20      	cmp	r3, #32
 800406c:	d1e9      	bne.n	8004042 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b20      	cmp	r3, #32
 800407a:	d003      	beq.n	8004084 <I2C_IsErrorOccurred+0xe0>
 800407c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0aa      	beq.n	8003fda <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004088:	2b00      	cmp	r3, #0
 800408a:	d103      	bne.n	8004094 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2220      	movs	r2, #32
 8004092:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	f043 0304 	orr.w	r3, r3, #4
 800409a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	699b      	ldr	r3, [r3, #24]
 80040a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00b      	beq.n	80040cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	f043 0301 	orr.w	r3, r3, #1
 80040ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00b      	beq.n	80040ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	f043 0308 	orr.w	r3, r3, #8
 80040dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00b      	beq.n	8004110 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	f043 0302 	orr.w	r3, r3, #2
 80040fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004108:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004114:	2b00      	cmp	r3, #0
 8004116:	d01c      	beq.n	8004152 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f7ff fe46 	bl	8003daa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6859      	ldr	r1, [r3, #4]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	4b0d      	ldr	r3, [pc, #52]	; (8004160 <I2C_IsErrorOccurred+0x1bc>)
 800412a:	400b      	ands	r3, r1
 800412c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004132:	6a3b      	ldr	r3, [r7, #32]
 8004134:	431a      	orrs	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2220      	movs	r2, #32
 800413e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004152:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004156:	4618      	mov	r0, r3
 8004158:	3728      	adds	r7, #40	; 0x28
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	fe00e800 	.word	0xfe00e800

08004164 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	607b      	str	r3, [r7, #4]
 800416e:	460b      	mov	r3, r1
 8004170:	817b      	strh	r3, [r7, #10]
 8004172:	4613      	mov	r3, r2
 8004174:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004176:	897b      	ldrh	r3, [r7, #10]
 8004178:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800417c:	7a7b      	ldrb	r3, [r7, #9]
 800417e:	041b      	lsls	r3, r3, #16
 8004180:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004184:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	4313      	orrs	r3, r2
 800418e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004192:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	0d5b      	lsrs	r3, r3, #21
 800419e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80041a2:	4b08      	ldr	r3, [pc, #32]	; (80041c4 <I2C_TransferConfig+0x60>)
 80041a4:	430b      	orrs	r3, r1
 80041a6:	43db      	mvns	r3, r3
 80041a8:	ea02 0103 	and.w	r1, r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80041b6:	bf00      	nop
 80041b8:	371c      	adds	r7, #28
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	03ff63ff 	.word	0x03ff63ff

080041c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b20      	cmp	r3, #32
 80041dc:	d138      	bne.n	8004250 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d101      	bne.n	80041ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041e8:	2302      	movs	r3, #2
 80041ea:	e032      	b.n	8004252 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2224      	movs	r2, #36	; 0x24
 80041f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0201 	bic.w	r2, r2, #1
 800420a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800421a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6819      	ldr	r1, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	430a      	orrs	r2, r1
 800422a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0201 	orr.w	r2, r2, #1
 800423a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800424c:	2300      	movs	r3, #0
 800424e:	e000      	b.n	8004252 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004250:	2302      	movs	r3, #2
  }
}
 8004252:	4618      	mov	r0, r3
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800425e:	b480      	push	{r7}
 8004260:	b085      	sub	sp, #20
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b20      	cmp	r3, #32
 8004272:	d139      	bne.n	80042e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800427e:	2302      	movs	r3, #2
 8004280:	e033      	b.n	80042ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2224      	movs	r2, #36	; 0x24
 800428e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0201 	bic.w	r2, r2, #1
 80042a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80042b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68fa      	ldr	r2, [r7, #12]
 80042c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2220      	movs	r2, #32
 80042d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80042e4:	2300      	movs	r3, #0
 80042e6:	e000      	b.n	80042ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042e8:	2302      	movs	r3, #2
  }
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
	...

080042f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042fc:	4b04      	ldr	r3, [pc, #16]	; (8004310 <HAL_PWREx_GetVoltageRange+0x18>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40007000 	.word	0x40007000

08004314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004322:	d130      	bne.n	8004386 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004324:	4b23      	ldr	r3, [pc, #140]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800432c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004330:	d038      	beq.n	80043a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004332:	4b20      	ldr	r3, [pc, #128]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800433a:	4a1e      	ldr	r2, [pc, #120]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800433c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004340:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004342:	4b1d      	ldr	r3, [pc, #116]	; (80043b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2232      	movs	r2, #50	; 0x32
 8004348:	fb02 f303 	mul.w	r3, r2, r3
 800434c:	4a1b      	ldr	r2, [pc, #108]	; (80043bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	0c9b      	lsrs	r3, r3, #18
 8004354:	3301      	adds	r3, #1
 8004356:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004358:	e002      	b.n	8004360 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	3b01      	subs	r3, #1
 800435e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004360:	4b14      	ldr	r3, [pc, #80]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004362:	695b      	ldr	r3, [r3, #20]
 8004364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800436c:	d102      	bne.n	8004374 <HAL_PWREx_ControlVoltageScaling+0x60>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1f2      	bne.n	800435a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004374:	4b0f      	ldr	r3, [pc, #60]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800437c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004380:	d110      	bne.n	80043a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e00f      	b.n	80043a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004386:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800438e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004392:	d007      	beq.n	80043a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004394:	4b07      	ldr	r3, [pc, #28]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800439c:	4a05      	ldr	r2, [pc, #20]	; (80043b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800439e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3714      	adds	r7, #20
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	40007000 	.word	0x40007000
 80043b8:	2000001c 	.word	0x2000001c
 80043bc:	431bde83 	.word	0x431bde83

080043c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e3ca      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043d2:	4b97      	ldr	r3, [pc, #604]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f003 030c 	and.w	r3, r3, #12
 80043da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043dc:	4b94      	ldr	r3, [pc, #592]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f000 80e4 	beq.w	80045bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043f4:	69bb      	ldr	r3, [r7, #24]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <HAL_RCC_OscConfig+0x4a>
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b0c      	cmp	r3, #12
 80043fe:	f040 808b 	bne.w	8004518 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2b01      	cmp	r3, #1
 8004406:	f040 8087 	bne.w	8004518 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800440a:	4b89      	ldr	r3, [pc, #548]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d005      	beq.n	8004422 <HAL_RCC_OscConfig+0x62>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e3a2      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a1a      	ldr	r2, [r3, #32]
 8004426:	4b82      	ldr	r3, [pc, #520]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b00      	cmp	r3, #0
 8004430:	d004      	beq.n	800443c <HAL_RCC_OscConfig+0x7c>
 8004432:	4b7f      	ldr	r3, [pc, #508]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800443a:	e005      	b.n	8004448 <HAL_RCC_OscConfig+0x88>
 800443c:	4b7c      	ldr	r3, [pc, #496]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800443e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004442:	091b      	lsrs	r3, r3, #4
 8004444:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004448:	4293      	cmp	r3, r2
 800444a:	d223      	bcs.n	8004494 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	4618      	mov	r0, r3
 8004452:	f000 fd55 	bl	8004f00 <RCC_SetFlashLatencyFromMSIRange>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e383      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004460:	4b73      	ldr	r3, [pc, #460]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a72      	ldr	r2, [pc, #456]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004466:	f043 0308 	orr.w	r3, r3, #8
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	4b70      	ldr	r3, [pc, #448]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	496d      	ldr	r1, [pc, #436]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800447a:	4313      	orrs	r3, r2
 800447c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800447e:	4b6c      	ldr	r3, [pc, #432]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69db      	ldr	r3, [r3, #28]
 800448a:	021b      	lsls	r3, r3, #8
 800448c:	4968      	ldr	r1, [pc, #416]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800448e:	4313      	orrs	r3, r2
 8004490:	604b      	str	r3, [r1, #4]
 8004492:	e025      	b.n	80044e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004494:	4b66      	ldr	r3, [pc, #408]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a65      	ldr	r2, [pc, #404]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800449a:	f043 0308 	orr.w	r3, r3, #8
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	4b63      	ldr	r3, [pc, #396]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	4960      	ldr	r1, [pc, #384]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044b2:	4b5f      	ldr	r3, [pc, #380]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69db      	ldr	r3, [r3, #28]
 80044be:	021b      	lsls	r3, r3, #8
 80044c0:	495b      	ldr	r1, [pc, #364]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d109      	bne.n	80044e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a1b      	ldr	r3, [r3, #32]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fd15 	bl	8004f00 <RCC_SetFlashLatencyFromMSIRange>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d001      	beq.n	80044e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e343      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80044e0:	f000 fc4a 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 80044e4:	4602      	mov	r2, r0
 80044e6:	4b52      	ldr	r3, [pc, #328]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	091b      	lsrs	r3, r3, #4
 80044ec:	f003 030f 	and.w	r3, r3, #15
 80044f0:	4950      	ldr	r1, [pc, #320]	; (8004634 <HAL_RCC_OscConfig+0x274>)
 80044f2:	5ccb      	ldrb	r3, [r1, r3]
 80044f4:	f003 031f 	and.w	r3, r3, #31
 80044f8:	fa22 f303 	lsr.w	r3, r2, r3
 80044fc:	4a4e      	ldr	r2, [pc, #312]	; (8004638 <HAL_RCC_OscConfig+0x278>)
 80044fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004500:	4b4e      	ldr	r3, [pc, #312]	; (800463c <HAL_RCC_OscConfig+0x27c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4618      	mov	r0, r3
 8004506:	f7fe fe3f 	bl	8003188 <HAL_InitTick>
 800450a:	4603      	mov	r3, r0
 800450c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d052      	beq.n	80045ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	e327      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d032      	beq.n	8004586 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004520:	4b43      	ldr	r3, [pc, #268]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a42      	ldr	r2, [pc, #264]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004526:	f043 0301 	orr.w	r3, r3, #1
 800452a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800452c:	f7fe fe7c 	bl	8003228 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004534:	f7fe fe78 	bl	8003228 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e310      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004546:	4b3a      	ldr	r3, [pc, #232]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0f0      	beq.n	8004534 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004552:	4b37      	ldr	r3, [pc, #220]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a36      	ldr	r2, [pc, #216]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004558:	f043 0308 	orr.w	r3, r3, #8
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b34      	ldr	r3, [pc, #208]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	4931      	ldr	r1, [pc, #196]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800456c:	4313      	orrs	r3, r2
 800456e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004570:	4b2f      	ldr	r3, [pc, #188]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	69db      	ldr	r3, [r3, #28]
 800457c:	021b      	lsls	r3, r3, #8
 800457e:	492c      	ldr	r1, [pc, #176]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004580:	4313      	orrs	r3, r2
 8004582:	604b      	str	r3, [r1, #4]
 8004584:	e01a      	b.n	80045bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004586:	4b2a      	ldr	r3, [pc, #168]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a29      	ldr	r2, [pc, #164]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800458c:	f023 0301 	bic.w	r3, r3, #1
 8004590:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004592:	f7fe fe49 	bl	8003228 <HAL_GetTick>
 8004596:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800459a:	f7fe fe45 	bl	8003228 <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e2dd      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80045ac:	4b20      	ldr	r3, [pc, #128]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1f0      	bne.n	800459a <HAL_RCC_OscConfig+0x1da>
 80045b8:	e000      	b.n	80045bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80045ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d074      	beq.n	80046b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	2b08      	cmp	r3, #8
 80045cc:	d005      	beq.n	80045da <HAL_RCC_OscConfig+0x21a>
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	2b0c      	cmp	r3, #12
 80045d2:	d10e      	bne.n	80045f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	2b03      	cmp	r3, #3
 80045d8:	d10b      	bne.n	80045f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045da:	4b15      	ldr	r3, [pc, #84]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d064      	beq.n	80046b0 <HAL_RCC_OscConfig+0x2f0>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d160      	bne.n	80046b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	e2ba      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045fa:	d106      	bne.n	800460a <HAL_RCC_OscConfig+0x24a>
 80045fc:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a0b      	ldr	r2, [pc, #44]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004606:	6013      	str	r3, [r2, #0]
 8004608:	e026      	b.n	8004658 <HAL_RCC_OscConfig+0x298>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004612:	d115      	bne.n	8004640 <HAL_RCC_OscConfig+0x280>
 8004614:	4b06      	ldr	r3, [pc, #24]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a05      	ldr	r2, [pc, #20]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 800461a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800461e:	6013      	str	r3, [r2, #0]
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a02      	ldr	r2, [pc, #8]	; (8004630 <HAL_RCC_OscConfig+0x270>)
 8004626:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	e014      	b.n	8004658 <HAL_RCC_OscConfig+0x298>
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000
 8004634:	0800d6b8 	.word	0x0800d6b8
 8004638:	2000001c 	.word	0x2000001c
 800463c:	20000020 	.word	0x20000020
 8004640:	4ba0      	ldr	r3, [pc, #640]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a9f      	ldr	r2, [pc, #636]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	4b9d      	ldr	r3, [pc, #628]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a9c      	ldr	r2, [pc, #624]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004652:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d013      	beq.n	8004688 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004660:	f7fe fde2 	bl	8003228 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004668:	f7fe fdde 	bl	8003228 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b64      	cmp	r3, #100	; 0x64
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e276      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800467a:	4b92      	ldr	r3, [pc, #584]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d0f0      	beq.n	8004668 <HAL_RCC_OscConfig+0x2a8>
 8004686:	e014      	b.n	80046b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004688:	f7fe fdce 	bl	8003228 <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004690:	f7fe fdca 	bl	8003228 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b64      	cmp	r3, #100	; 0x64
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e262      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046a2:	4b88      	ldr	r3, [pc, #544]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d1f0      	bne.n	8004690 <HAL_RCC_OscConfig+0x2d0>
 80046ae:	e000      	b.n	80046b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d060      	beq.n	8004780 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d005      	beq.n	80046d0 <HAL_RCC_OscConfig+0x310>
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	2b0c      	cmp	r3, #12
 80046c8:	d119      	bne.n	80046fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d116      	bne.n	80046fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046d0:	4b7c      	ldr	r3, [pc, #496]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d005      	beq.n	80046e8 <HAL_RCC_OscConfig+0x328>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e23f      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e8:	4b76      	ldr	r3, [pc, #472]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	061b      	lsls	r3, r3, #24
 80046f6:	4973      	ldr	r1, [pc, #460]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046fc:	e040      	b.n	8004780 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d023      	beq.n	800474e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004706:	4b6f      	ldr	r3, [pc, #444]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a6e      	ldr	r2, [pc, #440]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800470c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004712:	f7fe fd89 	bl	8003228 <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004718:	e008      	b.n	800472c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800471a:	f7fe fd85 	bl	8003228 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	2b02      	cmp	r3, #2
 8004726:	d901      	bls.n	800472c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e21d      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800472c:	4b65      	ldr	r3, [pc, #404]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0f0      	beq.n	800471a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004738:	4b62      	ldr	r3, [pc, #392]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	061b      	lsls	r3, r3, #24
 8004746:	495f      	ldr	r1, [pc, #380]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004748:	4313      	orrs	r3, r2
 800474a:	604b      	str	r3, [r1, #4]
 800474c:	e018      	b.n	8004780 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800474e:	4b5d      	ldr	r3, [pc, #372]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a5c      	ldr	r2, [pc, #368]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004754:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004758:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475a:	f7fe fd65 	bl	8003228 <HAL_GetTick>
 800475e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004760:	e008      	b.n	8004774 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004762:	f7fe fd61 	bl	8003228 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e1f9      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004774:	4b53      	ldr	r3, [pc, #332]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1f0      	bne.n	8004762 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f003 0308 	and.w	r3, r3, #8
 8004788:	2b00      	cmp	r3, #0
 800478a:	d03c      	beq.n	8004806 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d01c      	beq.n	80047ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004794:	4b4b      	ldr	r3, [pc, #300]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004796:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800479a:	4a4a      	ldr	r2, [pc, #296]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800479c:	f043 0301 	orr.w	r3, r3, #1
 80047a0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a4:	f7fe fd40 	bl	8003228 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ac:	f7fe fd3c 	bl	8003228 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e1d4      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047be:	4b41      	ldr	r3, [pc, #260]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80047c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0ef      	beq.n	80047ac <HAL_RCC_OscConfig+0x3ec>
 80047cc:	e01b      	b.n	8004806 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047ce:	4b3d      	ldr	r3, [pc, #244]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80047d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047d4:	4a3b      	ldr	r2, [pc, #236]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80047d6:	f023 0301 	bic.w	r3, r3, #1
 80047da:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047de:	f7fe fd23 	bl	8003228 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047e6:	f7fe fd1f 	bl	8003228 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e1b7      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047f8:	4b32      	ldr	r3, [pc, #200]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80047fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1ef      	bne.n	80047e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0304 	and.w	r3, r3, #4
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 80a6 	beq.w	8004960 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004814:	2300      	movs	r3, #0
 8004816:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004818:	4b2a      	ldr	r3, [pc, #168]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800481a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10d      	bne.n	8004840 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004824:	4b27      	ldr	r3, [pc, #156]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004826:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004828:	4a26      	ldr	r2, [pc, #152]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800482a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800482e:	6593      	str	r3, [r2, #88]	; 0x58
 8004830:	4b24      	ldr	r3, [pc, #144]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004838:	60bb      	str	r3, [r7, #8]
 800483a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800483c:	2301      	movs	r3, #1
 800483e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004840:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <HAL_RCC_OscConfig+0x508>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004848:	2b00      	cmp	r3, #0
 800484a:	d118      	bne.n	800487e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800484c:	4b1e      	ldr	r3, [pc, #120]	; (80048c8 <HAL_RCC_OscConfig+0x508>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a1d      	ldr	r2, [pc, #116]	; (80048c8 <HAL_RCC_OscConfig+0x508>)
 8004852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004856:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004858:	f7fe fce6 	bl	8003228 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800485e:	e008      	b.n	8004872 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004860:	f7fe fce2 	bl	8003228 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	2b02      	cmp	r3, #2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e17a      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004872:	4b15      	ldr	r3, [pc, #84]	; (80048c8 <HAL_RCC_OscConfig+0x508>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0f0      	beq.n	8004860 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	2b01      	cmp	r3, #1
 8004884:	d108      	bne.n	8004898 <HAL_RCC_OscConfig+0x4d8>
 8004886:	4b0f      	ldr	r3, [pc, #60]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 8004888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800488c:	4a0d      	ldr	r2, [pc, #52]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 800488e:	f043 0301 	orr.w	r3, r3, #1
 8004892:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004896:	e029      	b.n	80048ec <HAL_RCC_OscConfig+0x52c>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	2b05      	cmp	r3, #5
 800489e:	d115      	bne.n	80048cc <HAL_RCC_OscConfig+0x50c>
 80048a0:	4b08      	ldr	r3, [pc, #32]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a6:	4a07      	ldr	r2, [pc, #28]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80048a8:	f043 0304 	orr.w	r3, r3, #4
 80048ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048b0:	4b04      	ldr	r3, [pc, #16]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80048b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048b6:	4a03      	ldr	r2, [pc, #12]	; (80048c4 <HAL_RCC_OscConfig+0x504>)
 80048b8:	f043 0301 	orr.w	r3, r3, #1
 80048bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048c0:	e014      	b.n	80048ec <HAL_RCC_OscConfig+0x52c>
 80048c2:	bf00      	nop
 80048c4:	40021000 	.word	0x40021000
 80048c8:	40007000 	.word	0x40007000
 80048cc:	4b9c      	ldr	r3, [pc, #624]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80048ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d2:	4a9b      	ldr	r2, [pc, #620]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80048d4:	f023 0301 	bic.w	r3, r3, #1
 80048d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048dc:	4b98      	ldr	r3, [pc, #608]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80048de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e2:	4a97      	ldr	r2, [pc, #604]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80048e4:	f023 0304 	bic.w	r3, r3, #4
 80048e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d016      	beq.n	8004922 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f4:	f7fe fc98 	bl	8003228 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048fa:	e00a      	b.n	8004912 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048fc:	f7fe fc94 	bl	8003228 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	f241 3288 	movw	r2, #5000	; 0x1388
 800490a:	4293      	cmp	r3, r2
 800490c:	d901      	bls.n	8004912 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e12a      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004912:	4b8b      	ldr	r3, [pc, #556]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0ed      	beq.n	80048fc <HAL_RCC_OscConfig+0x53c>
 8004920:	e015      	b.n	800494e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004922:	f7fe fc81 	bl	8003228 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fe fc7d 	bl	8003228 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f241 3288 	movw	r2, #5000	; 0x1388
 8004938:	4293      	cmp	r3, r2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e113      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004940:	4b7f      	ldr	r3, [pc, #508]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1ed      	bne.n	800492a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800494e:	7ffb      	ldrb	r3, [r7, #31]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d105      	bne.n	8004960 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004954:	4b7a      	ldr	r3, [pc, #488]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004958:	4a79      	ldr	r2, [pc, #484]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 800495a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800495e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 80fe 	beq.w	8004b66 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496e:	2b02      	cmp	r3, #2
 8004970:	f040 80d0 	bne.w	8004b14 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004974:	4b72      	ldr	r3, [pc, #456]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f003 0203 	and.w	r2, r3, #3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004984:	429a      	cmp	r2, r3
 8004986:	d130      	bne.n	80049ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	3b01      	subs	r3, #1
 8004994:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004996:	429a      	cmp	r2, r3
 8004998:	d127      	bne.n	80049ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d11f      	bne.n	80049ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80049b4:	2a07      	cmp	r2, #7
 80049b6:	bf14      	ite	ne
 80049b8:	2201      	movne	r2, #1
 80049ba:	2200      	moveq	r2, #0
 80049bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049be:	4293      	cmp	r3, r2
 80049c0:	d113      	bne.n	80049ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049cc:	085b      	lsrs	r3, r3, #1
 80049ce:	3b01      	subs	r3, #1
 80049d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d109      	bne.n	80049ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e0:	085b      	lsrs	r3, r3, #1
 80049e2:	3b01      	subs	r3, #1
 80049e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d06e      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2b0c      	cmp	r3, #12
 80049ee:	d069      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80049f0:	4b53      	ldr	r3, [pc, #332]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d105      	bne.n	8004a08 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80049fc:	4b50      	ldr	r3, [pc, #320]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e0ad      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004a0c:	4b4c      	ldr	r3, [pc, #304]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a4b      	ldr	r2, [pc, #300]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a16:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a18:	f7fe fc06 	bl	8003228 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a20:	f7fe fc02 	bl	8003228 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b02      	cmp	r3, #2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e09a      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a32:	4b43      	ldr	r3, [pc, #268]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f0      	bne.n	8004a20 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a3e:	4b40      	ldr	r3, [pc, #256]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	4b40      	ldr	r3, [pc, #256]	; (8004b44 <HAL_RCC_OscConfig+0x784>)
 8004a44:	4013      	ands	r3, r2
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a4e:	3a01      	subs	r2, #1
 8004a50:	0112      	lsls	r2, r2, #4
 8004a52:	4311      	orrs	r1, r2
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a58:	0212      	lsls	r2, r2, #8
 8004a5a:	4311      	orrs	r1, r2
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004a60:	0852      	lsrs	r2, r2, #1
 8004a62:	3a01      	subs	r2, #1
 8004a64:	0552      	lsls	r2, r2, #21
 8004a66:	4311      	orrs	r1, r2
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004a6c:	0852      	lsrs	r2, r2, #1
 8004a6e:	3a01      	subs	r2, #1
 8004a70:	0652      	lsls	r2, r2, #25
 8004a72:	4311      	orrs	r1, r2
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a78:	0912      	lsrs	r2, r2, #4
 8004a7a:	0452      	lsls	r2, r2, #17
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	4930      	ldr	r1, [pc, #192]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a84:	4b2e      	ldr	r3, [pc, #184]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a2d      	ldr	r2, [pc, #180]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a90:	4b2b      	ldr	r3, [pc, #172]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4a2a      	ldr	r2, [pc, #168]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004a96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a9c:	f7fe fbc4 	bl	8003228 <HAL_GetTick>
 8004aa0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aa4:	f7fe fbc0 	bl	8003228 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e058      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ab6:	4b22      	ldr	r3, [pc, #136]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0f0      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ac2:	e050      	b.n	8004b66 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e04f      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ac8:	4b1d      	ldr	r3, [pc, #116]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d148      	bne.n	8004b66 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ad4:	4b1a      	ldr	r3, [pc, #104]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a19      	ldr	r2, [pc, #100]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004ada:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ade:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ae0:	4b17      	ldr	r3, [pc, #92]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4a16      	ldr	r2, [pc, #88]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004ae6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004aec:	f7fe fb9c 	bl	8003228 <HAL_GetTick>
 8004af0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004af4:	f7fe fb98 	bl	8003228 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e030      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b06:	4b0e      	ldr	r3, [pc, #56]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d0f0      	beq.n	8004af4 <HAL_RCC_OscConfig+0x734>
 8004b12:	e028      	b.n	8004b66 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	2b0c      	cmp	r3, #12
 8004b18:	d023      	beq.n	8004b62 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b1a:	4b09      	ldr	r3, [pc, #36]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <HAL_RCC_OscConfig+0x780>)
 8004b20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b26:	f7fe fb7f 	bl	8003228 <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b2c:	e00c      	b.n	8004b48 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b2e:	f7fe fb7b 	bl	8003228 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d905      	bls.n	8004b48 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e013      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
 8004b40:	40021000 	.word	0x40021000
 8004b44:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b48:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <HAL_RCC_OscConfig+0x7b0>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1ec      	bne.n	8004b2e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <HAL_RCC_OscConfig+0x7b0>)
 8004b56:	68da      	ldr	r2, [r3, #12]
 8004b58:	4905      	ldr	r1, [pc, #20]	; (8004b70 <HAL_RCC_OscConfig+0x7b0>)
 8004b5a:	4b06      	ldr	r3, [pc, #24]	; (8004b74 <HAL_RCC_OscConfig+0x7b4>)
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	60cb      	str	r3, [r1, #12]
 8004b60:	e001      	b.n	8004b66 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3720      	adds	r7, #32
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	40021000 	.word	0x40021000
 8004b74:	feeefffc 	.word	0xfeeefffc

08004b78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
 8004b80:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d101      	bne.n	8004b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e0e7      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b8c:	4b75      	ldr	r3, [pc, #468]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0307 	and.w	r3, r3, #7
 8004b94:	683a      	ldr	r2, [r7, #0]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d910      	bls.n	8004bbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b9a:	4b72      	ldr	r3, [pc, #456]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f023 0207 	bic.w	r2, r3, #7
 8004ba2:	4970      	ldr	r1, [pc, #448]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004baa:	4b6e      	ldr	r3, [pc, #440]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d001      	beq.n	8004bbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	e0cf      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d010      	beq.n	8004bea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	4b66      	ldr	r3, [pc, #408]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d908      	bls.n	8004bea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bd8:	4b63      	ldr	r3, [pc, #396]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	4960      	ldr	r1, [pc, #384]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d04c      	beq.n	8004c90 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	2b03      	cmp	r3, #3
 8004bfc:	d107      	bne.n	8004c0e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfe:	4b5a      	ldr	r3, [pc, #360]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d121      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e0a6      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d107      	bne.n	8004c26 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c16:	4b54      	ldr	r3, [pc, #336]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d115      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e09a      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d107      	bne.n	8004c3e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c2e:	4b4e      	ldr	r3, [pc, #312]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d109      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e08e      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c3e:	4b4a      	ldr	r3, [pc, #296]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e086      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c4e:	4b46      	ldr	r3, [pc, #280]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f023 0203 	bic.w	r2, r3, #3
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	4943      	ldr	r1, [pc, #268]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c60:	f7fe fae2 	bl	8003228 <HAL_GetTick>
 8004c64:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c66:	e00a      	b.n	8004c7e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c68:	f7fe fade 	bl	8003228 <HAL_GetTick>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e06e      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c7e:	4b3a      	ldr	r3, [pc, #232]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f003 020c 	and.w	r2, r3, #12
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d1eb      	bne.n	8004c68 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d010      	beq.n	8004cbe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	4b31      	ldr	r3, [pc, #196]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d208      	bcs.n	8004cbe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cac:	4b2e      	ldr	r3, [pc, #184]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	492b      	ldr	r1, [pc, #172]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cbe:	4b29      	ldr	r3, [pc, #164]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0307 	and.w	r3, r3, #7
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d210      	bcs.n	8004cee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ccc:	4b25      	ldr	r3, [pc, #148]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f023 0207 	bic.w	r2, r3, #7
 8004cd4:	4923      	ldr	r1, [pc, #140]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cdc:	4b21      	ldr	r3, [pc, #132]	; (8004d64 <HAL_RCC_ClockConfig+0x1ec>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0307 	and.w	r3, r3, #7
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d001      	beq.n	8004cee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e036      	b.n	8004d5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d008      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cfa:	4b1b      	ldr	r3, [pc, #108]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	4918      	ldr	r1, [pc, #96]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d009      	beq.n	8004d2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d18:	4b13      	ldr	r3, [pc, #76]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	4910      	ldr	r1, [pc, #64]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d2c:	f000 f824 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 8004d30:	4602      	mov	r2, r0
 8004d32:	4b0d      	ldr	r3, [pc, #52]	; (8004d68 <HAL_RCC_ClockConfig+0x1f0>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	490b      	ldr	r1, [pc, #44]	; (8004d6c <HAL_RCC_ClockConfig+0x1f4>)
 8004d3e:	5ccb      	ldrb	r3, [r1, r3]
 8004d40:	f003 031f 	and.w	r3, r3, #31
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
 8004d48:	4a09      	ldr	r2, [pc, #36]	; (8004d70 <HAL_RCC_ClockConfig+0x1f8>)
 8004d4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004d4c:	4b09      	ldr	r3, [pc, #36]	; (8004d74 <HAL_RCC_ClockConfig+0x1fc>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f7fe fa19 	bl	8003188 <HAL_InitTick>
 8004d56:	4603      	mov	r3, r0
 8004d58:	72fb      	strb	r3, [r7, #11]

  return status;
 8004d5a:	7afb      	ldrb	r3, [r7, #11]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	40022000 	.word	0x40022000
 8004d68:	40021000 	.word	0x40021000
 8004d6c:	0800d6b8 	.word	0x0800d6b8
 8004d70:	2000001c 	.word	0x2000001c
 8004d74:	20000020 	.word	0x20000020

08004d78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b089      	sub	sp, #36	; 0x24
 8004d7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	61fb      	str	r3, [r7, #28]
 8004d82:	2300      	movs	r3, #0
 8004d84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d86:	4b3e      	ldr	r3, [pc, #248]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f003 030c 	and.w	r3, r3, #12
 8004d8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d90:	4b3b      	ldr	r3, [pc, #236]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f003 0303 	and.w	r3, r3, #3
 8004d98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_RCC_GetSysClockFreq+0x34>
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	2b0c      	cmp	r3, #12
 8004da4:	d121      	bne.n	8004dea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d11e      	bne.n	8004dea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004dac:	4b34      	ldr	r3, [pc, #208]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d107      	bne.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004db8:	4b31      	ldr	r3, [pc, #196]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dbe:	0a1b      	lsrs	r3, r3, #8
 8004dc0:	f003 030f 	and.w	r3, r3, #15
 8004dc4:	61fb      	str	r3, [r7, #28]
 8004dc6:	e005      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004dc8:	4b2d      	ldr	r3, [pc, #180]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	091b      	lsrs	r3, r3, #4
 8004dce:	f003 030f 	and.w	r3, r3, #15
 8004dd2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004dd4:	4a2b      	ldr	r2, [pc, #172]	; (8004e84 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ddc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d10d      	bne.n	8004e00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004de8:	e00a      	b.n	8004e00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	2b04      	cmp	r3, #4
 8004dee:	d102      	bne.n	8004df6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004df0:	4b25      	ldr	r3, [pc, #148]	; (8004e88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	e004      	b.n	8004e00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b08      	cmp	r3, #8
 8004dfa:	d101      	bne.n	8004e00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004dfc:	4b23      	ldr	r3, [pc, #140]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004dfe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	2b0c      	cmp	r3, #12
 8004e04:	d134      	bne.n	8004e70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e06:	4b1e      	ldr	r3, [pc, #120]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	f003 0303 	and.w	r3, r3, #3
 8004e0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d003      	beq.n	8004e1e <HAL_RCC_GetSysClockFreq+0xa6>
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d003      	beq.n	8004e24 <HAL_RCC_GetSysClockFreq+0xac>
 8004e1c:	e005      	b.n	8004e2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e1e:	4b1a      	ldr	r3, [pc, #104]	; (8004e88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e20:	617b      	str	r3, [r7, #20]
      break;
 8004e22:	e005      	b.n	8004e30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e24:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004e26:	617b      	str	r3, [r7, #20]
      break;
 8004e28:	e002      	b.n	8004e30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	617b      	str	r3, [r7, #20]
      break;
 8004e2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e30:	4b13      	ldr	r3, [pc, #76]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	091b      	lsrs	r3, r3, #4
 8004e36:	f003 0307 	and.w	r3, r3, #7
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e3e:	4b10      	ldr	r3, [pc, #64]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	0a1b      	lsrs	r3, r3, #8
 8004e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	fb03 f202 	mul.w	r2, r3, r2
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e56:	4b0a      	ldr	r3, [pc, #40]	; (8004e80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	0e5b      	lsrs	r3, r3, #25
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	3301      	adds	r3, #1
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004e70:	69bb      	ldr	r3, [r7, #24]
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3724      	adds	r7, #36	; 0x24
 8004e76:	46bd      	mov	sp, r7
 8004e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7c:	4770      	bx	lr
 8004e7e:	bf00      	nop
 8004e80:	40021000 	.word	0x40021000
 8004e84:	0800d6d0 	.word	0x0800d6d0
 8004e88:	00f42400 	.word	0x00f42400
 8004e8c:	007a1200 	.word	0x007a1200

08004e90 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e94:	4b03      	ldr	r3, [pc, #12]	; (8004ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e96:	681b      	ldr	r3, [r3, #0]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	2000001c 	.word	0x2000001c

08004ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004eac:	f7ff fff0 	bl	8004e90 <HAL_RCC_GetHCLKFreq>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	4b06      	ldr	r3, [pc, #24]	; (8004ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	0a1b      	lsrs	r3, r3, #8
 8004eb8:	f003 0307 	and.w	r3, r3, #7
 8004ebc:	4904      	ldr	r1, [pc, #16]	; (8004ed0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ebe:	5ccb      	ldrb	r3, [r1, r3]
 8004ec0:	f003 031f 	and.w	r3, r3, #31
 8004ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	0800d6c8 	.word	0x0800d6c8

08004ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ed8:	f7ff ffda 	bl	8004e90 <HAL_RCC_GetHCLKFreq>
 8004edc:	4602      	mov	r2, r0
 8004ede:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	0adb      	lsrs	r3, r3, #11
 8004ee4:	f003 0307 	and.w	r3, r3, #7
 8004ee8:	4904      	ldr	r1, [pc, #16]	; (8004efc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004eea:	5ccb      	ldrb	r3, [r1, r3]
 8004eec:	f003 031f 	and.w	r3, r3, #31
 8004ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40021000 	.word	0x40021000
 8004efc:	0800d6c8 	.word	0x0800d6c8

08004f00 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f08:	2300      	movs	r3, #0
 8004f0a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004f0c:	4b2a      	ldr	r3, [pc, #168]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d003      	beq.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004f18:	f7ff f9ee 	bl	80042f8 <HAL_PWREx_GetVoltageRange>
 8004f1c:	6178      	str	r0, [r7, #20]
 8004f1e:	e014      	b.n	8004f4a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f20:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f24:	4a24      	ldr	r2, [pc, #144]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f2a:	6593      	str	r3, [r2, #88]	; 0x58
 8004f2c:	4b22      	ldr	r3, [pc, #136]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004f38:	f7ff f9de 	bl	80042f8 <HAL_PWREx_GetVoltageRange>
 8004f3c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004f3e:	4b1e      	ldr	r3, [pc, #120]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f42:	4a1d      	ldr	r2, [pc, #116]	; (8004fb8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f48:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f50:	d10b      	bne.n	8004f6a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b80      	cmp	r3, #128	; 0x80
 8004f56:	d919      	bls.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2ba0      	cmp	r3, #160	; 0xa0
 8004f5c:	d902      	bls.n	8004f64 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f5e:	2302      	movs	r3, #2
 8004f60:	613b      	str	r3, [r7, #16]
 8004f62:	e013      	b.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f64:	2301      	movs	r3, #1
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	e010      	b.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2b80      	cmp	r3, #128	; 0x80
 8004f6e:	d902      	bls.n	8004f76 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f70:	2303      	movs	r3, #3
 8004f72:	613b      	str	r3, [r7, #16]
 8004f74:	e00a      	b.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2b80      	cmp	r3, #128	; 0x80
 8004f7a:	d102      	bne.n	8004f82 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	613b      	str	r3, [r7, #16]
 8004f80:	e004      	b.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b70      	cmp	r3, #112	; 0x70
 8004f86:	d101      	bne.n	8004f8c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f88:	2301      	movs	r3, #1
 8004f8a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	; (8004fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f023 0207 	bic.w	r2, r3, #7
 8004f94:	4909      	ldr	r1, [pc, #36]	; (8004fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004f9c:	4b07      	ldr	r3, [pc, #28]	; (8004fbc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0307 	and.w	r3, r3, #7
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d001      	beq.n	8004fae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	40022000 	.word	0x40022000

08004fc0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fc8:	2300      	movs	r3, #0
 8004fca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004fcc:	2300      	movs	r3, #0
 8004fce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d041      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fe0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004fe4:	d02a      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004fe6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004fea:	d824      	bhi.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004fec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ff0:	d008      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004ff2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004ff6:	d81e      	bhi.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00a      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ffc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005000:	d010      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005002:	e018      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005004:	4b86      	ldr	r3, [pc, #536]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	4a85      	ldr	r2, [pc, #532]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800500a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800500e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005010:	e015      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3304      	adds	r3, #4
 8005016:	2100      	movs	r1, #0
 8005018:	4618      	mov	r0, r3
 800501a:	f000 fabb 	bl	8005594 <RCCEx_PLLSAI1_Config>
 800501e:	4603      	mov	r3, r0
 8005020:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005022:	e00c      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	3320      	adds	r3, #32
 8005028:	2100      	movs	r1, #0
 800502a:	4618      	mov	r0, r3
 800502c:	f000 fba6 	bl	800577c <RCCEx_PLLSAI2_Config>
 8005030:	4603      	mov	r3, r0
 8005032:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005034:	e003      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	74fb      	strb	r3, [r7, #19]
      break;
 800503a:	e000      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800503c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800503e:	7cfb      	ldrb	r3, [r7, #19]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10b      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005044:	4b76      	ldr	r3, [pc, #472]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005052:	4973      	ldr	r1, [pc, #460]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800505a:	e001      	b.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	7cfb      	ldrb	r3, [r7, #19]
 800505e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d041      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005070:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005074:	d02a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005076:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800507a:	d824      	bhi.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800507c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005080:	d008      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005082:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005086:	d81e      	bhi.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800508c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005090:	d010      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005092:	e018      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005094:	4b62      	ldr	r3, [pc, #392]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	4a61      	ldr	r2, [pc, #388]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800509a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800509e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050a0:	e015      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	3304      	adds	r3, #4
 80050a6:	2100      	movs	r1, #0
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fa73 	bl	8005594 <RCCEx_PLLSAI1_Config>
 80050ae:	4603      	mov	r3, r0
 80050b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050b2:	e00c      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3320      	adds	r3, #32
 80050b8:	2100      	movs	r1, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fb5e 	bl	800577c <RCCEx_PLLSAI2_Config>
 80050c0:	4603      	mov	r3, r0
 80050c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80050c4:	e003      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	74fb      	strb	r3, [r7, #19]
      break;
 80050ca:	e000      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80050cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050ce:	7cfb      	ldrb	r3, [r7, #19]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10b      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050d4:	4b52      	ldr	r3, [pc, #328]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050e2:	494f      	ldr	r1, [pc, #316]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80050ea:	e001      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ec:	7cfb      	ldrb	r3, [r7, #19]
 80050ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 80a0 	beq.w	800523e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050fe:	2300      	movs	r3, #0
 8005100:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005102:	4b47      	ldr	r3, [pc, #284]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005112:	2300      	movs	r3, #0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00d      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005118:	4b41      	ldr	r3, [pc, #260]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800511a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800511c:	4a40      	ldr	r2, [pc, #256]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800511e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005122:	6593      	str	r3, [r2, #88]	; 0x58
 8005124:	4b3e      	ldr	r3, [pc, #248]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512c:	60bb      	str	r3, [r7, #8]
 800512e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005130:	2301      	movs	r3, #1
 8005132:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005134:	4b3b      	ldr	r3, [pc, #236]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a3a      	ldr	r2, [pc, #232]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800513a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800513e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005140:	f7fe f872 	bl	8003228 <HAL_GetTick>
 8005144:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005146:	e009      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005148:	f7fe f86e 	bl	8003228 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	2b02      	cmp	r3, #2
 8005154:	d902      	bls.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	74fb      	strb	r3, [r7, #19]
        break;
 800515a:	e005      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800515c:	4b31      	ldr	r3, [pc, #196]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005164:	2b00      	cmp	r3, #0
 8005166:	d0ef      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005168:	7cfb      	ldrb	r3, [r7, #19]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d15c      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800516e:	4b2c      	ldr	r3, [pc, #176]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005174:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005178:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d01f      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	429a      	cmp	r2, r3
 800518a:	d019      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800518c:	4b24      	ldr	r3, [pc, #144]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005196:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005198:	4b21      	ldr	r3, [pc, #132]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800519e:	4a20      	ldr	r2, [pc, #128]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051a8:	4b1d      	ldr	r3, [pc, #116]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ae:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051b8:	4a19      	ldr	r2, [pc, #100]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d016      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ca:	f7fe f82d 	bl	8003228 <HAL_GetTick>
 80051ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051d0:	e00b      	b.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051d2:	f7fe f829 	bl	8003228 <HAL_GetTick>
 80051d6:	4602      	mov	r2, r0
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	1ad3      	subs	r3, r2, r3
 80051dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d902      	bls.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	74fb      	strb	r3, [r7, #19]
            break;
 80051e8:	e006      	b.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051ea:	4b0d      	ldr	r3, [pc, #52]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ec      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80051f8:	7cfb      	ldrb	r3, [r7, #19]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10c      	bne.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051fe:	4b08      	ldr	r3, [pc, #32]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005200:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005204:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800520e:	4904      	ldr	r1, [pc, #16]	; (8005220 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005210:	4313      	orrs	r3, r2
 8005212:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005216:	e009      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005218:	7cfb      	ldrb	r3, [r7, #19]
 800521a:	74bb      	strb	r3, [r7, #18]
 800521c:	e006      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800521e:	bf00      	nop
 8005220:	40021000 	.word	0x40021000
 8005224:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005228:	7cfb      	ldrb	r3, [r7, #19]
 800522a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800522c:	7c7b      	ldrb	r3, [r7, #17]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d105      	bne.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005232:	4b9e      	ldr	r3, [pc, #632]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005236:	4a9d      	ldr	r2, [pc, #628]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005238:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800523c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800524a:	4b98      	ldr	r3, [pc, #608]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800524c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005250:	f023 0203 	bic.w	r2, r3, #3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005258:	4994      	ldr	r1, [pc, #592]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800525a:	4313      	orrs	r3, r2
 800525c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00a      	beq.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800526c:	4b8f      	ldr	r3, [pc, #572]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800526e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005272:	f023 020c 	bic.w	r2, r3, #12
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527a:	498c      	ldr	r1, [pc, #560]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800527c:	4313      	orrs	r3, r2
 800527e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00a      	beq.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800528e:	4b87      	ldr	r3, [pc, #540]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005294:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	4983      	ldr	r1, [pc, #524]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800529e:	4313      	orrs	r3, r2
 80052a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 0308 	and.w	r3, r3, #8
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00a      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052b0:	4b7e      	ldr	r3, [pc, #504]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052be:	497b      	ldr	r1, [pc, #492]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0310 	and.w	r3, r3, #16
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00a      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052d2:	4b76      	ldr	r3, [pc, #472]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052e0:	4972      	ldr	r1, [pc, #456]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00a      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052f4:	4b6d      	ldr	r3, [pc, #436]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80052f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005302:	496a      	ldr	r1, [pc, #424]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005304:	4313      	orrs	r3, r2
 8005306:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005316:	4b65      	ldr	r3, [pc, #404]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005324:	4961      	ldr	r1, [pc, #388]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005326:	4313      	orrs	r3, r2
 8005328:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005338:	4b5c      	ldr	r3, [pc, #368]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800533a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005346:	4959      	ldr	r1, [pc, #356]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005348:	4313      	orrs	r3, r2
 800534a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800535a:	4b54      	ldr	r3, [pc, #336]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800535c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005360:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005368:	4950      	ldr	r1, [pc, #320]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800537c:	4b4b      	ldr	r3, [pc, #300]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005382:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800538a:	4948      	ldr	r1, [pc, #288]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	4313      	orrs	r3, r2
 800538e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800539e:	4b43      	ldr	r3, [pc, #268]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ac:	493f      	ldr	r1, [pc, #252]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d028      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80053c0:	4b3a      	ldr	r3, [pc, #232]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053ce:	4937      	ldr	r1, [pc, #220]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053de:	d106      	bne.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053e0:	4b32      	ldr	r3, [pc, #200]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	4a31      	ldr	r2, [pc, #196]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053ea:	60d3      	str	r3, [r2, #12]
 80053ec:	e011      	b.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053f6:	d10c      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	3304      	adds	r3, #4
 80053fc:	2101      	movs	r1, #1
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 f8c8 	bl	8005594 <RCCEx_PLLSAI1_Config>
 8005404:	4603      	mov	r3, r0
 8005406:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005408:	7cfb      	ldrb	r3, [r7, #19]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800540e:	7cfb      	ldrb	r3, [r7, #19]
 8005410:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d028      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800541e:	4b23      	ldr	r3, [pc, #140]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005424:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542c:	491f      	ldr	r1, [pc, #124]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800542e:	4313      	orrs	r3, r2
 8005430:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005438:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800543c:	d106      	bne.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800543e:	4b1b      	ldr	r3, [pc, #108]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005440:	68db      	ldr	r3, [r3, #12]
 8005442:	4a1a      	ldr	r2, [pc, #104]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005444:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005448:	60d3      	str	r3, [r2, #12]
 800544a:	e011      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005450:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005454:	d10c      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	3304      	adds	r3, #4
 800545a:	2101      	movs	r1, #1
 800545c:	4618      	mov	r0, r3
 800545e:	f000 f899 	bl	8005594 <RCCEx_PLLSAI1_Config>
 8005462:	4603      	mov	r3, r0
 8005464:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005466:	7cfb      	ldrb	r3, [r7, #19]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800546c:	7cfb      	ldrb	r3, [r7, #19]
 800546e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d02b      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800547c:	4b0b      	ldr	r3, [pc, #44]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005482:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800548a:	4908      	ldr	r1, [pc, #32]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005496:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800549a:	d109      	bne.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800549c:	4b03      	ldr	r3, [pc, #12]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4a02      	ldr	r2, [pc, #8]	; (80054ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80054a6:	60d3      	str	r3, [r2, #12]
 80054a8:	e014      	b.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80054aa:	bf00      	nop
 80054ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054b8:	d10c      	bne.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	3304      	adds	r3, #4
 80054be:	2101      	movs	r1, #1
 80054c0:	4618      	mov	r0, r3
 80054c2:	f000 f867 	bl	8005594 <RCCEx_PLLSAI1_Config>
 80054c6:	4603      	mov	r3, r0
 80054c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054ca:	7cfb      	ldrb	r3, [r7, #19]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80054d0:	7cfb      	ldrb	r3, [r7, #19]
 80054d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d02f      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054e0:	4b2b      	ldr	r3, [pc, #172]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054ee:	4928      	ldr	r1, [pc, #160]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054fe:	d10d      	bne.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3304      	adds	r3, #4
 8005504:	2102      	movs	r1, #2
 8005506:	4618      	mov	r0, r3
 8005508:	f000 f844 	bl	8005594 <RCCEx_PLLSAI1_Config>
 800550c:	4603      	mov	r3, r0
 800550e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005510:	7cfb      	ldrb	r3, [r7, #19]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d014      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005516:	7cfb      	ldrb	r3, [r7, #19]
 8005518:	74bb      	strb	r3, [r7, #18]
 800551a:	e011      	b.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005520:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005524:	d10c      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	3320      	adds	r3, #32
 800552a:	2102      	movs	r1, #2
 800552c:	4618      	mov	r0, r3
 800552e:	f000 f925 	bl	800577c <RCCEx_PLLSAI2_Config>
 8005532:	4603      	mov	r3, r0
 8005534:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005536:	7cfb      	ldrb	r3, [r7, #19]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800553c:	7cfb      	ldrb	r3, [r7, #19]
 800553e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00a      	beq.n	8005562 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800554c:	4b10      	ldr	r3, [pc, #64]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005552:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800555a:	490d      	ldr	r1, [pc, #52]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800555c:	4313      	orrs	r3, r2
 800555e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800556e:	4b08      	ldr	r3, [pc, #32]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005574:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800557e:	4904      	ldr	r1, [pc, #16]	; (8005590 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005580:	4313      	orrs	r3, r2
 8005582:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005586:	7cbb      	ldrb	r3, [r7, #18]
}
 8005588:	4618      	mov	r0, r3
 800558a:	3718      	adds	r7, #24
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	40021000 	.word	0x40021000

08005594 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800559e:	2300      	movs	r3, #0
 80055a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80055a2:	4b75      	ldr	r3, [pc, #468]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f003 0303 	and.w	r3, r3, #3
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d018      	beq.n	80055e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80055ae:	4b72      	ldr	r3, [pc, #456]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f003 0203 	and.w	r2, r3, #3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d10d      	bne.n	80055da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
       ||
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d009      	beq.n	80055da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80055c6:	4b6c      	ldr	r3, [pc, #432]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	091b      	lsrs	r3, r3, #4
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	1c5a      	adds	r2, r3, #1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	685b      	ldr	r3, [r3, #4]
       ||
 80055d6:	429a      	cmp	r2, r3
 80055d8:	d047      	beq.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	73fb      	strb	r3, [r7, #15]
 80055de:	e044      	b.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b03      	cmp	r3, #3
 80055e6:	d018      	beq.n	800561a <RCCEx_PLLSAI1_Config+0x86>
 80055e8:	2b03      	cmp	r3, #3
 80055ea:	d825      	bhi.n	8005638 <RCCEx_PLLSAI1_Config+0xa4>
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d002      	beq.n	80055f6 <RCCEx_PLLSAI1_Config+0x62>
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d009      	beq.n	8005608 <RCCEx_PLLSAI1_Config+0x74>
 80055f4:	e020      	b.n	8005638 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055f6:	4b60      	ldr	r3, [pc, #384]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d11d      	bne.n	800563e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005606:	e01a      	b.n	800563e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005608:	4b5b      	ldr	r3, [pc, #364]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005610:	2b00      	cmp	r3, #0
 8005612:	d116      	bne.n	8005642 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005618:	e013      	b.n	8005642 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800561a:	4b57      	ldr	r3, [pc, #348]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10f      	bne.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005626:	4b54      	ldr	r3, [pc, #336]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d109      	bne.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005636:	e006      	b.n	8005646 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
      break;
 800563c:	e004      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800563e:	bf00      	nop
 8005640:	e002      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005642:	bf00      	nop
 8005644:	e000      	b.n	8005648 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005646:	bf00      	nop
    }

    if(status == HAL_OK)
 8005648:	7bfb      	ldrb	r3, [r7, #15]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d10d      	bne.n	800566a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800564e:	4b4a      	ldr	r3, [pc, #296]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6819      	ldr	r1, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	3b01      	subs	r3, #1
 8005660:	011b      	lsls	r3, r3, #4
 8005662:	430b      	orrs	r3, r1
 8005664:	4944      	ldr	r1, [pc, #272]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005666:	4313      	orrs	r3, r2
 8005668:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800566a:	7bfb      	ldrb	r3, [r7, #15]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d17d      	bne.n	800576c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005670:	4b41      	ldr	r3, [pc, #260]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a40      	ldr	r2, [pc, #256]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005676:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800567a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800567c:	f7fd fdd4 	bl	8003228 <HAL_GetTick>
 8005680:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005682:	e009      	b.n	8005698 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005684:	f7fd fdd0 	bl	8003228 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b02      	cmp	r3, #2
 8005690:	d902      	bls.n	8005698 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	73fb      	strb	r3, [r7, #15]
        break;
 8005696:	e005      	b.n	80056a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005698:	4b37      	ldr	r3, [pc, #220]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d1ef      	bne.n	8005684 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80056a4:	7bfb      	ldrb	r3, [r7, #15]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d160      	bne.n	800576c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d111      	bne.n	80056d4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056b0:	4b31      	ldr	r3, [pc, #196]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80056b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6892      	ldr	r2, [r2, #8]
 80056c0:	0211      	lsls	r1, r2, #8
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	68d2      	ldr	r2, [r2, #12]
 80056c6:	0912      	lsrs	r2, r2, #4
 80056c8:	0452      	lsls	r2, r2, #17
 80056ca:	430a      	orrs	r2, r1
 80056cc:	492a      	ldr	r1, [pc, #168]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056ce:	4313      	orrs	r3, r2
 80056d0:	610b      	str	r3, [r1, #16]
 80056d2:	e027      	b.n	8005724 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d112      	bne.n	8005700 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80056da:	4b27      	ldr	r3, [pc, #156]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056dc:	691b      	ldr	r3, [r3, #16]
 80056de:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80056e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	6892      	ldr	r2, [r2, #8]
 80056ea:	0211      	lsls	r1, r2, #8
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	6912      	ldr	r2, [r2, #16]
 80056f0:	0852      	lsrs	r2, r2, #1
 80056f2:	3a01      	subs	r2, #1
 80056f4:	0552      	lsls	r2, r2, #21
 80056f6:	430a      	orrs	r2, r1
 80056f8:	491f      	ldr	r1, [pc, #124]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	610b      	str	r3, [r1, #16]
 80056fe:	e011      	b.n	8005724 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005700:	4b1d      	ldr	r3, [pc, #116]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005708:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	6892      	ldr	r2, [r2, #8]
 8005710:	0211      	lsls	r1, r2, #8
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6952      	ldr	r2, [r2, #20]
 8005716:	0852      	lsrs	r2, r2, #1
 8005718:	3a01      	subs	r2, #1
 800571a:	0652      	lsls	r2, r2, #25
 800571c:	430a      	orrs	r2, r1
 800571e:	4916      	ldr	r1, [pc, #88]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005720:	4313      	orrs	r3, r2
 8005722:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005724:	4b14      	ldr	r3, [pc, #80]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a13      	ldr	r2, [pc, #76]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800572a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800572e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005730:	f7fd fd7a 	bl	8003228 <HAL_GetTick>
 8005734:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005736:	e009      	b.n	800574c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005738:	f7fd fd76 	bl	8003228 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	2b02      	cmp	r3, #2
 8005744:	d902      	bls.n	800574c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	73fb      	strb	r3, [r7, #15]
          break;
 800574a:	e005      	b.n	8005758 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800574c:	4b0a      	ldr	r3, [pc, #40]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005754:	2b00      	cmp	r3, #0
 8005756:	d0ef      	beq.n	8005738 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005758:	7bfb      	ldrb	r3, [r7, #15]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800575e:	4b06      	ldr	r3, [pc, #24]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005760:	691a      	ldr	r2, [r3, #16]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	4904      	ldr	r1, [pc, #16]	; (8005778 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005768:	4313      	orrs	r3, r2
 800576a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800576c:	7bfb      	ldrb	r3, [r7, #15]
}
 800576e:	4618      	mov	r0, r3
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	40021000 	.word	0x40021000

0800577c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800578a:	4b6a      	ldr	r3, [pc, #424]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d018      	beq.n	80057c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005796:	4b67      	ldr	r3, [pc, #412]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f003 0203 	and.w	r2, r3, #3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d10d      	bne.n	80057c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
       ||
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80057ae:	4b61      	ldr	r3, [pc, #388]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	091b      	lsrs	r3, r3, #4
 80057b4:	f003 0307 	and.w	r3, r3, #7
 80057b8:	1c5a      	adds	r2, r3, #1
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685b      	ldr	r3, [r3, #4]
       ||
 80057be:	429a      	cmp	r2, r3
 80057c0:	d047      	beq.n	8005852 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	73fb      	strb	r3, [r7, #15]
 80057c6:	e044      	b.n	8005852 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2b03      	cmp	r3, #3
 80057ce:	d018      	beq.n	8005802 <RCCEx_PLLSAI2_Config+0x86>
 80057d0:	2b03      	cmp	r3, #3
 80057d2:	d825      	bhi.n	8005820 <RCCEx_PLLSAI2_Config+0xa4>
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d002      	beq.n	80057de <RCCEx_PLLSAI2_Config+0x62>
 80057d8:	2b02      	cmp	r3, #2
 80057da:	d009      	beq.n	80057f0 <RCCEx_PLLSAI2_Config+0x74>
 80057dc:	e020      	b.n	8005820 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057de:	4b55      	ldr	r3, [pc, #340]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d11d      	bne.n	8005826 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057ee:	e01a      	b.n	8005826 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80057f0:	4b50      	ldr	r3, [pc, #320]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d116      	bne.n	800582a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005800:	e013      	b.n	800582a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005802:	4b4c      	ldr	r3, [pc, #304]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10f      	bne.n	800582e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800580e:	4b49      	ldr	r3, [pc, #292]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d109      	bne.n	800582e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800581e:	e006      	b.n	800582e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
      break;
 8005824:	e004      	b.n	8005830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005826:	bf00      	nop
 8005828:	e002      	b.n	8005830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800582a:	bf00      	nop
 800582c:	e000      	b.n	8005830 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800582e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005830:	7bfb      	ldrb	r3, [r7, #15]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10d      	bne.n	8005852 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005836:	4b3f      	ldr	r3, [pc, #252]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6819      	ldr	r1, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	3b01      	subs	r3, #1
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	430b      	orrs	r3, r1
 800584c:	4939      	ldr	r1, [pc, #228]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800584e:	4313      	orrs	r3, r2
 8005850:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005852:	7bfb      	ldrb	r3, [r7, #15]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d167      	bne.n	8005928 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005858:	4b36      	ldr	r3, [pc, #216]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a35      	ldr	r2, [pc, #212]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800585e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005862:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005864:	f7fd fce0 	bl	8003228 <HAL_GetTick>
 8005868:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800586a:	e009      	b.n	8005880 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800586c:	f7fd fcdc 	bl	8003228 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	2b02      	cmp	r3, #2
 8005878:	d902      	bls.n	8005880 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	73fb      	strb	r3, [r7, #15]
        break;
 800587e:	e005      	b.n	800588c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005880:	4b2c      	ldr	r3, [pc, #176]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1ef      	bne.n	800586c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d14a      	bne.n	8005928 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d111      	bne.n	80058bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005898:	4b26      	ldr	r3, [pc, #152]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80058a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	6892      	ldr	r2, [r2, #8]
 80058a8:	0211      	lsls	r1, r2, #8
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	68d2      	ldr	r2, [r2, #12]
 80058ae:	0912      	lsrs	r2, r2, #4
 80058b0:	0452      	lsls	r2, r2, #17
 80058b2:	430a      	orrs	r2, r1
 80058b4:	491f      	ldr	r1, [pc, #124]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	614b      	str	r3, [r1, #20]
 80058ba:	e011      	b.n	80058e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80058bc:	4b1d      	ldr	r3, [pc, #116]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80058c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	6892      	ldr	r2, [r2, #8]
 80058cc:	0211      	lsls	r1, r2, #8
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	6912      	ldr	r2, [r2, #16]
 80058d2:	0852      	lsrs	r2, r2, #1
 80058d4:	3a01      	subs	r2, #1
 80058d6:	0652      	lsls	r2, r2, #25
 80058d8:	430a      	orrs	r2, r1
 80058da:	4916      	ldr	r1, [pc, #88]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80058e0:	4b14      	ldr	r3, [pc, #80]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a13      	ldr	r2, [pc, #76]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fd fc9c 	bl	8003228 <HAL_GetTick>
 80058f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80058f2:	e009      	b.n	8005908 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80058f4:	f7fd fc98 	bl	8003228 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d902      	bls.n	8005908 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	73fb      	strb	r3, [r7, #15]
          break;
 8005906:	e005      	b.n	8005914 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005908:	4b0a      	ldr	r3, [pc, #40]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0ef      	beq.n	80058f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005914:	7bfb      	ldrb	r3, [r7, #15]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d106      	bne.n	8005928 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800591a:	4b06      	ldr	r3, [pc, #24]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	695b      	ldr	r3, [r3, #20]
 8005922:	4904      	ldr	r1, [pc, #16]	; (8005934 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005924:	4313      	orrs	r3, r2
 8005926:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005928:	7bfb      	ldrb	r3, [r7, #15]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40021000 	.word	0x40021000

08005938 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e049      	b.n	80059de <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	795b      	ldrb	r3, [r3, #5]
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b00      	cmp	r3, #0
 8005952:	d105      	bne.n	8005960 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7fd f91a 	bl	8002b94 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f042 0204 	orr.w	r2, r2, #4
 8005974:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005980:	2b40      	cmp	r3, #64	; 0x40
 8005982:	d104      	bne.n	800598e <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2204      	movs	r2, #4
 8005988:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e027      	b.n	80059de <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 800598e:	f7fd fc4b 	bl	8003228 <HAL_GetTick>
 8005992:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8005994:	e015      	b.n	80059c2 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005996:	f7fd fc47 	bl	8003228 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d90e      	bls.n	80059c2 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d107      	bne.n	80059c2 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2204      	movs	r2, #4
 80059b6:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e00d      	b.n	80059de <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f003 0304 	and.w	r3, r3, #4
 80059cc:	2b04      	cmp	r3, #4
 80059ce:	d0e2      	beq.n	8005996 <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80059e6:	b580      	push	{r7, lr}
 80059e8:	b084      	sub	sp, #16
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
 80059ee:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059f0:	2300      	movs	r3, #0
 80059f2:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	791b      	ldrb	r3, [r3, #4]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_RNG_GenerateRandomNumber+0x1a>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e044      	b.n	8005a8a <HAL_RNG_GenerateRandomNumber+0xa4>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	795b      	ldrb	r3, [r3, #5]
 8005a0a:	b2db      	uxtb	r3, r3
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d133      	bne.n	8005a78 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2202      	movs	r2, #2
 8005a14:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a16:	f7fd fc07 	bl	8003228 <HAL_GetTick>
 8005a1a:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005a1c:	e018      	b.n	8005a50 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8005a1e:	f7fd fc03 	bl	8003228 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	2b02      	cmp	r3, #2
 8005a2a:	d911      	bls.n	8005a50 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d00a      	beq.n	8005a50 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e01c      	b.n	8005a8a <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d1df      	bne.n	8005a1e <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	689a      	ldr	r2, [r3, #8]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	715a      	strb	r2, [r3, #5]
 8005a76:	e004      	b.n	8005a82 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2204      	movs	r2, #4
 8005a7c:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	711a      	strb	r2, [r3, #4]

  return status;
 8005a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}

08005a92 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	f003 0320 	and.w	r3, r3, #32
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d005      	beq.n	8005abc <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2210      	movs	r2, #16
 8005ab4:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	e01f      	b.n	8005afc <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d01a      	beq.n	8005afc <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	f003 0304 	and.w	r3, r3, #4
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d108      	bne.n	8005ae2 <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ade:	605a      	str	r2, [r3, #4]
 8005ae0:	e00c      	b.n	8005afc <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2208      	movs	r2, #8
 8005ae6:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f022 0208 	bic.w	r2, r2, #8
 8005afa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d10b      	bne.n	8005b1a <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2204      	movs	r2, #4
 8005b06:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 f837 	bl	8005b7c <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8005b16:	605a      	str	r2, [r3, #4]

    return;
 8005b18:	e022      	b.n	8005b60 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d01d      	beq.n	8005b60 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f022 0208 	bic.w	r2, r2, #8
 8005b32:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	689a      	ldr	r2, [r3, #8]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	795b      	ldrb	r3, [r3, #5]
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b04      	cmp	r3, #4
 8005b46:	d00b      	beq.n	8005b60 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	4619      	mov	r1, r3
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f803 	bl	8005b66 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b083      	sub	sp, #12
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
 8005b6e:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8005b70:	bf00      	nop
 8005b72:	370c      	adds	r7, #12
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr

08005b7c <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <HAL_RNG_GetState>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL state
  */
HAL_RNG_StateTypeDef HAL_RNG_GetState(const RNG_HandleTypeDef *hrng)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  return hrng->State;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	795b      	ldrb	r3, [r3, #5]
 8005b9c:	b2db      	uxtb	r3, r3
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	370c      	adds	r7, #12
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b084      	sub	sp, #16
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d101      	bne.n	8005bbc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e095      	b.n	8005ce8 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d108      	bne.n	8005bd6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bcc:	d009      	beq.n	8005be2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	61da      	str	r2, [r3, #28]
 8005bd4:	e005      	b.n	8005be2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d106      	bne.n	8005c02 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7fd f815 	bl	8002c2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2202      	movs	r2, #2
 8005c06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c18:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c22:	d902      	bls.n	8005c2a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c24:	2300      	movs	r3, #0
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e002      	b.n	8005c30 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c2e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	68db      	ldr	r3, [r3, #12]
 8005c34:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005c38:	d007      	beq.n	8005c4a <HAL_SPI_Init+0xa0>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	68db      	ldr	r3, [r3, #12]
 8005c3e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005c42:	d002      	beq.n	8005c4a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c5a:	431a      	orrs	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f003 0302 	and.w	r3, r3, #2
 8005c64:	431a      	orrs	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	431a      	orrs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	699b      	ldr	r3, [r3, #24]
 8005c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c82:	431a      	orrs	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a1b      	ldr	r3, [r3, #32]
 8005c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8c:	ea42 0103 	orr.w	r1, r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	699b      	ldr	r3, [r3, #24]
 8005ca4:	0c1b      	lsrs	r3, r3, #16
 8005ca6:	f003 0204 	and.w	r2, r3, #4
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005cc6:	ea42 0103 	orr.w	r1, r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b088      	sub	sp, #32
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	60b9      	str	r1, [r7, #8]
 8005cfa:	603b      	str	r3, [r7, #0]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d101      	bne.n	8005d12 <HAL_SPI_Transmit+0x22>
 8005d0e:	2302      	movs	r3, #2
 8005d10:	e15f      	b.n	8005fd2 <HAL_SPI_Transmit+0x2e2>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d1a:	f7fd fa85 	bl	8003228 <HAL_GetTick>
 8005d1e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005d20:	88fb      	ldrh	r3, [r7, #6]
 8005d22:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d002      	beq.n	8005d36 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005d30:	2302      	movs	r3, #2
 8005d32:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d34:	e148      	b.n	8005fc8 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d002      	beq.n	8005d42 <HAL_SPI_Transmit+0x52>
 8005d3c:	88fb      	ldrh	r3, [r7, #6]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d102      	bne.n	8005d48 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d46:	e13f      	b.n	8005fc8 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2203      	movs	r2, #3
 8005d4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	88fa      	ldrh	r2, [r7, #6]
 8005d60:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	88fa      	ldrh	r2, [r7, #6]
 8005d66:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2200      	movs	r2, #0
 8005d82:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d92:	d10f      	bne.n	8005db4 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005da2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005db2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dbe:	2b40      	cmp	r3, #64	; 0x40
 8005dc0:	d007      	beq.n	8005dd2 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005dd0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005dda:	d94f      	bls.n	8005e7c <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d002      	beq.n	8005dea <HAL_SPI_Transmit+0xfa>
 8005de4:	8afb      	ldrh	r3, [r7, #22]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d142      	bne.n	8005e70 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dee:	881a      	ldrh	r2, [r3, #0]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfa:	1c9a      	adds	r2, r3, #2
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	3b01      	subs	r3, #1
 8005e08:	b29a      	uxth	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005e0e:	e02f      	b.n	8005e70 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d112      	bne.n	8005e44 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e22:	881a      	ldrh	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2e:	1c9a      	adds	r2, r3, #2
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e42:	e015      	b.n	8005e70 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e44:	f7fd f9f0 	bl	8003228 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d803      	bhi.n	8005e5c <HAL_SPI_Transmit+0x16c>
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5a:	d102      	bne.n	8005e62 <HAL_SPI_Transmit+0x172>
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d106      	bne.n	8005e70 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005e6e:	e0ab      	b.n	8005fc8 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1ca      	bne.n	8005e10 <HAL_SPI_Transmit+0x120>
 8005e7a:	e080      	b.n	8005f7e <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d002      	beq.n	8005e8a <HAL_SPI_Transmit+0x19a>
 8005e84:	8afb      	ldrh	r3, [r7, #22]
 8005e86:	2b01      	cmp	r3, #1
 8005e88:	d174      	bne.n	8005f74 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d912      	bls.n	8005eba <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e98:	881a      	ldrh	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea4:	1c9a      	adds	r2, r3, #2
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	3b02      	subs	r3, #2
 8005eb2:	b29a      	uxth	r2, r3
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005eb8:	e05c      	b.n	8005f74 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	330c      	adds	r3, #12
 8005ec4:	7812      	ldrb	r2, [r2, #0]
 8005ec6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005ee0:	e048      	b.n	8005f74 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	f003 0302 	and.w	r3, r3, #2
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d12b      	bne.n	8005f48 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d912      	bls.n	8005f20 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efe:	881a      	ldrh	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	1c9a      	adds	r2, r3, #2
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	3b02      	subs	r3, #2
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f1e:	e029      	b.n	8005f74 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	330c      	adds	r3, #12
 8005f2a:	7812      	ldrb	r2, [r2, #0]
 8005f2c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	b29a      	uxth	r2, r3
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f46:	e015      	b.n	8005f74 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f48:	f7fd f96e 	bl	8003228 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	69bb      	ldr	r3, [r7, #24]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d803      	bhi.n	8005f60 <HAL_SPI_Transmit+0x270>
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5e:	d102      	bne.n	8005f66 <HAL_SPI_Transmit+0x276>
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d106      	bne.n	8005f74 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005f72:	e029      	b.n	8005fc8 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1b1      	bne.n	8005ee2 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	6839      	ldr	r1, [r7, #0]
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 fcf8 	bl	8006978 <SPI_EndRxTxTransaction>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d002      	beq.n	8005f94 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	2220      	movs	r2, #32
 8005f92:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10a      	bne.n	8005fb2 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	613b      	str	r3, [r7, #16]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	613b      	str	r3, [r7, #16]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	613b      	str	r3, [r7, #16]
 8005fb0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d002      	beq.n	8005fc0 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	77fb      	strb	r3, [r7, #31]
 8005fbe:	e003      	b.n	8005fc8 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3720      	adds	r7, #32
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b088      	sub	sp, #32
 8005fde:	af02      	add	r7, sp, #8
 8005fe0:	60f8      	str	r0, [r7, #12]
 8005fe2:	60b9      	str	r1, [r7, #8]
 8005fe4:	603b      	str	r3, [r7, #0]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d002      	beq.n	8006000 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ffe:	e11a      	b.n	8006236 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006008:	d112      	bne.n	8006030 <HAL_SPI_Receive+0x56>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10e      	bne.n	8006030 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2204      	movs	r2, #4
 8006016:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800601a:	88fa      	ldrh	r2, [r7, #6]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	68ba      	ldr	r2, [r7, #8]
 8006024:	68b9      	ldr	r1, [r7, #8]
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f90e 	bl	8006248 <HAL_SPI_TransmitReceive>
 800602c:	4603      	mov	r3, r0
 800602e:	e107      	b.n	8006240 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006036:	2b01      	cmp	r3, #1
 8006038:	d101      	bne.n	800603e <HAL_SPI_Receive+0x64>
 800603a:	2302      	movs	r3, #2
 800603c:	e100      	b.n	8006240 <HAL_SPI_Receive+0x266>
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2201      	movs	r2, #1
 8006042:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006046:	f7fd f8ef 	bl	8003228 <HAL_GetTick>
 800604a:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <HAL_SPI_Receive+0x7e>
 8006052:	88fb      	ldrh	r3, [r7, #6]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d102      	bne.n	800605e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800605c:	e0eb      	b.n	8006236 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2204      	movs	r2, #4
 8006062:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2200      	movs	r2, #0
 800606a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	68ba      	ldr	r2, [r7, #8]
 8006070:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	88fa      	ldrh	r2, [r7, #6]
 8006076:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	88fa      	ldrh	r2, [r7, #6]
 800607e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2200      	movs	r2, #0
 8006092:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060a8:	d908      	bls.n	80060bc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685a      	ldr	r2, [r3, #4]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060b8:	605a      	str	r2, [r3, #4]
 80060ba:	e007      	b.n	80060cc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80060ca:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d4:	d10f      	bne.n	80060f6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80060f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006100:	2b40      	cmp	r3, #64	; 0x40
 8006102:	d007      	beq.n	8006114 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006112:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800611c:	d86f      	bhi.n	80061fe <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800611e:	e034      	b.n	800618a <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b01      	cmp	r3, #1
 800612c:	d117      	bne.n	800615e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f103 020c 	add.w	r2, r3, #12
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	7812      	ldrb	r2, [r2, #0]
 800613c:	b2d2      	uxtb	r2, r2
 800613e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	1c5a      	adds	r2, r3, #1
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006150:	b29b      	uxth	r3, r3
 8006152:	3b01      	subs	r3, #1
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800615c:	e015      	b.n	800618a <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800615e:	f7fd f863 	bl	8003228 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	683a      	ldr	r2, [r7, #0]
 800616a:	429a      	cmp	r2, r3
 800616c:	d803      	bhi.n	8006176 <HAL_SPI_Receive+0x19c>
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d102      	bne.n	800617c <HAL_SPI_Receive+0x1a2>
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d106      	bne.n	800618a <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006188:	e055      	b.n	8006236 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1c4      	bne.n	8006120 <HAL_SPI_Receive+0x146>
 8006196:	e038      	b.n	800620a <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	f003 0301 	and.w	r3, r3, #1
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d115      	bne.n	80061d2 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68da      	ldr	r2, [r3, #12]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b0:	b292      	uxth	r2, r2
 80061b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b8:	1c9a      	adds	r2, r3, #2
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80061d0:	e015      	b.n	80061fe <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061d2:	f7fd f829 	bl	8003228 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d803      	bhi.n	80061ea <HAL_SPI_Receive+0x210>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e8:	d102      	bne.n	80061f0 <HAL_SPI_Receive+0x216>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d106      	bne.n	80061fe <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80061fc:	e01b      	b.n	8006236 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1c6      	bne.n	8006198 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800620a:	693a      	ldr	r2, [r7, #16]
 800620c:	6839      	ldr	r1, [r7, #0]
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 fb5a 	bl	80068c8 <SPI_EndRxTransaction>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d002      	beq.n	8006220 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2220      	movs	r2, #32
 800621e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006224:	2b00      	cmp	r3, #0
 8006226:	d002      	beq.n	800622e <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	75fb      	strb	r3, [r7, #23]
 800622c:	e003      	b.n	8006236 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800623e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006240:	4618      	mov	r0, r3
 8006242:	3718      	adds	r7, #24
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	; 0x28
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006256:	2301      	movs	r3, #1
 8006258:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800625a:	2300      	movs	r3, #0
 800625c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006266:	2b01      	cmp	r3, #1
 8006268:	d101      	bne.n	800626e <HAL_SPI_TransmitReceive+0x26>
 800626a:	2302      	movs	r3, #2
 800626c:	e20a      	b.n	8006684 <HAL_SPI_TransmitReceive+0x43c>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2201      	movs	r2, #1
 8006272:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006276:	f7fc ffd7 	bl	8003228 <HAL_GetTick>
 800627a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006282:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800628a:	887b      	ldrh	r3, [r7, #2]
 800628c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800628e:	887b      	ldrh	r3, [r7, #2]
 8006290:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006292:	7efb      	ldrb	r3, [r7, #27]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d00e      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x6e>
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800629e:	d106      	bne.n	80062ae <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <HAL_SPI_TransmitReceive+0x66>
 80062a8:	7efb      	ldrb	r3, [r7, #27]
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	d003      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80062ae:	2302      	movs	r3, #2
 80062b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80062b4:	e1e0      	b.n	8006678 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d005      	beq.n	80062c8 <HAL_SPI_TransmitReceive+0x80>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d002      	beq.n	80062c8 <HAL_SPI_TransmitReceive+0x80>
 80062c2:	887b      	ldrh	r3, [r7, #2]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d103      	bne.n	80062d0 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80062ce:	e1d3      	b.n	8006678 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80062d6:	b2db      	uxtb	r3, r3
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d003      	beq.n	80062e4 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2205      	movs	r2, #5
 80062e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	687a      	ldr	r2, [r7, #4]
 80062ee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	887a      	ldrh	r2, [r7, #2]
 80062f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	887a      	ldrh	r2, [r7, #2]
 80062fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	887a      	ldrh	r2, [r7, #2]
 800630a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	887a      	ldrh	r2, [r7, #2]
 8006310:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	68db      	ldr	r3, [r3, #12]
 8006322:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006326:	d802      	bhi.n	800632e <HAL_SPI_TransmitReceive+0xe6>
 8006328:	8a3b      	ldrh	r3, [r7, #16]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d908      	bls.n	8006340 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800633c:	605a      	str	r2, [r3, #4]
 800633e:	e007      	b.n	8006350 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800634e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635a:	2b40      	cmp	r3, #64	; 0x40
 800635c:	d007      	beq.n	800636e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800636c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006376:	f240 8081 	bls.w	800647c <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d002      	beq.n	8006388 <HAL_SPI_TransmitReceive+0x140>
 8006382:	8a7b      	ldrh	r3, [r7, #18]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d16d      	bne.n	8006464 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800638c:	881a      	ldrh	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006398:	1c9a      	adds	r2, r3, #2
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063ac:	e05a      	b.n	8006464 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	f003 0302 	and.w	r3, r3, #2
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d11b      	bne.n	80063f4 <HAL_SPI_TransmitReceive+0x1ac>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d016      	beq.n	80063f4 <HAL_SPI_TransmitReceive+0x1ac>
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d113      	bne.n	80063f4 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d0:	881a      	ldrh	r2, [r3, #0]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063dc:	1c9a      	adds	r2, r3, #2
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	3b01      	subs	r3, #1
 80063ea:	b29a      	uxth	r2, r3
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f003 0301 	and.w	r3, r3, #1
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d11c      	bne.n	800643c <HAL_SPI_TransmitReceive+0x1f4>
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006408:	b29b      	uxth	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d016      	beq.n	800643c <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006418:	b292      	uxth	r2, r2
 800641a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006420:	1c9a      	adds	r2, r3, #2
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006438:	2301      	movs	r3, #1
 800643a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800643c:	f7fc fef4 	bl	8003228 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006448:	429a      	cmp	r2, r3
 800644a:	d80b      	bhi.n	8006464 <HAL_SPI_TransmitReceive+0x21c>
 800644c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800644e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006452:	d007      	beq.n	8006464 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006462:	e109      	b.n	8006678 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006468:	b29b      	uxth	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d19f      	bne.n	80063ae <HAL_SPI_TransmitReceive+0x166>
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006474:	b29b      	uxth	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d199      	bne.n	80063ae <HAL_SPI_TransmitReceive+0x166>
 800647a:	e0e3      	b.n	8006644 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d003      	beq.n	800648c <HAL_SPI_TransmitReceive+0x244>
 8006484:	8a7b      	ldrh	r3, [r7, #18]
 8006486:	2b01      	cmp	r3, #1
 8006488:	f040 80cf 	bne.w	800662a <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006490:	b29b      	uxth	r3, r3
 8006492:	2b01      	cmp	r3, #1
 8006494:	d912      	bls.n	80064bc <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649a:	881a      	ldrh	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a6:	1c9a      	adds	r2, r3, #2
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	3b02      	subs	r3, #2
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80064ba:	e0b6      	b.n	800662a <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	330c      	adds	r3, #12
 80064c6:	7812      	ldrb	r2, [r2, #0]
 80064c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ce:	1c5a      	adds	r2, r3, #1
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064d8:	b29b      	uxth	r3, r3
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064e2:	e0a2      	b.n	800662a <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0302 	and.w	r3, r3, #2
 80064ee:	2b02      	cmp	r3, #2
 80064f0:	d134      	bne.n	800655c <HAL_SPI_TransmitReceive+0x314>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d02f      	beq.n	800655c <HAL_SPI_TransmitReceive+0x314>
 80064fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d12c      	bne.n	800655c <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006506:	b29b      	uxth	r3, r3
 8006508:	2b01      	cmp	r3, #1
 800650a:	d912      	bls.n	8006532 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006510:	881a      	ldrh	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651c:	1c9a      	adds	r2, r3, #2
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b02      	subs	r3, #2
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006530:	e012      	b.n	8006558 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	330c      	adds	r3, #12
 800653c:	7812      	ldrb	r2, [r2, #0]
 800653e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006544:	1c5a      	adds	r2, r3, #1
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800654e:	b29b      	uxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b01      	cmp	r3, #1
 8006568:	d148      	bne.n	80065fc <HAL_SPI_TransmitReceive+0x3b4>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d042      	beq.n	80065fc <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800657c:	b29b      	uxth	r3, r3
 800657e:	2b01      	cmp	r3, #1
 8006580:	d923      	bls.n	80065ca <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68da      	ldr	r2, [r3, #12]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658c:	b292      	uxth	r2, r2
 800658e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006594:	1c9a      	adds	r2, r3, #2
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b02      	subs	r3, #2
 80065a4:	b29a      	uxth	r2, r3
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d81f      	bhi.n	80065f8 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685a      	ldr	r2, [r3, #4]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80065c6:	605a      	str	r2, [r3, #4]
 80065c8:	e016      	b.n	80065f8 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f103 020c 	add.w	r2, r3, #12
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	7812      	ldrb	r2, [r2, #0]
 80065d8:	b2d2      	uxtb	r2, r2
 80065da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e0:	1c5a      	adds	r2, r3, #1
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	3b01      	subs	r3, #1
 80065f0:	b29a      	uxth	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80065f8:	2301      	movs	r3, #1
 80065fa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80065fc:	f7fc fe14 	bl	8003228 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006608:	429a      	cmp	r2, r3
 800660a:	d803      	bhi.n	8006614 <HAL_SPI_TransmitReceive+0x3cc>
 800660c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006612:	d102      	bne.n	800661a <HAL_SPI_TransmitReceive+0x3d2>
 8006614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006616:	2b00      	cmp	r3, #0
 8006618:	d107      	bne.n	800662a <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006628:	e026      	b.n	8006678 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800662e:	b29b      	uxth	r3, r3
 8006630:	2b00      	cmp	r3, #0
 8006632:	f47f af57 	bne.w	80064e4 <HAL_SPI_TransmitReceive+0x29c>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	f47f af50 	bne.w	80064e4 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006644:	69fa      	ldr	r2, [r7, #28]
 8006646:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 f995 	bl	8006978 <SPI_EndRxTxTransaction>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d005      	beq.n	8006660 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2220      	movs	r2, #32
 800665e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800666e:	e003      	b.n	8006678 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006680:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006684:	4618      	mov	r0, r3
 8006686:	3728      	adds	r7, #40	; 0x28
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b088      	sub	sp, #32
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	4613      	mov	r3, r2
 800669a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800669c:	f7fc fdc4 	bl	8003228 <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a4:	1a9b      	subs	r3, r3, r2
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	4413      	add	r3, r2
 80066aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80066ac:	f7fc fdbc 	bl	8003228 <HAL_GetTick>
 80066b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80066b2:	4b39      	ldr	r3, [pc, #228]	; (8006798 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	015b      	lsls	r3, r3, #5
 80066b8:	0d1b      	lsrs	r3, r3, #20
 80066ba:	69fa      	ldr	r2, [r7, #28]
 80066bc:	fb02 f303 	mul.w	r3, r2, r3
 80066c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066c2:	e054      	b.n	800676e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ca:	d050      	beq.n	800676e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80066cc:	f7fc fdac 	bl	8003228 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	69fa      	ldr	r2, [r7, #28]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d902      	bls.n	80066e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d13d      	bne.n	800675e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80066f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066fa:	d111      	bne.n	8006720 <SPI_WaitFlagStateUntilTimeout+0x94>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006704:	d004      	beq.n	8006710 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800670e:	d107      	bne.n	8006720 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800671e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006728:	d10f      	bne.n	800674a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006748:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800675a:	2303      	movs	r3, #3
 800675c:	e017      	b.n	800678e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d101      	bne.n	8006768 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006764:	2300      	movs	r3, #0
 8006766:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	3b01      	subs	r3, #1
 800676c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	4013      	ands	r3, r2
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	429a      	cmp	r2, r3
 800677c:	bf0c      	ite	eq
 800677e:	2301      	moveq	r3, #1
 8006780:	2300      	movne	r3, #0
 8006782:	b2db      	uxtb	r3, r3
 8006784:	461a      	mov	r2, r3
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	429a      	cmp	r2, r3
 800678a:	d19b      	bne.n	80066c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800678c:	2300      	movs	r3, #0
}
 800678e:	4618      	mov	r0, r3
 8006790:	3720      	adds	r7, #32
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	2000001c 	.word	0x2000001c

0800679c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b08a      	sub	sp, #40	; 0x28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
 80067a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80067aa:	2300      	movs	r3, #0
 80067ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80067ae:	f7fc fd3b 	bl	8003228 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b6:	1a9b      	subs	r3, r3, r2
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	4413      	add	r3, r2
 80067bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80067be:	f7fc fd33 	bl	8003228 <HAL_GetTick>
 80067c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	330c      	adds	r3, #12
 80067ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80067cc:	4b3d      	ldr	r3, [pc, #244]	; (80068c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	4613      	mov	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	00da      	lsls	r2, r3, #3
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	0d1b      	lsrs	r3, r3, #20
 80067dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067de:	fb02 f303 	mul.w	r3, r2, r3
 80067e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80067e4:	e060      	b.n	80068a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80067ec:	d107      	bne.n	80067fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d104      	bne.n	80067fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80067fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006804:	d050      	beq.n	80068a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006806:	f7fc fd0f 	bl	8003228 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006812:	429a      	cmp	r2, r3
 8006814:	d902      	bls.n	800681c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	2b00      	cmp	r3, #0
 800681a:	d13d      	bne.n	8006898 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685a      	ldr	r2, [r3, #4]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800682a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006834:	d111      	bne.n	800685a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800683e:	d004      	beq.n	800684a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006848:	d107      	bne.n	800685a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681a      	ldr	r2, [r3, #0]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006858:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006862:	d10f      	bne.n	8006884 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006882:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e010      	b.n	80068ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800689e:	2300      	movs	r3, #0
 80068a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	3b01      	subs	r3, #1
 80068a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	689a      	ldr	r2, [r3, #8]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	4013      	ands	r3, r2
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d196      	bne.n	80067e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3728      	adds	r7, #40	; 0x28
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	2000001c 	.word	0x2000001c

080068c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b086      	sub	sp, #24
 80068cc:	af02      	add	r7, sp, #8
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068dc:	d111      	bne.n	8006902 <SPI_EndRxTransaction+0x3a>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068e6:	d004      	beq.n	80068f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068f0:	d107      	bne.n	8006902 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006900:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2200      	movs	r2, #0
 800690a:	2180      	movs	r1, #128	; 0x80
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f7ff febd 	bl	800668c <SPI_WaitFlagStateUntilTimeout>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d007      	beq.n	8006928 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800691c:	f043 0220 	orr.w	r2, r3, #32
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e023      	b.n	8006970 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006930:	d11d      	bne.n	800696e <SPI_EndRxTransaction+0xa6>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	689b      	ldr	r3, [r3, #8]
 8006936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800693a:	d004      	beq.n	8006946 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006944:	d113      	bne.n	800696e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	2200      	movs	r2, #0
 800694e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f7ff ff22 	bl	800679c <SPI_WaitFifoStateUntilTimeout>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d007      	beq.n	800696e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006962:	f043 0220 	orr.w	r2, r3, #32
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e000      	b.n	8006970 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af02      	add	r7, sp, #8
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	9300      	str	r3, [sp, #0]
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2200      	movs	r2, #0
 800698c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006990:	68f8      	ldr	r0, [r7, #12]
 8006992:	f7ff ff03 	bl	800679c <SPI_WaitFifoStateUntilTimeout>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d007      	beq.n	80069ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069a0:	f043 0220 	orr.w	r2, r3, #32
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e027      	b.n	80069fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	2200      	movs	r2, #0
 80069b4:	2180      	movs	r1, #128	; 0x80
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f7ff fe68 	bl	800668c <SPI_WaitFlagStateUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d007      	beq.n	80069d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069c6:	f043 0220 	orr.w	r2, r3, #32
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e014      	b.n	80069fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	2200      	movs	r2, #0
 80069da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f7ff fedc 	bl	800679c <SPI_WaitFifoStateUntilTimeout>
 80069e4:	4603      	mov	r3, r0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d007      	beq.n	80069fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069ee:	f043 0220 	orr.w	r2, r3, #32
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e000      	b.n	80069fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e049      	b.n	8006aaa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d106      	bne.n	8006a30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f7fc f974 	bl	8002d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2202      	movs	r2, #2
 8006a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	3304      	adds	r3, #4
 8006a40:	4619      	mov	r1, r3
 8006a42:	4610      	mov	r0, r2
 8006a44:	f000 fcae 	bl	80073a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3708      	adds	r7, #8
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ab2:	b580      	push	{r7, lr}
 8006ab4:	b082      	sub	sp, #8
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e049      	b.n	8006b58 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d106      	bne.n	8006ade <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f841 	bl	8006b60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3304      	adds	r3, #4
 8006aee:	4619      	mov	r1, r3
 8006af0:	4610      	mov	r0, r2
 8006af2:	f000 fc57 	bl	80073a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2201      	movs	r2, #1
 8006b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2201      	movs	r2, #1
 8006b22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2201      	movs	r2, #1
 8006b32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3708      	adds	r7, #8
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b68:	bf00      	nop
 8006b6a:	370c      	adds	r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr

08006b74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d109      	bne.n	8006b98 <HAL_TIM_PWM_Start+0x24>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	bf14      	ite	ne
 8006b90:	2301      	movne	r3, #1
 8006b92:	2300      	moveq	r3, #0
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	e03c      	b.n	8006c12 <HAL_TIM_PWM_Start+0x9e>
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	2b04      	cmp	r3, #4
 8006b9c:	d109      	bne.n	8006bb2 <HAL_TIM_PWM_Start+0x3e>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	bf14      	ite	ne
 8006baa:	2301      	movne	r3, #1
 8006bac:	2300      	moveq	r3, #0
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	e02f      	b.n	8006c12 <HAL_TIM_PWM_Start+0x9e>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d109      	bne.n	8006bcc <HAL_TIM_PWM_Start+0x58>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	bf14      	ite	ne
 8006bc4:	2301      	movne	r3, #1
 8006bc6:	2300      	moveq	r3, #0
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	e022      	b.n	8006c12 <HAL_TIM_PWM_Start+0x9e>
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	2b0c      	cmp	r3, #12
 8006bd0:	d109      	bne.n	8006be6 <HAL_TIM_PWM_Start+0x72>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	bf14      	ite	ne
 8006bde:	2301      	movne	r3, #1
 8006be0:	2300      	moveq	r3, #0
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	e015      	b.n	8006c12 <HAL_TIM_PWM_Start+0x9e>
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b10      	cmp	r3, #16
 8006bea:	d109      	bne.n	8006c00 <HAL_TIM_PWM_Start+0x8c>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	bf14      	ite	ne
 8006bf8:	2301      	movne	r3, #1
 8006bfa:	2300      	moveq	r3, #0
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	e008      	b.n	8006c12 <HAL_TIM_PWM_Start+0x9e>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006c06:	b2db      	uxtb	r3, r3
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	bf14      	ite	ne
 8006c0c:	2301      	movne	r3, #1
 8006c0e:	2300      	moveq	r3, #0
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e09c      	b.n	8006d54 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d104      	bne.n	8006c2a <HAL_TIM_PWM_Start+0xb6>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c28:	e023      	b.n	8006c72 <HAL_TIM_PWM_Start+0xfe>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b04      	cmp	r3, #4
 8006c2e:	d104      	bne.n	8006c3a <HAL_TIM_PWM_Start+0xc6>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c38:	e01b      	b.n	8006c72 <HAL_TIM_PWM_Start+0xfe>
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b08      	cmp	r3, #8
 8006c3e:	d104      	bne.n	8006c4a <HAL_TIM_PWM_Start+0xd6>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c48:	e013      	b.n	8006c72 <HAL_TIM_PWM_Start+0xfe>
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	2b0c      	cmp	r3, #12
 8006c4e:	d104      	bne.n	8006c5a <HAL_TIM_PWM_Start+0xe6>
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2202      	movs	r2, #2
 8006c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c58:	e00b      	b.n	8006c72 <HAL_TIM_PWM_Start+0xfe>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	2b10      	cmp	r3, #16
 8006c5e:	d104      	bne.n	8006c6a <HAL_TIM_PWM_Start+0xf6>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2202      	movs	r2, #2
 8006c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c68:	e003      	b.n	8006c72 <HAL_TIM_PWM_Start+0xfe>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2202      	movs	r2, #2
 8006c6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2201      	movs	r2, #1
 8006c78:	6839      	ldr	r1, [r7, #0]
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f000 ff9c 	bl	8007bb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a35      	ldr	r2, [pc, #212]	; (8006d5c <HAL_TIM_PWM_Start+0x1e8>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d013      	beq.n	8006cb2 <HAL_TIM_PWM_Start+0x13e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a34      	ldr	r2, [pc, #208]	; (8006d60 <HAL_TIM_PWM_Start+0x1ec>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d00e      	beq.n	8006cb2 <HAL_TIM_PWM_Start+0x13e>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a32      	ldr	r2, [pc, #200]	; (8006d64 <HAL_TIM_PWM_Start+0x1f0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d009      	beq.n	8006cb2 <HAL_TIM_PWM_Start+0x13e>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a31      	ldr	r2, [pc, #196]	; (8006d68 <HAL_TIM_PWM_Start+0x1f4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d004      	beq.n	8006cb2 <HAL_TIM_PWM_Start+0x13e>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a2f      	ldr	r2, [pc, #188]	; (8006d6c <HAL_TIM_PWM_Start+0x1f8>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d101      	bne.n	8006cb6 <HAL_TIM_PWM_Start+0x142>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e000      	b.n	8006cb8 <HAL_TIM_PWM_Start+0x144>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d007      	beq.n	8006ccc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a22      	ldr	r2, [pc, #136]	; (8006d5c <HAL_TIM_PWM_Start+0x1e8>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d01d      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cde:	d018      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a22      	ldr	r2, [pc, #136]	; (8006d70 <HAL_TIM_PWM_Start+0x1fc>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d013      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a21      	ldr	r2, [pc, #132]	; (8006d74 <HAL_TIM_PWM_Start+0x200>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d00e      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a1f      	ldr	r2, [pc, #124]	; (8006d78 <HAL_TIM_PWM_Start+0x204>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d009      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a17      	ldr	r2, [pc, #92]	; (8006d60 <HAL_TIM_PWM_Start+0x1ec>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d004      	beq.n	8006d12 <HAL_TIM_PWM_Start+0x19e>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a15      	ldr	r2, [pc, #84]	; (8006d64 <HAL_TIM_PWM_Start+0x1f0>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d115      	bne.n	8006d3e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689a      	ldr	r2, [r3, #8]
 8006d18:	4b18      	ldr	r3, [pc, #96]	; (8006d7c <HAL_TIM_PWM_Start+0x208>)
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	2b06      	cmp	r3, #6
 8006d22:	d015      	beq.n	8006d50 <HAL_TIM_PWM_Start+0x1dc>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d2a:	d011      	beq.n	8006d50 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f042 0201 	orr.w	r2, r2, #1
 8006d3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d3c:	e008      	b.n	8006d50 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f042 0201 	orr.w	r2, r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
 8006d4e:	e000      	b.n	8006d52 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	40012c00 	.word	0x40012c00
 8006d60:	40013400 	.word	0x40013400
 8006d64:	40014000 	.word	0x40014000
 8006d68:	40014400 	.word	0x40014400
 8006d6c:	40014800 	.word	0x40014800
 8006d70:	40000400 	.word	0x40000400
 8006d74:	40000800 	.word	0x40000800
 8006d78:	40000c00 	.word	0x40000c00
 8006d7c:	00010007 	.word	0x00010007

08006d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	f003 0302 	and.w	r3, r3, #2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d020      	beq.n	8006de4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f003 0302 	and.w	r3, r3, #2
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d01b      	beq.n	8006de4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f06f 0202 	mvn.w	r2, #2
 8006db4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2201      	movs	r2, #1
 8006dba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	f003 0303 	and.w	r3, r3, #3
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 facb 	bl	8007366 <HAL_TIM_IC_CaptureCallback>
 8006dd0:	e005      	b.n	8006dde <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fabd 	bl	8007352 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 face 	bl	800737a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 0304 	and.w	r3, r3, #4
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d020      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f003 0304 	and.w	r3, r3, #4
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d01b      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0204 	mvn.w	r2, #4
 8006e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2202      	movs	r2, #2
 8006e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 faa5 	bl	8007366 <HAL_TIM_IC_CaptureCallback>
 8006e1c:	e005      	b.n	8006e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fa97 	bl	8007352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 faa8 	bl	800737a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f003 0308 	and.w	r3, r3, #8
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d020      	beq.n	8006e7c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f003 0308 	and.w	r3, r3, #8
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01b      	beq.n	8006e7c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f06f 0208 	mvn.w	r2, #8
 8006e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2204      	movs	r2, #4
 8006e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f003 0303 	and.w	r3, r3, #3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 fa7f 	bl	8007366 <HAL_TIM_IC_CaptureCallback>
 8006e68:	e005      	b.n	8006e76 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fa71 	bl	8007352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fa82 	bl	800737a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f003 0310 	and.w	r3, r3, #16
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d020      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f003 0310 	and.w	r3, r3, #16
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d01b      	beq.n	8006ec8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f06f 0210 	mvn.w	r2, #16
 8006e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2208      	movs	r2, #8
 8006e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fa59 	bl	8007366 <HAL_TIM_IC_CaptureCallback>
 8006eb4:	e005      	b.n	8006ec2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 fa4b 	bl	8007352 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 fa5c 	bl	800737a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00c      	beq.n	8006eec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f003 0301 	and.w	r3, r3, #1
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d007      	beq.n	8006eec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f06f 0201 	mvn.w	r2, #1
 8006ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fa29 	bl	800733e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00c      	beq.n	8006f10 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d007      	beq.n	8006f10 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 ff0c 	bl	8007d28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d00c      	beq.n	8006f34 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d007      	beq.n	8006f34 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 ff04 	bl	8007d3c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00c      	beq.n	8006f58 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d007      	beq.n	8006f58 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f000 fa1b 	bl	800738e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00c      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f003 0320 	and.w	r3, r3, #32
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d007      	beq.n	8006f7c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f06f 0220 	mvn.w	r2, #32
 8006f74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 fecc 	bl	8007d14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f7c:	bf00      	nop
 8006f7e:	3710      	adds	r7, #16
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d101      	bne.n	8006fa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f9e:	2302      	movs	r3, #2
 8006fa0:	e0ff      	b.n	80071a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2b14      	cmp	r3, #20
 8006fae:	f200 80f0 	bhi.w	8007192 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006fb2:	a201      	add	r2, pc, #4	; (adr r2, 8006fb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	0800700d 	.word	0x0800700d
 8006fbc:	08007193 	.word	0x08007193
 8006fc0:	08007193 	.word	0x08007193
 8006fc4:	08007193 	.word	0x08007193
 8006fc8:	0800704d 	.word	0x0800704d
 8006fcc:	08007193 	.word	0x08007193
 8006fd0:	08007193 	.word	0x08007193
 8006fd4:	08007193 	.word	0x08007193
 8006fd8:	0800708f 	.word	0x0800708f
 8006fdc:	08007193 	.word	0x08007193
 8006fe0:	08007193 	.word	0x08007193
 8006fe4:	08007193 	.word	0x08007193
 8006fe8:	080070cf 	.word	0x080070cf
 8006fec:	08007193 	.word	0x08007193
 8006ff0:	08007193 	.word	0x08007193
 8006ff4:	08007193 	.word	0x08007193
 8006ff8:	08007111 	.word	0x08007111
 8006ffc:	08007193 	.word	0x08007193
 8007000:	08007193 	.word	0x08007193
 8007004:	08007193 	.word	0x08007193
 8007008:	08007151 	.word	0x08007151
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68b9      	ldr	r1, [r7, #8]
 8007012:	4618      	mov	r0, r3
 8007014:	f000 fa60 	bl	80074d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	699a      	ldr	r2, [r3, #24]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f042 0208 	orr.w	r2, r2, #8
 8007026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 0204 	bic.w	r2, r2, #4
 8007036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6999      	ldr	r1, [r3, #24]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	691a      	ldr	r2, [r3, #16]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	430a      	orrs	r2, r1
 8007048:	619a      	str	r2, [r3, #24]
      break;
 800704a:	e0a5      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68b9      	ldr	r1, [r7, #8]
 8007052:	4618      	mov	r0, r3
 8007054:	f000 fad0 	bl	80075f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	699a      	ldr	r2, [r3, #24]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699a      	ldr	r2, [r3, #24]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6999      	ldr	r1, [r3, #24]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	691b      	ldr	r3, [r3, #16]
 8007082:	021a      	lsls	r2, r3, #8
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	430a      	orrs	r2, r1
 800708a:	619a      	str	r2, [r3, #24]
      break;
 800708c:	e084      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68b9      	ldr	r1, [r7, #8]
 8007094:	4618      	mov	r0, r3
 8007096:	f000 fb39 	bl	800770c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	69da      	ldr	r2, [r3, #28]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f042 0208 	orr.w	r2, r2, #8
 80070a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69da      	ldr	r2, [r3, #28]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f022 0204 	bic.w	r2, r2, #4
 80070b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	69d9      	ldr	r1, [r3, #28]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	691a      	ldr	r2, [r3, #16]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	430a      	orrs	r2, r1
 80070ca:	61da      	str	r2, [r3, #28]
      break;
 80070cc:	e064      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	68b9      	ldr	r1, [r7, #8]
 80070d4:	4618      	mov	r0, r3
 80070d6:	f000 fba1 	bl	800781c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	69da      	ldr	r2, [r3, #28]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	69da      	ldr	r2, [r3, #28]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	69d9      	ldr	r1, [r3, #28]
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	021a      	lsls	r2, r3, #8
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	61da      	str	r2, [r3, #28]
      break;
 800710e:	e043      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68b9      	ldr	r1, [r7, #8]
 8007116:	4618      	mov	r0, r3
 8007118:	f000 fbea 	bl	80078f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f042 0208 	orr.w	r2, r2, #8
 800712a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f022 0204 	bic.w	r2, r2, #4
 800713a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	691a      	ldr	r2, [r3, #16]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	430a      	orrs	r2, r1
 800714c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800714e:	e023      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	68b9      	ldr	r1, [r7, #8]
 8007156:	4618      	mov	r0, r3
 8007158:	f000 fc2e 	bl	80079b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800716a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800717a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	021a      	lsls	r2, r3, #8
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	430a      	orrs	r2, r1
 800718e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007190:	e002      	b.n	8007198 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	75fb      	strb	r3, [r7, #23]
      break;
 8007196:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80071a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3718      	adds	r7, #24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop

080071ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80071b6:	2300      	movs	r3, #0
 80071b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_TIM_ConfigClockSource+0x1c>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e0b6      	b.n	8007336 <HAL_TIM_ConfigClockSource+0x18a>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80071ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007204:	d03e      	beq.n	8007284 <HAL_TIM_ConfigClockSource+0xd8>
 8007206:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800720a:	f200 8087 	bhi.w	800731c <HAL_TIM_ConfigClockSource+0x170>
 800720e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007212:	f000 8086 	beq.w	8007322 <HAL_TIM_ConfigClockSource+0x176>
 8007216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800721a:	d87f      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 800721c:	2b70      	cmp	r3, #112	; 0x70
 800721e:	d01a      	beq.n	8007256 <HAL_TIM_ConfigClockSource+0xaa>
 8007220:	2b70      	cmp	r3, #112	; 0x70
 8007222:	d87b      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 8007224:	2b60      	cmp	r3, #96	; 0x60
 8007226:	d050      	beq.n	80072ca <HAL_TIM_ConfigClockSource+0x11e>
 8007228:	2b60      	cmp	r3, #96	; 0x60
 800722a:	d877      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 800722c:	2b50      	cmp	r3, #80	; 0x50
 800722e:	d03c      	beq.n	80072aa <HAL_TIM_ConfigClockSource+0xfe>
 8007230:	2b50      	cmp	r3, #80	; 0x50
 8007232:	d873      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 8007234:	2b40      	cmp	r3, #64	; 0x40
 8007236:	d058      	beq.n	80072ea <HAL_TIM_ConfigClockSource+0x13e>
 8007238:	2b40      	cmp	r3, #64	; 0x40
 800723a:	d86f      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 800723c:	2b30      	cmp	r3, #48	; 0x30
 800723e:	d064      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x15e>
 8007240:	2b30      	cmp	r3, #48	; 0x30
 8007242:	d86b      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 8007244:	2b20      	cmp	r3, #32
 8007246:	d060      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x15e>
 8007248:	2b20      	cmp	r3, #32
 800724a:	d867      	bhi.n	800731c <HAL_TIM_ConfigClockSource+0x170>
 800724c:	2b00      	cmp	r3, #0
 800724e:	d05c      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x15e>
 8007250:	2b10      	cmp	r3, #16
 8007252:	d05a      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x15e>
 8007254:	e062      	b.n	800731c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007266:	f000 fc87 	bl	8007b78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007278:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68ba      	ldr	r2, [r7, #8]
 8007280:	609a      	str	r2, [r3, #8]
      break;
 8007282:	e04f      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007294:	f000 fc70 	bl	8007b78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80072a6:	609a      	str	r2, [r3, #8]
      break;
 80072a8:	e03c      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072b6:	461a      	mov	r2, r3
 80072b8:	f000 fbe4 	bl	8007a84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2150      	movs	r1, #80	; 0x50
 80072c2:	4618      	mov	r0, r3
 80072c4:	f000 fc3d 	bl	8007b42 <TIM_ITRx_SetConfig>
      break;
 80072c8:	e02c      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072d6:	461a      	mov	r2, r3
 80072d8:	f000 fc03 	bl	8007ae2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2160      	movs	r1, #96	; 0x60
 80072e2:	4618      	mov	r0, r3
 80072e4:	f000 fc2d 	bl	8007b42 <TIM_ITRx_SetConfig>
      break;
 80072e8:	e01c      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072f6:	461a      	mov	r2, r3
 80072f8:	f000 fbc4 	bl	8007a84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2140      	movs	r1, #64	; 0x40
 8007302:	4618      	mov	r0, r3
 8007304:	f000 fc1d 	bl	8007b42 <TIM_ITRx_SetConfig>
      break;
 8007308:	e00c      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4619      	mov	r1, r3
 8007314:	4610      	mov	r0, r2
 8007316:	f000 fc14 	bl	8007b42 <TIM_ITRx_SetConfig>
      break;
 800731a:	e003      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	73fb      	strb	r3, [r7, #15]
      break;
 8007320:	e000      	b.n	8007324 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007322:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007334:	7bfb      	ldrb	r3, [r7, #15]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007352:	b480      	push	{r7}
 8007354:	b083      	sub	sp, #12
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800735a:	bf00      	nop
 800735c:	370c      	adds	r7, #12
 800735e:	46bd      	mov	sp, r7
 8007360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007364:	4770      	bx	lr

08007366 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007366:	b480      	push	{r7}
 8007368:	b083      	sub	sp, #12
 800736a:	af00      	add	r7, sp, #0
 800736c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800736e:	bf00      	nop
 8007370:	370c      	adds	r7, #12
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr

0800737a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800737a:	b480      	push	{r7}
 800737c:	b083      	sub	sp, #12
 800737e:	af00      	add	r7, sp, #0
 8007380:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007382:	bf00      	nop
 8007384:	370c      	adds	r7, #12
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800738e:	b480      	push	{r7}
 8007390:	b083      	sub	sp, #12
 8007392:	af00      	add	r7, sp, #0
 8007394:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007396:	bf00      	nop
 8007398:	370c      	adds	r7, #12
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
	...

080073a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a40      	ldr	r2, [pc, #256]	; (80074b8 <TIM_Base_SetConfig+0x114>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d013      	beq.n	80073e4 <TIM_Base_SetConfig+0x40>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073c2:	d00f      	beq.n	80073e4 <TIM_Base_SetConfig+0x40>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a3d      	ldr	r2, [pc, #244]	; (80074bc <TIM_Base_SetConfig+0x118>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00b      	beq.n	80073e4 <TIM_Base_SetConfig+0x40>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a3c      	ldr	r2, [pc, #240]	; (80074c0 <TIM_Base_SetConfig+0x11c>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d007      	beq.n	80073e4 <TIM_Base_SetConfig+0x40>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a3b      	ldr	r2, [pc, #236]	; (80074c4 <TIM_Base_SetConfig+0x120>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d003      	beq.n	80073e4 <TIM_Base_SetConfig+0x40>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a3a      	ldr	r2, [pc, #232]	; (80074c8 <TIM_Base_SetConfig+0x124>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d108      	bne.n	80073f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a2f      	ldr	r2, [pc, #188]	; (80074b8 <TIM_Base_SetConfig+0x114>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d01f      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007404:	d01b      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a2c      	ldr	r2, [pc, #176]	; (80074bc <TIM_Base_SetConfig+0x118>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d017      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a2b      	ldr	r2, [pc, #172]	; (80074c0 <TIM_Base_SetConfig+0x11c>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d013      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a2a      	ldr	r2, [pc, #168]	; (80074c4 <TIM_Base_SetConfig+0x120>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d00f      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a29      	ldr	r2, [pc, #164]	; (80074c8 <TIM_Base_SetConfig+0x124>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d00b      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a28      	ldr	r2, [pc, #160]	; (80074cc <TIM_Base_SetConfig+0x128>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d007      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a27      	ldr	r2, [pc, #156]	; (80074d0 <TIM_Base_SetConfig+0x12c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d003      	beq.n	800743e <TIM_Base_SetConfig+0x9a>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a26      	ldr	r2, [pc, #152]	; (80074d4 <TIM_Base_SetConfig+0x130>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d108      	bne.n	8007450 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	68fa      	ldr	r2, [r7, #12]
 800744c:	4313      	orrs	r3, r2
 800744e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	695b      	ldr	r3, [r3, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a10      	ldr	r2, [pc, #64]	; (80074b8 <TIM_Base_SetConfig+0x114>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d00f      	beq.n	800749c <TIM_Base_SetConfig+0xf8>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	4a12      	ldr	r2, [pc, #72]	; (80074c8 <TIM_Base_SetConfig+0x124>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d00b      	beq.n	800749c <TIM_Base_SetConfig+0xf8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a11      	ldr	r2, [pc, #68]	; (80074cc <TIM_Base_SetConfig+0x128>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d007      	beq.n	800749c <TIM_Base_SetConfig+0xf8>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a10      	ldr	r2, [pc, #64]	; (80074d0 <TIM_Base_SetConfig+0x12c>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d003      	beq.n	800749c <TIM_Base_SetConfig+0xf8>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a0f      	ldr	r2, [pc, #60]	; (80074d4 <TIM_Base_SetConfig+0x130>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d103      	bne.n	80074a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	691a      	ldr	r2, [r3, #16]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	615a      	str	r2, [r3, #20]
}
 80074aa:	bf00      	nop
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40012c00 	.word	0x40012c00
 80074bc:	40000400 	.word	0x40000400
 80074c0:	40000800 	.word	0x40000800
 80074c4:	40000c00 	.word	0x40000c00
 80074c8:	40013400 	.word	0x40013400
 80074cc:	40014000 	.word	0x40014000
 80074d0:	40014400 	.word	0x40014400
 80074d4:	40014800 	.word	0x40014800

080074d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074d8:	b480      	push	{r7}
 80074da:	b087      	sub	sp, #28
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6a1b      	ldr	r3, [r3, #32]
 80074e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a1b      	ldr	r3, [r3, #32]
 80074ec:	f023 0201 	bic.w	r2, r3, #1
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 0303 	bic.w	r3, r3, #3
 8007512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	4313      	orrs	r3, r2
 800751c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	f023 0302 	bic.w	r3, r3, #2
 8007524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	4313      	orrs	r3, r2
 800752e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	4a2c      	ldr	r2, [pc, #176]	; (80075e4 <TIM_OC1_SetConfig+0x10c>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d00f      	beq.n	8007558 <TIM_OC1_SetConfig+0x80>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a2b      	ldr	r2, [pc, #172]	; (80075e8 <TIM_OC1_SetConfig+0x110>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00b      	beq.n	8007558 <TIM_OC1_SetConfig+0x80>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a2a      	ldr	r2, [pc, #168]	; (80075ec <TIM_OC1_SetConfig+0x114>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d007      	beq.n	8007558 <TIM_OC1_SetConfig+0x80>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a29      	ldr	r2, [pc, #164]	; (80075f0 <TIM_OC1_SetConfig+0x118>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d003      	beq.n	8007558 <TIM_OC1_SetConfig+0x80>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a28      	ldr	r2, [pc, #160]	; (80075f4 <TIM_OC1_SetConfig+0x11c>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d10c      	bne.n	8007572 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	f023 0308 	bic.w	r3, r3, #8
 800755e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	68db      	ldr	r3, [r3, #12]
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	4313      	orrs	r3, r2
 8007568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	f023 0304 	bic.w	r3, r3, #4
 8007570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4a1b      	ldr	r2, [pc, #108]	; (80075e4 <TIM_OC1_SetConfig+0x10c>)
 8007576:	4293      	cmp	r3, r2
 8007578:	d00f      	beq.n	800759a <TIM_OC1_SetConfig+0xc2>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	4a1a      	ldr	r2, [pc, #104]	; (80075e8 <TIM_OC1_SetConfig+0x110>)
 800757e:	4293      	cmp	r3, r2
 8007580:	d00b      	beq.n	800759a <TIM_OC1_SetConfig+0xc2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a19      	ldr	r2, [pc, #100]	; (80075ec <TIM_OC1_SetConfig+0x114>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d007      	beq.n	800759a <TIM_OC1_SetConfig+0xc2>
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	4a18      	ldr	r2, [pc, #96]	; (80075f0 <TIM_OC1_SetConfig+0x118>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d003      	beq.n	800759a <TIM_OC1_SetConfig+0xc2>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	4a17      	ldr	r2, [pc, #92]	; (80075f4 <TIM_OC1_SetConfig+0x11c>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d111      	bne.n	80075be <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80075a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	685a      	ldr	r2, [r3, #4]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	621a      	str	r2, [r3, #32]
}
 80075d8:	bf00      	nop
 80075da:	371c      	adds	r7, #28
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr
 80075e4:	40012c00 	.word	0x40012c00
 80075e8:	40013400 	.word	0x40013400
 80075ec:	40014000 	.word	0x40014000
 80075f0:	40014400 	.word	0x40014400
 80075f4:	40014800 	.word	0x40014800

080075f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6a1b      	ldr	r3, [r3, #32]
 800760c:	f023 0210 	bic.w	r2, r3, #16
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007626:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800762a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	021b      	lsls	r3, r3, #8
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	4313      	orrs	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007640:	697b      	ldr	r3, [r7, #20]
 8007642:	f023 0320 	bic.w	r3, r3, #32
 8007646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	011b      	lsls	r3, r3, #4
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	4313      	orrs	r3, r2
 8007652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a28      	ldr	r2, [pc, #160]	; (80076f8 <TIM_OC2_SetConfig+0x100>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d003      	beq.n	8007664 <TIM_OC2_SetConfig+0x6c>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a27      	ldr	r2, [pc, #156]	; (80076fc <TIM_OC2_SetConfig+0x104>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d10d      	bne.n	8007680 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800766a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	011b      	lsls	r3, r3, #4
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	4313      	orrs	r3, r2
 8007676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800767e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	4a1d      	ldr	r2, [pc, #116]	; (80076f8 <TIM_OC2_SetConfig+0x100>)
 8007684:	4293      	cmp	r3, r2
 8007686:	d00f      	beq.n	80076a8 <TIM_OC2_SetConfig+0xb0>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	4a1c      	ldr	r2, [pc, #112]	; (80076fc <TIM_OC2_SetConfig+0x104>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d00b      	beq.n	80076a8 <TIM_OC2_SetConfig+0xb0>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	4a1b      	ldr	r2, [pc, #108]	; (8007700 <TIM_OC2_SetConfig+0x108>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d007      	beq.n	80076a8 <TIM_OC2_SetConfig+0xb0>
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	4a1a      	ldr	r2, [pc, #104]	; (8007704 <TIM_OC2_SetConfig+0x10c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d003      	beq.n	80076a8 <TIM_OC2_SetConfig+0xb0>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	4a19      	ldr	r2, [pc, #100]	; (8007708 <TIM_OC2_SetConfig+0x110>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d113      	bne.n	80076d0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	695b      	ldr	r3, [r3, #20]
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	693a      	ldr	r2, [r7, #16]
 80076c0:	4313      	orrs	r3, r2
 80076c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	4313      	orrs	r3, r2
 80076ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	693a      	ldr	r2, [r7, #16]
 80076d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	685a      	ldr	r2, [r3, #4]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	697a      	ldr	r2, [r7, #20]
 80076e8:	621a      	str	r2, [r3, #32]
}
 80076ea:	bf00      	nop
 80076ec:	371c      	adds	r7, #28
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr
 80076f6:	bf00      	nop
 80076f8:	40012c00 	.word	0x40012c00
 80076fc:	40013400 	.word	0x40013400
 8007700:	40014000 	.word	0x40014000
 8007704:	40014400 	.word	0x40014400
 8007708:	40014800 	.word	0x40014800

0800770c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800770c:	b480      	push	{r7}
 800770e:	b087      	sub	sp, #28
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1b      	ldr	r3, [r3, #32]
 800771a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6a1b      	ldr	r3, [r3, #32]
 8007720:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69db      	ldr	r3, [r3, #28]
 8007732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800773a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800773e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f023 0303 	bic.w	r3, r3, #3
 8007746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68fa      	ldr	r2, [r7, #12]
 800774e:	4313      	orrs	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	021b      	lsls	r3, r3, #8
 8007760:	697a      	ldr	r2, [r7, #20]
 8007762:	4313      	orrs	r3, r2
 8007764:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	4a27      	ldr	r2, [pc, #156]	; (8007808 <TIM_OC3_SetConfig+0xfc>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d003      	beq.n	8007776 <TIM_OC3_SetConfig+0x6a>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	4a26      	ldr	r2, [pc, #152]	; (800780c <TIM_OC3_SetConfig+0x100>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d10d      	bne.n	8007792 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800777c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	021b      	lsls	r3, r3, #8
 8007784:	697a      	ldr	r2, [r7, #20]
 8007786:	4313      	orrs	r3, r2
 8007788:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007790:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a1c      	ldr	r2, [pc, #112]	; (8007808 <TIM_OC3_SetConfig+0xfc>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d00f      	beq.n	80077ba <TIM_OC3_SetConfig+0xae>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	4a1b      	ldr	r2, [pc, #108]	; (800780c <TIM_OC3_SetConfig+0x100>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d00b      	beq.n	80077ba <TIM_OC3_SetConfig+0xae>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	4a1a      	ldr	r2, [pc, #104]	; (8007810 <TIM_OC3_SetConfig+0x104>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d007      	beq.n	80077ba <TIM_OC3_SetConfig+0xae>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4a19      	ldr	r2, [pc, #100]	; (8007814 <TIM_OC3_SetConfig+0x108>)
 80077ae:	4293      	cmp	r3, r2
 80077b0:	d003      	beq.n	80077ba <TIM_OC3_SetConfig+0xae>
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	4a18      	ldr	r2, [pc, #96]	; (8007818 <TIM_OC3_SetConfig+0x10c>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d113      	bne.n	80077e2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	695b      	ldr	r3, [r3, #20]
 80077ce:	011b      	lsls	r3, r3, #4
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	699b      	ldr	r3, [r3, #24]
 80077da:	011b      	lsls	r3, r3, #4
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	4313      	orrs	r3, r2
 80077e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	693a      	ldr	r2, [r7, #16]
 80077e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685a      	ldr	r2, [r3, #4]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	697a      	ldr	r2, [r7, #20]
 80077fa:	621a      	str	r2, [r3, #32]
}
 80077fc:	bf00      	nop
 80077fe:	371c      	adds	r7, #28
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr
 8007808:	40012c00 	.word	0x40012c00
 800780c:	40013400 	.word	0x40013400
 8007810:	40014000 	.word	0x40014000
 8007814:	40014400 	.word	0x40014400
 8007818:	40014800 	.word	0x40014800

0800781c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800781c:	b480      	push	{r7}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6a1b      	ldr	r3, [r3, #32]
 8007830:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800784a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800784e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007856:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	021b      	lsls	r3, r3, #8
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	4313      	orrs	r3, r2
 8007862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800786a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	689b      	ldr	r3, [r3, #8]
 8007870:	031b      	lsls	r3, r3, #12
 8007872:	693a      	ldr	r2, [r7, #16]
 8007874:	4313      	orrs	r3, r2
 8007876:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a18      	ldr	r2, [pc, #96]	; (80078dc <TIM_OC4_SetConfig+0xc0>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d00f      	beq.n	80078a0 <TIM_OC4_SetConfig+0x84>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a17      	ldr	r2, [pc, #92]	; (80078e0 <TIM_OC4_SetConfig+0xc4>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d00b      	beq.n	80078a0 <TIM_OC4_SetConfig+0x84>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a16      	ldr	r2, [pc, #88]	; (80078e4 <TIM_OC4_SetConfig+0xc8>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d007      	beq.n	80078a0 <TIM_OC4_SetConfig+0x84>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a15      	ldr	r2, [pc, #84]	; (80078e8 <TIM_OC4_SetConfig+0xcc>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d003      	beq.n	80078a0 <TIM_OC4_SetConfig+0x84>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a14      	ldr	r2, [pc, #80]	; (80078ec <TIM_OC4_SetConfig+0xd0>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d109      	bne.n	80078b4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	695b      	ldr	r3, [r3, #20]
 80078ac:	019b      	lsls	r3, r3, #6
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685a      	ldr	r2, [r3, #4]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	621a      	str	r2, [r3, #32]
}
 80078ce:	bf00      	nop
 80078d0:	371c      	adds	r7, #28
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40013400 	.word	0x40013400
 80078e4:	40014000 	.word	0x40014000
 80078e8:	40014400 	.word	0x40014400
 80078ec:	40014800 	.word	0x40014800

080078f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
 80078f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6a1b      	ldr	r3, [r3, #32]
 80078fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6a1b      	ldr	r3, [r3, #32]
 8007904:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800791e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68fa      	ldr	r2, [r7, #12]
 800792a:	4313      	orrs	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007934:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	041b      	lsls	r3, r3, #16
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	4313      	orrs	r3, r2
 8007940:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	4a17      	ldr	r2, [pc, #92]	; (80079a4 <TIM_OC5_SetConfig+0xb4>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d00f      	beq.n	800796a <TIM_OC5_SetConfig+0x7a>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	4a16      	ldr	r2, [pc, #88]	; (80079a8 <TIM_OC5_SetConfig+0xb8>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d00b      	beq.n	800796a <TIM_OC5_SetConfig+0x7a>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a15      	ldr	r2, [pc, #84]	; (80079ac <TIM_OC5_SetConfig+0xbc>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d007      	beq.n	800796a <TIM_OC5_SetConfig+0x7a>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a14      	ldr	r2, [pc, #80]	; (80079b0 <TIM_OC5_SetConfig+0xc0>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d003      	beq.n	800796a <TIM_OC5_SetConfig+0x7a>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	4a13      	ldr	r2, [pc, #76]	; (80079b4 <TIM_OC5_SetConfig+0xc4>)
 8007966:	4293      	cmp	r3, r2
 8007968:	d109      	bne.n	800797e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007970:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	021b      	lsls	r3, r3, #8
 8007978:	697a      	ldr	r2, [r7, #20]
 800797a:	4313      	orrs	r3, r2
 800797c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	697a      	ldr	r2, [r7, #20]
 8007982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68fa      	ldr	r2, [r7, #12]
 8007988:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	685a      	ldr	r2, [r3, #4]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	621a      	str	r2, [r3, #32]
}
 8007998:	bf00      	nop
 800799a:	371c      	adds	r7, #28
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr
 80079a4:	40012c00 	.word	0x40012c00
 80079a8:	40013400 	.word	0x40013400
 80079ac:	40014000 	.word	0x40014000
 80079b0:	40014400 	.word	0x40014400
 80079b4:	40014800 	.word	0x40014800

080079b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6a1b      	ldr	r3, [r3, #32]
 80079cc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80079e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	021b      	lsls	r3, r3, #8
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80079fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	051b      	lsls	r3, r3, #20
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a18      	ldr	r2, [pc, #96]	; (8007a70 <TIM_OC6_SetConfig+0xb8>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00f      	beq.n	8007a34 <TIM_OC6_SetConfig+0x7c>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a17      	ldr	r2, [pc, #92]	; (8007a74 <TIM_OC6_SetConfig+0xbc>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d00b      	beq.n	8007a34 <TIM_OC6_SetConfig+0x7c>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a16      	ldr	r2, [pc, #88]	; (8007a78 <TIM_OC6_SetConfig+0xc0>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d007      	beq.n	8007a34 <TIM_OC6_SetConfig+0x7c>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a15      	ldr	r2, [pc, #84]	; (8007a7c <TIM_OC6_SetConfig+0xc4>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_OC6_SetConfig+0x7c>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a14      	ldr	r2, [pc, #80]	; (8007a80 <TIM_OC6_SetConfig+0xc8>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d109      	bne.n	8007a48 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	695b      	ldr	r3, [r3, #20]
 8007a40:	029b      	lsls	r3, r3, #10
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	68fa      	ldr	r2, [r7, #12]
 8007a52:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	685a      	ldr	r2, [r3, #4]
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	621a      	str	r2, [r3, #32]
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	40012c00 	.word	0x40012c00
 8007a74:	40013400 	.word	0x40013400
 8007a78:	40014000 	.word	0x40014000
 8007a7c:	40014400 	.word	0x40014400
 8007a80:	40014800 	.word	0x40014800

08007a84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6a1b      	ldr	r3, [r3, #32]
 8007a94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6a1b      	ldr	r3, [r3, #32]
 8007a9a:	f023 0201 	bic.w	r2, r3, #1
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007aa8:	693b      	ldr	r3, [r7, #16]
 8007aaa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007aae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	693a      	ldr	r2, [r7, #16]
 8007ab6:	4313      	orrs	r3, r2
 8007ab8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f023 030a 	bic.w	r3, r3, #10
 8007ac0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	621a      	str	r2, [r3, #32]
}
 8007ad6:	bf00      	nop
 8007ad8:	371c      	adds	r7, #28
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b087      	sub	sp, #28
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	60b9      	str	r1, [r7, #8]
 8007aec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	f023 0210 	bic.w	r2, r3, #16
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	031b      	lsls	r3, r3, #12
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	011b      	lsls	r3, r3, #4
 8007b24:	697a      	ldr	r2, [r7, #20]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	697a      	ldr	r2, [r7, #20]
 8007b34:	621a      	str	r2, [r3, #32]
}
 8007b36:	bf00      	nop
 8007b38:	371c      	adds	r7, #28
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b085      	sub	sp, #20
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
 8007b4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	f043 0307 	orr.w	r3, r3, #7
 8007b64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	609a      	str	r2, [r3, #8]
}
 8007b6c:	bf00      	nop
 8007b6e:	3714      	adds	r7, #20
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
 8007b84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	021a      	lsls	r2, r3, #8
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	431a      	orrs	r2, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	609a      	str	r2, [r3, #8]
}
 8007bac:	bf00      	nop
 8007bae:	371c      	adds	r7, #28
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	f003 031f 	and.w	r3, r3, #31
 8007bca:	2201      	movs	r2, #1
 8007bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6a1a      	ldr	r2, [r3, #32]
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	43db      	mvns	r3, r3
 8007bda:	401a      	ands	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6a1a      	ldr	r2, [r3, #32]
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	f003 031f 	and.w	r3, r3, #31
 8007bea:	6879      	ldr	r1, [r7, #4]
 8007bec:	fa01 f303 	lsl.w	r3, r1, r3
 8007bf0:	431a      	orrs	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	621a      	str	r2, [r3, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
	...

08007c04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d101      	bne.n	8007c1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e068      	b.n	8007cee <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2202      	movs	r2, #2
 8007c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a2e      	ldr	r2, [pc, #184]	; (8007cfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d004      	beq.n	8007c50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a2d      	ldr	r2, [pc, #180]	; (8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d108      	bne.n	8007c62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c68:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68fa      	ldr	r2, [r7, #12]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a1e      	ldr	r2, [pc, #120]	; (8007cfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d01d      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c8e:	d018      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a1b      	ldr	r2, [pc, #108]	; (8007d04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d013      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4a1a      	ldr	r2, [pc, #104]	; (8007d08 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d00e      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a18      	ldr	r2, [pc, #96]	; (8007d0c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d009      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a13      	ldr	r2, [pc, #76]	; (8007d00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d004      	beq.n	8007cc2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a14      	ldr	r2, [pc, #80]	; (8007d10 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d10c      	bne.n	8007cdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68ba      	ldr	r2, [r7, #8]
 8007cda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	3714      	adds	r7, #20
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	40012c00 	.word	0x40012c00
 8007d00:	40013400 	.word	0x40013400
 8007d04:	40000400 	.word	0x40000400
 8007d08:	40000800 	.word	0x40000800
 8007d0c:	40000c00 	.word	0x40000c00
 8007d10:	40014000 	.word	0x40014000

08007d14 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b082      	sub	sp, #8
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e040      	b.n	8007de4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d106      	bne.n	8007d78 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7fb f828 	bl	8002dc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2224      	movs	r2, #36	; 0x24
 8007d7c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f022 0201 	bic.w	r2, r2, #1
 8007d8c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d002      	beq.n	8007d9c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 fc34 	bl	8008604 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 f979 	bl	8008094 <UART_SetConfig>
 8007da2:	4603      	mov	r3, r0
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d101      	bne.n	8007dac <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e01b      	b.n	8007de4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685a      	ldr	r2, [r3, #4]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007dba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	689a      	ldr	r2, [r3, #8]
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007dca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f042 0201 	orr.w	r2, r2, #1
 8007dda:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 fcb3 	bl	8008748 <UART_CheckIdleState>
 8007de2:	4603      	mov	r3, r0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b08a      	sub	sp, #40	; 0x28
 8007df0:	af02      	add	r7, sp, #8
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	603b      	str	r3, [r7, #0]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e00:	2b20      	cmp	r3, #32
 8007e02:	d178      	bne.n	8007ef6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d002      	beq.n	8007e10 <HAL_UART_Transmit+0x24>
 8007e0a:	88fb      	ldrh	r3, [r7, #6]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e071      	b.n	8007ef8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2221      	movs	r2, #33	; 0x21
 8007e20:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e22:	f7fb fa01 	bl	8003228 <HAL_GetTick>
 8007e26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	88fa      	ldrh	r2, [r7, #6]
 8007e2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	88fa      	ldrh	r2, [r7, #6]
 8007e34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e40:	d108      	bne.n	8007e54 <HAL_UART_Transmit+0x68>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	691b      	ldr	r3, [r3, #16]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d104      	bne.n	8007e54 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	61bb      	str	r3, [r7, #24]
 8007e52:	e003      	b.n	8007e5c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007e5c:	e030      	b.n	8007ec0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2200      	movs	r2, #0
 8007e66:	2180      	movs	r1, #128	; 0x80
 8007e68:	68f8      	ldr	r0, [r7, #12]
 8007e6a:	f000 fd15 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d004      	beq.n	8007e7e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2220      	movs	r2, #32
 8007e78:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e03c      	b.n	8007ef8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10b      	bne.n	8007e9c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e84:	69bb      	ldr	r3, [r7, #24]
 8007e86:	881a      	ldrh	r2, [r3, #0]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e90:	b292      	uxth	r2, r2
 8007e92:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	3302      	adds	r3, #2
 8007e98:	61bb      	str	r3, [r7, #24]
 8007e9a:	e008      	b.n	8007eae <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e9c:	69fb      	ldr	r3, [r7, #28]
 8007e9e:	781a      	ldrb	r2, [r3, #0]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	b292      	uxth	r2, r2
 8007ea6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	3b01      	subs	r3, #1
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d1c8      	bne.n	8007e5e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	9300      	str	r3, [sp, #0]
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	2140      	movs	r1, #64	; 0x40
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f000 fcde 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d004      	beq.n	8007eec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2220      	movs	r2, #32
 8007ee6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e005      	b.n	8007ef8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2220      	movs	r2, #32
 8007ef0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e000      	b.n	8007ef8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007ef6:	2302      	movs	r3, #2
  }
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3720      	adds	r7, #32
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b08a      	sub	sp, #40	; 0x28
 8007f04:	af02      	add	r7, sp, #8
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	603b      	str	r3, [r7, #0]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f16:	2b20      	cmp	r3, #32
 8007f18:	f040 80b6 	bne.w	8008088 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <HAL_UART_Receive+0x28>
 8007f22:	88fb      	ldrh	r3, [r7, #6]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d101      	bne.n	8007f2c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e0ae      	b.n	800808a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2222      	movs	r2, #34	; 0x22
 8007f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f42:	f7fb f971 	bl	8003228 <HAL_GetTick>
 8007f46:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	88fa      	ldrh	r2, [r7, #6]
 8007f4c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	88fa      	ldrh	r2, [r7, #6]
 8007f54:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	689b      	ldr	r3, [r3, #8]
 8007f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f60:	d10e      	bne.n	8007f80 <HAL_UART_Receive+0x80>
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d105      	bne.n	8007f76 <HAL_UART_Receive+0x76>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007f70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f74:	e02d      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	22ff      	movs	r2, #255	; 0xff
 8007f7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f7e:	e028      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10d      	bne.n	8007fa4 <HAL_UART_Receive+0xa4>
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	691b      	ldr	r3, [r3, #16]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <HAL_UART_Receive+0x9a>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	22ff      	movs	r2, #255	; 0xff
 8007f94:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007f98:	e01b      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	227f      	movs	r2, #127	; 0x7f
 8007f9e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fa2:	e016      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007fac:	d10d      	bne.n	8007fca <HAL_UART_Receive+0xca>
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d104      	bne.n	8007fc0 <HAL_UART_Receive+0xc0>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	227f      	movs	r2, #127	; 0x7f
 8007fba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fbe:	e008      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	223f      	movs	r2, #63	; 0x3f
 8007fc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007fc8:	e003      	b.n	8007fd2 <HAL_UART_Receive+0xd2>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007fd8:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fe2:	d108      	bne.n	8007ff6 <HAL_UART_Receive+0xf6>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	691b      	ldr	r3, [r3, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d104      	bne.n	8007ff6 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8007fec:	2300      	movs	r3, #0
 8007fee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	61bb      	str	r3, [r7, #24]
 8007ff4:	e003      	b.n	8007ffe <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007ffe:	e037      	b.n	8008070 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	2200      	movs	r2, #0
 8008008:	2120      	movs	r1, #32
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 fc44 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d005      	beq.n	8008022 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2220      	movs	r2, #32
 800801a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800801e:	2303      	movs	r3, #3
 8008020:	e033      	b.n	800808a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10c      	bne.n	8008042 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800802e:	b29a      	uxth	r2, r3
 8008030:	8a7b      	ldrh	r3, [r7, #18]
 8008032:	4013      	ands	r3, r2
 8008034:	b29a      	uxth	r2, r3
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	3302      	adds	r3, #2
 800803e:	61bb      	str	r3, [r7, #24]
 8008040:	e00d      	b.n	800805e <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008048:	b29b      	uxth	r3, r3
 800804a:	b2da      	uxtb	r2, r3
 800804c:	8a7b      	ldrh	r3, [r7, #18]
 800804e:	b2db      	uxtb	r3, r3
 8008050:	4013      	ands	r3, r2
 8008052:	b2da      	uxtb	r2, r3
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	3301      	adds	r3, #1
 800805c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008064:	b29b      	uxth	r3, r3
 8008066:	3b01      	subs	r3, #1
 8008068:	b29a      	uxth	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008076:	b29b      	uxth	r3, r3
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1c1      	bne.n	8008000 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2220      	movs	r2, #32
 8008080:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8008084:	2300      	movs	r3, #0
 8008086:	e000      	b.n	800808a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8008088:	2302      	movs	r3, #2
  }
}
 800808a:	4618      	mov	r0, r3
 800808c:	3720      	adds	r7, #32
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008094:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008098:	b08a      	sub	sp, #40	; 0x28
 800809a:	af00      	add	r7, sp, #0
 800809c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800809e:	2300      	movs	r3, #0
 80080a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	689a      	ldr	r2, [r3, #8]
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	691b      	ldr	r3, [r3, #16]
 80080ac:	431a      	orrs	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	695b      	ldr	r3, [r3, #20]
 80080b2:	431a      	orrs	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	69db      	ldr	r3, [r3, #28]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681a      	ldr	r2, [r3, #0]
 80080c2:	4ba4      	ldr	r3, [pc, #656]	; (8008354 <UART_SetConfig+0x2c0>)
 80080c4:	4013      	ands	r3, r2
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	6812      	ldr	r2, [r2, #0]
 80080ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080cc:	430b      	orrs	r3, r1
 80080ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	68da      	ldr	r2, [r3, #12]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a99      	ldr	r2, [pc, #612]	; (8008358 <UART_SetConfig+0x2c4>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d004      	beq.n	8008100 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080fc:	4313      	orrs	r3, r2
 80080fe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008110:	430a      	orrs	r2, r1
 8008112:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a90      	ldr	r2, [pc, #576]	; (800835c <UART_SetConfig+0x2c8>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d126      	bne.n	800816c <UART_SetConfig+0xd8>
 800811e:	4b90      	ldr	r3, [pc, #576]	; (8008360 <UART_SetConfig+0x2cc>)
 8008120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008124:	f003 0303 	and.w	r3, r3, #3
 8008128:	2b03      	cmp	r3, #3
 800812a:	d81b      	bhi.n	8008164 <UART_SetConfig+0xd0>
 800812c:	a201      	add	r2, pc, #4	; (adr r2, 8008134 <UART_SetConfig+0xa0>)
 800812e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008132:	bf00      	nop
 8008134:	08008145 	.word	0x08008145
 8008138:	08008155 	.word	0x08008155
 800813c:	0800814d 	.word	0x0800814d
 8008140:	0800815d 	.word	0x0800815d
 8008144:	2301      	movs	r3, #1
 8008146:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800814a:	e116      	b.n	800837a <UART_SetConfig+0x2e6>
 800814c:	2302      	movs	r3, #2
 800814e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008152:	e112      	b.n	800837a <UART_SetConfig+0x2e6>
 8008154:	2304      	movs	r3, #4
 8008156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800815a:	e10e      	b.n	800837a <UART_SetConfig+0x2e6>
 800815c:	2308      	movs	r3, #8
 800815e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008162:	e10a      	b.n	800837a <UART_SetConfig+0x2e6>
 8008164:	2310      	movs	r3, #16
 8008166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800816a:	e106      	b.n	800837a <UART_SetConfig+0x2e6>
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a7c      	ldr	r2, [pc, #496]	; (8008364 <UART_SetConfig+0x2d0>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d138      	bne.n	80081e8 <UART_SetConfig+0x154>
 8008176:	4b7a      	ldr	r3, [pc, #488]	; (8008360 <UART_SetConfig+0x2cc>)
 8008178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800817c:	f003 030c 	and.w	r3, r3, #12
 8008180:	2b0c      	cmp	r3, #12
 8008182:	d82d      	bhi.n	80081e0 <UART_SetConfig+0x14c>
 8008184:	a201      	add	r2, pc, #4	; (adr r2, 800818c <UART_SetConfig+0xf8>)
 8008186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818a:	bf00      	nop
 800818c:	080081c1 	.word	0x080081c1
 8008190:	080081e1 	.word	0x080081e1
 8008194:	080081e1 	.word	0x080081e1
 8008198:	080081e1 	.word	0x080081e1
 800819c:	080081d1 	.word	0x080081d1
 80081a0:	080081e1 	.word	0x080081e1
 80081a4:	080081e1 	.word	0x080081e1
 80081a8:	080081e1 	.word	0x080081e1
 80081ac:	080081c9 	.word	0x080081c9
 80081b0:	080081e1 	.word	0x080081e1
 80081b4:	080081e1 	.word	0x080081e1
 80081b8:	080081e1 	.word	0x080081e1
 80081bc:	080081d9 	.word	0x080081d9
 80081c0:	2300      	movs	r3, #0
 80081c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081c6:	e0d8      	b.n	800837a <UART_SetConfig+0x2e6>
 80081c8:	2302      	movs	r3, #2
 80081ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081ce:	e0d4      	b.n	800837a <UART_SetConfig+0x2e6>
 80081d0:	2304      	movs	r3, #4
 80081d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081d6:	e0d0      	b.n	800837a <UART_SetConfig+0x2e6>
 80081d8:	2308      	movs	r3, #8
 80081da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081de:	e0cc      	b.n	800837a <UART_SetConfig+0x2e6>
 80081e0:	2310      	movs	r3, #16
 80081e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081e6:	e0c8      	b.n	800837a <UART_SetConfig+0x2e6>
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a5e      	ldr	r2, [pc, #376]	; (8008368 <UART_SetConfig+0x2d4>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d125      	bne.n	800823e <UART_SetConfig+0x1aa>
 80081f2:	4b5b      	ldr	r3, [pc, #364]	; (8008360 <UART_SetConfig+0x2cc>)
 80081f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80081fc:	2b30      	cmp	r3, #48	; 0x30
 80081fe:	d016      	beq.n	800822e <UART_SetConfig+0x19a>
 8008200:	2b30      	cmp	r3, #48	; 0x30
 8008202:	d818      	bhi.n	8008236 <UART_SetConfig+0x1a2>
 8008204:	2b20      	cmp	r3, #32
 8008206:	d00a      	beq.n	800821e <UART_SetConfig+0x18a>
 8008208:	2b20      	cmp	r3, #32
 800820a:	d814      	bhi.n	8008236 <UART_SetConfig+0x1a2>
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <UART_SetConfig+0x182>
 8008210:	2b10      	cmp	r3, #16
 8008212:	d008      	beq.n	8008226 <UART_SetConfig+0x192>
 8008214:	e00f      	b.n	8008236 <UART_SetConfig+0x1a2>
 8008216:	2300      	movs	r3, #0
 8008218:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800821c:	e0ad      	b.n	800837a <UART_SetConfig+0x2e6>
 800821e:	2302      	movs	r3, #2
 8008220:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008224:	e0a9      	b.n	800837a <UART_SetConfig+0x2e6>
 8008226:	2304      	movs	r3, #4
 8008228:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800822c:	e0a5      	b.n	800837a <UART_SetConfig+0x2e6>
 800822e:	2308      	movs	r3, #8
 8008230:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008234:	e0a1      	b.n	800837a <UART_SetConfig+0x2e6>
 8008236:	2310      	movs	r3, #16
 8008238:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800823c:	e09d      	b.n	800837a <UART_SetConfig+0x2e6>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a4a      	ldr	r2, [pc, #296]	; (800836c <UART_SetConfig+0x2d8>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d125      	bne.n	8008294 <UART_SetConfig+0x200>
 8008248:	4b45      	ldr	r3, [pc, #276]	; (8008360 <UART_SetConfig+0x2cc>)
 800824a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800824e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008252:	2bc0      	cmp	r3, #192	; 0xc0
 8008254:	d016      	beq.n	8008284 <UART_SetConfig+0x1f0>
 8008256:	2bc0      	cmp	r3, #192	; 0xc0
 8008258:	d818      	bhi.n	800828c <UART_SetConfig+0x1f8>
 800825a:	2b80      	cmp	r3, #128	; 0x80
 800825c:	d00a      	beq.n	8008274 <UART_SetConfig+0x1e0>
 800825e:	2b80      	cmp	r3, #128	; 0x80
 8008260:	d814      	bhi.n	800828c <UART_SetConfig+0x1f8>
 8008262:	2b00      	cmp	r3, #0
 8008264:	d002      	beq.n	800826c <UART_SetConfig+0x1d8>
 8008266:	2b40      	cmp	r3, #64	; 0x40
 8008268:	d008      	beq.n	800827c <UART_SetConfig+0x1e8>
 800826a:	e00f      	b.n	800828c <UART_SetConfig+0x1f8>
 800826c:	2300      	movs	r3, #0
 800826e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008272:	e082      	b.n	800837a <UART_SetConfig+0x2e6>
 8008274:	2302      	movs	r3, #2
 8008276:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800827a:	e07e      	b.n	800837a <UART_SetConfig+0x2e6>
 800827c:	2304      	movs	r3, #4
 800827e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008282:	e07a      	b.n	800837a <UART_SetConfig+0x2e6>
 8008284:	2308      	movs	r3, #8
 8008286:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800828a:	e076      	b.n	800837a <UART_SetConfig+0x2e6>
 800828c:	2310      	movs	r3, #16
 800828e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008292:	e072      	b.n	800837a <UART_SetConfig+0x2e6>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a35      	ldr	r2, [pc, #212]	; (8008370 <UART_SetConfig+0x2dc>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d12a      	bne.n	80082f4 <UART_SetConfig+0x260>
 800829e:	4b30      	ldr	r3, [pc, #192]	; (8008360 <UART_SetConfig+0x2cc>)
 80082a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082ac:	d01a      	beq.n	80082e4 <UART_SetConfig+0x250>
 80082ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082b2:	d81b      	bhi.n	80082ec <UART_SetConfig+0x258>
 80082b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082b8:	d00c      	beq.n	80082d4 <UART_SetConfig+0x240>
 80082ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082be:	d815      	bhi.n	80082ec <UART_SetConfig+0x258>
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d003      	beq.n	80082cc <UART_SetConfig+0x238>
 80082c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082c8:	d008      	beq.n	80082dc <UART_SetConfig+0x248>
 80082ca:	e00f      	b.n	80082ec <UART_SetConfig+0x258>
 80082cc:	2300      	movs	r3, #0
 80082ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082d2:	e052      	b.n	800837a <UART_SetConfig+0x2e6>
 80082d4:	2302      	movs	r3, #2
 80082d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082da:	e04e      	b.n	800837a <UART_SetConfig+0x2e6>
 80082dc:	2304      	movs	r3, #4
 80082de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082e2:	e04a      	b.n	800837a <UART_SetConfig+0x2e6>
 80082e4:	2308      	movs	r3, #8
 80082e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082ea:	e046      	b.n	800837a <UART_SetConfig+0x2e6>
 80082ec:	2310      	movs	r3, #16
 80082ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082f2:	e042      	b.n	800837a <UART_SetConfig+0x2e6>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a17      	ldr	r2, [pc, #92]	; (8008358 <UART_SetConfig+0x2c4>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d13a      	bne.n	8008374 <UART_SetConfig+0x2e0>
 80082fe:	4b18      	ldr	r3, [pc, #96]	; (8008360 <UART_SetConfig+0x2cc>)
 8008300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008304:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008308:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800830c:	d01a      	beq.n	8008344 <UART_SetConfig+0x2b0>
 800830e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008312:	d81b      	bhi.n	800834c <UART_SetConfig+0x2b8>
 8008314:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008318:	d00c      	beq.n	8008334 <UART_SetConfig+0x2a0>
 800831a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800831e:	d815      	bhi.n	800834c <UART_SetConfig+0x2b8>
 8008320:	2b00      	cmp	r3, #0
 8008322:	d003      	beq.n	800832c <UART_SetConfig+0x298>
 8008324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008328:	d008      	beq.n	800833c <UART_SetConfig+0x2a8>
 800832a:	e00f      	b.n	800834c <UART_SetConfig+0x2b8>
 800832c:	2300      	movs	r3, #0
 800832e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008332:	e022      	b.n	800837a <UART_SetConfig+0x2e6>
 8008334:	2302      	movs	r3, #2
 8008336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800833a:	e01e      	b.n	800837a <UART_SetConfig+0x2e6>
 800833c:	2304      	movs	r3, #4
 800833e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008342:	e01a      	b.n	800837a <UART_SetConfig+0x2e6>
 8008344:	2308      	movs	r3, #8
 8008346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800834a:	e016      	b.n	800837a <UART_SetConfig+0x2e6>
 800834c:	2310      	movs	r3, #16
 800834e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008352:	e012      	b.n	800837a <UART_SetConfig+0x2e6>
 8008354:	efff69f3 	.word	0xefff69f3
 8008358:	40008000 	.word	0x40008000
 800835c:	40013800 	.word	0x40013800
 8008360:	40021000 	.word	0x40021000
 8008364:	40004400 	.word	0x40004400
 8008368:	40004800 	.word	0x40004800
 800836c:	40004c00 	.word	0x40004c00
 8008370:	40005000 	.word	0x40005000
 8008374:	2310      	movs	r3, #16
 8008376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	4a9f      	ldr	r2, [pc, #636]	; (80085fc <UART_SetConfig+0x568>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d17a      	bne.n	800847a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008384:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008388:	2b08      	cmp	r3, #8
 800838a:	d824      	bhi.n	80083d6 <UART_SetConfig+0x342>
 800838c:	a201      	add	r2, pc, #4	; (adr r2, 8008394 <UART_SetConfig+0x300>)
 800838e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008392:	bf00      	nop
 8008394:	080083b9 	.word	0x080083b9
 8008398:	080083d7 	.word	0x080083d7
 800839c:	080083c1 	.word	0x080083c1
 80083a0:	080083d7 	.word	0x080083d7
 80083a4:	080083c7 	.word	0x080083c7
 80083a8:	080083d7 	.word	0x080083d7
 80083ac:	080083d7 	.word	0x080083d7
 80083b0:	080083d7 	.word	0x080083d7
 80083b4:	080083cf 	.word	0x080083cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083b8:	f7fc fd76 	bl	8004ea8 <HAL_RCC_GetPCLK1Freq>
 80083bc:	61f8      	str	r0, [r7, #28]
        break;
 80083be:	e010      	b.n	80083e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083c0:	4b8f      	ldr	r3, [pc, #572]	; (8008600 <UART_SetConfig+0x56c>)
 80083c2:	61fb      	str	r3, [r7, #28]
        break;
 80083c4:	e00d      	b.n	80083e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083c6:	f7fc fcd7 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 80083ca:	61f8      	str	r0, [r7, #28]
        break;
 80083cc:	e009      	b.n	80083e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083d2:	61fb      	str	r3, [r7, #28]
        break;
 80083d4:	e005      	b.n	80083e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80083d6:	2300      	movs	r3, #0
 80083d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80083e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80083e2:	69fb      	ldr	r3, [r7, #28]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	f000 80fb 	beq.w	80085e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	4613      	mov	r3, r2
 80083f0:	005b      	lsls	r3, r3, #1
 80083f2:	4413      	add	r3, r2
 80083f4:	69fa      	ldr	r2, [r7, #28]
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d305      	bcc.n	8008406 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008400:	69fa      	ldr	r2, [r7, #28]
 8008402:	429a      	cmp	r2, r3
 8008404:	d903      	bls.n	800840e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800840c:	e0e8      	b.n	80085e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	2200      	movs	r2, #0
 8008412:	461c      	mov	r4, r3
 8008414:	4615      	mov	r5, r2
 8008416:	f04f 0200 	mov.w	r2, #0
 800841a:	f04f 0300 	mov.w	r3, #0
 800841e:	022b      	lsls	r3, r5, #8
 8008420:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008424:	0222      	lsls	r2, r4, #8
 8008426:	68f9      	ldr	r1, [r7, #12]
 8008428:	6849      	ldr	r1, [r1, #4]
 800842a:	0849      	lsrs	r1, r1, #1
 800842c:	2000      	movs	r0, #0
 800842e:	4688      	mov	r8, r1
 8008430:	4681      	mov	r9, r0
 8008432:	eb12 0a08 	adds.w	sl, r2, r8
 8008436:	eb43 0b09 	adc.w	fp, r3, r9
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	603b      	str	r3, [r7, #0]
 8008442:	607a      	str	r2, [r7, #4]
 8008444:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008448:	4650      	mov	r0, sl
 800844a:	4659      	mov	r1, fp
 800844c:	f7f8 fb66 	bl	8000b1c <__aeabi_uldivmod>
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	4613      	mov	r3, r2
 8008456:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800845e:	d308      	bcc.n	8008472 <UART_SetConfig+0x3de>
 8008460:	69bb      	ldr	r3, [r7, #24]
 8008462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008466:	d204      	bcs.n	8008472 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	69ba      	ldr	r2, [r7, #24]
 800846e:	60da      	str	r2, [r3, #12]
 8008470:	e0b6      	b.n	80085e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008478:	e0b2      	b.n	80085e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	69db      	ldr	r3, [r3, #28]
 800847e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008482:	d15e      	bne.n	8008542 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008484:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008488:	2b08      	cmp	r3, #8
 800848a:	d828      	bhi.n	80084de <UART_SetConfig+0x44a>
 800848c:	a201      	add	r2, pc, #4	; (adr r2, 8008494 <UART_SetConfig+0x400>)
 800848e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008492:	bf00      	nop
 8008494:	080084b9 	.word	0x080084b9
 8008498:	080084c1 	.word	0x080084c1
 800849c:	080084c9 	.word	0x080084c9
 80084a0:	080084df 	.word	0x080084df
 80084a4:	080084cf 	.word	0x080084cf
 80084a8:	080084df 	.word	0x080084df
 80084ac:	080084df 	.word	0x080084df
 80084b0:	080084df 	.word	0x080084df
 80084b4:	080084d7 	.word	0x080084d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084b8:	f7fc fcf6 	bl	8004ea8 <HAL_RCC_GetPCLK1Freq>
 80084bc:	61f8      	str	r0, [r7, #28]
        break;
 80084be:	e014      	b.n	80084ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084c0:	f7fc fd08 	bl	8004ed4 <HAL_RCC_GetPCLK2Freq>
 80084c4:	61f8      	str	r0, [r7, #28]
        break;
 80084c6:	e010      	b.n	80084ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084c8:	4b4d      	ldr	r3, [pc, #308]	; (8008600 <UART_SetConfig+0x56c>)
 80084ca:	61fb      	str	r3, [r7, #28]
        break;
 80084cc:	e00d      	b.n	80084ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084ce:	f7fc fc53 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 80084d2:	61f8      	str	r0, [r7, #28]
        break;
 80084d4:	e009      	b.n	80084ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084da:	61fb      	str	r3, [r7, #28]
        break;
 80084dc:	e005      	b.n	80084ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80084de:	2300      	movs	r3, #0
 80084e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80084e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084ea:	69fb      	ldr	r3, [r7, #28]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d077      	beq.n	80085e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80084f0:	69fb      	ldr	r3, [r7, #28]
 80084f2:	005a      	lsls	r2, r3, #1
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	085b      	lsrs	r3, r3, #1
 80084fa:	441a      	add	r2, r3
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	fbb2 f3f3 	udiv	r3, r2, r3
 8008504:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	2b0f      	cmp	r3, #15
 800850a:	d916      	bls.n	800853a <UART_SetConfig+0x4a6>
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008512:	d212      	bcs.n	800853a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	b29b      	uxth	r3, r3
 8008518:	f023 030f 	bic.w	r3, r3, #15
 800851c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	085b      	lsrs	r3, r3, #1
 8008522:	b29b      	uxth	r3, r3
 8008524:	f003 0307 	and.w	r3, r3, #7
 8008528:	b29a      	uxth	r2, r3
 800852a:	8afb      	ldrh	r3, [r7, #22]
 800852c:	4313      	orrs	r3, r2
 800852e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	8afa      	ldrh	r2, [r7, #22]
 8008536:	60da      	str	r2, [r3, #12]
 8008538:	e052      	b.n	80085e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008540:	e04e      	b.n	80085e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008542:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008546:	2b08      	cmp	r3, #8
 8008548:	d827      	bhi.n	800859a <UART_SetConfig+0x506>
 800854a:	a201      	add	r2, pc, #4	; (adr r2, 8008550 <UART_SetConfig+0x4bc>)
 800854c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008550:	08008575 	.word	0x08008575
 8008554:	0800857d 	.word	0x0800857d
 8008558:	08008585 	.word	0x08008585
 800855c:	0800859b 	.word	0x0800859b
 8008560:	0800858b 	.word	0x0800858b
 8008564:	0800859b 	.word	0x0800859b
 8008568:	0800859b 	.word	0x0800859b
 800856c:	0800859b 	.word	0x0800859b
 8008570:	08008593 	.word	0x08008593
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008574:	f7fc fc98 	bl	8004ea8 <HAL_RCC_GetPCLK1Freq>
 8008578:	61f8      	str	r0, [r7, #28]
        break;
 800857a:	e014      	b.n	80085a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800857c:	f7fc fcaa 	bl	8004ed4 <HAL_RCC_GetPCLK2Freq>
 8008580:	61f8      	str	r0, [r7, #28]
        break;
 8008582:	e010      	b.n	80085a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008584:	4b1e      	ldr	r3, [pc, #120]	; (8008600 <UART_SetConfig+0x56c>)
 8008586:	61fb      	str	r3, [r7, #28]
        break;
 8008588:	e00d      	b.n	80085a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800858a:	f7fc fbf5 	bl	8004d78 <HAL_RCC_GetSysClockFreq>
 800858e:	61f8      	str	r0, [r7, #28]
        break;
 8008590:	e009      	b.n	80085a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008596:	61fb      	str	r3, [r7, #28]
        break;
 8008598:	e005      	b.n	80085a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800859a:	2300      	movs	r3, #0
 800859c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80085a4:	bf00      	nop
    }

    if (pclk != 0U)
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d019      	beq.n	80085e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	085a      	lsrs	r2, r3, #1
 80085b2:	69fb      	ldr	r3, [r7, #28]
 80085b4:	441a      	add	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80085be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	2b0f      	cmp	r3, #15
 80085c4:	d909      	bls.n	80085da <UART_SetConfig+0x546>
 80085c6:	69bb      	ldr	r3, [r7, #24]
 80085c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085cc:	d205      	bcs.n	80085da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	60da      	str	r2, [r3, #12]
 80085d8:	e002      	b.n	80085e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2200      	movs	r2, #0
 80085ea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80085ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3728      	adds	r7, #40	; 0x28
 80085f4:	46bd      	mov	sp, r7
 80085f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085fa:	bf00      	nop
 80085fc:	40008000 	.word	0x40008000
 8008600:	00f42400 	.word	0x00f42400

08008604 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008610:	f003 0308 	and.w	r3, r3, #8
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00a      	beq.n	800862e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	430a      	orrs	r2, r1
 800862c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	2b00      	cmp	r3, #0
 8008638:	d00a      	beq.n	8008650 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	430a      	orrs	r2, r1
 800864e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008654:	f003 0302 	and.w	r3, r3, #2
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00a      	beq.n	8008672 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	430a      	orrs	r2, r1
 8008670:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008676:	f003 0304 	and.w	r3, r3, #4
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00a      	beq.n	8008694 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	430a      	orrs	r2, r1
 8008692:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008698:	f003 0310 	and.w	r3, r3, #16
 800869c:	2b00      	cmp	r3, #0
 800869e:	d00a      	beq.n	80086b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ba:	f003 0320 	and.w	r3, r3, #32
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00a      	beq.n	80086d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	430a      	orrs	r2, r1
 80086d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d01a      	beq.n	800871a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008702:	d10a      	bne.n	800871a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	685b      	ldr	r3, [r3, #4]
 800870a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	430a      	orrs	r2, r1
 8008718:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00a      	beq.n	800873c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	430a      	orrs	r2, r1
 800873a:	605a      	str	r2, [r3, #4]
  }
}
 800873c:	bf00      	nop
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b098      	sub	sp, #96	; 0x60
 800874c:	af02      	add	r7, sp, #8
 800874e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008758:	f7fa fd66 	bl	8003228 <HAL_GetTick>
 800875c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 0308 	and.w	r3, r3, #8
 8008768:	2b08      	cmp	r3, #8
 800876a:	d12e      	bne.n	80087ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800876c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008774:	2200      	movs	r2, #0
 8008776:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f88c 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 8008780:	4603      	mov	r3, r0
 8008782:	2b00      	cmp	r3, #0
 8008784:	d021      	beq.n	80087ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800878e:	e853 3f00 	ldrex	r3, [r3]
 8008792:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008796:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800879a:	653b      	str	r3, [r7, #80]	; 0x50
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	461a      	mov	r2, r3
 80087a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087a4:	647b      	str	r3, [r7, #68]	; 0x44
 80087a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087ac:	e841 2300 	strex	r3, r2, [r1]
 80087b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1e6      	bne.n	8008786 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2220      	movs	r2, #32
 80087bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087c6:	2303      	movs	r3, #3
 80087c8:	e062      	b.n	8008890 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0304 	and.w	r3, r3, #4
 80087d4:	2b04      	cmp	r3, #4
 80087d6:	d149      	bne.n	800886c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087e0:	2200      	movs	r2, #0
 80087e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f856 	bl	8008898 <UART_WaitOnFlagUntilTimeout>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d03c      	beq.n	800886c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008800:	6a3b      	ldr	r3, [r7, #32]
 8008802:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008806:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	461a      	mov	r2, r3
 800880e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008810:	633b      	str	r3, [r7, #48]	; 0x30
 8008812:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800881e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e6      	bne.n	80087f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	3308      	adds	r3, #8
 800882a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	e853 3f00 	ldrex	r3, [r3]
 8008832:	60fb      	str	r3, [r7, #12]
   return(result);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0301 	bic.w	r3, r3, #1
 800883a:	64bb      	str	r3, [r7, #72]	; 0x48
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	3308      	adds	r3, #8
 8008842:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008844:	61fa      	str	r2, [r7, #28]
 8008846:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008848:	69b9      	ldr	r1, [r7, #24]
 800884a:	69fa      	ldr	r2, [r7, #28]
 800884c:	e841 2300 	strex	r3, r2, [r1]
 8008850:	617b      	str	r3, [r7, #20]
   return(result);
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d1e5      	bne.n	8008824 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2220      	movs	r2, #32
 800885c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008868:	2303      	movs	r3, #3
 800886a:	e011      	b.n	8008890 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2220      	movs	r2, #32
 8008870:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2220      	movs	r2, #32
 8008876:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3758      	adds	r7, #88	; 0x58
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	603b      	str	r3, [r7, #0]
 80088a4:	4613      	mov	r3, r2
 80088a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088a8:	e049      	b.n	800893e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088b0:	d045      	beq.n	800893e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088b2:	f7fa fcb9 	bl	8003228 <HAL_GetTick>
 80088b6:	4602      	mov	r2, r0
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	1ad3      	subs	r3, r2, r3
 80088bc:	69ba      	ldr	r2, [r7, #24]
 80088be:	429a      	cmp	r2, r3
 80088c0:	d302      	bcc.n	80088c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d101      	bne.n	80088cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e048      	b.n	800895e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0304 	and.w	r3, r3, #4
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d031      	beq.n	800893e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69db      	ldr	r3, [r3, #28]
 80088e0:	f003 0308 	and.w	r3, r3, #8
 80088e4:	2b08      	cmp	r3, #8
 80088e6:	d110      	bne.n	800890a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2208      	movs	r2, #8
 80088ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f000 f838 	bl	8008966 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2208      	movs	r2, #8
 80088fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e029      	b.n	800895e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	69db      	ldr	r3, [r3, #28]
 8008910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008914:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008918:	d111      	bne.n	800893e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008922:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008924:	68f8      	ldr	r0, [r7, #12]
 8008926:	f000 f81e 	bl	8008966 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2220      	movs	r2, #32
 800892e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2200      	movs	r2, #0
 8008936:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e00f      	b.n	800895e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69da      	ldr	r2, [r3, #28]
 8008944:	68bb      	ldr	r3, [r7, #8]
 8008946:	4013      	ands	r3, r2
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	429a      	cmp	r2, r3
 800894c:	bf0c      	ite	eq
 800894e:	2301      	moveq	r3, #1
 8008950:	2300      	movne	r3, #0
 8008952:	b2db      	uxtb	r3, r3
 8008954:	461a      	mov	r2, r3
 8008956:	79fb      	ldrb	r3, [r7, #7]
 8008958:	429a      	cmp	r2, r3
 800895a:	d0a6      	beq.n	80088aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008966:	b480      	push	{r7}
 8008968:	b095      	sub	sp, #84	; 0x54
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800897c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	461a      	mov	r2, r3
 800898a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800898c:	643b      	str	r3, [r7, #64]	; 0x40
 800898e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008992:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800899a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e6      	bne.n	800896e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3308      	adds	r3, #8
 80089a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	f023 0301 	bic.w	r3, r3, #1
 80089b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3308      	adds	r3, #8
 80089be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80089c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80089c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80089c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80089c8:	e841 2300 	strex	r3, r2, [r1]
 80089cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1e5      	bne.n	80089a0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d118      	bne.n	8008a0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	e853 3f00 	ldrex	r3, [r3]
 80089e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	f023 0310 	bic.w	r3, r3, #16
 80089f0:	647b      	str	r3, [r7, #68]	; 0x44
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	461a      	mov	r2, r3
 80089f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089fa:	61bb      	str	r3, [r7, #24]
 80089fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fe:	6979      	ldr	r1, [r7, #20]
 8008a00:	69ba      	ldr	r2, [r7, #24]
 8008a02:	e841 2300 	strex	r3, r2, [r1]
 8008a06:	613b      	str	r3, [r7, #16]
   return(result);
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1e6      	bne.n	80089dc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2220      	movs	r2, #32
 8008a12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008a22:	bf00      	nop
 8008a24:	3754      	adds	r7, #84	; 0x54
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr
	...

08008a30 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008a34:	4904      	ldr	r1, [pc, #16]	; (8008a48 <MX_FATFS_Init+0x18>)
 8008a36:	4805      	ldr	r0, [pc, #20]	; (8008a4c <MX_FATFS_Init+0x1c>)
 8008a38:	f002 ffa2 	bl	800b980 <FATFS_LinkDriver>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	461a      	mov	r2, r3
 8008a40:	4b03      	ldr	r3, [pc, #12]	; (8008a50 <MX_FATFS_Init+0x20>)
 8008a42:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008a44:	bf00      	nop
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	20000808 	.word	0x20000808
 8008a4c:	20000028 	.word	0x20000028
 8008a50:	20000804 	.word	0x20000804

08008a54 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008a54:	b480      	push	{r7}
 8008a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008a58:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr

08008a64 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8008a6e:	79fb      	ldrb	r3, [r7, #7]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f000 f9d3 	bl	8008e1c <USER_SPI_initialize>
 8008a76:	4603      	mov	r3, r0
    //Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END INIT */
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3708      	adds	r7, #8
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	4603      	mov	r3, r0
 8008a88:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8008a8a:	79fb      	ldrb	r3, [r7, #7]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f000 fab1 	bl	8008ff4 <USER_SPI_status>
 8008a92:	4603      	mov	r3, r0
	//Stat = STA_NOINIT;
    //return Stat;
  /* USER CODE END STATUS */
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3708      	adds	r7, #8
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b084      	sub	sp, #16
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60b9      	str	r1, [r7, #8]
 8008aa4:	607a      	str	r2, [r7, #4]
 8008aa6:	603b      	str	r3, [r7, #0]
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8008aac:	7bf8      	ldrb	r0, [r7, #15]
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	68b9      	ldr	r1, [r7, #8]
 8008ab4:	f000 fab4 	bl	8009020 <USER_SPI_read>
 8008ab8:	4603      	mov	r3, r0
    //return RES_OK;
  /* USER CODE END READ */
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}

08008ac2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]
 8008acc:	603b      	str	r3, [r7, #0]
 8008ace:	4603      	mov	r3, r0
 8008ad0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8008ad2:	7bf8      	ldrb	r0, [r7, #15]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	68b9      	ldr	r1, [r7, #8]
 8008ada:	f000 fb07 	bl	80090ec <USER_SPI_write>
 8008ade:	4603      	mov	r3, r0
    //return RES_OK;
  /* USER CODE END WRITE */
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b082      	sub	sp, #8
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	4603      	mov	r3, r0
 8008af0:	603a      	str	r2, [r7, #0]
 8008af2:	71fb      	strb	r3, [r7, #7]
 8008af4:	460b      	mov	r3, r1
 8008af6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8008af8:	79b9      	ldrb	r1, [r7, #6]
 8008afa:	79fb      	ldrb	r3, [r7, #7]
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	4618      	mov	r0, r3
 8008b00:	f000 fb70 	bl	80091e4 <USER_SPI_ioctl>
 8008b04:	4603      	mov	r3, r0
    //DRESULT res = RES_ERROR;
    //return res;
  /* USER CODE END IOCTL */
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3708      	adds	r7, #8
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
	...

08008b10 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008b18:	f7fa fb86 	bl	8003228 <HAL_GetTick>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	4a04      	ldr	r2, [pc, #16]	; (8008b30 <SPI_Timer_On+0x20>)
 8008b20:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8008b22:	4a04      	ldr	r2, [pc, #16]	; (8008b34 <SPI_Timer_On+0x24>)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6013      	str	r3, [r2, #0]
}
 8008b28:	bf00      	nop
 8008b2a:	3708      	adds	r7, #8
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	20000810 	.word	0x20000810
 8008b34:	20000814 	.word	0x20000814

08008b38 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8008b3c:	f7fa fb74 	bl	8003228 <HAL_GetTick>
 8008b40:	4602      	mov	r2, r0
 8008b42:	4b06      	ldr	r3, [pc, #24]	; (8008b5c <SPI_Timer_Status+0x24>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	1ad2      	subs	r2, r2, r3
 8008b48:	4b05      	ldr	r3, [pc, #20]	; (8008b60 <SPI_Timer_Status+0x28>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	bf34      	ite	cc
 8008b50:	2301      	movcc	r3, #1
 8008b52:	2300      	movcs	r3, #0
 8008b54:	b2db      	uxtb	r3, r3
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	20000810 	.word	0x20000810
 8008b60:	20000814 	.word	0x20000814

08008b64 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b086      	sub	sp, #24
 8008b68:	af02      	add	r7, sp, #8
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8008b6e:	f107 020f 	add.w	r2, r7, #15
 8008b72:	1df9      	adds	r1, r7, #7
 8008b74:	2332      	movs	r3, #50	; 0x32
 8008b76:	9300      	str	r3, [sp, #0]
 8008b78:	2301      	movs	r3, #1
 8008b7a:	4804      	ldr	r0, [pc, #16]	; (8008b8c <xchg_spi+0x28>)
 8008b7c:	f7fd fb64 	bl	8006248 <HAL_SPI_TransmitReceive>
    return rxDat;
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	2000063c 	.word	0x2000063c

08008b90 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8008b90:	b590      	push	{r4, r7, lr}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
 8008b9e:	e00a      	b.n	8008bb6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	18d4      	adds	r4, r2, r3
 8008ba6:	20ff      	movs	r0, #255	; 0xff
 8008ba8:	f7ff ffdc 	bl	8008b64 <xchg_spi>
 8008bac:	4603      	mov	r3, r0
 8008bae:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	60fb      	str	r3, [r7, #12]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	429a      	cmp	r2, r3
 8008bbc:	d3f0      	bcc.n	8008ba0 <rcvr_spi_multi+0x10>
	}
}
 8008bbe:	bf00      	nop
 8008bc0:	bf00      	nop
 8008bc2:	3714      	adds	r7, #20
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd90      	pop	{r4, r7, pc}

08008bc8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8008bda:	6879      	ldr	r1, [r7, #4]
 8008bdc:	4803      	ldr	r0, [pc, #12]	; (8008bec <xmit_spi_multi+0x24>)
 8008bde:	f7fd f887 	bl	8005cf0 <HAL_SPI_Transmit>
}
 8008be2:	bf00      	nop
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop
 8008bec:	2000063c 	.word	0x2000063c

08008bf0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b086      	sub	sp, #24
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008bf8:	f7fa fb16 	bl	8003228 <HAL_GetTick>
 8008bfc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008c02:	20ff      	movs	r0, #255	; 0xff
 8008c04:	f7ff ffae 	bl	8008b64 <xchg_spi>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008c0c:	7bfb      	ldrb	r3, [r7, #15]
 8008c0e:	2bff      	cmp	r3, #255	; 0xff
 8008c10:	d007      	beq.n	8008c22 <wait_ready+0x32>
 8008c12:	f7fa fb09 	bl	8003228 <HAL_GetTick>
 8008c16:	4602      	mov	r2, r0
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	1ad3      	subs	r3, r2, r3
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d8ef      	bhi.n	8008c02 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008c22:	7bfb      	ldrb	r3, [r7, #15]
 8008c24:	2bff      	cmp	r3, #255	; 0xff
 8008c26:	bf0c      	ite	eq
 8008c28:	2301      	moveq	r3, #1
 8008c2a:	2300      	movne	r3, #0
 8008c2c:	b2db      	uxtb	r3, r3
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3718      	adds	r7, #24
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
	...

08008c38 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	2102      	movs	r1, #2
 8008c40:	4803      	ldr	r0, [pc, #12]	; (8008c50 <despiselect+0x18>)
 8008c42:	f7fa fddd 	bl	8003800 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8008c46:	20ff      	movs	r0, #255	; 0xff
 8008c48:	f7ff ff8c 	bl	8008b64 <xchg_spi>

}
 8008c4c:	bf00      	nop
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	48000400 	.word	0x48000400

08008c54 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8008c58:	2200      	movs	r2, #0
 8008c5a:	2102      	movs	r1, #2
 8008c5c:	4809      	ldr	r0, [pc, #36]	; (8008c84 <spiselect+0x30>)
 8008c5e:	f7fa fdcf 	bl	8003800 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8008c62:	20ff      	movs	r0, #255	; 0xff
 8008c64:	f7ff ff7e 	bl	8008b64 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008c68:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008c6c:	f7ff ffc0 	bl	8008bf0 <wait_ready>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d001      	beq.n	8008c7a <spiselect+0x26>
 8008c76:	2301      	movs	r3, #1
 8008c78:	e002      	b.n	8008c80 <spiselect+0x2c>

	despiselect();
 8008c7a:	f7ff ffdd 	bl	8008c38 <despiselect>
	return 0;	/* Timeout */
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	48000400 	.word	0x48000400

08008c88 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
 8008c90:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8008c92:	20c8      	movs	r0, #200	; 0xc8
 8008c94:	f7ff ff3c 	bl	8008b10 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008c98:	20ff      	movs	r0, #255	; 0xff
 8008c9a:	f7ff ff63 	bl	8008b64 <xchg_spi>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8008ca2:	7bfb      	ldrb	r3, [r7, #15]
 8008ca4:	2bff      	cmp	r3, #255	; 0xff
 8008ca6:	d104      	bne.n	8008cb2 <rcvr_datablock+0x2a>
 8008ca8:	f7ff ff46 	bl	8008b38 <SPI_Timer_Status>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d1f2      	bne.n	8008c98 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8008cb2:	7bfb      	ldrb	r3, [r7, #15]
 8008cb4:	2bfe      	cmp	r3, #254	; 0xfe
 8008cb6:	d001      	beq.n	8008cbc <rcvr_datablock+0x34>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	e00a      	b.n	8008cd2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008cbc:	6839      	ldr	r1, [r7, #0]
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f7ff ff66 	bl	8008b90 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008cc4:	20ff      	movs	r0, #255	; 0xff
 8008cc6:	f7ff ff4d 	bl	8008b64 <xchg_spi>
 8008cca:	20ff      	movs	r0, #255	; 0xff
 8008ccc:	f7ff ff4a 	bl	8008b64 <xchg_spi>

	return 1;						/* Function succeeded */
 8008cd0:	2301      	movs	r3, #1
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b084      	sub	sp, #16
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008ce6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008cea:	f7ff ff81 	bl	8008bf0 <wait_ready>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d101      	bne.n	8008cf8 <xmit_datablock+0x1e>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	e01e      	b.n	8008d36 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008cf8:	78fb      	ldrb	r3, [r7, #3]
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7ff ff32 	bl	8008b64 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008d00:	78fb      	ldrb	r3, [r7, #3]
 8008d02:	2bfd      	cmp	r3, #253	; 0xfd
 8008d04:	d016      	beq.n	8008d34 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8008d06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f7ff ff5c 	bl	8008bc8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8008d10:	20ff      	movs	r0, #255	; 0xff
 8008d12:	f7ff ff27 	bl	8008b64 <xchg_spi>
 8008d16:	20ff      	movs	r0, #255	; 0xff
 8008d18:	f7ff ff24 	bl	8008b64 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8008d1c:	20ff      	movs	r0, #255	; 0xff
 8008d1e:	f7ff ff21 	bl	8008b64 <xchg_spi>
 8008d22:	4603      	mov	r3, r0
 8008d24:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8008d26:	7bfb      	ldrb	r3, [r7, #15]
 8008d28:	f003 031f 	and.w	r3, r3, #31
 8008d2c:	2b05      	cmp	r3, #5
 8008d2e:	d001      	beq.n	8008d34 <xmit_datablock+0x5a>
 8008d30:	2300      	movs	r3, #0
 8008d32:	e000      	b.n	8008d36 <xmit_datablock+0x5c>
	}
	return 1;
 8008d34:	2301      	movs	r3, #1
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bd80      	pop	{r7, pc}

08008d3e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8008d3e:	b580      	push	{r7, lr}
 8008d40:	b084      	sub	sp, #16
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	4603      	mov	r3, r0
 8008d46:	6039      	str	r1, [r7, #0]
 8008d48:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8008d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	da0e      	bge.n	8008d70 <send_cmd+0x32>
		cmd &= 0x7F;
 8008d52:	79fb      	ldrb	r3, [r7, #7]
 8008d54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d58:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	2037      	movs	r0, #55	; 0x37
 8008d5e:	f7ff ffee 	bl	8008d3e <send_cmd>
 8008d62:	4603      	mov	r3, r0
 8008d64:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d901      	bls.n	8008d70 <send_cmd+0x32>
 8008d6c:	7bbb      	ldrb	r3, [r7, #14]
 8008d6e:	e051      	b.n	8008e14 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008d70:	79fb      	ldrb	r3, [r7, #7]
 8008d72:	2b0c      	cmp	r3, #12
 8008d74:	d008      	beq.n	8008d88 <send_cmd+0x4a>
		despiselect();
 8008d76:	f7ff ff5f 	bl	8008c38 <despiselect>
		if (!spiselect()) return 0xFF;
 8008d7a:	f7ff ff6b 	bl	8008c54 <spiselect>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d101      	bne.n	8008d88 <send_cmd+0x4a>
 8008d84:	23ff      	movs	r3, #255	; 0xff
 8008d86:	e045      	b.n	8008e14 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008d88:	79fb      	ldrb	r3, [r7, #7]
 8008d8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	4618      	mov	r0, r3
 8008d92:	f7ff fee7 	bl	8008b64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	0e1b      	lsrs	r3, r3, #24
 8008d9a:	b2db      	uxtb	r3, r3
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7ff fee1 	bl	8008b64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	0c1b      	lsrs	r3, r3, #16
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	4618      	mov	r0, r3
 8008daa:	f7ff fedb 	bl	8008b64 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	0a1b      	lsrs	r3, r3, #8
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7ff fed5 	bl	8008b64 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7ff fed0 	bl	8008b64 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008dc8:	79fb      	ldrb	r3, [r7, #7]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d101      	bne.n	8008dd2 <send_cmd+0x94>
 8008dce:	2395      	movs	r3, #149	; 0x95
 8008dd0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8008dd2:	79fb      	ldrb	r3, [r7, #7]
 8008dd4:	2b08      	cmp	r3, #8
 8008dd6:	d101      	bne.n	8008ddc <send_cmd+0x9e>
 8008dd8:	2387      	movs	r3, #135	; 0x87
 8008dda:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008ddc:	7bfb      	ldrb	r3, [r7, #15]
 8008dde:	4618      	mov	r0, r3
 8008de0:	f7ff fec0 	bl	8008b64 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008de4:	79fb      	ldrb	r3, [r7, #7]
 8008de6:	2b0c      	cmp	r3, #12
 8008de8:	d102      	bne.n	8008df0 <send_cmd+0xb2>
 8008dea:	20ff      	movs	r0, #255	; 0xff
 8008dec:	f7ff feba 	bl	8008b64 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008df0:	230a      	movs	r3, #10
 8008df2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008df4:	20ff      	movs	r0, #255	; 0xff
 8008df6:	f7ff feb5 	bl	8008b64 <xchg_spi>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008dfe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	da05      	bge.n	8008e12 <send_cmd+0xd4>
 8008e06:	7bfb      	ldrb	r3, [r7, #15]
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	73fb      	strb	r3, [r7, #15]
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1f0      	bne.n	8008df4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8008e12:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008e1c:	b590      	push	{r4, r7, lr}
 8008e1e:	b085      	sub	sp, #20
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	4603      	mov	r3, r0
 8008e24:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8008e26:	79fb      	ldrb	r3, [r7, #7]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d001      	beq.n	8008e30 <USER_SPI_initialize+0x14>
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e0d6      	b.n	8008fde <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8008e30:	4b6d      	ldr	r3, [pc, #436]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d003      	beq.n	8008e46 <USER_SPI_initialize+0x2a>
 8008e3e:	4b6a      	ldr	r3, [pc, #424]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	e0cb      	b.n	8008fde <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8008e46:	4b69      	ldr	r3, [pc, #420]	; (8008fec <USER_SPI_initialize+0x1d0>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008e50:	4b66      	ldr	r3, [pc, #408]	; (8008fec <USER_SPI_initialize+0x1d0>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8008e58:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8008e5a:	230a      	movs	r3, #10
 8008e5c:	73fb      	strb	r3, [r7, #15]
 8008e5e:	e005      	b.n	8008e6c <USER_SPI_initialize+0x50>
 8008e60:	20ff      	movs	r0, #255	; 0xff
 8008e62:	f7ff fe7f 	bl	8008b64 <xchg_spi>
 8008e66:	7bfb      	ldrb	r3, [r7, #15]
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	73fb      	strb	r3, [r7, #15]
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d1f6      	bne.n	8008e60 <USER_SPI_initialize+0x44>

	ty = 0;
 8008e72:	2300      	movs	r3, #0
 8008e74:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008e76:	2100      	movs	r1, #0
 8008e78:	2000      	movs	r0, #0
 8008e7a:	f7ff ff60 	bl	8008d3e <send_cmd>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	f040 808b 	bne.w	8008f9c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8008e86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008e8a:	f7ff fe41 	bl	8008b10 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008e8e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008e92:	2008      	movs	r0, #8
 8008e94:	f7ff ff53 	bl	8008d3e <send_cmd>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d151      	bne.n	8008f42 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	73fb      	strb	r3, [r7, #15]
 8008ea2:	e00d      	b.n	8008ec0 <USER_SPI_initialize+0xa4>
 8008ea4:	7bfc      	ldrb	r4, [r7, #15]
 8008ea6:	20ff      	movs	r0, #255	; 0xff
 8008ea8:	f7ff fe5c 	bl	8008b64 <xchg_spi>
 8008eac:	4603      	mov	r3, r0
 8008eae:	461a      	mov	r2, r3
 8008eb0:	f104 0310 	add.w	r3, r4, #16
 8008eb4:	443b      	add	r3, r7
 8008eb6:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008eba:	7bfb      	ldrb	r3, [r7, #15]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	73fb      	strb	r3, [r7, #15]
 8008ec0:	7bfb      	ldrb	r3, [r7, #15]
 8008ec2:	2b03      	cmp	r3, #3
 8008ec4:	d9ee      	bls.n	8008ea4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008ec6:	7abb      	ldrb	r3, [r7, #10]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d167      	bne.n	8008f9c <USER_SPI_initialize+0x180>
 8008ecc:	7afb      	ldrb	r3, [r7, #11]
 8008ece:	2baa      	cmp	r3, #170	; 0xaa
 8008ed0:	d164      	bne.n	8008f9c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8008ed2:	bf00      	nop
 8008ed4:	f7ff fe30 	bl	8008b38 <SPI_Timer_Status>
 8008ed8:	4603      	mov	r3, r0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d007      	beq.n	8008eee <USER_SPI_initialize+0xd2>
 8008ede:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008ee2:	20a9      	movs	r0, #169	; 0xa9
 8008ee4:	f7ff ff2b 	bl	8008d3e <send_cmd>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d1f2      	bne.n	8008ed4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008eee:	f7ff fe23 	bl	8008b38 <SPI_Timer_Status>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d051      	beq.n	8008f9c <USER_SPI_initialize+0x180>
 8008ef8:	2100      	movs	r1, #0
 8008efa:	203a      	movs	r0, #58	; 0x3a
 8008efc:	f7ff ff1f 	bl	8008d3e <send_cmd>
 8008f00:	4603      	mov	r3, r0
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d14a      	bne.n	8008f9c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8008f06:	2300      	movs	r3, #0
 8008f08:	73fb      	strb	r3, [r7, #15]
 8008f0a:	e00d      	b.n	8008f28 <USER_SPI_initialize+0x10c>
 8008f0c:	7bfc      	ldrb	r4, [r7, #15]
 8008f0e:	20ff      	movs	r0, #255	; 0xff
 8008f10:	f7ff fe28 	bl	8008b64 <xchg_spi>
 8008f14:	4603      	mov	r3, r0
 8008f16:	461a      	mov	r2, r3
 8008f18:	f104 0310 	add.w	r3, r4, #16
 8008f1c:	443b      	add	r3, r7
 8008f1e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008f22:	7bfb      	ldrb	r3, [r7, #15]
 8008f24:	3301      	adds	r3, #1
 8008f26:	73fb      	strb	r3, [r7, #15]
 8008f28:	7bfb      	ldrb	r3, [r7, #15]
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d9ee      	bls.n	8008f0c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8008f2e:	7a3b      	ldrb	r3, [r7, #8]
 8008f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d001      	beq.n	8008f3c <USER_SPI_initialize+0x120>
 8008f38:	230c      	movs	r3, #12
 8008f3a:	e000      	b.n	8008f3e <USER_SPI_initialize+0x122>
 8008f3c:	2304      	movs	r3, #4
 8008f3e:	737b      	strb	r3, [r7, #13]
 8008f40:	e02c      	b.n	8008f9c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8008f42:	2100      	movs	r1, #0
 8008f44:	20a9      	movs	r0, #169	; 0xa9
 8008f46:	f7ff fefa 	bl	8008d3e <send_cmd>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d804      	bhi.n	8008f5a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8008f50:	2302      	movs	r3, #2
 8008f52:	737b      	strb	r3, [r7, #13]
 8008f54:	23a9      	movs	r3, #169	; 0xa9
 8008f56:	73bb      	strb	r3, [r7, #14]
 8008f58:	e003      	b.n	8008f62 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	737b      	strb	r3, [r7, #13]
 8008f5e:	2301      	movs	r3, #1
 8008f60:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8008f62:	bf00      	nop
 8008f64:	f7ff fde8 	bl	8008b38 <SPI_Timer_Status>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d007      	beq.n	8008f7e <USER_SPI_initialize+0x162>
 8008f6e:	7bbb      	ldrb	r3, [r7, #14]
 8008f70:	2100      	movs	r1, #0
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7ff fee3 	bl	8008d3e <send_cmd>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d1f2      	bne.n	8008f64 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008f7e:	f7ff fddb 	bl	8008b38 <SPI_Timer_Status>
 8008f82:	4603      	mov	r3, r0
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d007      	beq.n	8008f98 <USER_SPI_initialize+0x17c>
 8008f88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008f8c:	2010      	movs	r0, #16
 8008f8e:	f7ff fed6 	bl	8008d3e <send_cmd>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d001      	beq.n	8008f9c <USER_SPI_initialize+0x180>
				ty = 0;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008f9c:	4a14      	ldr	r2, [pc, #80]	; (8008ff0 <USER_SPI_initialize+0x1d4>)
 8008f9e:	7b7b      	ldrb	r3, [r7, #13]
 8008fa0:	7013      	strb	r3, [r2, #0]
	despiselect();
 8008fa2:	f7ff fe49 	bl	8008c38 <despiselect>

	if (ty) {			/* OK */
 8008fa6:	7b7b      	ldrb	r3, [r7, #13]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d012      	beq.n	8008fd2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008fac:	4b0f      	ldr	r3, [pc, #60]	; (8008fec <USER_SPI_initialize+0x1d0>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	; (8008fec <USER_SPI_initialize+0x1d0>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f042 0210 	orr.w	r2, r2, #16
 8008fbe:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008fc0:	4b09      	ldr	r3, [pc, #36]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	f023 0301 	bic.w	r3, r3, #1
 8008fca:	b2da      	uxtb	r2, r3
 8008fcc:	4b06      	ldr	r3, [pc, #24]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008fce:	701a      	strb	r2, [r3, #0]
 8008fd0:	e002      	b.n	8008fd8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008fd2:	4b05      	ldr	r3, [pc, #20]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008fd8:	4b03      	ldr	r3, [pc, #12]	; (8008fe8 <USER_SPI_initialize+0x1cc>)
 8008fda:	781b      	ldrb	r3, [r3, #0]
 8008fdc:	b2db      	uxtb	r3, r3
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3714      	adds	r7, #20
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd90      	pop	{r4, r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	2000003c 	.word	0x2000003c
 8008fec:	2000063c 	.word	0x2000063c
 8008ff0:	2000080c 	.word	0x2000080c

08008ff4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008ffe:	79fb      	ldrb	r3, [r7, #7]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d001      	beq.n	8009008 <USER_SPI_status+0x14>
 8009004:	2301      	movs	r3, #1
 8009006:	e002      	b.n	800900e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8009008:	4b04      	ldr	r3, [pc, #16]	; (800901c <USER_SPI_status+0x28>)
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	b2db      	uxtb	r3, r3
}
 800900e:	4618      	mov	r0, r3
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	2000003c 	.word	0x2000003c

08009020 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	60b9      	str	r1, [r7, #8]
 8009028:	607a      	str	r2, [r7, #4]
 800902a:	603b      	str	r3, [r7, #0]
 800902c:	4603      	mov	r3, r0
 800902e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8009030:	7bfb      	ldrb	r3, [r7, #15]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d102      	bne.n	800903c <USER_SPI_read+0x1c>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d101      	bne.n	8009040 <USER_SPI_read+0x20>
 800903c:	2304      	movs	r3, #4
 800903e:	e04d      	b.n	80090dc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009040:	4b28      	ldr	r3, [pc, #160]	; (80090e4 <USER_SPI_read+0xc4>)
 8009042:	781b      	ldrb	r3, [r3, #0]
 8009044:	b2db      	uxtb	r3, r3
 8009046:	f003 0301 	and.w	r3, r3, #1
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <USER_SPI_read+0x32>
 800904e:	2303      	movs	r3, #3
 8009050:	e044      	b.n	80090dc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8009052:	4b25      	ldr	r3, [pc, #148]	; (80090e8 <USER_SPI_read+0xc8>)
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	f003 0308 	and.w	r3, r3, #8
 800905a:	2b00      	cmp	r3, #0
 800905c:	d102      	bne.n	8009064 <USER_SPI_read+0x44>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	025b      	lsls	r3, r3, #9
 8009062:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d111      	bne.n	800908e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800906a:	6879      	ldr	r1, [r7, #4]
 800906c:	2011      	movs	r0, #17
 800906e:	f7ff fe66 	bl	8008d3e <send_cmd>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	d129      	bne.n	80090cc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8009078:	f44f 7100 	mov.w	r1, #512	; 0x200
 800907c:	68b8      	ldr	r0, [r7, #8]
 800907e:	f7ff fe03 	bl	8008c88 <rcvr_datablock>
 8009082:	4603      	mov	r3, r0
 8009084:	2b00      	cmp	r3, #0
 8009086:	d021      	beq.n	80090cc <USER_SPI_read+0xac>
			count = 0;
 8009088:	2300      	movs	r3, #0
 800908a:	603b      	str	r3, [r7, #0]
 800908c:	e01e      	b.n	80090cc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800908e:	6879      	ldr	r1, [r7, #4]
 8009090:	2012      	movs	r0, #18
 8009092:	f7ff fe54 	bl	8008d3e <send_cmd>
 8009096:	4603      	mov	r3, r0
 8009098:	2b00      	cmp	r3, #0
 800909a:	d117      	bne.n	80090cc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800909c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80090a0:	68b8      	ldr	r0, [r7, #8]
 80090a2:	f7ff fdf1 	bl	8008c88 <rcvr_datablock>
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00a      	beq.n	80090c2 <USER_SPI_read+0xa2>
				buff += 512;
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80090b2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	3b01      	subs	r3, #1
 80090b8:	603b      	str	r3, [r7, #0]
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1ed      	bne.n	800909c <USER_SPI_read+0x7c>
 80090c0:	e000      	b.n	80090c4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80090c2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80090c4:	2100      	movs	r1, #0
 80090c6:	200c      	movs	r0, #12
 80090c8:	f7ff fe39 	bl	8008d3e <send_cmd>
		}
	}
	despiselect();
 80090cc:	f7ff fdb4 	bl	8008c38 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bf14      	ite	ne
 80090d6:	2301      	movne	r3, #1
 80090d8:	2300      	moveq	r3, #0
 80090da:	b2db      	uxtb	r3, r3
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}
 80090e4:	2000003c 	.word	0x2000003c
 80090e8:	2000080c 	.word	0x2000080c

080090ec <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60b9      	str	r1, [r7, #8]
 80090f4:	607a      	str	r2, [r7, #4]
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	4603      	mov	r3, r0
 80090fa:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80090fc:	7bfb      	ldrb	r3, [r7, #15]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d102      	bne.n	8009108 <USER_SPI_write+0x1c>
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d101      	bne.n	800910c <USER_SPI_write+0x20>
 8009108:	2304      	movs	r3, #4
 800910a:	e063      	b.n	80091d4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800910c:	4b33      	ldr	r3, [pc, #204]	; (80091dc <USER_SPI_write+0xf0>)
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	b2db      	uxtb	r3, r3
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	2b00      	cmp	r3, #0
 8009118:	d001      	beq.n	800911e <USER_SPI_write+0x32>
 800911a:	2303      	movs	r3, #3
 800911c:	e05a      	b.n	80091d4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800911e:	4b2f      	ldr	r3, [pc, #188]	; (80091dc <USER_SPI_write+0xf0>)
 8009120:	781b      	ldrb	r3, [r3, #0]
 8009122:	b2db      	uxtb	r3, r3
 8009124:	f003 0304 	and.w	r3, r3, #4
 8009128:	2b00      	cmp	r3, #0
 800912a:	d001      	beq.n	8009130 <USER_SPI_write+0x44>
 800912c:	2302      	movs	r3, #2
 800912e:	e051      	b.n	80091d4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8009130:	4b2b      	ldr	r3, [pc, #172]	; (80091e0 <USER_SPI_write+0xf4>)
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	f003 0308 	and.w	r3, r3, #8
 8009138:	2b00      	cmp	r3, #0
 800913a:	d102      	bne.n	8009142 <USER_SPI_write+0x56>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	025b      	lsls	r3, r3, #9
 8009140:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	2b01      	cmp	r3, #1
 8009146:	d110      	bne.n	800916a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8009148:	6879      	ldr	r1, [r7, #4]
 800914a:	2018      	movs	r0, #24
 800914c:	f7ff fdf7 	bl	8008d3e <send_cmd>
 8009150:	4603      	mov	r3, r0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d136      	bne.n	80091c4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8009156:	21fe      	movs	r1, #254	; 0xfe
 8009158:	68b8      	ldr	r0, [r7, #8]
 800915a:	f7ff fdbe 	bl	8008cda <xmit_datablock>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d02f      	beq.n	80091c4 <USER_SPI_write+0xd8>
			count = 0;
 8009164:	2300      	movs	r3, #0
 8009166:	603b      	str	r3, [r7, #0]
 8009168:	e02c      	b.n	80091c4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800916a:	4b1d      	ldr	r3, [pc, #116]	; (80091e0 <USER_SPI_write+0xf4>)
 800916c:	781b      	ldrb	r3, [r3, #0]
 800916e:	f003 0306 	and.w	r3, r3, #6
 8009172:	2b00      	cmp	r3, #0
 8009174:	d003      	beq.n	800917e <USER_SPI_write+0x92>
 8009176:	6839      	ldr	r1, [r7, #0]
 8009178:	2097      	movs	r0, #151	; 0x97
 800917a:	f7ff fde0 	bl	8008d3e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800917e:	6879      	ldr	r1, [r7, #4]
 8009180:	2019      	movs	r0, #25
 8009182:	f7ff fddc 	bl	8008d3e <send_cmd>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d11b      	bne.n	80091c4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800918c:	21fc      	movs	r1, #252	; 0xfc
 800918e:	68b8      	ldr	r0, [r7, #8]
 8009190:	f7ff fda3 	bl	8008cda <xmit_datablock>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00a      	beq.n	80091b0 <USER_SPI_write+0xc4>
				buff += 512;
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80091a0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	3b01      	subs	r3, #1
 80091a6:	603b      	str	r3, [r7, #0]
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1ee      	bne.n	800918c <USER_SPI_write+0xa0>
 80091ae:	e000      	b.n	80091b2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80091b0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80091b2:	21fd      	movs	r1, #253	; 0xfd
 80091b4:	2000      	movs	r0, #0
 80091b6:	f7ff fd90 	bl	8008cda <xmit_datablock>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <USER_SPI_write+0xd8>
 80091c0:	2301      	movs	r3, #1
 80091c2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80091c4:	f7ff fd38 	bl	8008c38 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	bf14      	ite	ne
 80091ce:	2301      	movne	r3, #1
 80091d0:	2300      	moveq	r3, #0
 80091d2:	b2db      	uxtb	r3, r3
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3710      	adds	r7, #16
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	2000003c 	.word	0x2000003c
 80091e0:	2000080c 	.word	0x2000080c

080091e4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08c      	sub	sp, #48	; 0x30
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	4603      	mov	r3, r0
 80091ec:	603a      	str	r2, [r7, #0]
 80091ee:	71fb      	strb	r3, [r7, #7]
 80091f0:	460b      	mov	r3, r1
 80091f2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80091f4:	79fb      	ldrb	r3, [r7, #7]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d001      	beq.n	80091fe <USER_SPI_ioctl+0x1a>
 80091fa:	2304      	movs	r3, #4
 80091fc:	e15a      	b.n	80094b4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80091fe:	4baf      	ldr	r3, [pc, #700]	; (80094bc <USER_SPI_ioctl+0x2d8>)
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	b2db      	uxtb	r3, r3
 8009204:	f003 0301 	and.w	r3, r3, #1
 8009208:	2b00      	cmp	r3, #0
 800920a:	d001      	beq.n	8009210 <USER_SPI_ioctl+0x2c>
 800920c:	2303      	movs	r3, #3
 800920e:	e151      	b.n	80094b4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8009216:	79bb      	ldrb	r3, [r7, #6]
 8009218:	2b04      	cmp	r3, #4
 800921a:	f200 8136 	bhi.w	800948a <USER_SPI_ioctl+0x2a6>
 800921e:	a201      	add	r2, pc, #4	; (adr r2, 8009224 <USER_SPI_ioctl+0x40>)
 8009220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009224:	08009239 	.word	0x08009239
 8009228:	0800924d 	.word	0x0800924d
 800922c:	0800948b 	.word	0x0800948b
 8009230:	080092f9 	.word	0x080092f9
 8009234:	080093ef 	.word	0x080093ef
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8009238:	f7ff fd0c 	bl	8008c54 <spiselect>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	f000 8127 	beq.w	8009492 <USER_SPI_ioctl+0x2ae>
 8009244:	2300      	movs	r3, #0
 8009246:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800924a:	e122      	b.n	8009492 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800924c:	2100      	movs	r1, #0
 800924e:	2009      	movs	r0, #9
 8009250:	f7ff fd75 	bl	8008d3e <send_cmd>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	f040 811d 	bne.w	8009496 <USER_SPI_ioctl+0x2b2>
 800925c:	f107 030c 	add.w	r3, r7, #12
 8009260:	2110      	movs	r1, #16
 8009262:	4618      	mov	r0, r3
 8009264:	f7ff fd10 	bl	8008c88 <rcvr_datablock>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	f000 8113 	beq.w	8009496 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8009270:	7b3b      	ldrb	r3, [r7, #12]
 8009272:	099b      	lsrs	r3, r3, #6
 8009274:	b2db      	uxtb	r3, r3
 8009276:	2b01      	cmp	r3, #1
 8009278:	d111      	bne.n	800929e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800927a:	7d7b      	ldrb	r3, [r7, #21]
 800927c:	461a      	mov	r2, r3
 800927e:	7d3b      	ldrb	r3, [r7, #20]
 8009280:	021b      	lsls	r3, r3, #8
 8009282:	4413      	add	r3, r2
 8009284:	461a      	mov	r2, r3
 8009286:	7cfb      	ldrb	r3, [r7, #19]
 8009288:	041b      	lsls	r3, r3, #16
 800928a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800928e:	4413      	add	r3, r2
 8009290:	3301      	adds	r3, #1
 8009292:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	029a      	lsls	r2, r3, #10
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	e028      	b.n	80092f0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800929e:	7c7b      	ldrb	r3, [r7, #17]
 80092a0:	f003 030f 	and.w	r3, r3, #15
 80092a4:	b2da      	uxtb	r2, r3
 80092a6:	7dbb      	ldrb	r3, [r7, #22]
 80092a8:	09db      	lsrs	r3, r3, #7
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	4413      	add	r3, r2
 80092ae:	b2da      	uxtb	r2, r3
 80092b0:	7d7b      	ldrb	r3, [r7, #21]
 80092b2:	005b      	lsls	r3, r3, #1
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	f003 0306 	and.w	r3, r3, #6
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	4413      	add	r3, r2
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	3302      	adds	r3, #2
 80092c2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80092c6:	7d3b      	ldrb	r3, [r7, #20]
 80092c8:	099b      	lsrs	r3, r3, #6
 80092ca:	b2db      	uxtb	r3, r3
 80092cc:	461a      	mov	r2, r3
 80092ce:	7cfb      	ldrb	r3, [r7, #19]
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	441a      	add	r2, r3
 80092d4:	7cbb      	ldrb	r3, [r7, #18]
 80092d6:	029b      	lsls	r3, r3, #10
 80092d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80092dc:	4413      	add	r3, r2
 80092de:	3301      	adds	r3, #1
 80092e0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80092e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80092e6:	3b09      	subs	r3, #9
 80092e8:	69fa      	ldr	r2, [r7, #28]
 80092ea:	409a      	lsls	r2, r3
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80092f0:	2300      	movs	r3, #0
 80092f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80092f6:	e0ce      	b.n	8009496 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80092f8:	4b71      	ldr	r3, [pc, #452]	; (80094c0 <USER_SPI_ioctl+0x2dc>)
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	f003 0304 	and.w	r3, r3, #4
 8009300:	2b00      	cmp	r3, #0
 8009302:	d031      	beq.n	8009368 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8009304:	2100      	movs	r1, #0
 8009306:	208d      	movs	r0, #141	; 0x8d
 8009308:	f7ff fd19 	bl	8008d3e <send_cmd>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	f040 80c3 	bne.w	800949a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8009314:	20ff      	movs	r0, #255	; 0xff
 8009316:	f7ff fc25 	bl	8008b64 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800931a:	f107 030c 	add.w	r3, r7, #12
 800931e:	2110      	movs	r1, #16
 8009320:	4618      	mov	r0, r3
 8009322:	f7ff fcb1 	bl	8008c88 <rcvr_datablock>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	f000 80b6 	beq.w	800949a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800932e:	2330      	movs	r3, #48	; 0x30
 8009330:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009334:	e007      	b.n	8009346 <USER_SPI_ioctl+0x162>
 8009336:	20ff      	movs	r0, #255	; 0xff
 8009338:	f7ff fc14 	bl	8008b64 <xchg_spi>
 800933c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009340:	3b01      	subs	r3, #1
 8009342:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8009346:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1f3      	bne.n	8009336 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800934e:	7dbb      	ldrb	r3, [r7, #22]
 8009350:	091b      	lsrs	r3, r3, #4
 8009352:	b2db      	uxtb	r3, r3
 8009354:	461a      	mov	r2, r3
 8009356:	2310      	movs	r3, #16
 8009358:	fa03 f202 	lsl.w	r2, r3, r2
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8009360:	2300      	movs	r3, #0
 8009362:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8009366:	e098      	b.n	800949a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8009368:	2100      	movs	r1, #0
 800936a:	2009      	movs	r0, #9
 800936c:	f7ff fce7 	bl	8008d3e <send_cmd>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	f040 8091 	bne.w	800949a <USER_SPI_ioctl+0x2b6>
 8009378:	f107 030c 	add.w	r3, r7, #12
 800937c:	2110      	movs	r1, #16
 800937e:	4618      	mov	r0, r3
 8009380:	f7ff fc82 	bl	8008c88 <rcvr_datablock>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8087 	beq.w	800949a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800938c:	4b4c      	ldr	r3, [pc, #304]	; (80094c0 <USER_SPI_ioctl+0x2dc>)
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	f003 0302 	and.w	r3, r3, #2
 8009394:	2b00      	cmp	r3, #0
 8009396:	d012      	beq.n	80093be <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8009398:	7dbb      	ldrb	r3, [r7, #22]
 800939a:	005b      	lsls	r3, r3, #1
 800939c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80093a0:	7dfa      	ldrb	r2, [r7, #23]
 80093a2:	09d2      	lsrs	r2, r2, #7
 80093a4:	b2d2      	uxtb	r2, r2
 80093a6:	4413      	add	r3, r2
 80093a8:	1c5a      	adds	r2, r3, #1
 80093aa:	7e7b      	ldrb	r3, [r7, #25]
 80093ac:	099b      	lsrs	r3, r3, #6
 80093ae:	b2db      	uxtb	r3, r3
 80093b0:	3b01      	subs	r3, #1
 80093b2:	fa02 f303 	lsl.w	r3, r2, r3
 80093b6:	461a      	mov	r2, r3
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	601a      	str	r2, [r3, #0]
 80093bc:	e013      	b.n	80093e6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80093be:	7dbb      	ldrb	r3, [r7, #22]
 80093c0:	109b      	asrs	r3, r3, #2
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	f003 031f 	and.w	r3, r3, #31
 80093c8:	3301      	adds	r3, #1
 80093ca:	7dfa      	ldrb	r2, [r7, #23]
 80093cc:	00d2      	lsls	r2, r2, #3
 80093ce:	f002 0218 	and.w	r2, r2, #24
 80093d2:	7df9      	ldrb	r1, [r7, #23]
 80093d4:	0949      	lsrs	r1, r1, #5
 80093d6:	b2c9      	uxtb	r1, r1
 80093d8:	440a      	add	r2, r1
 80093da:	3201      	adds	r2, #1
 80093dc:	fb02 f303 	mul.w	r3, r2, r3
 80093e0:	461a      	mov	r2, r3
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80093e6:	2300      	movs	r3, #0
 80093e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80093ec:	e055      	b.n	800949a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80093ee:	4b34      	ldr	r3, [pc, #208]	; (80094c0 <USER_SPI_ioctl+0x2dc>)
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	f003 0306 	and.w	r3, r3, #6
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d051      	beq.n	800949e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80093fa:	f107 020c 	add.w	r2, r7, #12
 80093fe:	79fb      	ldrb	r3, [r7, #7]
 8009400:	210b      	movs	r1, #11
 8009402:	4618      	mov	r0, r3
 8009404:	f7ff feee 	bl	80091e4 <USER_SPI_ioctl>
 8009408:	4603      	mov	r3, r0
 800940a:	2b00      	cmp	r3, #0
 800940c:	d149      	bne.n	80094a2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800940e:	7b3b      	ldrb	r3, [r7, #12]
 8009410:	099b      	lsrs	r3, r3, #6
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2b00      	cmp	r3, #0
 8009416:	d104      	bne.n	8009422 <USER_SPI_ioctl+0x23e>
 8009418:	7dbb      	ldrb	r3, [r7, #22]
 800941a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800941e:	2b00      	cmp	r3, #0
 8009420:	d041      	beq.n	80094a6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	623b      	str	r3, [r7, #32]
 8009426:	6a3b      	ldr	r3, [r7, #32]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	62bb      	str	r3, [r7, #40]	; 0x28
 800942c:	6a3b      	ldr	r3, [r7, #32]
 800942e:	685b      	ldr	r3, [r3, #4]
 8009430:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8009432:	4b23      	ldr	r3, [pc, #140]	; (80094c0 <USER_SPI_ioctl+0x2dc>)
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	f003 0308 	and.w	r3, r3, #8
 800943a:	2b00      	cmp	r3, #0
 800943c:	d105      	bne.n	800944a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800943e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009440:	025b      	lsls	r3, r3, #9
 8009442:	62bb      	str	r3, [r7, #40]	; 0x28
 8009444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009446:	025b      	lsls	r3, r3, #9
 8009448:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800944a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800944c:	2020      	movs	r0, #32
 800944e:	f7ff fc76 	bl	8008d3e <send_cmd>
 8009452:	4603      	mov	r3, r0
 8009454:	2b00      	cmp	r3, #0
 8009456:	d128      	bne.n	80094aa <USER_SPI_ioctl+0x2c6>
 8009458:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800945a:	2021      	movs	r0, #33	; 0x21
 800945c:	f7ff fc6f 	bl	8008d3e <send_cmd>
 8009460:	4603      	mov	r3, r0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d121      	bne.n	80094aa <USER_SPI_ioctl+0x2c6>
 8009466:	2100      	movs	r1, #0
 8009468:	2026      	movs	r0, #38	; 0x26
 800946a:	f7ff fc68 	bl	8008d3e <send_cmd>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d11a      	bne.n	80094aa <USER_SPI_ioctl+0x2c6>
 8009474:	f247 5030 	movw	r0, #30000	; 0x7530
 8009478:	f7ff fbba 	bl	8008bf0 <wait_ready>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d013      	beq.n	80094aa <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8009482:	2300      	movs	r3, #0
 8009484:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8009488:	e00f      	b.n	80094aa <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800948a:	2304      	movs	r3, #4
 800948c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009490:	e00c      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		break;
 8009492:	bf00      	nop
 8009494:	e00a      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		break;
 8009496:	bf00      	nop
 8009498:	e008      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		break;
 800949a:	bf00      	nop
 800949c:	e006      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800949e:	bf00      	nop
 80094a0:	e004      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80094a2:	bf00      	nop
 80094a4:	e002      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80094a6:	bf00      	nop
 80094a8:	e000      	b.n	80094ac <USER_SPI_ioctl+0x2c8>
		break;
 80094aa:	bf00      	nop
	}

	despiselect();
 80094ac:	f7ff fbc4 	bl	8008c38 <despiselect>

	return res;
 80094b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3730      	adds	r7, #48	; 0x30
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}
 80094bc:	2000003c 	.word	0x2000003c
 80094c0:	2000080c 	.word	0x2000080c

080094c4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	4603      	mov	r3, r0
 80094cc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80094ce:	79fb      	ldrb	r3, [r7, #7]
 80094d0:	4a08      	ldr	r2, [pc, #32]	; (80094f4 <disk_status+0x30>)
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	79fa      	ldrb	r2, [r7, #7]
 80094dc:	4905      	ldr	r1, [pc, #20]	; (80094f4 <disk_status+0x30>)
 80094de:	440a      	add	r2, r1
 80094e0:	7a12      	ldrb	r2, [r2, #8]
 80094e2:	4610      	mov	r0, r2
 80094e4:	4798      	blx	r3
 80094e6:	4603      	mov	r3, r0
 80094e8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80094ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	20000840 	.word	0x20000840

080094f8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	4603      	mov	r3, r0
 8009500:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009506:	79fb      	ldrb	r3, [r7, #7]
 8009508:	4a0d      	ldr	r2, [pc, #52]	; (8009540 <disk_initialize+0x48>)
 800950a:	5cd3      	ldrb	r3, [r2, r3]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d111      	bne.n	8009534 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009510:	79fb      	ldrb	r3, [r7, #7]
 8009512:	4a0b      	ldr	r2, [pc, #44]	; (8009540 <disk_initialize+0x48>)
 8009514:	2101      	movs	r1, #1
 8009516:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009518:	79fb      	ldrb	r3, [r7, #7]
 800951a:	4a09      	ldr	r2, [pc, #36]	; (8009540 <disk_initialize+0x48>)
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	4413      	add	r3, r2
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	79fa      	ldrb	r2, [r7, #7]
 8009526:	4906      	ldr	r1, [pc, #24]	; (8009540 <disk_initialize+0x48>)
 8009528:	440a      	add	r2, r1
 800952a:	7a12      	ldrb	r2, [r2, #8]
 800952c:	4610      	mov	r0, r2
 800952e:	4798      	blx	r3
 8009530:	4603      	mov	r3, r0
 8009532:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009534:	7bfb      	ldrb	r3, [r7, #15]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}
 800953e:	bf00      	nop
 8009540:	20000840 	.word	0x20000840

08009544 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009544:	b590      	push	{r4, r7, lr}
 8009546:	b087      	sub	sp, #28
 8009548:	af00      	add	r7, sp, #0
 800954a:	60b9      	str	r1, [r7, #8]
 800954c:	607a      	str	r2, [r7, #4]
 800954e:	603b      	str	r3, [r7, #0]
 8009550:	4603      	mov	r3, r0
 8009552:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009554:	7bfb      	ldrb	r3, [r7, #15]
 8009556:	4a0a      	ldr	r2, [pc, #40]	; (8009580 <disk_read+0x3c>)
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4413      	add	r3, r2
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	689c      	ldr	r4, [r3, #8]
 8009560:	7bfb      	ldrb	r3, [r7, #15]
 8009562:	4a07      	ldr	r2, [pc, #28]	; (8009580 <disk_read+0x3c>)
 8009564:	4413      	add	r3, r2
 8009566:	7a18      	ldrb	r0, [r3, #8]
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	687a      	ldr	r2, [r7, #4]
 800956c:	68b9      	ldr	r1, [r7, #8]
 800956e:	47a0      	blx	r4
 8009570:	4603      	mov	r3, r0
 8009572:	75fb      	strb	r3, [r7, #23]
  return res;
 8009574:	7dfb      	ldrb	r3, [r7, #23]
}
 8009576:	4618      	mov	r0, r3
 8009578:	371c      	adds	r7, #28
 800957a:	46bd      	mov	sp, r7
 800957c:	bd90      	pop	{r4, r7, pc}
 800957e:	bf00      	nop
 8009580:	20000840 	.word	0x20000840

08009584 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009584:	b590      	push	{r4, r7, lr}
 8009586:	b087      	sub	sp, #28
 8009588:	af00      	add	r7, sp, #0
 800958a:	60b9      	str	r1, [r7, #8]
 800958c:	607a      	str	r2, [r7, #4]
 800958e:	603b      	str	r3, [r7, #0]
 8009590:	4603      	mov	r3, r0
 8009592:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009594:	7bfb      	ldrb	r3, [r7, #15]
 8009596:	4a0a      	ldr	r2, [pc, #40]	; (80095c0 <disk_write+0x3c>)
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	4413      	add	r3, r2
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	68dc      	ldr	r4, [r3, #12]
 80095a0:	7bfb      	ldrb	r3, [r7, #15]
 80095a2:	4a07      	ldr	r2, [pc, #28]	; (80095c0 <disk_write+0x3c>)
 80095a4:	4413      	add	r3, r2
 80095a6:	7a18      	ldrb	r0, [r3, #8]
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	68b9      	ldr	r1, [r7, #8]
 80095ae:	47a0      	blx	r4
 80095b0:	4603      	mov	r3, r0
 80095b2:	75fb      	strb	r3, [r7, #23]
  return res;
 80095b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80095b6:	4618      	mov	r0, r3
 80095b8:	371c      	adds	r7, #28
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd90      	pop	{r4, r7, pc}
 80095be:	bf00      	nop
 80095c0:	20000840 	.word	0x20000840

080095c4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b084      	sub	sp, #16
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	4603      	mov	r3, r0
 80095cc:	603a      	str	r2, [r7, #0]
 80095ce:	71fb      	strb	r3, [r7, #7]
 80095d0:	460b      	mov	r3, r1
 80095d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80095d4:	79fb      	ldrb	r3, [r7, #7]
 80095d6:	4a09      	ldr	r2, [pc, #36]	; (80095fc <disk_ioctl+0x38>)
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	4413      	add	r3, r2
 80095dc:	685b      	ldr	r3, [r3, #4]
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	79fa      	ldrb	r2, [r7, #7]
 80095e2:	4906      	ldr	r1, [pc, #24]	; (80095fc <disk_ioctl+0x38>)
 80095e4:	440a      	add	r2, r1
 80095e6:	7a10      	ldrb	r0, [r2, #8]
 80095e8:	79b9      	ldrb	r1, [r7, #6]
 80095ea:	683a      	ldr	r2, [r7, #0]
 80095ec:	4798      	blx	r3
 80095ee:	4603      	mov	r3, r0
 80095f0:	73fb      	strb	r3, [r7, #15]
  return res;
 80095f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	20000840 	.word	0x20000840

08009600 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009600:	b480      	push	{r7}
 8009602:	b085      	sub	sp, #20
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	3301      	adds	r3, #1
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009610:	89fb      	ldrh	r3, [r7, #14]
 8009612:	021b      	lsls	r3, r3, #8
 8009614:	b21a      	sxth	r2, r3
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	b21b      	sxth	r3, r3
 800961c:	4313      	orrs	r3, r2
 800961e:	b21b      	sxth	r3, r3
 8009620:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009622:	89fb      	ldrh	r3, [r7, #14]
}
 8009624:	4618      	mov	r0, r3
 8009626:	3714      	adds	r7, #20
 8009628:	46bd      	mov	sp, r7
 800962a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962e:	4770      	bx	lr

08009630 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	3303      	adds	r3, #3
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	021b      	lsls	r3, r3, #8
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	3202      	adds	r2, #2
 8009648:	7812      	ldrb	r2, [r2, #0]
 800964a:	4313      	orrs	r3, r2
 800964c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	021b      	lsls	r3, r3, #8
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	3201      	adds	r2, #1
 8009656:	7812      	ldrb	r2, [r2, #0]
 8009658:	4313      	orrs	r3, r2
 800965a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	021b      	lsls	r3, r3, #8
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	7812      	ldrb	r2, [r2, #0]
 8009664:	4313      	orrs	r3, r2
 8009666:	60fb      	str	r3, [r7, #12]
	return rv;
 8009668:	68fb      	ldr	r3, [r7, #12]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3714      	adds	r7, #20
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009676:	b480      	push	{r7}
 8009678:	b083      	sub	sp, #12
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
 800967e:	460b      	mov	r3, r1
 8009680:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	1c5a      	adds	r2, r3, #1
 8009686:	607a      	str	r2, [r7, #4]
 8009688:	887a      	ldrh	r2, [r7, #2]
 800968a:	b2d2      	uxtb	r2, r2
 800968c:	701a      	strb	r2, [r3, #0]
 800968e:	887b      	ldrh	r3, [r7, #2]
 8009690:	0a1b      	lsrs	r3, r3, #8
 8009692:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	1c5a      	adds	r2, r3, #1
 8009698:	607a      	str	r2, [r7, #4]
 800969a:	887a      	ldrh	r2, [r7, #2]
 800969c:	b2d2      	uxtb	r2, r2
 800969e:	701a      	strb	r2, [r3, #0]
}
 80096a0:	bf00      	nop
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr

080096ac <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80096ac:	b480      	push	{r7}
 80096ae:	b083      	sub	sp, #12
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	1c5a      	adds	r2, r3, #1
 80096ba:	607a      	str	r2, [r7, #4]
 80096bc:	683a      	ldr	r2, [r7, #0]
 80096be:	b2d2      	uxtb	r2, r2
 80096c0:	701a      	strb	r2, [r3, #0]
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	0a1b      	lsrs	r3, r3, #8
 80096c6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	1c5a      	adds	r2, r3, #1
 80096cc:	607a      	str	r2, [r7, #4]
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	b2d2      	uxtb	r2, r2
 80096d2:	701a      	strb	r2, [r3, #0]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	0a1b      	lsrs	r3, r3, #8
 80096d8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	1c5a      	adds	r2, r3, #1
 80096de:	607a      	str	r2, [r7, #4]
 80096e0:	683a      	ldr	r2, [r7, #0]
 80096e2:	b2d2      	uxtb	r2, r2
 80096e4:	701a      	strb	r2, [r3, #0]
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	0a1b      	lsrs	r3, r3, #8
 80096ea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	1c5a      	adds	r2, r3, #1
 80096f0:	607a      	str	r2, [r7, #4]
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	b2d2      	uxtb	r2, r2
 80096f6:	701a      	strb	r2, [r3, #0]
}
 80096f8:	bf00      	nop
 80096fa:	370c      	adds	r7, #12
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009704:	b480      	push	{r7}
 8009706:	b087      	sub	sp, #28
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00d      	beq.n	800973a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800971e:	693a      	ldr	r2, [r7, #16]
 8009720:	1c53      	adds	r3, r2, #1
 8009722:	613b      	str	r3, [r7, #16]
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	1c59      	adds	r1, r3, #1
 8009728:	6179      	str	r1, [r7, #20]
 800972a:	7812      	ldrb	r2, [r2, #0]
 800972c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	3b01      	subs	r3, #1
 8009732:	607b      	str	r3, [r7, #4]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1f1      	bne.n	800971e <mem_cpy+0x1a>
	}
}
 800973a:	bf00      	nop
 800973c:	371c      	adds	r7, #28
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr

08009746 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009746:	b480      	push	{r7}
 8009748:	b087      	sub	sp, #28
 800974a:	af00      	add	r7, sp, #0
 800974c:	60f8      	str	r0, [r7, #12]
 800974e:	60b9      	str	r1, [r7, #8]
 8009750:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	1c5a      	adds	r2, r3, #1
 800975a:	617a      	str	r2, [r7, #20]
 800975c:	68ba      	ldr	r2, [r7, #8]
 800975e:	b2d2      	uxtb	r2, r2
 8009760:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	3b01      	subs	r3, #1
 8009766:	607b      	str	r3, [r7, #4]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d1f3      	bne.n	8009756 <mem_set+0x10>
}
 800976e:	bf00      	nop
 8009770:	bf00      	nop
 8009772:	371c      	adds	r7, #28
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800977c:	b480      	push	{r7}
 800977e:	b089      	sub	sp, #36	; 0x24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	61fb      	str	r3, [r7, #28]
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	1c5a      	adds	r2, r3, #1
 8009798:	61fa      	str	r2, [r7, #28]
 800979a:	781b      	ldrb	r3, [r3, #0]
 800979c:	4619      	mov	r1, r3
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	1c5a      	adds	r2, r3, #1
 80097a2:	61ba      	str	r2, [r7, #24]
 80097a4:	781b      	ldrb	r3, [r3, #0]
 80097a6:	1acb      	subs	r3, r1, r3
 80097a8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3b01      	subs	r3, #1
 80097ae:	607b      	str	r3, [r7, #4]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d002      	beq.n	80097bc <mem_cmp+0x40>
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d0eb      	beq.n	8009794 <mem_cmp+0x18>

	return r;
 80097bc:	697b      	ldr	r3, [r7, #20]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3724      	adds	r7, #36	; 0x24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr

080097ca <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80097ca:	b480      	push	{r7}
 80097cc:	b083      	sub	sp, #12
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
 80097d2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80097d4:	e002      	b.n	80097dc <chk_chr+0x12>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	3301      	adds	r3, #1
 80097da:	607b      	str	r3, [r7, #4]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	781b      	ldrb	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d005      	beq.n	80097f0 <chk_chr+0x26>
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d1f2      	bne.n	80097d6 <chk_chr+0xc>
	return *str;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	781b      	ldrb	r3, [r3, #0]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800980a:	2300      	movs	r3, #0
 800980c:	60bb      	str	r3, [r7, #8]
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	60fb      	str	r3, [r7, #12]
 8009812:	e029      	b.n	8009868 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009814:	4a27      	ldr	r2, [pc, #156]	; (80098b4 <chk_lock+0xb4>)
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	011b      	lsls	r3, r3, #4
 800981a:	4413      	add	r3, r2
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d01d      	beq.n	800985e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009822:	4a24      	ldr	r2, [pc, #144]	; (80098b4 <chk_lock+0xb4>)
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	011b      	lsls	r3, r3, #4
 8009828:	4413      	add	r3, r2
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	429a      	cmp	r2, r3
 8009832:	d116      	bne.n	8009862 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009834:	4a1f      	ldr	r2, [pc, #124]	; (80098b4 <chk_lock+0xb4>)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	011b      	lsls	r3, r3, #4
 800983a:	4413      	add	r3, r2
 800983c:	3304      	adds	r3, #4
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009844:	429a      	cmp	r2, r3
 8009846:	d10c      	bne.n	8009862 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009848:	4a1a      	ldr	r2, [pc, #104]	; (80098b4 <chk_lock+0xb4>)
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	011b      	lsls	r3, r3, #4
 800984e:	4413      	add	r3, r2
 8009850:	3308      	adds	r3, #8
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009858:	429a      	cmp	r2, r3
 800985a:	d102      	bne.n	8009862 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800985c:	e007      	b.n	800986e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800985e:	2301      	movs	r3, #1
 8009860:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3301      	adds	r3, #1
 8009866:	60fb      	str	r3, [r7, #12]
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b01      	cmp	r3, #1
 800986c:	d9d2      	bls.n	8009814 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	2b02      	cmp	r3, #2
 8009872:	d109      	bne.n	8009888 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d102      	bne.n	8009880 <chk_lock+0x80>
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b02      	cmp	r3, #2
 800987e:	d101      	bne.n	8009884 <chk_lock+0x84>
 8009880:	2300      	movs	r3, #0
 8009882:	e010      	b.n	80098a6 <chk_lock+0xa6>
 8009884:	2312      	movs	r3, #18
 8009886:	e00e      	b.n	80098a6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d108      	bne.n	80098a0 <chk_lock+0xa0>
 800988e:	4a09      	ldr	r2, [pc, #36]	; (80098b4 <chk_lock+0xb4>)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	011b      	lsls	r3, r3, #4
 8009894:	4413      	add	r3, r2
 8009896:	330c      	adds	r3, #12
 8009898:	881b      	ldrh	r3, [r3, #0]
 800989a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800989e:	d101      	bne.n	80098a4 <chk_lock+0xa4>
 80098a0:	2310      	movs	r3, #16
 80098a2:	e000      	b.n	80098a6 <chk_lock+0xa6>
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3714      	adds	r7, #20
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	20000820 	.word	0x20000820

080098b8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80098be:	2300      	movs	r3, #0
 80098c0:	607b      	str	r3, [r7, #4]
 80098c2:	e002      	b.n	80098ca <enq_lock+0x12>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	3301      	adds	r3, #1
 80098c8:	607b      	str	r3, [r7, #4]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2b01      	cmp	r3, #1
 80098ce:	d806      	bhi.n	80098de <enq_lock+0x26>
 80098d0:	4a09      	ldr	r2, [pc, #36]	; (80098f8 <enq_lock+0x40>)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	011b      	lsls	r3, r3, #4
 80098d6:	4413      	add	r3, r2
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d1f2      	bne.n	80098c4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	bf14      	ite	ne
 80098e4:	2301      	movne	r3, #1
 80098e6:	2300      	moveq	r3, #0
 80098e8:	b2db      	uxtb	r3, r3
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	370c      	adds	r7, #12
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	20000820 	.word	0x20000820

080098fc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b085      	sub	sp, #20
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009906:	2300      	movs	r3, #0
 8009908:	60fb      	str	r3, [r7, #12]
 800990a:	e01f      	b.n	800994c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800990c:	4a41      	ldr	r2, [pc, #260]	; (8009a14 <inc_lock+0x118>)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	011b      	lsls	r3, r3, #4
 8009912:	4413      	add	r3, r2
 8009914:	681a      	ldr	r2, [r3, #0]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	429a      	cmp	r2, r3
 800991c:	d113      	bne.n	8009946 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800991e:	4a3d      	ldr	r2, [pc, #244]	; (8009a14 <inc_lock+0x118>)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	011b      	lsls	r3, r3, #4
 8009924:	4413      	add	r3, r2
 8009926:	3304      	adds	r3, #4
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800992e:	429a      	cmp	r2, r3
 8009930:	d109      	bne.n	8009946 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009932:	4a38      	ldr	r2, [pc, #224]	; (8009a14 <inc_lock+0x118>)
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	011b      	lsls	r3, r3, #4
 8009938:	4413      	add	r3, r2
 800993a:	3308      	adds	r3, #8
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009942:	429a      	cmp	r2, r3
 8009944:	d006      	beq.n	8009954 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	3301      	adds	r3, #1
 800994a:	60fb      	str	r3, [r7, #12]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	2b01      	cmp	r3, #1
 8009950:	d9dc      	bls.n	800990c <inc_lock+0x10>
 8009952:	e000      	b.n	8009956 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009954:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	2b02      	cmp	r3, #2
 800995a:	d132      	bne.n	80099c2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800995c:	2300      	movs	r3, #0
 800995e:	60fb      	str	r3, [r7, #12]
 8009960:	e002      	b.n	8009968 <inc_lock+0x6c>
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	3301      	adds	r3, #1
 8009966:	60fb      	str	r3, [r7, #12]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2b01      	cmp	r3, #1
 800996c:	d806      	bhi.n	800997c <inc_lock+0x80>
 800996e:	4a29      	ldr	r2, [pc, #164]	; (8009a14 <inc_lock+0x118>)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	011b      	lsls	r3, r3, #4
 8009974:	4413      	add	r3, r2
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1f2      	bne.n	8009962 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2b02      	cmp	r3, #2
 8009980:	d101      	bne.n	8009986 <inc_lock+0x8a>
 8009982:	2300      	movs	r3, #0
 8009984:	e040      	b.n	8009a08 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	4922      	ldr	r1, [pc, #136]	; (8009a14 <inc_lock+0x118>)
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	011b      	lsls	r3, r3, #4
 8009990:	440b      	add	r3, r1
 8009992:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	689a      	ldr	r2, [r3, #8]
 8009998:	491e      	ldr	r1, [pc, #120]	; (8009a14 <inc_lock+0x118>)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	011b      	lsls	r3, r3, #4
 800999e:	440b      	add	r3, r1
 80099a0:	3304      	adds	r3, #4
 80099a2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	695a      	ldr	r2, [r3, #20]
 80099a8:	491a      	ldr	r1, [pc, #104]	; (8009a14 <inc_lock+0x118>)
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	011b      	lsls	r3, r3, #4
 80099ae:	440b      	add	r3, r1
 80099b0:	3308      	adds	r3, #8
 80099b2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80099b4:	4a17      	ldr	r2, [pc, #92]	; (8009a14 <inc_lock+0x118>)
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	4413      	add	r3, r2
 80099bc:	330c      	adds	r3, #12
 80099be:	2200      	movs	r2, #0
 80099c0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d009      	beq.n	80099dc <inc_lock+0xe0>
 80099c8:	4a12      	ldr	r2, [pc, #72]	; (8009a14 <inc_lock+0x118>)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	011b      	lsls	r3, r3, #4
 80099ce:	4413      	add	r3, r2
 80099d0:	330c      	adds	r3, #12
 80099d2:	881b      	ldrh	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d001      	beq.n	80099dc <inc_lock+0xe0>
 80099d8:	2300      	movs	r3, #0
 80099da:	e015      	b.n	8009a08 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80099dc:	683b      	ldr	r3, [r7, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d108      	bne.n	80099f4 <inc_lock+0xf8>
 80099e2:	4a0c      	ldr	r2, [pc, #48]	; (8009a14 <inc_lock+0x118>)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	011b      	lsls	r3, r3, #4
 80099e8:	4413      	add	r3, r2
 80099ea:	330c      	adds	r3, #12
 80099ec:	881b      	ldrh	r3, [r3, #0]
 80099ee:	3301      	adds	r3, #1
 80099f0:	b29a      	uxth	r2, r3
 80099f2:	e001      	b.n	80099f8 <inc_lock+0xfc>
 80099f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80099f8:	4906      	ldr	r1, [pc, #24]	; (8009a14 <inc_lock+0x118>)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	011b      	lsls	r3, r3, #4
 80099fe:	440b      	add	r3, r1
 8009a00:	330c      	adds	r3, #12
 8009a02:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	3301      	adds	r3, #1
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3714      	adds	r7, #20
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr
 8009a14:	20000820 	.word	0x20000820

08009a18 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b085      	sub	sp, #20
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	3b01      	subs	r3, #1
 8009a24:	607b      	str	r3, [r7, #4]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d825      	bhi.n	8009a78 <dec_lock+0x60>
		n = Files[i].ctr;
 8009a2c:	4a17      	ldr	r2, [pc, #92]	; (8009a8c <dec_lock+0x74>)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	011b      	lsls	r3, r3, #4
 8009a32:	4413      	add	r3, r2
 8009a34:	330c      	adds	r3, #12
 8009a36:	881b      	ldrh	r3, [r3, #0]
 8009a38:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009a3a:	89fb      	ldrh	r3, [r7, #14]
 8009a3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a40:	d101      	bne.n	8009a46 <dec_lock+0x2e>
 8009a42:	2300      	movs	r3, #0
 8009a44:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009a46:	89fb      	ldrh	r3, [r7, #14]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d002      	beq.n	8009a52 <dec_lock+0x3a>
 8009a4c:	89fb      	ldrh	r3, [r7, #14]
 8009a4e:	3b01      	subs	r3, #1
 8009a50:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009a52:	4a0e      	ldr	r2, [pc, #56]	; (8009a8c <dec_lock+0x74>)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	4413      	add	r3, r2
 8009a5a:	330c      	adds	r3, #12
 8009a5c:	89fa      	ldrh	r2, [r7, #14]
 8009a5e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009a60:	89fb      	ldrh	r3, [r7, #14]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d105      	bne.n	8009a72 <dec_lock+0x5a>
 8009a66:	4a09      	ldr	r2, [pc, #36]	; (8009a8c <dec_lock+0x74>)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	011b      	lsls	r3, r3, #4
 8009a6c:	4413      	add	r3, r2
 8009a6e:	2200      	movs	r2, #0
 8009a70:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	737b      	strb	r3, [r7, #13]
 8009a76:	e001      	b.n	8009a7c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009a78:	2302      	movs	r3, #2
 8009a7a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009a7c:	7b7b      	ldrb	r3, [r7, #13]
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3714      	adds	r7, #20
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	20000820 	.word	0x20000820

08009a90 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009a98:	2300      	movs	r3, #0
 8009a9a:	60fb      	str	r3, [r7, #12]
 8009a9c:	e010      	b.n	8009ac0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009a9e:	4a0d      	ldr	r2, [pc, #52]	; (8009ad4 <clear_lock+0x44>)
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	011b      	lsls	r3, r3, #4
 8009aa4:	4413      	add	r3, r2
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	687a      	ldr	r2, [r7, #4]
 8009aaa:	429a      	cmp	r2, r3
 8009aac:	d105      	bne.n	8009aba <clear_lock+0x2a>
 8009aae:	4a09      	ldr	r2, [pc, #36]	; (8009ad4 <clear_lock+0x44>)
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	011b      	lsls	r3, r3, #4
 8009ab4:	4413      	add	r3, r2
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	3301      	adds	r3, #1
 8009abe:	60fb      	str	r3, [r7, #12]
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d9eb      	bls.n	8009a9e <clear_lock+0xe>
	}
}
 8009ac6:	bf00      	nop
 8009ac8:	bf00      	nop
 8009aca:	3714      	adds	r7, #20
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr
 8009ad4:	20000820 	.word	0x20000820

08009ad8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b086      	sub	sp, #24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	78db      	ldrb	r3, [r3, #3]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d034      	beq.n	8009b56 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	7858      	ldrb	r0, [r3, #1]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009afc:	2301      	movs	r3, #1
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	f7ff fd40 	bl	8009584 <disk_write>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d002      	beq.n	8009b10 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	73fb      	strb	r3, [r7, #15]
 8009b0e:	e022      	b.n	8009b56 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2200      	movs	r2, #0
 8009b14:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a1b      	ldr	r3, [r3, #32]
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	1ad2      	subs	r2, r2, r3
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	699b      	ldr	r3, [r3, #24]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d217      	bcs.n	8009b56 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	789b      	ldrb	r3, [r3, #2]
 8009b2a:	613b      	str	r3, [r7, #16]
 8009b2c:	e010      	b.n	8009b50 <sync_window+0x78>
					wsect += fs->fsize;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	699b      	ldr	r3, [r3, #24]
 8009b32:	697a      	ldr	r2, [r7, #20]
 8009b34:	4413      	add	r3, r2
 8009b36:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	7858      	ldrb	r0, [r3, #1]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009b42:	2301      	movs	r3, #1
 8009b44:	697a      	ldr	r2, [r7, #20]
 8009b46:	f7ff fd1d 	bl	8009584 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	3b01      	subs	r3, #1
 8009b4e:	613b      	str	r3, [r7, #16]
 8009b50:	693b      	ldr	r3, [r7, #16]
 8009b52:	2b01      	cmp	r3, #1
 8009b54:	d8eb      	bhi.n	8009b2e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3718      	adds	r7, #24
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b72:	683a      	ldr	r2, [r7, #0]
 8009b74:	429a      	cmp	r2, r3
 8009b76:	d01b      	beq.n	8009bb0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f7ff ffad 	bl	8009ad8 <sync_window>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009b82:	7bfb      	ldrb	r3, [r7, #15]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d113      	bne.n	8009bb0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	7858      	ldrb	r0, [r3, #1]
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009b92:	2301      	movs	r3, #1
 8009b94:	683a      	ldr	r2, [r7, #0]
 8009b96:	f7ff fcd5 	bl	8009544 <disk_read>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d004      	beq.n	8009baa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ba4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	683a      	ldr	r2, [r7, #0]
 8009bae:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8009bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
	...

08009bbc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f7ff ff87 	bl	8009ad8 <sync_window>
 8009bca:	4603      	mov	r3, r0
 8009bcc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009bce:	7bfb      	ldrb	r3, [r7, #15]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d158      	bne.n	8009c86 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	781b      	ldrb	r3, [r3, #0]
 8009bd8:	2b03      	cmp	r3, #3
 8009bda:	d148      	bne.n	8009c6e <sync_fs+0xb2>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	791b      	ldrb	r3, [r3, #4]
 8009be0:	2b01      	cmp	r3, #1
 8009be2:	d144      	bne.n	8009c6e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	3330      	adds	r3, #48	; 0x30
 8009be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009bec:	2100      	movs	r1, #0
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7ff fda9 	bl	8009746 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	3330      	adds	r3, #48	; 0x30
 8009bf8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009bfc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009c00:	4618      	mov	r0, r3
 8009c02:	f7ff fd38 	bl	8009676 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	3330      	adds	r3, #48	; 0x30
 8009c0a:	4921      	ldr	r1, [pc, #132]	; (8009c90 <sync_fs+0xd4>)
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7ff fd4d 	bl	80096ac <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	3330      	adds	r3, #48	; 0x30
 8009c16:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009c1a:	491e      	ldr	r1, [pc, #120]	; (8009c94 <sync_fs+0xd8>)
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7ff fd45 	bl	80096ac <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	3330      	adds	r3, #48	; 0x30
 8009c26:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	691b      	ldr	r3, [r3, #16]
 8009c2e:	4619      	mov	r1, r3
 8009c30:	4610      	mov	r0, r2
 8009c32:	f7ff fd3b 	bl	80096ac <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	3330      	adds	r3, #48	; 0x30
 8009c3a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	68db      	ldr	r3, [r3, #12]
 8009c42:	4619      	mov	r1, r3
 8009c44:	4610      	mov	r0, r2
 8009c46:	f7ff fd31 	bl	80096ac <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	69db      	ldr	r3, [r3, #28]
 8009c4e:	1c5a      	adds	r2, r3, #1
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	7858      	ldrb	r0, [r3, #1]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c62:	2301      	movs	r3, #1
 8009c64:	f7ff fc8e 	bl	8009584 <disk_write>
			fs->fsi_flag = 0;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	785b      	ldrb	r3, [r3, #1]
 8009c72:	2200      	movs	r2, #0
 8009c74:	2100      	movs	r1, #0
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7ff fca4 	bl	80095c4 <disk_ioctl>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <sync_fs+0xca>
 8009c82:	2301      	movs	r3, #1
 8009c84:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	41615252 	.word	0x41615252
 8009c94:	61417272 	.word	0x61417272

08009c98 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	3b02      	subs	r3, #2
 8009ca6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	695b      	ldr	r3, [r3, #20]
 8009cac:	3b02      	subs	r3, #2
 8009cae:	683a      	ldr	r2, [r7, #0]
 8009cb0:	429a      	cmp	r2, r3
 8009cb2:	d301      	bcc.n	8009cb8 <clust2sect+0x20>
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	e008      	b.n	8009cca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	895b      	ldrh	r3, [r3, #10]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	fb03 f202 	mul.w	r2, r3, r2
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cc8:	4413      	add	r3, r2
}
 8009cca:	4618      	mov	r0, r3
 8009ccc:	370c      	adds	r7, #12
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr

08009cd6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b086      	sub	sp, #24
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	2b01      	cmp	r3, #1
 8009cea:	d904      	bls.n	8009cf6 <get_fat+0x20>
 8009cec:	693b      	ldr	r3, [r7, #16]
 8009cee:	695b      	ldr	r3, [r3, #20]
 8009cf0:	683a      	ldr	r2, [r7, #0]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d302      	bcc.n	8009cfc <get_fat+0x26>
		val = 1;	/* Internal error */
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	617b      	str	r3, [r7, #20]
 8009cfa:	e08f      	b.n	8009e1c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009d00:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	2b03      	cmp	r3, #3
 8009d08:	d062      	beq.n	8009dd0 <get_fat+0xfa>
 8009d0a:	2b03      	cmp	r3, #3
 8009d0c:	dc7c      	bgt.n	8009e08 <get_fat+0x132>
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d002      	beq.n	8009d18 <get_fat+0x42>
 8009d12:	2b02      	cmp	r3, #2
 8009d14:	d042      	beq.n	8009d9c <get_fat+0xc6>
 8009d16:	e077      	b.n	8009e08 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	60fb      	str	r3, [r7, #12]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	085b      	lsrs	r3, r3, #1
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4413      	add	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	6a1a      	ldr	r2, [r3, #32]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	0a5b      	lsrs	r3, r3, #9
 8009d2e:	4413      	add	r3, r2
 8009d30:	4619      	mov	r1, r3
 8009d32:	6938      	ldr	r0, [r7, #16]
 8009d34:	f7ff ff14 	bl	8009b60 <move_window>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d167      	bne.n	8009e0e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	1c5a      	adds	r2, r3, #1
 8009d42:	60fa      	str	r2, [r7, #12]
 8009d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d48:	693a      	ldr	r2, [r7, #16]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009d50:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	6a1a      	ldr	r2, [r3, #32]
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	0a5b      	lsrs	r3, r3, #9
 8009d5a:	4413      	add	r3, r2
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	6938      	ldr	r0, [r7, #16]
 8009d60:	f7ff fefe 	bl	8009b60 <move_window>
 8009d64:	4603      	mov	r3, r0
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d153      	bne.n	8009e12 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d70:	693a      	ldr	r2, [r7, #16]
 8009d72:	4413      	add	r3, r2
 8009d74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009d78:	021b      	lsls	r3, r3, #8
 8009d7a:	461a      	mov	r2, r3
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	4313      	orrs	r3, r2
 8009d80:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	f003 0301 	and.w	r3, r3, #1
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d002      	beq.n	8009d92 <get_fat+0xbc>
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	091b      	lsrs	r3, r3, #4
 8009d90:	e002      	b.n	8009d98 <get_fat+0xc2>
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009d98:	617b      	str	r3, [r7, #20]
			break;
 8009d9a:	e03f      	b.n	8009e1c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	6a1a      	ldr	r2, [r3, #32]
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	0a1b      	lsrs	r3, r3, #8
 8009da4:	4413      	add	r3, r2
 8009da6:	4619      	mov	r1, r3
 8009da8:	6938      	ldr	r0, [r7, #16]
 8009daa:	f7ff fed9 	bl	8009b60 <move_window>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d130      	bne.n	8009e16 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	005b      	lsls	r3, r3, #1
 8009dbe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009dc2:	4413      	add	r3, r2
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7ff fc1b 	bl	8009600 <ld_word>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	617b      	str	r3, [r7, #20]
			break;
 8009dce:	e025      	b.n	8009e1c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009dd0:	693b      	ldr	r3, [r7, #16]
 8009dd2:	6a1a      	ldr	r2, [r3, #32]
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	09db      	lsrs	r3, r3, #7
 8009dd8:	4413      	add	r3, r2
 8009dda:	4619      	mov	r1, r3
 8009ddc:	6938      	ldr	r0, [r7, #16]
 8009dde:	f7ff febf 	bl	8009b60 <move_window>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d118      	bne.n	8009e1a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	009b      	lsls	r3, r3, #2
 8009df2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009df6:	4413      	add	r3, r2
 8009df8:	4618      	mov	r0, r3
 8009dfa:	f7ff fc19 	bl	8009630 <ld_dword>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009e04:	617b      	str	r3, [r7, #20]
			break;
 8009e06:	e009      	b.n	8009e1c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009e08:	2301      	movs	r3, #1
 8009e0a:	617b      	str	r3, [r7, #20]
 8009e0c:	e006      	b.n	8009e1c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009e0e:	bf00      	nop
 8009e10:	e004      	b.n	8009e1c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009e12:	bf00      	nop
 8009e14:	e002      	b.n	8009e1c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009e16:	bf00      	nop
 8009e18:	e000      	b.n	8009e1c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009e1a:	bf00      	nop
		}
	}

	return val;
 8009e1c:	697b      	ldr	r3, [r7, #20]
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	3718      	adds	r7, #24
 8009e22:	46bd      	mov	sp, r7
 8009e24:	bd80      	pop	{r7, pc}

08009e26 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009e26:	b590      	push	{r4, r7, lr}
 8009e28:	b089      	sub	sp, #36	; 0x24
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	60f8      	str	r0, [r7, #12]
 8009e2e:	60b9      	str	r1, [r7, #8]
 8009e30:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009e32:	2302      	movs	r3, #2
 8009e34:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	f240 80d9 	bls.w	8009ff0 <put_fat+0x1ca>
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	695b      	ldr	r3, [r3, #20]
 8009e42:	68ba      	ldr	r2, [r7, #8]
 8009e44:	429a      	cmp	r2, r3
 8009e46:	f080 80d3 	bcs.w	8009ff0 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	781b      	ldrb	r3, [r3, #0]
 8009e4e:	2b03      	cmp	r3, #3
 8009e50:	f000 8096 	beq.w	8009f80 <put_fat+0x15a>
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	f300 80cb 	bgt.w	8009ff0 <put_fat+0x1ca>
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d002      	beq.n	8009e64 <put_fat+0x3e>
 8009e5e:	2b02      	cmp	r3, #2
 8009e60:	d06e      	beq.n	8009f40 <put_fat+0x11a>
 8009e62:	e0c5      	b.n	8009ff0 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	61bb      	str	r3, [r7, #24]
 8009e68:	69bb      	ldr	r3, [r7, #24]
 8009e6a:	085b      	lsrs	r3, r3, #1
 8009e6c:	69ba      	ldr	r2, [r7, #24]
 8009e6e:	4413      	add	r3, r2
 8009e70:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6a1a      	ldr	r2, [r3, #32]
 8009e76:	69bb      	ldr	r3, [r7, #24]
 8009e78:	0a5b      	lsrs	r3, r3, #9
 8009e7a:	4413      	add	r3, r2
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f7ff fe6e 	bl	8009b60 <move_window>
 8009e84:	4603      	mov	r3, r0
 8009e86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009e88:	7ffb      	ldrb	r3, [r7, #31]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	f040 80a9 	bne.w	8009fe2 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	1c59      	adds	r1, r3, #1
 8009e9a:	61b9      	str	r1, [r7, #24]
 8009e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ea0:	4413      	add	r3, r2
 8009ea2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	f003 0301 	and.w	r3, r3, #1
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00d      	beq.n	8009eca <put_fat+0xa4>
 8009eae:	697b      	ldr	r3, [r7, #20]
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	b25b      	sxtb	r3, r3
 8009eb4:	f003 030f 	and.w	r3, r3, #15
 8009eb8:	b25a      	sxtb	r2, r3
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	b2db      	uxtb	r3, r3
 8009ebe:	011b      	lsls	r3, r3, #4
 8009ec0:	b25b      	sxtb	r3, r3
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	b25b      	sxtb	r3, r3
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	e001      	b.n	8009ece <put_fat+0xa8>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	697a      	ldr	r2, [r7, #20]
 8009ed0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6a1a      	ldr	r2, [r3, #32]
 8009edc:	69bb      	ldr	r3, [r7, #24]
 8009ede:	0a5b      	lsrs	r3, r3, #9
 8009ee0:	4413      	add	r3, r2
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	68f8      	ldr	r0, [r7, #12]
 8009ee6:	f7ff fe3b 	bl	8009b60 <move_window>
 8009eea:	4603      	mov	r3, r0
 8009eec:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009eee:	7ffb      	ldrb	r3, [r7, #31]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d178      	bne.n	8009fe6 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f00:	4413      	add	r3, r2
 8009f02:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d003      	beq.n	8009f16 <put_fat+0xf0>
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	091b      	lsrs	r3, r3, #4
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	e00e      	b.n	8009f34 <put_fat+0x10e>
 8009f16:	697b      	ldr	r3, [r7, #20]
 8009f18:	781b      	ldrb	r3, [r3, #0]
 8009f1a:	b25b      	sxtb	r3, r3
 8009f1c:	f023 030f 	bic.w	r3, r3, #15
 8009f20:	b25a      	sxtb	r2, r3
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	0a1b      	lsrs	r3, r3, #8
 8009f26:	b25b      	sxtb	r3, r3
 8009f28:	f003 030f 	and.w	r3, r3, #15
 8009f2c:	b25b      	sxtb	r3, r3
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	b25b      	sxtb	r3, r3
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	697a      	ldr	r2, [r7, #20]
 8009f36:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	70da      	strb	r2, [r3, #3]
			break;
 8009f3e:	e057      	b.n	8009ff0 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6a1a      	ldr	r2, [r3, #32]
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	0a1b      	lsrs	r3, r3, #8
 8009f48:	4413      	add	r3, r2
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	68f8      	ldr	r0, [r7, #12]
 8009f4e:	f7ff fe07 	bl	8009b60 <move_window>
 8009f52:	4603      	mov	r3, r0
 8009f54:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009f56:	7ffb      	ldrb	r3, [r7, #31]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d146      	bne.n	8009fea <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	005b      	lsls	r3, r3, #1
 8009f66:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009f6a:	4413      	add	r3, r2
 8009f6c:	687a      	ldr	r2, [r7, #4]
 8009f6e:	b292      	uxth	r2, r2
 8009f70:	4611      	mov	r1, r2
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7ff fb7f 	bl	8009676 <st_word>
			fs->wflag = 1;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	70da      	strb	r2, [r3, #3]
			break;
 8009f7e:	e037      	b.n	8009ff0 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6a1a      	ldr	r2, [r3, #32]
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	09db      	lsrs	r3, r3, #7
 8009f88:	4413      	add	r3, r2
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	68f8      	ldr	r0, [r7, #12]
 8009f8e:	f7ff fde7 	bl	8009b60 <move_window>
 8009f92:	4603      	mov	r3, r0
 8009f94:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009f96:	7ffb      	ldrb	r3, [r7, #31]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d128      	bne.n	8009fee <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	009b      	lsls	r3, r3, #2
 8009fac:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009fb0:	4413      	add	r3, r2
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7ff fb3c 	bl	8009630 <ld_dword>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009fbe:	4323      	orrs	r3, r4
 8009fc0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009fd0:	4413      	add	r3, r2
 8009fd2:	6879      	ldr	r1, [r7, #4]
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7ff fb69 	bl	80096ac <st_dword>
			fs->wflag = 1;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2201      	movs	r2, #1
 8009fde:	70da      	strb	r2, [r3, #3]
			break;
 8009fe0:	e006      	b.n	8009ff0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009fe2:	bf00      	nop
 8009fe4:	e004      	b.n	8009ff0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009fe6:	bf00      	nop
 8009fe8:	e002      	b.n	8009ff0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009fea:	bf00      	nop
 8009fec:	e000      	b.n	8009ff0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009fee:	bf00      	nop
		}
	}
	return res;
 8009ff0:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3724      	adds	r7, #36	; 0x24
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd90      	pop	{r4, r7, pc}

08009ffa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009ffa:	b580      	push	{r7, lr}
 8009ffc:	b088      	sub	sp, #32
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	60f8      	str	r0, [r7, #12]
 800a002:	60b9      	str	r1, [r7, #8]
 800a004:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d904      	bls.n	800a020 <remove_chain+0x26>
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	695b      	ldr	r3, [r3, #20]
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d301      	bcc.n	800a024 <remove_chain+0x2a>
 800a020:	2302      	movs	r3, #2
 800a022:	e04b      	b.n	800a0bc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00c      	beq.n	800a044 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a02a:	f04f 32ff 	mov.w	r2, #4294967295
 800a02e:	6879      	ldr	r1, [r7, #4]
 800a030:	69b8      	ldr	r0, [r7, #24]
 800a032:	f7ff fef8 	bl	8009e26 <put_fat>
 800a036:	4603      	mov	r3, r0
 800a038:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a03a:	7ffb      	ldrb	r3, [r7, #31]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d001      	beq.n	800a044 <remove_chain+0x4a>
 800a040:	7ffb      	ldrb	r3, [r7, #31]
 800a042:	e03b      	b.n	800a0bc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a044:	68b9      	ldr	r1, [r7, #8]
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f7ff fe45 	bl	8009cd6 <get_fat>
 800a04c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d031      	beq.n	800a0b8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	2b01      	cmp	r3, #1
 800a058:	d101      	bne.n	800a05e <remove_chain+0x64>
 800a05a:	2302      	movs	r3, #2
 800a05c:	e02e      	b.n	800a0bc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a064:	d101      	bne.n	800a06a <remove_chain+0x70>
 800a066:	2301      	movs	r3, #1
 800a068:	e028      	b.n	800a0bc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a06a:	2200      	movs	r2, #0
 800a06c:	68b9      	ldr	r1, [r7, #8]
 800a06e:	69b8      	ldr	r0, [r7, #24]
 800a070:	f7ff fed9 	bl	8009e26 <put_fat>
 800a074:	4603      	mov	r3, r0
 800a076:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a078:	7ffb      	ldrb	r3, [r7, #31]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d001      	beq.n	800a082 <remove_chain+0x88>
 800a07e:	7ffb      	ldrb	r3, [r7, #31]
 800a080:	e01c      	b.n	800a0bc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	691a      	ldr	r2, [r3, #16]
 800a086:	69bb      	ldr	r3, [r7, #24]
 800a088:	695b      	ldr	r3, [r3, #20]
 800a08a:	3b02      	subs	r3, #2
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d20b      	bcs.n	800a0a8 <remove_chain+0xae>
			fs->free_clst++;
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	691b      	ldr	r3, [r3, #16]
 800a094:	1c5a      	adds	r2, r3, #1
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	791b      	ldrb	r3, [r3, #4]
 800a09e:	f043 0301 	orr.w	r3, r3, #1
 800a0a2:	b2da      	uxtb	r2, r3
 800a0a4:	69bb      	ldr	r3, [r7, #24]
 800a0a6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	695b      	ldr	r3, [r3, #20]
 800a0b0:	68ba      	ldr	r2, [r7, #8]
 800a0b2:	429a      	cmp	r2, r3
 800a0b4:	d3c6      	bcc.n	800a044 <remove_chain+0x4a>
 800a0b6:	e000      	b.n	800a0ba <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a0b8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a0ba:	2300      	movs	r3, #0
}
 800a0bc:	4618      	mov	r0, r3
 800a0be:	3720      	adds	r7, #32
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}

0800a0c4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b088      	sub	sp, #32
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
 800a0cc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d10d      	bne.n	800a0f6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d004      	beq.n	800a0f0 <create_chain+0x2c>
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	695b      	ldr	r3, [r3, #20]
 800a0ea:	69ba      	ldr	r2, [r7, #24]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d31b      	bcc.n	800a128 <create_chain+0x64>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	61bb      	str	r3, [r7, #24]
 800a0f4:	e018      	b.n	800a128 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f7ff fdec 	bl	8009cd6 <get_fat>
 800a0fe:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2b01      	cmp	r3, #1
 800a104:	d801      	bhi.n	800a10a <create_chain+0x46>
 800a106:	2301      	movs	r3, #1
 800a108:	e070      	b.n	800a1ec <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a110:	d101      	bne.n	800a116 <create_chain+0x52>
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	e06a      	b.n	800a1ec <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	695b      	ldr	r3, [r3, #20]
 800a11a:	68fa      	ldr	r2, [r7, #12]
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d201      	bcs.n	800a124 <create_chain+0x60>
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	e063      	b.n	800a1ec <create_chain+0x128>
		scl = clst;
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a12c:	69fb      	ldr	r3, [r7, #28]
 800a12e:	3301      	adds	r3, #1
 800a130:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	695b      	ldr	r3, [r3, #20]
 800a136:	69fa      	ldr	r2, [r7, #28]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d307      	bcc.n	800a14c <create_chain+0x88>
				ncl = 2;
 800a13c:	2302      	movs	r3, #2
 800a13e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a140:	69fa      	ldr	r2, [r7, #28]
 800a142:	69bb      	ldr	r3, [r7, #24]
 800a144:	429a      	cmp	r2, r3
 800a146:	d901      	bls.n	800a14c <create_chain+0x88>
 800a148:	2300      	movs	r3, #0
 800a14a:	e04f      	b.n	800a1ec <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a14c:	69f9      	ldr	r1, [r7, #28]
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f7ff fdc1 	bl	8009cd6 <get_fat>
 800a154:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00e      	beq.n	800a17a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d003      	beq.n	800a16a <create_chain+0xa6>
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a168:	d101      	bne.n	800a16e <create_chain+0xaa>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	e03e      	b.n	800a1ec <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a16e:	69fa      	ldr	r2, [r7, #28]
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	429a      	cmp	r2, r3
 800a174:	d1da      	bne.n	800a12c <create_chain+0x68>
 800a176:	2300      	movs	r3, #0
 800a178:	e038      	b.n	800a1ec <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a17a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a17c:	f04f 32ff 	mov.w	r2, #4294967295
 800a180:	69f9      	ldr	r1, [r7, #28]
 800a182:	6938      	ldr	r0, [r7, #16]
 800a184:	f7ff fe4f 	bl	8009e26 <put_fat>
 800a188:	4603      	mov	r3, r0
 800a18a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a18c:	7dfb      	ldrb	r3, [r7, #23]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d109      	bne.n	800a1a6 <create_chain+0xe2>
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d006      	beq.n	800a1a6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a198:	69fa      	ldr	r2, [r7, #28]
 800a19a:	6839      	ldr	r1, [r7, #0]
 800a19c:	6938      	ldr	r0, [r7, #16]
 800a19e:	f7ff fe42 	bl	8009e26 <put_fat>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a1a6:	7dfb      	ldrb	r3, [r7, #23]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d116      	bne.n	800a1da <create_chain+0x116>
		fs->last_clst = ncl;
 800a1ac:	693b      	ldr	r3, [r7, #16]
 800a1ae:	69fa      	ldr	r2, [r7, #28]
 800a1b0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	691a      	ldr	r2, [r3, #16]
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	695b      	ldr	r3, [r3, #20]
 800a1ba:	3b02      	subs	r3, #2
 800a1bc:	429a      	cmp	r2, r3
 800a1be:	d804      	bhi.n	800a1ca <create_chain+0x106>
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	1e5a      	subs	r2, r3, #1
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800a1ca:	693b      	ldr	r3, [r7, #16]
 800a1cc:	791b      	ldrb	r3, [r3, #4]
 800a1ce:	f043 0301 	orr.w	r3, r3, #1
 800a1d2:	b2da      	uxtb	r2, r3
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	711a      	strb	r2, [r3, #4]
 800a1d8:	e007      	b.n	800a1ea <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a1da:	7dfb      	ldrb	r3, [r7, #23]
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	d102      	bne.n	800a1e6 <create_chain+0x122>
 800a1e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a1e4:	e000      	b.n	800a1e8 <create_chain+0x124>
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a1ea:	69fb      	ldr	r3, [r7, #28]
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3720      	adds	r7, #32
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b087      	sub	sp, #28
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
 800a1fc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a208:	3304      	adds	r3, #4
 800a20a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	0a5b      	lsrs	r3, r3, #9
 800a210:	68fa      	ldr	r2, [r7, #12]
 800a212:	8952      	ldrh	r2, [r2, #10]
 800a214:	fbb3 f3f2 	udiv	r3, r3, r2
 800a218:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	1d1a      	adds	r2, r3, #4
 800a21e:	613a      	str	r2, [r7, #16]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d101      	bne.n	800a22e <clmt_clust+0x3a>
 800a22a:	2300      	movs	r3, #0
 800a22c:	e010      	b.n	800a250 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	429a      	cmp	r2, r3
 800a234:	d307      	bcc.n	800a246 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a236:	697a      	ldr	r2, [r7, #20]
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	1ad3      	subs	r3, r2, r3
 800a23c:	617b      	str	r3, [r7, #20]
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	3304      	adds	r3, #4
 800a242:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a244:	e7e9      	b.n	800a21a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a246:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	4413      	add	r3, r2
}
 800a250:	4618      	mov	r0, r3
 800a252:	371c      	adds	r7, #28
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b086      	sub	sp, #24
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
 800a264:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a272:	d204      	bcs.n	800a27e <dir_sdi+0x22>
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	f003 031f 	and.w	r3, r3, #31
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d001      	beq.n	800a282 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a27e:	2302      	movs	r3, #2
 800a280:	e063      	b.n	800a34a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	683a      	ldr	r2, [r7, #0]
 800a286:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d106      	bne.n	800a2a2 <dir_sdi+0x46>
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	781b      	ldrb	r3, [r3, #0]
 800a298:	2b02      	cmp	r3, #2
 800a29a:	d902      	bls.n	800a2a2 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10c      	bne.n	800a2c2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	095b      	lsrs	r3, r3, #5
 800a2ac:	693a      	ldr	r2, [r7, #16]
 800a2ae:	8912      	ldrh	r2, [r2, #8]
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d301      	bcc.n	800a2b8 <dir_sdi+0x5c>
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	e048      	b.n	800a34a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	61da      	str	r2, [r3, #28]
 800a2c0:	e029      	b.n	800a316 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a2c2:	693b      	ldr	r3, [r7, #16]
 800a2c4:	895b      	ldrh	r3, [r3, #10]
 800a2c6:	025b      	lsls	r3, r3, #9
 800a2c8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a2ca:	e019      	b.n	800a300 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6979      	ldr	r1, [r7, #20]
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f7ff fd00 	bl	8009cd6 <get_fat>
 800a2d6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2de:	d101      	bne.n	800a2e4 <dir_sdi+0x88>
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e032      	b.n	800a34a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d904      	bls.n	800a2f4 <dir_sdi+0x98>
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	695b      	ldr	r3, [r3, #20]
 800a2ee:	697a      	ldr	r2, [r7, #20]
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d301      	bcc.n	800a2f8 <dir_sdi+0x9c>
 800a2f4:	2302      	movs	r3, #2
 800a2f6:	e028      	b.n	800a34a <dir_sdi+0xee>
			ofs -= csz;
 800a2f8:	683a      	ldr	r2, [r7, #0]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a300:	683a      	ldr	r2, [r7, #0]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	429a      	cmp	r2, r3
 800a306:	d2e1      	bcs.n	800a2cc <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800a308:	6979      	ldr	r1, [r7, #20]
 800a30a:	6938      	ldr	r0, [r7, #16]
 800a30c:	f7ff fcc4 	bl	8009c98 <clust2sect>
 800a310:	4602      	mov	r2, r0
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	69db      	ldr	r3, [r3, #28]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <dir_sdi+0xcc>
 800a324:	2302      	movs	r3, #2
 800a326:	e010      	b.n	800a34a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	69da      	ldr	r2, [r3, #28]
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	0a5b      	lsrs	r3, r3, #9
 800a330:	441a      	add	r2, r3
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a342:	441a      	add	r2, r3
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a348:	2300      	movs	r3, #0
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3718      	adds	r7, #24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b086      	sub	sp, #24
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
 800a35a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	695b      	ldr	r3, [r3, #20]
 800a366:	3320      	adds	r3, #32
 800a368:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	69db      	ldr	r3, [r3, #28]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d003      	beq.n	800a37a <dir_next+0x28>
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a378:	d301      	bcc.n	800a37e <dir_next+0x2c>
 800a37a:	2304      	movs	r3, #4
 800a37c:	e0aa      	b.n	800a4d4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a384:	2b00      	cmp	r3, #0
 800a386:	f040 8098 	bne.w	800a4ba <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	69db      	ldr	r3, [r3, #28]
 800a38e:	1c5a      	adds	r2, r3, #1
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	699b      	ldr	r3, [r3, #24]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10b      	bne.n	800a3b4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	095b      	lsrs	r3, r3, #5
 800a3a0:	68fa      	ldr	r2, [r7, #12]
 800a3a2:	8912      	ldrh	r2, [r2, #8]
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	f0c0 8088 	bcc.w	800a4ba <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	61da      	str	r2, [r3, #28]
 800a3b0:	2304      	movs	r3, #4
 800a3b2:	e08f      	b.n	800a4d4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	0a5b      	lsrs	r3, r3, #9
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	8952      	ldrh	r2, [r2, #10]
 800a3bc:	3a01      	subs	r2, #1
 800a3be:	4013      	ands	r3, r2
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d17a      	bne.n	800a4ba <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	699b      	ldr	r3, [r3, #24]
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	4610      	mov	r0, r2
 800a3ce:	f7ff fc82 	bl	8009cd6 <get_fat>
 800a3d2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a3d4:	697b      	ldr	r3, [r7, #20]
 800a3d6:	2b01      	cmp	r3, #1
 800a3d8:	d801      	bhi.n	800a3de <dir_next+0x8c>
 800a3da:	2302      	movs	r3, #2
 800a3dc:	e07a      	b.n	800a4d4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a3de:	697b      	ldr	r3, [r7, #20]
 800a3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e4:	d101      	bne.n	800a3ea <dir_next+0x98>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e074      	b.n	800a4d4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	697a      	ldr	r2, [r7, #20]
 800a3f0:	429a      	cmp	r2, r3
 800a3f2:	d358      	bcc.n	800a4a6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d104      	bne.n	800a404 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	61da      	str	r2, [r3, #28]
 800a400:	2304      	movs	r3, #4
 800a402:	e067      	b.n	800a4d4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	699b      	ldr	r3, [r3, #24]
 800a40a:	4619      	mov	r1, r3
 800a40c:	4610      	mov	r0, r2
 800a40e:	f7ff fe59 	bl	800a0c4 <create_chain>
 800a412:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <dir_next+0xcc>
 800a41a:	2307      	movs	r3, #7
 800a41c:	e05a      	b.n	800a4d4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	2b01      	cmp	r3, #1
 800a422:	d101      	bne.n	800a428 <dir_next+0xd6>
 800a424:	2302      	movs	r3, #2
 800a426:	e055      	b.n	800a4d4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a42e:	d101      	bne.n	800a434 <dir_next+0xe2>
 800a430:	2301      	movs	r3, #1
 800a432:	e04f      	b.n	800a4d4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f7ff fb4f 	bl	8009ad8 <sync_window>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d001      	beq.n	800a444 <dir_next+0xf2>
 800a440:	2301      	movs	r3, #1
 800a442:	e047      	b.n	800a4d4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	3330      	adds	r3, #48	; 0x30
 800a448:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a44c:	2100      	movs	r1, #0
 800a44e:	4618      	mov	r0, r3
 800a450:	f7ff f979 	bl	8009746 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a454:	2300      	movs	r3, #0
 800a456:	613b      	str	r3, [r7, #16]
 800a458:	6979      	ldr	r1, [r7, #20]
 800a45a:	68f8      	ldr	r0, [r7, #12]
 800a45c:	f7ff fc1c 	bl	8009c98 <clust2sect>
 800a460:	4602      	mov	r2, r0
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	62da      	str	r2, [r3, #44]	; 0x2c
 800a466:	e012      	b.n	800a48e <dir_next+0x13c>
						fs->wflag = 1;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	2201      	movs	r2, #1
 800a46c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a46e:	68f8      	ldr	r0, [r7, #12]
 800a470:	f7ff fb32 	bl	8009ad8 <sync_window>
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d001      	beq.n	800a47e <dir_next+0x12c>
 800a47a:	2301      	movs	r3, #1
 800a47c:	e02a      	b.n	800a4d4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	3301      	adds	r3, #1
 800a482:	613b      	str	r3, [r7, #16]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a488:	1c5a      	adds	r2, r3, #1
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	62da      	str	r2, [r3, #44]	; 0x2c
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	895b      	ldrh	r3, [r3, #10]
 800a492:	461a      	mov	r2, r3
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	4293      	cmp	r3, r2
 800a498:	d3e6      	bcc.n	800a468 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	1ad2      	subs	r2, r2, r3
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	697a      	ldr	r2, [r7, #20]
 800a4aa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a4ac:	6979      	ldr	r1, [r7, #20]
 800a4ae:	68f8      	ldr	r0, [r7, #12]
 800a4b0:	f7ff fbf2 	bl	8009c98 <clust2sect>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	68ba      	ldr	r2, [r7, #8]
 800a4be:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4cc:	441a      	add	r2, r3
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3718      	adds	r7, #24
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b086      	sub	sp, #24
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7ff feb4 	bl	800a25c <dir_sdi>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a4f8:	7dfb      	ldrb	r3, [r7, #23]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d12b      	bne.n	800a556 <dir_alloc+0x7a>
		n = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	69db      	ldr	r3, [r3, #28]
 800a506:	4619      	mov	r1, r3
 800a508:	68f8      	ldr	r0, [r7, #12]
 800a50a:	f7ff fb29 	bl	8009b60 <move_window>
 800a50e:	4603      	mov	r3, r0
 800a510:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a512:	7dfb      	ldrb	r3, [r7, #23]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d11d      	bne.n	800a554 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a1b      	ldr	r3, [r3, #32]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	2be5      	cmp	r3, #229	; 0xe5
 800a520:	d004      	beq.n	800a52c <dir_alloc+0x50>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6a1b      	ldr	r3, [r3, #32]
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d107      	bne.n	800a53c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	3301      	adds	r3, #1
 800a530:	613b      	str	r3, [r7, #16]
 800a532:	693a      	ldr	r2, [r7, #16]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	429a      	cmp	r2, r3
 800a538:	d102      	bne.n	800a540 <dir_alloc+0x64>
 800a53a:	e00c      	b.n	800a556 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a53c:	2300      	movs	r3, #0
 800a53e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a540:	2101      	movs	r1, #1
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f7ff ff05 	bl	800a352 <dir_next>
 800a548:	4603      	mov	r3, r0
 800a54a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a54c:	7dfb      	ldrb	r3, [r7, #23]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d0d7      	beq.n	800a502 <dir_alloc+0x26>
 800a552:	e000      	b.n	800a556 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a554:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a556:	7dfb      	ldrb	r3, [r7, #23]
 800a558:	2b04      	cmp	r3, #4
 800a55a:	d101      	bne.n	800a560 <dir_alloc+0x84>
 800a55c:	2307      	movs	r3, #7
 800a55e:	75fb      	strb	r3, [r7, #23]
	return res;
 800a560:	7dfb      	ldrb	r3, [r7, #23]
}
 800a562:	4618      	mov	r0, r3
 800a564:	3718      	adds	r7, #24
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a56a:	b580      	push	{r7, lr}
 800a56c:	b084      	sub	sp, #16
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
 800a572:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	331a      	adds	r3, #26
 800a578:	4618      	mov	r0, r3
 800a57a:	f7ff f841 	bl	8009600 <ld_word>
 800a57e:	4603      	mov	r3, r0
 800a580:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	2b03      	cmp	r3, #3
 800a588:	d109      	bne.n	800a59e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	3314      	adds	r3, #20
 800a58e:	4618      	mov	r0, r3
 800a590:	f7ff f836 	bl	8009600 <ld_word>
 800a594:	4603      	mov	r3, r0
 800a596:	041b      	lsls	r3, r3, #16
 800a598:	68fa      	ldr	r2, [r7, #12]
 800a59a:	4313      	orrs	r3, r2
 800a59c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a59e:	68fb      	ldr	r3, [r7, #12]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b084      	sub	sp, #16
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	60f8      	str	r0, [r7, #12]
 800a5b0:	60b9      	str	r1, [r7, #8]
 800a5b2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	331a      	adds	r3, #26
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	b292      	uxth	r2, r2
 800a5bc:	4611      	mov	r1, r2
 800a5be:	4618      	mov	r0, r3
 800a5c0:	f7ff f859 	bl	8009676 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	2b03      	cmp	r3, #3
 800a5ca:	d109      	bne.n	800a5e0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	f103 0214 	add.w	r2, r3, #20
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	0c1b      	lsrs	r3, r3, #16
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	4619      	mov	r1, r3
 800a5da:	4610      	mov	r0, r2
 800a5dc:	f7ff f84b 	bl	8009676 <st_word>
	}
}
 800a5e0:	bf00      	nop
 800a5e2:	3710      	adds	r7, #16
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b086      	sub	sp, #24
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a5f6:	2100      	movs	r1, #0
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f7ff fe2f 	bl	800a25c <dir_sdi>
 800a5fe:	4603      	mov	r3, r0
 800a600:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a602:	7dfb      	ldrb	r3, [r7, #23]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d001      	beq.n	800a60c <dir_find+0x24>
 800a608:	7dfb      	ldrb	r3, [r7, #23]
 800a60a:	e03e      	b.n	800a68a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	69db      	ldr	r3, [r3, #28]
 800a610:	4619      	mov	r1, r3
 800a612:	6938      	ldr	r0, [r7, #16]
 800a614:	f7ff faa4 	bl	8009b60 <move_window>
 800a618:	4603      	mov	r3, r0
 800a61a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a61c:	7dfb      	ldrb	r3, [r7, #23]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d12f      	bne.n	800a682 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	781b      	ldrb	r3, [r3, #0]
 800a628:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a62a:	7bfb      	ldrb	r3, [r7, #15]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d102      	bne.n	800a636 <dir_find+0x4e>
 800a630:	2304      	movs	r3, #4
 800a632:	75fb      	strb	r3, [r7, #23]
 800a634:	e028      	b.n	800a688 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6a1b      	ldr	r3, [r3, #32]
 800a63a:	330b      	adds	r3, #11
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a642:	b2da      	uxtb	r2, r3
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6a1b      	ldr	r3, [r3, #32]
 800a64c:	330b      	adds	r3, #11
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	f003 0308 	and.w	r3, r3, #8
 800a654:	2b00      	cmp	r3, #0
 800a656:	d10a      	bne.n	800a66e <dir_find+0x86>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6a18      	ldr	r0, [r3, #32]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	3324      	adds	r3, #36	; 0x24
 800a660:	220b      	movs	r2, #11
 800a662:	4619      	mov	r1, r3
 800a664:	f7ff f88a 	bl	800977c <mem_cmp>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d00b      	beq.n	800a686 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a66e:	2100      	movs	r1, #0
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f7ff fe6e 	bl	800a352 <dir_next>
 800a676:	4603      	mov	r3, r0
 800a678:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a67a:	7dfb      	ldrb	r3, [r7, #23]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d0c5      	beq.n	800a60c <dir_find+0x24>
 800a680:	e002      	b.n	800a688 <dir_find+0xa0>
		if (res != FR_OK) break;
 800a682:	bf00      	nop
 800a684:	e000      	b.n	800a688 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a686:	bf00      	nop

	return res;
 800a688:	7dfb      	ldrb	r3, [r7, #23]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3718      	adds	r7, #24
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd80      	pop	{r7, pc}

0800a692 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b084      	sub	sp, #16
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a6a0:	2101      	movs	r1, #1
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f7ff ff1a 	bl	800a4dc <dir_alloc>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d11c      	bne.n	800a6ec <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	69db      	ldr	r3, [r3, #28]
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	68b8      	ldr	r0, [r7, #8]
 800a6ba:	f7ff fa51 	bl	8009b60 <move_window>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a6c2:	7bfb      	ldrb	r3, [r7, #15]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d111      	bne.n	800a6ec <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	6a1b      	ldr	r3, [r3, #32]
 800a6cc:	2220      	movs	r2, #32
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7ff f838 	bl	8009746 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6a18      	ldr	r0, [r3, #32]
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	3324      	adds	r3, #36	; 0x24
 800a6de:	220b      	movs	r2, #11
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	f7ff f80f 	bl	8009704 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800a6e6:	68bb      	ldr	r3, [r7, #8]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	3710      	adds	r7, #16
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
	...

0800a6f8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b088      	sub	sp, #32
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	60fb      	str	r3, [r7, #12]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	3324      	adds	r3, #36	; 0x24
 800a70c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a70e:	220b      	movs	r2, #11
 800a710:	2120      	movs	r1, #32
 800a712:	68b8      	ldr	r0, [r7, #8]
 800a714:	f7ff f817 	bl	8009746 <mem_set>
	si = i = 0; ni = 8;
 800a718:	2300      	movs	r3, #0
 800a71a:	613b      	str	r3, [r7, #16]
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	61fb      	str	r3, [r7, #28]
 800a720:	2308      	movs	r3, #8
 800a722:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a724:	69fb      	ldr	r3, [r7, #28]
 800a726:	1c5a      	adds	r2, r3, #1
 800a728:	61fa      	str	r2, [r7, #28]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	4413      	add	r3, r2
 800a72e:	781b      	ldrb	r3, [r3, #0]
 800a730:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a732:	7efb      	ldrb	r3, [r7, #27]
 800a734:	2b20      	cmp	r3, #32
 800a736:	d94e      	bls.n	800a7d6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800a738:	7efb      	ldrb	r3, [r7, #27]
 800a73a:	2b2f      	cmp	r3, #47	; 0x2f
 800a73c:	d006      	beq.n	800a74c <create_name+0x54>
 800a73e:	7efb      	ldrb	r3, [r7, #27]
 800a740:	2b5c      	cmp	r3, #92	; 0x5c
 800a742:	d110      	bne.n	800a766 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a744:	e002      	b.n	800a74c <create_name+0x54>
 800a746:	69fb      	ldr	r3, [r7, #28]
 800a748:	3301      	adds	r3, #1
 800a74a:	61fb      	str	r3, [r7, #28]
 800a74c:	68fa      	ldr	r2, [r7, #12]
 800a74e:	69fb      	ldr	r3, [r7, #28]
 800a750:	4413      	add	r3, r2
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	2b2f      	cmp	r3, #47	; 0x2f
 800a756:	d0f6      	beq.n	800a746 <create_name+0x4e>
 800a758:	68fa      	ldr	r2, [r7, #12]
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	4413      	add	r3, r2
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	2b5c      	cmp	r3, #92	; 0x5c
 800a762:	d0f0      	beq.n	800a746 <create_name+0x4e>
			break;
 800a764:	e038      	b.n	800a7d8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800a766:	7efb      	ldrb	r3, [r7, #27]
 800a768:	2b2e      	cmp	r3, #46	; 0x2e
 800a76a:	d003      	beq.n	800a774 <create_name+0x7c>
 800a76c:	693a      	ldr	r2, [r7, #16]
 800a76e:	697b      	ldr	r3, [r7, #20]
 800a770:	429a      	cmp	r2, r3
 800a772:	d30c      	bcc.n	800a78e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	2b0b      	cmp	r3, #11
 800a778:	d002      	beq.n	800a780 <create_name+0x88>
 800a77a:	7efb      	ldrb	r3, [r7, #27]
 800a77c:	2b2e      	cmp	r3, #46	; 0x2e
 800a77e:	d001      	beq.n	800a784 <create_name+0x8c>
 800a780:	2306      	movs	r3, #6
 800a782:	e044      	b.n	800a80e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800a784:	2308      	movs	r3, #8
 800a786:	613b      	str	r3, [r7, #16]
 800a788:	230b      	movs	r3, #11
 800a78a:	617b      	str	r3, [r7, #20]
			continue;
 800a78c:	e022      	b.n	800a7d4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a78e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a792:	2b00      	cmp	r3, #0
 800a794:	da04      	bge.n	800a7a0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a796:	7efb      	ldrb	r3, [r7, #27]
 800a798:	3b80      	subs	r3, #128	; 0x80
 800a79a:	4a1f      	ldr	r2, [pc, #124]	; (800a818 <create_name+0x120>)
 800a79c:	5cd3      	ldrb	r3, [r2, r3]
 800a79e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a7a0:	7efb      	ldrb	r3, [r7, #27]
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	481d      	ldr	r0, [pc, #116]	; (800a81c <create_name+0x124>)
 800a7a6:	f7ff f810 	bl	80097ca <chk_chr>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d001      	beq.n	800a7b4 <create_name+0xbc>
 800a7b0:	2306      	movs	r3, #6
 800a7b2:	e02c      	b.n	800a80e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a7b4:	7efb      	ldrb	r3, [r7, #27]
 800a7b6:	2b60      	cmp	r3, #96	; 0x60
 800a7b8:	d905      	bls.n	800a7c6 <create_name+0xce>
 800a7ba:	7efb      	ldrb	r3, [r7, #27]
 800a7bc:	2b7a      	cmp	r3, #122	; 0x7a
 800a7be:	d802      	bhi.n	800a7c6 <create_name+0xce>
 800a7c0:	7efb      	ldrb	r3, [r7, #27]
 800a7c2:	3b20      	subs	r3, #32
 800a7c4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	1c5a      	adds	r2, r3, #1
 800a7ca:	613a      	str	r2, [r7, #16]
 800a7cc:	68ba      	ldr	r2, [r7, #8]
 800a7ce:	4413      	add	r3, r2
 800a7d0:	7efa      	ldrb	r2, [r7, #27]
 800a7d2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a7d4:	e7a6      	b.n	800a724 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a7d6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800a7d8:	68fa      	ldr	r2, [r7, #12]
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	441a      	add	r2, r3
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d101      	bne.n	800a7ec <create_name+0xf4>
 800a7e8:	2306      	movs	r3, #6
 800a7ea:	e010      	b.n	800a80e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	2be5      	cmp	r3, #229	; 0xe5
 800a7f2:	d102      	bne.n	800a7fa <create_name+0x102>
 800a7f4:	68bb      	ldr	r3, [r7, #8]
 800a7f6:	2205      	movs	r2, #5
 800a7f8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a7fa:	7efb      	ldrb	r3, [r7, #27]
 800a7fc:	2b20      	cmp	r3, #32
 800a7fe:	d801      	bhi.n	800a804 <create_name+0x10c>
 800a800:	2204      	movs	r2, #4
 800a802:	e000      	b.n	800a806 <create_name+0x10e>
 800a804:	2200      	movs	r2, #0
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	330b      	adds	r3, #11
 800a80a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800a80c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800a80e:	4618      	mov	r0, r3
 800a810:	3720      	adds	r7, #32
 800a812:	46bd      	mov	sp, r7
 800a814:	bd80      	pop	{r7, pc}
 800a816:	bf00      	nop
 800a818:	0800d700 	.word	0x0800d700
 800a81c:	0800d3e4 	.word	0x0800d3e4

0800a820 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b086      	sub	sp, #24
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a834:	e002      	b.n	800a83c <follow_path+0x1c>
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	3301      	adds	r3, #1
 800a83a:	603b      	str	r3, [r7, #0]
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	781b      	ldrb	r3, [r3, #0]
 800a840:	2b2f      	cmp	r3, #47	; 0x2f
 800a842:	d0f8      	beq.n	800a836 <follow_path+0x16>
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	2b5c      	cmp	r3, #92	; 0x5c
 800a84a:	d0f4      	beq.n	800a836 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	2200      	movs	r2, #0
 800a850:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	2b1f      	cmp	r3, #31
 800a858:	d80a      	bhi.n	800a870 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2280      	movs	r2, #128	; 0x80
 800a85e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a862:	2100      	movs	r1, #0
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f7ff fcf9 	bl	800a25c <dir_sdi>
 800a86a:	4603      	mov	r3, r0
 800a86c:	75fb      	strb	r3, [r7, #23]
 800a86e:	e043      	b.n	800a8f8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a870:	463b      	mov	r3, r7
 800a872:	4619      	mov	r1, r3
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7ff ff3f 	bl	800a6f8 <create_name>
 800a87a:	4603      	mov	r3, r0
 800a87c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a87e:	7dfb      	ldrb	r3, [r7, #23]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d134      	bne.n	800a8ee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f7ff feaf 	bl	800a5e8 <dir_find>
 800a88a:	4603      	mov	r3, r0
 800a88c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a894:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a896:	7dfb      	ldrb	r3, [r7, #23]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d00a      	beq.n	800a8b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a89c:	7dfb      	ldrb	r3, [r7, #23]
 800a89e:	2b04      	cmp	r3, #4
 800a8a0:	d127      	bne.n	800a8f2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a8a2:	7afb      	ldrb	r3, [r7, #11]
 800a8a4:	f003 0304 	and.w	r3, r3, #4
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d122      	bne.n	800a8f2 <follow_path+0xd2>
 800a8ac:	2305      	movs	r3, #5
 800a8ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a8b0:	e01f      	b.n	800a8f2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a8b2:	7afb      	ldrb	r3, [r7, #11]
 800a8b4:	f003 0304 	and.w	r3, r3, #4
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d11c      	bne.n	800a8f6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	799b      	ldrb	r3, [r3, #6]
 800a8c0:	f003 0310 	and.w	r3, r3, #16
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d102      	bne.n	800a8ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a8c8:	2305      	movs	r3, #5
 800a8ca:	75fb      	strb	r3, [r7, #23]
 800a8cc:	e014      	b.n	800a8f8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	695b      	ldr	r3, [r3, #20]
 800a8d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8dc:	4413      	add	r3, r2
 800a8de:	4619      	mov	r1, r3
 800a8e0:	68f8      	ldr	r0, [r7, #12]
 800a8e2:	f7ff fe42 	bl	800a56a <ld_clust>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a8ec:	e7c0      	b.n	800a870 <follow_path+0x50>
			if (res != FR_OK) break;
 800a8ee:	bf00      	nop
 800a8f0:	e002      	b.n	800a8f8 <follow_path+0xd8>
				break;
 800a8f2:	bf00      	nop
 800a8f4:	e000      	b.n	800a8f8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a8f6:	bf00      	nop
			}
		}
	}

	return res;
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3718      	adds	r7, #24
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a902:	b480      	push	{r7}
 800a904:	b087      	sub	sp, #28
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a90a:	f04f 33ff 	mov.w	r3, #4294967295
 800a90e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d031      	beq.n	800a97c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	617b      	str	r3, [r7, #20]
 800a91e:	e002      	b.n	800a926 <get_ldnumber+0x24>
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	3301      	adds	r3, #1
 800a924:	617b      	str	r3, [r7, #20]
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b20      	cmp	r3, #32
 800a92c:	d903      	bls.n	800a936 <get_ldnumber+0x34>
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	2b3a      	cmp	r3, #58	; 0x3a
 800a934:	d1f4      	bne.n	800a920 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a936:	697b      	ldr	r3, [r7, #20]
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	2b3a      	cmp	r3, #58	; 0x3a
 800a93c:	d11c      	bne.n	800a978 <get_ldnumber+0x76>
			tp = *path;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	1c5a      	adds	r2, r3, #1
 800a948:	60fa      	str	r2, [r7, #12]
 800a94a:	781b      	ldrb	r3, [r3, #0]
 800a94c:	3b30      	subs	r3, #48	; 0x30
 800a94e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	2b09      	cmp	r3, #9
 800a954:	d80e      	bhi.n	800a974 <get_ldnumber+0x72>
 800a956:	68fa      	ldr	r2, [r7, #12]
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d10a      	bne.n	800a974 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d107      	bne.n	800a974 <get_ldnumber+0x72>
					vol = (int)i;
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	3301      	adds	r3, #1
 800a96c:	617b      	str	r3, [r7, #20]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	697a      	ldr	r2, [r7, #20]
 800a972:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	e002      	b.n	800a97e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a978:	2300      	movs	r3, #0
 800a97a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a97c:	693b      	ldr	r3, [r7, #16]
}
 800a97e:	4618      	mov	r0, r3
 800a980:	371c      	adds	r7, #28
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr
	...

0800a98c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b082      	sub	sp, #8
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2200      	movs	r2, #0
 800a99a:	70da      	strb	r2, [r3, #3]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a9a4:	6839      	ldr	r1, [r7, #0]
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f7ff f8da 	bl	8009b60 <move_window>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d001      	beq.n	800a9b6 <check_fs+0x2a>
 800a9b2:	2304      	movs	r3, #4
 800a9b4:	e038      	b.n	800aa28 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	3330      	adds	r3, #48	; 0x30
 800a9ba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f7fe fe1e 	bl	8009600 <ld_word>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	461a      	mov	r2, r3
 800a9c8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d001      	beq.n	800a9d4 <check_fs+0x48>
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e029      	b.n	800aa28 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a9da:	2be9      	cmp	r3, #233	; 0xe9
 800a9dc:	d009      	beq.n	800a9f2 <check_fs+0x66>
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a9e4:	2beb      	cmp	r3, #235	; 0xeb
 800a9e6:	d11e      	bne.n	800aa26 <check_fs+0x9a>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a9ee:	2b90      	cmp	r3, #144	; 0x90
 800a9f0:	d119      	bne.n	800aa26 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	3330      	adds	r3, #48	; 0x30
 800a9f6:	3336      	adds	r3, #54	; 0x36
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	f7fe fe19 	bl	8009630 <ld_dword>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa04:	4a0a      	ldr	r2, [pc, #40]	; (800aa30 <check_fs+0xa4>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d101      	bne.n	800aa0e <check_fs+0x82>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	e00c      	b.n	800aa28 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	3330      	adds	r3, #48	; 0x30
 800aa12:	3352      	adds	r3, #82	; 0x52
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7fe fe0b 	bl	8009630 <ld_dword>
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	4a05      	ldr	r2, [pc, #20]	; (800aa34 <check_fs+0xa8>)
 800aa1e:	4293      	cmp	r3, r2
 800aa20:	d101      	bne.n	800aa26 <check_fs+0x9a>
 800aa22:	2300      	movs	r3, #0
 800aa24:	e000      	b.n	800aa28 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800aa26:	2302      	movs	r3, #2
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3708      	adds	r7, #8
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}
 800aa30:	00544146 	.word	0x00544146
 800aa34:	33544146 	.word	0x33544146

0800aa38 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b096      	sub	sp, #88	; 0x58
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	4613      	mov	r3, r2
 800aa44:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	2200      	movs	r2, #0
 800aa4a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	f7ff ff58 	bl	800a902 <get_ldnumber>
 800aa52:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800aa54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	da01      	bge.n	800aa5e <find_volume+0x26>
 800aa5a:	230b      	movs	r3, #11
 800aa5c:	e22d      	b.n	800aeba <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800aa5e:	4aa1      	ldr	r2, [pc, #644]	; (800ace4 <find_volume+0x2ac>)
 800aa60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa66:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800aa68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <find_volume+0x3a>
 800aa6e:	230c      	movs	r3, #12
 800aa70:	e223      	b.n	800aeba <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa76:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800aa78:	79fb      	ldrb	r3, [r7, #7]
 800aa7a:	f023 0301 	bic.w	r3, r3, #1
 800aa7e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800aa80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d01a      	beq.n	800aabe <find_volume+0x86>
		stat = disk_status(fs->drv);
 800aa88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa8a:	785b      	ldrb	r3, [r3, #1]
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7fe fd19 	bl	80094c4 <disk_status>
 800aa92:	4603      	mov	r3, r0
 800aa94:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800aa98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aa9c:	f003 0301 	and.w	r3, r3, #1
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d10c      	bne.n	800aabe <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800aaa4:	79fb      	ldrb	r3, [r7, #7]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d007      	beq.n	800aaba <find_volume+0x82>
 800aaaa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aaae:	f003 0304 	and.w	r3, r3, #4
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d001      	beq.n	800aaba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800aab6:	230a      	movs	r3, #10
 800aab8:	e1ff      	b.n	800aeba <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800aaba:	2300      	movs	r3, #0
 800aabc:	e1fd      	b.n	800aeba <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800aabe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac0:	2200      	movs	r2, #0
 800aac2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800aac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aaca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800aacc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aace:	785b      	ldrb	r3, [r3, #1]
 800aad0:	4618      	mov	r0, r3
 800aad2:	f7fe fd11 	bl	80094f8 <disk_initialize>
 800aad6:	4603      	mov	r3, r0
 800aad8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800aadc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aae0:	f003 0301 	and.w	r3, r3, #1
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800aae8:	2303      	movs	r3, #3
 800aaea:	e1e6      	b.n	800aeba <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800aaec:	79fb      	ldrb	r3, [r7, #7]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d007      	beq.n	800ab02 <find_volume+0xca>
 800aaf2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aaf6:	f003 0304 	and.w	r3, r3, #4
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d001      	beq.n	800ab02 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800aafe:	230a      	movs	r3, #10
 800ab00:	e1db      	b.n	800aeba <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ab02:	2300      	movs	r3, #0
 800ab04:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ab06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ab08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ab0a:	f7ff ff3f 	bl	800a98c <check_fs>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ab14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	d149      	bne.n	800abb0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	643b      	str	r3, [r7, #64]	; 0x40
 800ab20:	e01e      	b.n	800ab60 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ab22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab24:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ab28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab2a:	011b      	lsls	r3, r3, #4
 800ab2c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ab30:	4413      	add	r3, r2
 800ab32:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ab34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab36:	3304      	adds	r3, #4
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d006      	beq.n	800ab4c <find_volume+0x114>
 800ab3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab40:	3308      	adds	r3, #8
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7fe fd74 	bl	8009630 <ld_dword>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	e000      	b.n	800ab4e <find_volume+0x116>
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	3358      	adds	r3, #88	; 0x58
 800ab54:	443b      	add	r3, r7
 800ab56:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ab5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab5c:	3301      	adds	r3, #1
 800ab5e:	643b      	str	r3, [r7, #64]	; 0x40
 800ab60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab62:	2b03      	cmp	r3, #3
 800ab64:	d9dd      	bls.n	800ab22 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ab66:	2300      	movs	r3, #0
 800ab68:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ab6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d002      	beq.n	800ab76 <find_volume+0x13e>
 800ab70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab72:	3b01      	subs	r3, #1
 800ab74:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ab76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	3358      	adds	r3, #88	; 0x58
 800ab7c:	443b      	add	r3, r7
 800ab7e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ab82:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ab84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d005      	beq.n	800ab96 <find_volume+0x15e>
 800ab8a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ab8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ab8e:	f7ff fefd 	bl	800a98c <check_fs>
 800ab92:	4603      	mov	r3, r0
 800ab94:	e000      	b.n	800ab98 <find_volume+0x160>
 800ab96:	2303      	movs	r3, #3
 800ab98:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ab9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d905      	bls.n	800abb0 <find_volume+0x178>
 800aba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aba6:	3301      	adds	r3, #1
 800aba8:	643b      	str	r3, [r7, #64]	; 0x40
 800abaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abac:	2b03      	cmp	r3, #3
 800abae:	d9e2      	bls.n	800ab76 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800abb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800abb4:	2b04      	cmp	r3, #4
 800abb6:	d101      	bne.n	800abbc <find_volume+0x184>
 800abb8:	2301      	movs	r3, #1
 800abba:	e17e      	b.n	800aeba <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800abbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d901      	bls.n	800abc8 <find_volume+0x190>
 800abc4:	230d      	movs	r3, #13
 800abc6:	e178      	b.n	800aeba <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800abc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abca:	3330      	adds	r3, #48	; 0x30
 800abcc:	330b      	adds	r3, #11
 800abce:	4618      	mov	r0, r3
 800abd0:	f7fe fd16 	bl	8009600 <ld_word>
 800abd4:	4603      	mov	r3, r0
 800abd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abda:	d001      	beq.n	800abe0 <find_volume+0x1a8>
 800abdc:	230d      	movs	r3, #13
 800abde:	e16c      	b.n	800aeba <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800abe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe2:	3330      	adds	r3, #48	; 0x30
 800abe4:	3316      	adds	r3, #22
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe fd0a 	bl	8009600 <ld_word>
 800abec:	4603      	mov	r3, r0
 800abee:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800abf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d106      	bne.n	800ac04 <find_volume+0x1cc>
 800abf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abf8:	3330      	adds	r3, #48	; 0x30
 800abfa:	3324      	adds	r3, #36	; 0x24
 800abfc:	4618      	mov	r0, r3
 800abfe:	f7fe fd17 	bl	8009630 <ld_dword>
 800ac02:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ac04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac06:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ac08:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ac0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac0c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800ac10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac12:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ac14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac16:	789b      	ldrb	r3, [r3, #2]
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	d005      	beq.n	800ac28 <find_volume+0x1f0>
 800ac1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac1e:	789b      	ldrb	r3, [r3, #2]
 800ac20:	2b02      	cmp	r3, #2
 800ac22:	d001      	beq.n	800ac28 <find_volume+0x1f0>
 800ac24:	230d      	movs	r3, #13
 800ac26:	e148      	b.n	800aeba <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ac28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac2a:	789b      	ldrb	r3, [r3, #2]
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac30:	fb02 f303 	mul.w	r3, r2, r3
 800ac34:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ac36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac3c:	b29a      	uxth	r2, r3
 800ac3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac40:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ac42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac44:	895b      	ldrh	r3, [r3, #10]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d008      	beq.n	800ac5c <find_volume+0x224>
 800ac4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac4c:	895b      	ldrh	r3, [r3, #10]
 800ac4e:	461a      	mov	r2, r3
 800ac50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac52:	895b      	ldrh	r3, [r3, #10]
 800ac54:	3b01      	subs	r3, #1
 800ac56:	4013      	ands	r3, r2
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d001      	beq.n	800ac60 <find_volume+0x228>
 800ac5c:	230d      	movs	r3, #13
 800ac5e:	e12c      	b.n	800aeba <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ac60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac62:	3330      	adds	r3, #48	; 0x30
 800ac64:	3311      	adds	r3, #17
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7fe fcca 	bl	8009600 <ld_word>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	461a      	mov	r2, r3
 800ac70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac72:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ac74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac76:	891b      	ldrh	r3, [r3, #8]
 800ac78:	f003 030f 	and.w	r3, r3, #15
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d001      	beq.n	800ac86 <find_volume+0x24e>
 800ac82:	230d      	movs	r3, #13
 800ac84:	e119      	b.n	800aeba <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ac86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac88:	3330      	adds	r3, #48	; 0x30
 800ac8a:	3313      	adds	r3, #19
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7fe fcb7 	bl	8009600 <ld_word>
 800ac92:	4603      	mov	r3, r0
 800ac94:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ac96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d106      	bne.n	800acaa <find_volume+0x272>
 800ac9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac9e:	3330      	adds	r3, #48	; 0x30
 800aca0:	3320      	adds	r3, #32
 800aca2:	4618      	mov	r0, r3
 800aca4:	f7fe fcc4 	bl	8009630 <ld_dword>
 800aca8:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800acaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acac:	3330      	adds	r3, #48	; 0x30
 800acae:	330e      	adds	r3, #14
 800acb0:	4618      	mov	r0, r3
 800acb2:	f7fe fca5 	bl	8009600 <ld_word>
 800acb6:	4603      	mov	r3, r0
 800acb8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800acba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d101      	bne.n	800acc4 <find_volume+0x28c>
 800acc0:	230d      	movs	r3, #13
 800acc2:	e0fa      	b.n	800aeba <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800acc4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800acc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acc8:	4413      	add	r3, r2
 800acca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800accc:	8912      	ldrh	r2, [r2, #8]
 800acce:	0912      	lsrs	r2, r2, #4
 800acd0:	b292      	uxth	r2, r2
 800acd2:	4413      	add	r3, r2
 800acd4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800acd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800acd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acda:	429a      	cmp	r2, r3
 800acdc:	d204      	bcs.n	800ace8 <find_volume+0x2b0>
 800acde:	230d      	movs	r3, #13
 800ace0:	e0eb      	b.n	800aeba <find_volume+0x482>
 800ace2:	bf00      	nop
 800ace4:	20000818 	.word	0x20000818
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800ace8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800acea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acec:	1ad3      	subs	r3, r2, r3
 800acee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acf0:	8952      	ldrh	r2, [r2, #10]
 800acf2:	fbb3 f3f2 	udiv	r3, r3, r2
 800acf6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800acf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d101      	bne.n	800ad02 <find_volume+0x2ca>
 800acfe:	230d      	movs	r3, #13
 800ad00:	e0db      	b.n	800aeba <find_volume+0x482>
		fmt = FS_FAT32;
 800ad02:	2303      	movs	r3, #3
 800ad04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800ad08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad0a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d802      	bhi.n	800ad18 <find_volume+0x2e0>
 800ad12:	2302      	movs	r3, #2
 800ad14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800ad18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad1a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d802      	bhi.n	800ad28 <find_volume+0x2f0>
 800ad22:	2301      	movs	r3, #1
 800ad24:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800ad28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad2a:	1c9a      	adds	r2, r3, #2
 800ad2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800ad30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad32:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad34:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800ad36:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800ad38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad3a:	441a      	add	r2, r3
 800ad3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad3e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800ad40:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ad42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad44:	441a      	add	r2, r3
 800ad46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad48:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800ad4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ad4e:	2b03      	cmp	r3, #3
 800ad50:	d11e      	bne.n	800ad90 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800ad52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad54:	3330      	adds	r3, #48	; 0x30
 800ad56:	332a      	adds	r3, #42	; 0x2a
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fe fc51 	bl	8009600 <ld_word>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d001      	beq.n	800ad68 <find_volume+0x330>
 800ad64:	230d      	movs	r3, #13
 800ad66:	e0a8      	b.n	800aeba <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800ad68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad6a:	891b      	ldrh	r3, [r3, #8]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d001      	beq.n	800ad74 <find_volume+0x33c>
 800ad70:	230d      	movs	r3, #13
 800ad72:	e0a2      	b.n	800aeba <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800ad74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad76:	3330      	adds	r3, #48	; 0x30
 800ad78:	332c      	adds	r3, #44	; 0x2c
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f7fe fc58 	bl	8009630 <ld_dword>
 800ad80:	4602      	mov	r2, r0
 800ad82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad84:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800ad86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad88:	695b      	ldr	r3, [r3, #20]
 800ad8a:	009b      	lsls	r3, r3, #2
 800ad8c:	647b      	str	r3, [r7, #68]	; 0x44
 800ad8e:	e01f      	b.n	800add0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800ad90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad92:	891b      	ldrh	r3, [r3, #8]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d101      	bne.n	800ad9c <find_volume+0x364>
 800ad98:	230d      	movs	r3, #13
 800ad9a:	e08e      	b.n	800aeba <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800ad9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad9e:	6a1a      	ldr	r2, [r3, #32]
 800ada0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ada2:	441a      	add	r2, r3
 800ada4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ada6:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800ada8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800adac:	2b02      	cmp	r3, #2
 800adae:	d103      	bne.n	800adb8 <find_volume+0x380>
 800adb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	005b      	lsls	r3, r3, #1
 800adb6:	e00a      	b.n	800adce <find_volume+0x396>
 800adb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adba:	695a      	ldr	r2, [r3, #20]
 800adbc:	4613      	mov	r3, r2
 800adbe:	005b      	lsls	r3, r3, #1
 800adc0:	4413      	add	r3, r2
 800adc2:	085a      	lsrs	r2, r3, #1
 800adc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc6:	695b      	ldr	r3, [r3, #20]
 800adc8:	f003 0301 	and.w	r3, r3, #1
 800adcc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800adce:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800add0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add2:	699a      	ldr	r2, [r3, #24]
 800add4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800add6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800adda:	0a5b      	lsrs	r3, r3, #9
 800addc:	429a      	cmp	r2, r3
 800adde:	d201      	bcs.n	800ade4 <find_volume+0x3ac>
 800ade0:	230d      	movs	r3, #13
 800ade2:	e06a      	b.n	800aeba <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ade4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade6:	f04f 32ff 	mov.w	r2, #4294967295
 800adea:	611a      	str	r2, [r3, #16]
 800adec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adee:	691a      	ldr	r2, [r3, #16]
 800adf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adf2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800adf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adf6:	2280      	movs	r2, #128	; 0x80
 800adf8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800adfa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800adfe:	2b03      	cmp	r3, #3
 800ae00:	d149      	bne.n	800ae96 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ae02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae04:	3330      	adds	r3, #48	; 0x30
 800ae06:	3330      	adds	r3, #48	; 0x30
 800ae08:	4618      	mov	r0, r3
 800ae0a:	f7fe fbf9 	bl	8009600 <ld_word>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	2b01      	cmp	r3, #1
 800ae12:	d140      	bne.n	800ae96 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ae14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae16:	3301      	adds	r3, #1
 800ae18:	4619      	mov	r1, r3
 800ae1a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ae1c:	f7fe fea0 	bl	8009b60 <move_window>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d137      	bne.n	800ae96 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800ae26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae28:	2200      	movs	r2, #0
 800ae2a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ae2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae2e:	3330      	adds	r3, #48	; 0x30
 800ae30:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7fe fbe3 	bl	8009600 <ld_word>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d127      	bne.n	800ae96 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ae46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae48:	3330      	adds	r3, #48	; 0x30
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f7fe fbf0 	bl	8009630 <ld_dword>
 800ae50:	4603      	mov	r3, r0
 800ae52:	4a1c      	ldr	r2, [pc, #112]	; (800aec4 <find_volume+0x48c>)
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d11e      	bne.n	800ae96 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ae58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae5a:	3330      	adds	r3, #48	; 0x30
 800ae5c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7fe fbe5 	bl	8009630 <ld_dword>
 800ae66:	4603      	mov	r3, r0
 800ae68:	4a17      	ldr	r2, [pc, #92]	; (800aec8 <find_volume+0x490>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d113      	bne.n	800ae96 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ae6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae70:	3330      	adds	r3, #48	; 0x30
 800ae72:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fe fbda 	bl	8009630 <ld_dword>
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae80:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ae82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae84:	3330      	adds	r3, #48	; 0x30
 800ae86:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7fe fbd0 	bl	8009630 <ld_dword>
 800ae90:	4602      	mov	r2, r0
 800ae92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae94:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ae96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae98:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ae9c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ae9e:	4b0b      	ldr	r3, [pc, #44]	; (800aecc <find_volume+0x494>)
 800aea0:	881b      	ldrh	r3, [r3, #0]
 800aea2:	3301      	adds	r3, #1
 800aea4:	b29a      	uxth	r2, r3
 800aea6:	4b09      	ldr	r3, [pc, #36]	; (800aecc <find_volume+0x494>)
 800aea8:	801a      	strh	r2, [r3, #0]
 800aeaa:	4b08      	ldr	r3, [pc, #32]	; (800aecc <find_volume+0x494>)
 800aeac:	881a      	ldrh	r2, [r3, #0]
 800aeae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800aeb2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800aeb4:	f7fe fdec 	bl	8009a90 <clear_lock>
#endif
	return FR_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3758      	adds	r7, #88	; 0x58
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	bf00      	nop
 800aec4:	41615252 	.word	0x41615252
 800aec8:	61417272 	.word	0x61417272
 800aecc:	2000081c 	.word	0x2000081c

0800aed0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b084      	sub	sp, #16
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800aeda:	2309      	movs	r3, #9
 800aedc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d01c      	beq.n	800af1e <validate+0x4e>
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d018      	beq.n	800af1e <validate+0x4e>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	781b      	ldrb	r3, [r3, #0]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d013      	beq.n	800af1e <validate+0x4e>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	889a      	ldrh	r2, [r3, #4]
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	88db      	ldrh	r3, [r3, #6]
 800af00:	429a      	cmp	r2, r3
 800af02:	d10c      	bne.n	800af1e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	785b      	ldrb	r3, [r3, #1]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7fe fada 	bl	80094c4 <disk_status>
 800af10:	4603      	mov	r3, r0
 800af12:	f003 0301 	and.w	r3, r3, #1
 800af16:	2b00      	cmp	r3, #0
 800af18:	d101      	bne.n	800af1e <validate+0x4e>
			res = FR_OK;
 800af1a:	2300      	movs	r3, #0
 800af1c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800af1e:	7bfb      	ldrb	r3, [r7, #15]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d102      	bne.n	800af2a <validate+0x5a>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	e000      	b.n	800af2c <validate+0x5c>
 800af2a:	2300      	movs	r3, #0
 800af2c:	683a      	ldr	r2, [r7, #0]
 800af2e:	6013      	str	r3, [r2, #0]
	return res;
 800af30:	7bfb      	ldrb	r3, [r7, #15]
}
 800af32:	4618      	mov	r0, r3
 800af34:	3710      	adds	r7, #16
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
	...

0800af3c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b088      	sub	sp, #32
 800af40:	af00      	add	r7, sp, #0
 800af42:	60f8      	str	r0, [r7, #12]
 800af44:	60b9      	str	r1, [r7, #8]
 800af46:	4613      	mov	r3, r2
 800af48:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800af4e:	f107 0310 	add.w	r3, r7, #16
 800af52:	4618      	mov	r0, r3
 800af54:	f7ff fcd5 	bl	800a902 <get_ldnumber>
 800af58:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800af5a:	69fb      	ldr	r3, [r7, #28]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	da01      	bge.n	800af64 <f_mount+0x28>
 800af60:	230b      	movs	r3, #11
 800af62:	e02b      	b.n	800afbc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800af64:	4a17      	ldr	r2, [pc, #92]	; (800afc4 <f_mount+0x88>)
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af6c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d005      	beq.n	800af80 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800af74:	69b8      	ldr	r0, [r7, #24]
 800af76:	f7fe fd8b 	bl	8009a90 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	2200      	movs	r2, #0
 800af7e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d002      	beq.n	800af8c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2200      	movs	r2, #0
 800af8a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800af8c:	68fa      	ldr	r2, [r7, #12]
 800af8e:	490d      	ldr	r1, [pc, #52]	; (800afc4 <f_mount+0x88>)
 800af90:	69fb      	ldr	r3, [r7, #28]
 800af92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d002      	beq.n	800afa2 <f_mount+0x66>
 800af9c:	79fb      	ldrb	r3, [r7, #7]
 800af9e:	2b01      	cmp	r3, #1
 800afa0:	d001      	beq.n	800afa6 <f_mount+0x6a>
 800afa2:	2300      	movs	r3, #0
 800afa4:	e00a      	b.n	800afbc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800afa6:	f107 010c 	add.w	r1, r7, #12
 800afaa:	f107 0308 	add.w	r3, r7, #8
 800afae:	2200      	movs	r2, #0
 800afb0:	4618      	mov	r0, r3
 800afb2:	f7ff fd41 	bl	800aa38 <find_volume>
 800afb6:	4603      	mov	r3, r0
 800afb8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800afba:	7dfb      	ldrb	r3, [r7, #23]
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3720      	adds	r7, #32
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	20000818 	.word	0x20000818

0800afc8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b098      	sub	sp, #96	; 0x60
 800afcc:	af00      	add	r7, sp, #0
 800afce:	60f8      	str	r0, [r7, #12]
 800afd0:	60b9      	str	r1, [r7, #8]
 800afd2:	4613      	mov	r3, r2
 800afd4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d101      	bne.n	800afe0 <f_open+0x18>
 800afdc:	2309      	movs	r3, #9
 800afde:	e1ad      	b.n	800b33c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800afe0:	79fb      	ldrb	r3, [r7, #7]
 800afe2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800afe6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800afe8:	79fa      	ldrb	r2, [r7, #7]
 800afea:	f107 0110 	add.w	r1, r7, #16
 800afee:	f107 0308 	add.w	r3, r7, #8
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7ff fd20 	bl	800aa38 <find_volume>
 800aff8:	4603      	mov	r3, r0
 800affa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800affe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b002:	2b00      	cmp	r3, #0
 800b004:	f040 8191 	bne.w	800b32a <f_open+0x362>
		dj.obj.fs = fs;
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	f107 0314 	add.w	r3, r7, #20
 800b012:	4611      	mov	r1, r2
 800b014:	4618      	mov	r0, r3
 800b016:	f7ff fc03 	bl	800a820 <follow_path>
 800b01a:	4603      	mov	r3, r0
 800b01c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b020:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b024:	2b00      	cmp	r3, #0
 800b026:	d11a      	bne.n	800b05e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b028:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b02c:	b25b      	sxtb	r3, r3
 800b02e:	2b00      	cmp	r3, #0
 800b030:	da03      	bge.n	800b03a <f_open+0x72>
				res = FR_INVALID_NAME;
 800b032:	2306      	movs	r3, #6
 800b034:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b038:	e011      	b.n	800b05e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b03a:	79fb      	ldrb	r3, [r7, #7]
 800b03c:	f023 0301 	bic.w	r3, r3, #1
 800b040:	2b00      	cmp	r3, #0
 800b042:	bf14      	ite	ne
 800b044:	2301      	movne	r3, #1
 800b046:	2300      	moveq	r3, #0
 800b048:	b2db      	uxtb	r3, r3
 800b04a:	461a      	mov	r2, r3
 800b04c:	f107 0314 	add.w	r3, r7, #20
 800b050:	4611      	mov	r1, r2
 800b052:	4618      	mov	r0, r3
 800b054:	f7fe fbd4 	bl	8009800 <chk_lock>
 800b058:	4603      	mov	r3, r0
 800b05a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b05e:	79fb      	ldrb	r3, [r7, #7]
 800b060:	f003 031c 	and.w	r3, r3, #28
 800b064:	2b00      	cmp	r3, #0
 800b066:	d07f      	beq.n	800b168 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b068:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d017      	beq.n	800b0a0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b070:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b074:	2b04      	cmp	r3, #4
 800b076:	d10e      	bne.n	800b096 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b078:	f7fe fc1e 	bl	80098b8 <enq_lock>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d006      	beq.n	800b090 <f_open+0xc8>
 800b082:	f107 0314 	add.w	r3, r7, #20
 800b086:	4618      	mov	r0, r3
 800b088:	f7ff fb03 	bl	800a692 <dir_register>
 800b08c:	4603      	mov	r3, r0
 800b08e:	e000      	b.n	800b092 <f_open+0xca>
 800b090:	2312      	movs	r3, #18
 800b092:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b096:	79fb      	ldrb	r3, [r7, #7]
 800b098:	f043 0308 	orr.w	r3, r3, #8
 800b09c:	71fb      	strb	r3, [r7, #7]
 800b09e:	e010      	b.n	800b0c2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b0a0:	7ebb      	ldrb	r3, [r7, #26]
 800b0a2:	f003 0311 	and.w	r3, r3, #17
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d003      	beq.n	800b0b2 <f_open+0xea>
					res = FR_DENIED;
 800b0aa:	2307      	movs	r3, #7
 800b0ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b0b0:	e007      	b.n	800b0c2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b0b2:	79fb      	ldrb	r3, [r7, #7]
 800b0b4:	f003 0304 	and.w	r3, r3, #4
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d002      	beq.n	800b0c2 <f_open+0xfa>
 800b0bc:	2308      	movs	r3, #8
 800b0be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b0c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d168      	bne.n	800b19c <f_open+0x1d4>
 800b0ca:	79fb      	ldrb	r3, [r7, #7]
 800b0cc:	f003 0308 	and.w	r3, r3, #8
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d063      	beq.n	800b19c <f_open+0x1d4>
				dw = GET_FATTIME();
 800b0d4:	f7fd fcbe 	bl	8008a54 <get_fattime>
 800b0d8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b0da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0dc:	330e      	adds	r3, #14
 800b0de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7fe fae3 	bl	80096ac <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b0e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0e8:	3316      	adds	r3, #22
 800b0ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f7fe fadd 	bl	80096ac <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b0f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0f4:	330b      	adds	r3, #11
 800b0f6:	2220      	movs	r2, #32
 800b0f8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b0fe:	4611      	mov	r1, r2
 800b100:	4618      	mov	r0, r3
 800b102:	f7ff fa32 	bl	800a56a <ld_clust>
 800b106:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b10c:	2200      	movs	r2, #0
 800b10e:	4618      	mov	r0, r3
 800b110:	f7ff fa4a 	bl	800a5a8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b114:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b116:	331c      	adds	r3, #28
 800b118:	2100      	movs	r1, #0
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fe fac6 	bl	80096ac <st_dword>
					fs->wflag = 1;
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	2201      	movs	r2, #1
 800b124:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d037      	beq.n	800b19c <f_open+0x1d4>
						dw = fs->winsect;
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b130:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800b132:	f107 0314 	add.w	r3, r7, #20
 800b136:	2200      	movs	r2, #0
 800b138:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe ff5d 	bl	8009ffa <remove_chain>
 800b140:	4603      	mov	r3, r0
 800b142:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800b146:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d126      	bne.n	800b19c <f_open+0x1d4>
							res = move_window(fs, dw);
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b152:	4618      	mov	r0, r3
 800b154:	f7fe fd04 	bl	8009b60 <move_window>
 800b158:	4603      	mov	r3, r0
 800b15a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b162:	3a01      	subs	r2, #1
 800b164:	60da      	str	r2, [r3, #12]
 800b166:	e019      	b.n	800b19c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b168:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d115      	bne.n	800b19c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b170:	7ebb      	ldrb	r3, [r7, #26]
 800b172:	f003 0310 	and.w	r3, r3, #16
 800b176:	2b00      	cmp	r3, #0
 800b178:	d003      	beq.n	800b182 <f_open+0x1ba>
					res = FR_NO_FILE;
 800b17a:	2304      	movs	r3, #4
 800b17c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b180:	e00c      	b.n	800b19c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b182:	79fb      	ldrb	r3, [r7, #7]
 800b184:	f003 0302 	and.w	r3, r3, #2
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d007      	beq.n	800b19c <f_open+0x1d4>
 800b18c:	7ebb      	ldrb	r3, [r7, #26]
 800b18e:	f003 0301 	and.w	r3, r3, #1
 800b192:	2b00      	cmp	r3, #0
 800b194:	d002      	beq.n	800b19c <f_open+0x1d4>
						res = FR_DENIED;
 800b196:	2307      	movs	r3, #7
 800b198:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800b19c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d128      	bne.n	800b1f6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b1a4:	79fb      	ldrb	r3, [r7, #7]
 800b1a6:	f003 0308 	and.w	r3, r3, #8
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d003      	beq.n	800b1b6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800b1ae:	79fb      	ldrb	r3, [r7, #7]
 800b1b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1b4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b1b6:	693b      	ldr	r3, [r7, #16]
 800b1b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b1be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b1c4:	79fb      	ldrb	r3, [r7, #7]
 800b1c6:	f023 0301 	bic.w	r3, r3, #1
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	bf14      	ite	ne
 800b1ce:	2301      	movne	r3, #1
 800b1d0:	2300      	moveq	r3, #0
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	461a      	mov	r2, r3
 800b1d6:	f107 0314 	add.w	r3, r7, #20
 800b1da:	4611      	mov	r1, r2
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f7fe fb8d 	bl	80098fc <inc_lock>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d102      	bne.n	800b1f6 <f_open+0x22e>
 800b1f0:	2302      	movs	r3, #2
 800b1f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b1f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f040 8095 	bne.w	800b32a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b204:	4611      	mov	r1, r2
 800b206:	4618      	mov	r0, r3
 800b208:	f7ff f9af 	bl	800a56a <ld_clust>
 800b20c:	4602      	mov	r2, r0
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b212:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b214:	331c      	adds	r3, #28
 800b216:	4618      	mov	r0, r3
 800b218:	f7fe fa0a 	bl	8009630 <ld_dword>
 800b21c:	4602      	mov	r2, r0
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2200      	movs	r2, #0
 800b226:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b228:	693a      	ldr	r2, [r7, #16]
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	88da      	ldrh	r2, [r3, #6]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	79fa      	ldrb	r2, [r7, #7]
 800b23a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	2200      	movs	r2, #0
 800b240:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	2200      	movs	r2, #0
 800b246:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2200      	movs	r2, #0
 800b24c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	3330      	adds	r3, #48	; 0x30
 800b252:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b256:	2100      	movs	r1, #0
 800b258:	4618      	mov	r0, r3
 800b25a:	f7fe fa74 	bl	8009746 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b25e:	79fb      	ldrb	r3, [r7, #7]
 800b260:	f003 0320 	and.w	r3, r3, #32
 800b264:	2b00      	cmp	r3, #0
 800b266:	d060      	beq.n	800b32a <f_open+0x362>
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d05c      	beq.n	800b32a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	68da      	ldr	r2, [r3, #12]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	895b      	ldrh	r3, [r3, #10]
 800b27c:	025b      	lsls	r3, r3, #9
 800b27e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	68db      	ldr	r3, [r3, #12]
 800b28a:	657b      	str	r3, [r7, #84]	; 0x54
 800b28c:	e016      	b.n	800b2bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b292:	4618      	mov	r0, r3
 800b294:	f7fe fd1f 	bl	8009cd6 <get_fat>
 800b298:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800b29a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d802      	bhi.n	800b2a6 <f_open+0x2de>
 800b2a0:	2302      	movs	r3, #2
 800b2a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b2a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b2a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ac:	d102      	bne.n	800b2b4 <f_open+0x2ec>
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b2b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b2b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	657b      	str	r3, [r7, #84]	; 0x54
 800b2bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d103      	bne.n	800b2cc <f_open+0x304>
 800b2c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b2c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d8e0      	bhi.n	800b28e <f_open+0x2c6>
				}
				fp->clust = clst;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b2d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b2d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d127      	bne.n	800b32a <f_open+0x362>
 800b2da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b2dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d022      	beq.n	800b32a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7fe fcd5 	bl	8009c98 <clust2sect>
 800b2ee:	6478      	str	r0, [r7, #68]	; 0x44
 800b2f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d103      	bne.n	800b2fe <f_open+0x336>
						res = FR_INT_ERR;
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b2fc:	e015      	b.n	800b32a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b2fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b300:	0a5a      	lsrs	r2, r3, #9
 800b302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b304:	441a      	add	r2, r3
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	7858      	ldrb	r0, [r3, #1]
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	6a1a      	ldr	r2, [r3, #32]
 800b318:	2301      	movs	r3, #1
 800b31a:	f7fe f913 	bl	8009544 <disk_read>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	d002      	beq.n	800b32a <f_open+0x362>
 800b324:	2301      	movs	r3, #1
 800b326:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b32a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d002      	beq.n	800b338 <f_open+0x370>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2200      	movs	r2, #0
 800b336:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b338:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3760      	adds	r7, #96	; 0x60
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08c      	sub	sp, #48	; 0x30
 800b348:	af00      	add	r7, sp, #0
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	607a      	str	r2, [r7, #4]
 800b350:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2200      	movs	r2, #0
 800b35a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f107 0210 	add.w	r2, r7, #16
 800b362:	4611      	mov	r1, r2
 800b364:	4618      	mov	r0, r3
 800b366:	f7ff fdb3 	bl	800aed0 <validate>
 800b36a:	4603      	mov	r3, r0
 800b36c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b370:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b374:	2b00      	cmp	r3, #0
 800b376:	d107      	bne.n	800b388 <f_write+0x44>
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	7d5b      	ldrb	r3, [r3, #21]
 800b37c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b380:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b384:	2b00      	cmp	r3, #0
 800b386:	d002      	beq.n	800b38e <f_write+0x4a>
 800b388:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b38c:	e14b      	b.n	800b626 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	7d1b      	ldrb	r3, [r3, #20]
 800b392:	f003 0302 	and.w	r3, r3, #2
 800b396:	2b00      	cmp	r3, #0
 800b398:	d101      	bne.n	800b39e <f_write+0x5a>
 800b39a:	2307      	movs	r3, #7
 800b39c:	e143      	b.n	800b626 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	699a      	ldr	r2, [r3, #24]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	441a      	add	r2, r3
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	699b      	ldr	r3, [r3, #24]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	f080 812d 	bcs.w	800b60a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	699b      	ldr	r3, [r3, #24]
 800b3b4:	43db      	mvns	r3, r3
 800b3b6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b3b8:	e127      	b.n	800b60a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	699b      	ldr	r3, [r3, #24]
 800b3be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	f040 80e3 	bne.w	800b58e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	699b      	ldr	r3, [r3, #24]
 800b3cc:	0a5b      	lsrs	r3, r3, #9
 800b3ce:	693a      	ldr	r2, [r7, #16]
 800b3d0:	8952      	ldrh	r2, [r2, #10]
 800b3d2:	3a01      	subs	r2, #1
 800b3d4:	4013      	ands	r3, r2
 800b3d6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d143      	bne.n	800b466 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	699b      	ldr	r3, [r3, #24]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d10c      	bne.n	800b400 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d11a      	bne.n	800b428 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2100      	movs	r1, #0
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7fe fe64 	bl	800a0c4 <create_chain>
 800b3fc:	62b8      	str	r0, [r7, #40]	; 0x28
 800b3fe:	e013      	b.n	800b428 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b404:	2b00      	cmp	r3, #0
 800b406:	d007      	beq.n	800b418 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	699b      	ldr	r3, [r3, #24]
 800b40c:	4619      	mov	r1, r3
 800b40e:	68f8      	ldr	r0, [r7, #12]
 800b410:	f7fe fef0 	bl	800a1f4 <clmt_clust>
 800b414:	62b8      	str	r0, [r7, #40]	; 0x28
 800b416:	e007      	b.n	800b428 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b418:	68fa      	ldr	r2, [r7, #12]
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	69db      	ldr	r3, [r3, #28]
 800b41e:	4619      	mov	r1, r3
 800b420:	4610      	mov	r0, r2
 800b422:	f7fe fe4f 	bl	800a0c4 <create_chain>
 800b426:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	f000 80f2 	beq.w	800b614 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b432:	2b01      	cmp	r3, #1
 800b434:	d104      	bne.n	800b440 <f_write+0xfc>
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2202      	movs	r2, #2
 800b43a:	755a      	strb	r2, [r3, #21]
 800b43c:	2302      	movs	r3, #2
 800b43e:	e0f2      	b.n	800b626 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b446:	d104      	bne.n	800b452 <f_write+0x10e>
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	2201      	movs	r2, #1
 800b44c:	755a      	strb	r2, [r3, #21]
 800b44e:	2301      	movs	r3, #1
 800b450:	e0e9      	b.n	800b626 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b456:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	689b      	ldr	r3, [r3, #8]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d102      	bne.n	800b466 <f_write+0x122>
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b464:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	7d1b      	ldrb	r3, [r3, #20]
 800b46a:	b25b      	sxtb	r3, r3
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	da18      	bge.n	800b4a2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	7858      	ldrb	r0, [r3, #1]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	6a1a      	ldr	r2, [r3, #32]
 800b47e:	2301      	movs	r3, #1
 800b480:	f7fe f880 	bl	8009584 <disk_write>
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d004      	beq.n	800b494 <f_write+0x150>
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	2201      	movs	r2, #1
 800b48e:	755a      	strb	r2, [r3, #21]
 800b490:	2301      	movs	r3, #1
 800b492:	e0c8      	b.n	800b626 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	7d1b      	ldrb	r3, [r3, #20]
 800b498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b49c:	b2da      	uxtb	r2, r3
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b4a2:	693a      	ldr	r2, [r7, #16]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	69db      	ldr	r3, [r3, #28]
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	4610      	mov	r0, r2
 800b4ac:	f7fe fbf4 	bl	8009c98 <clust2sect>
 800b4b0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d104      	bne.n	800b4c2 <f_write+0x17e>
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2202      	movs	r2, #2
 800b4bc:	755a      	strb	r2, [r3, #21]
 800b4be:	2302      	movs	r3, #2
 800b4c0:	e0b1      	b.n	800b626 <f_write+0x2e2>
			sect += csect;
 800b4c2:	697a      	ldr	r2, [r7, #20]
 800b4c4:	69bb      	ldr	r3, [r7, #24]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	0a5b      	lsrs	r3, r3, #9
 800b4ce:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b4d0:	6a3b      	ldr	r3, [r7, #32]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d03c      	beq.n	800b550 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b4d6:	69ba      	ldr	r2, [r7, #24]
 800b4d8:	6a3b      	ldr	r3, [r7, #32]
 800b4da:	4413      	add	r3, r2
 800b4dc:	693a      	ldr	r2, [r7, #16]
 800b4de:	8952      	ldrh	r2, [r2, #10]
 800b4e0:	4293      	cmp	r3, r2
 800b4e2:	d905      	bls.n	800b4f0 <f_write+0x1ac>
					cc = fs->csize - csect;
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	895b      	ldrh	r3, [r3, #10]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	69bb      	ldr	r3, [r7, #24]
 800b4ec:	1ad3      	subs	r3, r2, r3
 800b4ee:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	7858      	ldrb	r0, [r3, #1]
 800b4f4:	6a3b      	ldr	r3, [r7, #32]
 800b4f6:	697a      	ldr	r2, [r7, #20]
 800b4f8:	69f9      	ldr	r1, [r7, #28]
 800b4fa:	f7fe f843 	bl	8009584 <disk_write>
 800b4fe:	4603      	mov	r3, r0
 800b500:	2b00      	cmp	r3, #0
 800b502:	d004      	beq.n	800b50e <f_write+0x1ca>
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2201      	movs	r2, #1
 800b508:	755a      	strb	r2, [r3, #21]
 800b50a:	2301      	movs	r3, #1
 800b50c:	e08b      	b.n	800b626 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	6a1a      	ldr	r2, [r3, #32]
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	1ad3      	subs	r3, r2, r3
 800b516:	6a3a      	ldr	r2, [r7, #32]
 800b518:	429a      	cmp	r2, r3
 800b51a:	d915      	bls.n	800b548 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	6a1a      	ldr	r2, [r3, #32]
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	1ad3      	subs	r3, r2, r3
 800b52a:	025b      	lsls	r3, r3, #9
 800b52c:	69fa      	ldr	r2, [r7, #28]
 800b52e:	4413      	add	r3, r2
 800b530:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b534:	4619      	mov	r1, r3
 800b536:	f7fe f8e5 	bl	8009704 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	7d1b      	ldrb	r3, [r3, #20]
 800b53e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b542:	b2da      	uxtb	r2, r3
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b548:	6a3b      	ldr	r3, [r7, #32]
 800b54a:	025b      	lsls	r3, r3, #9
 800b54c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800b54e:	e03f      	b.n	800b5d0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6a1b      	ldr	r3, [r3, #32]
 800b554:	697a      	ldr	r2, [r7, #20]
 800b556:	429a      	cmp	r2, r3
 800b558:	d016      	beq.n	800b588 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	699a      	ldr	r2, [r3, #24]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b562:	429a      	cmp	r2, r3
 800b564:	d210      	bcs.n	800b588 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	7858      	ldrb	r0, [r3, #1]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b570:	2301      	movs	r3, #1
 800b572:	697a      	ldr	r2, [r7, #20]
 800b574:	f7fd ffe6 	bl	8009544 <disk_read>
 800b578:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d004      	beq.n	800b588 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2201      	movs	r2, #1
 800b582:	755a      	strb	r2, [r3, #21]
 800b584:	2301      	movs	r3, #1
 800b586:	e04e      	b.n	800b626 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	697a      	ldr	r2, [r7, #20]
 800b58c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	699b      	ldr	r3, [r3, #24]
 800b592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b596:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800b59a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b59c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d901      	bls.n	800b5a8 <f_write+0x264>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	699b      	ldr	r3, [r3, #24]
 800b5b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5b6:	4413      	add	r3, r2
 800b5b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b5ba:	69f9      	ldr	r1, [r7, #28]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7fe f8a1 	bl	8009704 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	7d1b      	ldrb	r3, [r3, #20]
 800b5c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b5d0:	69fa      	ldr	r2, [r7, #28]
 800b5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5d4:	4413      	add	r3, r2
 800b5d6:	61fb      	str	r3, [r7, #28]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	699a      	ldr	r2, [r3, #24]
 800b5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5de:	441a      	add	r2, r3
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	619a      	str	r2, [r3, #24]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	68da      	ldr	r2, [r3, #12]
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	699b      	ldr	r3, [r3, #24]
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	bf38      	it	cc
 800b5f0:	461a      	movcc	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	60da      	str	r2, [r3, #12]
 800b5f6:	683b      	ldr	r3, [r7, #0]
 800b5f8:	681a      	ldr	r2, [r3, #0]
 800b5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5fc:	441a      	add	r2, r3
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	601a      	str	r2, [r3, #0]
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f47f aed4 	bne.w	800b3ba <f_write+0x76>
 800b612:	e000      	b.n	800b616 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b614:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	7d1b      	ldrb	r3, [r3, #20]
 800b61a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b61e:	b2da      	uxtb	r2, r3
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b624:	2300      	movs	r3, #0
}
 800b626:	4618      	mov	r0, r3
 800b628:	3730      	adds	r7, #48	; 0x30
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}

0800b62e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b62e:	b580      	push	{r7, lr}
 800b630:	b086      	sub	sp, #24
 800b632:	af00      	add	r7, sp, #0
 800b634:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f107 0208 	add.w	r2, r7, #8
 800b63c:	4611      	mov	r1, r2
 800b63e:	4618      	mov	r0, r3
 800b640:	f7ff fc46 	bl	800aed0 <validate>
 800b644:	4603      	mov	r3, r0
 800b646:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b648:	7dfb      	ldrb	r3, [r7, #23]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d168      	bne.n	800b720 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	7d1b      	ldrb	r3, [r3, #20]
 800b652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b656:	2b00      	cmp	r3, #0
 800b658:	d062      	beq.n	800b720 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	7d1b      	ldrb	r3, [r3, #20]
 800b65e:	b25b      	sxtb	r3, r3
 800b660:	2b00      	cmp	r3, #0
 800b662:	da15      	bge.n	800b690 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	7858      	ldrb	r0, [r3, #1]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	6a1a      	ldr	r2, [r3, #32]
 800b672:	2301      	movs	r3, #1
 800b674:	f7fd ff86 	bl	8009584 <disk_write>
 800b678:	4603      	mov	r3, r0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d001      	beq.n	800b682 <f_sync+0x54>
 800b67e:	2301      	movs	r3, #1
 800b680:	e04f      	b.n	800b722 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	7d1b      	ldrb	r3, [r3, #20]
 800b686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b68a:	b2da      	uxtb	r2, r3
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b690:	f7fd f9e0 	bl	8008a54 <get_fattime>
 800b694:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b696:	68ba      	ldr	r2, [r7, #8]
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b69c:	4619      	mov	r1, r3
 800b69e:	4610      	mov	r0, r2
 800b6a0:	f7fe fa5e 	bl	8009b60 <move_window>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b6a8:	7dfb      	ldrb	r3, [r7, #23]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d138      	bne.n	800b720 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	330b      	adds	r3, #11
 800b6b8:	781a      	ldrb	r2, [r3, #0]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	330b      	adds	r3, #11
 800b6be:	f042 0220 	orr.w	r2, r2, #32
 800b6c2:	b2d2      	uxtb	r2, r2
 800b6c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6818      	ldr	r0, [r3, #0]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	68f9      	ldr	r1, [r7, #12]
 800b6d2:	f7fe ff69 	bl	800a5a8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	f103 021c 	add.w	r2, r3, #28
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	4610      	mov	r0, r2
 800b6e4:	f7fd ffe2 	bl	80096ac <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	3316      	adds	r3, #22
 800b6ec:	6939      	ldr	r1, [r7, #16]
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f7fd ffdc 	bl	80096ac <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	3312      	adds	r3, #18
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f7fd ffbb 	bl	8009676 <st_word>
					fs->wflag = 1;
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	2201      	movs	r2, #1
 800b704:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	4618      	mov	r0, r3
 800b70a:	f7fe fa57 	bl	8009bbc <sync_fs>
 800b70e:	4603      	mov	r3, r0
 800b710:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	7d1b      	ldrb	r3, [r3, #20]
 800b716:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b720:	7dfb      	ldrb	r3, [r7, #23]
}
 800b722:	4618      	mov	r0, r3
 800b724:	3718      	adds	r7, #24
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}

0800b72a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b72a:	b580      	push	{r7, lr}
 800b72c:	b084      	sub	sp, #16
 800b72e:	af00      	add	r7, sp, #0
 800b730:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f7ff ff7b 	bl	800b62e <f_sync>
 800b738:	4603      	mov	r3, r0
 800b73a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b73c:	7bfb      	ldrb	r3, [r7, #15]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d118      	bne.n	800b774 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f107 0208 	add.w	r2, r7, #8
 800b748:	4611      	mov	r1, r2
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7ff fbc0 	bl	800aed0 <validate>
 800b750:	4603      	mov	r3, r0
 800b752:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b754:	7bfb      	ldrb	r3, [r7, #15]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d10c      	bne.n	800b774 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe f95a 	bl	8009a18 <dec_lock>
 800b764:	4603      	mov	r3, r0
 800b766:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b768:	7bfb      	ldrb	r3, [r7, #15]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d102      	bne.n	800b774 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2200      	movs	r2, #0
 800b772:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b774:	7bfb      	ldrb	r3, [r7, #15]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3710      	adds	r7, #16
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}

0800b77e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b77e:	b580      	push	{r7, lr}
 800b780:	b092      	sub	sp, #72	; 0x48
 800b782:	af00      	add	r7, sp, #0
 800b784:	60f8      	str	r0, [r7, #12]
 800b786:	60b9      	str	r1, [r7, #8]
 800b788:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800b78a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800b78e:	f107 030c 	add.w	r3, r7, #12
 800b792:	2200      	movs	r2, #0
 800b794:	4618      	mov	r0, r3
 800b796:	f7ff f94f 	bl	800aa38 <find_volume>
 800b79a:	4603      	mov	r3, r0
 800b79c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800b7a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	f040 8099 	bne.w	800b8dc <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800b7aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800b7b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b2:	691a      	ldr	r2, [r3, #16]
 800b7b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7b6:	695b      	ldr	r3, [r3, #20]
 800b7b8:	3b02      	subs	r3, #2
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d804      	bhi.n	800b7c8 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800b7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c0:	691a      	ldr	r2, [r3, #16]
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	601a      	str	r2, [r3, #0]
 800b7c6:	e089      	b.n	800b8dc <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800b7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ce:	781b      	ldrb	r3, [r3, #0]
 800b7d0:	2b01      	cmp	r3, #1
 800b7d2:	d128      	bne.n	800b826 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800b7d4:	2302      	movs	r3, #2
 800b7d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7da:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800b7dc:	f107 0314 	add.w	r3, r7, #20
 800b7e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f7fe fa77 	bl	8009cd6 <get_fat>
 800b7e8:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7f0:	d103      	bne.n	800b7fa <f_getfree+0x7c>
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b7f8:	e063      	b.n	800b8c2 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b7fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7fc:	2b01      	cmp	r3, #1
 800b7fe:	d103      	bne.n	800b808 <f_getfree+0x8a>
 800b800:	2302      	movs	r3, #2
 800b802:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800b806:	e05c      	b.n	800b8c2 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800b808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d102      	bne.n	800b814 <f_getfree+0x96>
 800b80e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b810:	3301      	adds	r3, #1
 800b812:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800b814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b816:	3301      	adds	r3, #1
 800b818:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b81a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b81c:	695b      	ldr	r3, [r3, #20]
 800b81e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b820:	429a      	cmp	r2, r3
 800b822:	d3db      	bcc.n	800b7dc <f_getfree+0x5e>
 800b824:	e04d      	b.n	800b8c2 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800b826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b828:	695b      	ldr	r3, [r3, #20]
 800b82a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b82e:	6a1b      	ldr	r3, [r3, #32]
 800b830:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800b832:	2300      	movs	r3, #0
 800b834:	637b      	str	r3, [r7, #52]	; 0x34
 800b836:	2300      	movs	r3, #0
 800b838:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800b83a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d113      	bne.n	800b868 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800b840:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b844:	1c5a      	adds	r2, r3, #1
 800b846:	63ba      	str	r2, [r7, #56]	; 0x38
 800b848:	4619      	mov	r1, r3
 800b84a:	f7fe f989 	bl	8009b60 <move_window>
 800b84e:	4603      	mov	r3, r0
 800b850:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800b854:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d131      	bne.n	800b8c0 <f_getfree+0x142>
							p = fs->win;
 800b85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85e:	3330      	adds	r3, #48	; 0x30
 800b860:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800b862:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b866:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800b868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d10f      	bne.n	800b890 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800b870:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b872:	f7fd fec5 	bl	8009600 <ld_word>
 800b876:	4603      	mov	r3, r0
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d102      	bne.n	800b882 <f_getfree+0x104>
 800b87c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b87e:	3301      	adds	r3, #1
 800b880:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800b882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b884:	3302      	adds	r3, #2
 800b886:	633b      	str	r3, [r7, #48]	; 0x30
 800b888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b88a:	3b02      	subs	r3, #2
 800b88c:	637b      	str	r3, [r7, #52]	; 0x34
 800b88e:	e010      	b.n	800b8b2 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800b890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b892:	f7fd fecd 	bl	8009630 <ld_dword>
 800b896:	4603      	mov	r3, r0
 800b898:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d102      	bne.n	800b8a6 <f_getfree+0x128>
 800b8a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b8a2:	3301      	adds	r3, #1
 800b8a4:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800b8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a8:	3304      	adds	r3, #4
 800b8aa:	633b      	str	r3, [r7, #48]	; 0x30
 800b8ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8ae:	3b04      	subs	r3, #4
 800b8b0:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800b8b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8b4:	3b01      	subs	r3, #1
 800b8b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d1bd      	bne.n	800b83a <f_getfree+0xbc>
 800b8be:	e000      	b.n	800b8c2 <f_getfree+0x144>
							if (res != FR_OK) break;
 800b8c0:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8c6:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800b8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b8cc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800b8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d0:	791a      	ldrb	r2, [r3, #4]
 800b8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d4:	f042 0201 	orr.w	r2, r2, #1
 800b8d8:	b2d2      	uxtb	r2, r2
 800b8da:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800b8dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	3748      	adds	r7, #72	; 0x48
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bd80      	pop	{r7, pc}

0800b8e8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b8e8:	b480      	push	{r7}
 800b8ea:	b087      	sub	sp, #28
 800b8ec:	af00      	add	r7, sp, #0
 800b8ee:	60f8      	str	r0, [r7, #12]
 800b8f0:	60b9      	str	r1, [r7, #8]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b8fe:	4b1f      	ldr	r3, [pc, #124]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b900:	7a5b      	ldrb	r3, [r3, #9]
 800b902:	b2db      	uxtb	r3, r3
 800b904:	2b00      	cmp	r3, #0
 800b906:	d131      	bne.n	800b96c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b908:	4b1c      	ldr	r3, [pc, #112]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b90a:	7a5b      	ldrb	r3, [r3, #9]
 800b90c:	b2db      	uxtb	r3, r3
 800b90e:	461a      	mov	r2, r3
 800b910:	4b1a      	ldr	r3, [pc, #104]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b912:	2100      	movs	r1, #0
 800b914:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b916:	4b19      	ldr	r3, [pc, #100]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b918:	7a5b      	ldrb	r3, [r3, #9]
 800b91a:	b2db      	uxtb	r3, r3
 800b91c:	4a17      	ldr	r2, [pc, #92]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b91e:	009b      	lsls	r3, r3, #2
 800b920:	4413      	add	r3, r2
 800b922:	68fa      	ldr	r2, [r7, #12]
 800b924:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b926:	4b15      	ldr	r3, [pc, #84]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b928:	7a5b      	ldrb	r3, [r3, #9]
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	461a      	mov	r2, r3
 800b92e:	4b13      	ldr	r3, [pc, #76]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b930:	4413      	add	r3, r2
 800b932:	79fa      	ldrb	r2, [r7, #7]
 800b934:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b936:	4b11      	ldr	r3, [pc, #68]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b938:	7a5b      	ldrb	r3, [r3, #9]
 800b93a:	b2db      	uxtb	r3, r3
 800b93c:	1c5a      	adds	r2, r3, #1
 800b93e:	b2d1      	uxtb	r1, r2
 800b940:	4a0e      	ldr	r2, [pc, #56]	; (800b97c <FATFS_LinkDriverEx+0x94>)
 800b942:	7251      	strb	r1, [r2, #9]
 800b944:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b946:	7dbb      	ldrb	r3, [r7, #22]
 800b948:	3330      	adds	r3, #48	; 0x30
 800b94a:	b2da      	uxtb	r2, r3
 800b94c:	68bb      	ldr	r3, [r7, #8]
 800b94e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	3301      	adds	r3, #1
 800b954:	223a      	movs	r2, #58	; 0x3a
 800b956:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	3302      	adds	r3, #2
 800b95c:	222f      	movs	r2, #47	; 0x2f
 800b95e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	3303      	adds	r3, #3
 800b964:	2200      	movs	r2, #0
 800b966:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b968:	2300      	movs	r3, #0
 800b96a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b96c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b96e:	4618      	mov	r0, r3
 800b970:	371c      	adds	r7, #28
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
 800b97a:	bf00      	nop
 800b97c:	20000840 	.word	0x20000840

0800b980 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b082      	sub	sp, #8
 800b984:	af00      	add	r7, sp, #0
 800b986:	6078      	str	r0, [r7, #4]
 800b988:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b98a:	2200      	movs	r2, #0
 800b98c:	6839      	ldr	r1, [r7, #0]
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f7ff ffaa 	bl	800b8e8 <FATFS_LinkDriverEx>
 800b994:	4603      	mov	r3, r0
}
 800b996:	4618      	mov	r0, r3
 800b998:	3708      	adds	r7, #8
 800b99a:	46bd      	mov	sp, r7
 800b99c:	bd80      	pop	{r7, pc}
	...

0800b9a0 <std>:
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	b510      	push	{r4, lr}
 800b9a4:	4604      	mov	r4, r0
 800b9a6:	e9c0 3300 	strd	r3, r3, [r0]
 800b9aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9ae:	6083      	str	r3, [r0, #8]
 800b9b0:	8181      	strh	r1, [r0, #12]
 800b9b2:	6643      	str	r3, [r0, #100]	; 0x64
 800b9b4:	81c2      	strh	r2, [r0, #14]
 800b9b6:	6183      	str	r3, [r0, #24]
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	2208      	movs	r2, #8
 800b9bc:	305c      	adds	r0, #92	; 0x5c
 800b9be:	f000 f9f7 	bl	800bdb0 <memset>
 800b9c2:	4b0d      	ldr	r3, [pc, #52]	; (800b9f8 <std+0x58>)
 800b9c4:	6263      	str	r3, [r4, #36]	; 0x24
 800b9c6:	4b0d      	ldr	r3, [pc, #52]	; (800b9fc <std+0x5c>)
 800b9c8:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9ca:	4b0d      	ldr	r3, [pc, #52]	; (800ba00 <std+0x60>)
 800b9cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9ce:	4b0d      	ldr	r3, [pc, #52]	; (800ba04 <std+0x64>)
 800b9d0:	6323      	str	r3, [r4, #48]	; 0x30
 800b9d2:	4b0d      	ldr	r3, [pc, #52]	; (800ba08 <std+0x68>)
 800b9d4:	6224      	str	r4, [r4, #32]
 800b9d6:	429c      	cmp	r4, r3
 800b9d8:	d006      	beq.n	800b9e8 <std+0x48>
 800b9da:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b9de:	4294      	cmp	r4, r2
 800b9e0:	d002      	beq.n	800b9e8 <std+0x48>
 800b9e2:	33d0      	adds	r3, #208	; 0xd0
 800b9e4:	429c      	cmp	r4, r3
 800b9e6:	d105      	bne.n	800b9f4 <std+0x54>
 800b9e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9f0:	f000 ba56 	b.w	800bea0 <__retarget_lock_init_recursive>
 800b9f4:	bd10      	pop	{r4, pc}
 800b9f6:	bf00      	nop
 800b9f8:	0800bc01 	.word	0x0800bc01
 800b9fc:	0800bc23 	.word	0x0800bc23
 800ba00:	0800bc5b 	.word	0x0800bc5b
 800ba04:	0800bc7f 	.word	0x0800bc7f
 800ba08:	2000084c 	.word	0x2000084c

0800ba0c <stdio_exit_handler>:
 800ba0c:	4a02      	ldr	r2, [pc, #8]	; (800ba18 <stdio_exit_handler+0xc>)
 800ba0e:	4903      	ldr	r1, [pc, #12]	; (800ba1c <stdio_exit_handler+0x10>)
 800ba10:	4803      	ldr	r0, [pc, #12]	; (800ba20 <stdio_exit_handler+0x14>)
 800ba12:	f000 b869 	b.w	800bae8 <_fwalk_sglue>
 800ba16:	bf00      	nop
 800ba18:	20000040 	.word	0x20000040
 800ba1c:	0800c74d 	.word	0x0800c74d
 800ba20:	2000004c 	.word	0x2000004c

0800ba24 <cleanup_stdio>:
 800ba24:	6841      	ldr	r1, [r0, #4]
 800ba26:	4b0c      	ldr	r3, [pc, #48]	; (800ba58 <cleanup_stdio+0x34>)
 800ba28:	4299      	cmp	r1, r3
 800ba2a:	b510      	push	{r4, lr}
 800ba2c:	4604      	mov	r4, r0
 800ba2e:	d001      	beq.n	800ba34 <cleanup_stdio+0x10>
 800ba30:	f000 fe8c 	bl	800c74c <_fflush_r>
 800ba34:	68a1      	ldr	r1, [r4, #8]
 800ba36:	4b09      	ldr	r3, [pc, #36]	; (800ba5c <cleanup_stdio+0x38>)
 800ba38:	4299      	cmp	r1, r3
 800ba3a:	d002      	beq.n	800ba42 <cleanup_stdio+0x1e>
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f000 fe85 	bl	800c74c <_fflush_r>
 800ba42:	68e1      	ldr	r1, [r4, #12]
 800ba44:	4b06      	ldr	r3, [pc, #24]	; (800ba60 <cleanup_stdio+0x3c>)
 800ba46:	4299      	cmp	r1, r3
 800ba48:	d004      	beq.n	800ba54 <cleanup_stdio+0x30>
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba50:	f000 be7c 	b.w	800c74c <_fflush_r>
 800ba54:	bd10      	pop	{r4, pc}
 800ba56:	bf00      	nop
 800ba58:	2000084c 	.word	0x2000084c
 800ba5c:	200008b4 	.word	0x200008b4
 800ba60:	2000091c 	.word	0x2000091c

0800ba64 <global_stdio_init.part.0>:
 800ba64:	b510      	push	{r4, lr}
 800ba66:	4b0b      	ldr	r3, [pc, #44]	; (800ba94 <global_stdio_init.part.0+0x30>)
 800ba68:	4c0b      	ldr	r4, [pc, #44]	; (800ba98 <global_stdio_init.part.0+0x34>)
 800ba6a:	4a0c      	ldr	r2, [pc, #48]	; (800ba9c <global_stdio_init.part.0+0x38>)
 800ba6c:	601a      	str	r2, [r3, #0]
 800ba6e:	4620      	mov	r0, r4
 800ba70:	2200      	movs	r2, #0
 800ba72:	2104      	movs	r1, #4
 800ba74:	f7ff ff94 	bl	800b9a0 <std>
 800ba78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	2109      	movs	r1, #9
 800ba80:	f7ff ff8e 	bl	800b9a0 <std>
 800ba84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ba88:	2202      	movs	r2, #2
 800ba8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba8e:	2112      	movs	r1, #18
 800ba90:	f7ff bf86 	b.w	800b9a0 <std>
 800ba94:	20000984 	.word	0x20000984
 800ba98:	2000084c 	.word	0x2000084c
 800ba9c:	0800ba0d 	.word	0x0800ba0d

0800baa0 <__sfp_lock_acquire>:
 800baa0:	4801      	ldr	r0, [pc, #4]	; (800baa8 <__sfp_lock_acquire+0x8>)
 800baa2:	f000 b9fe 	b.w	800bea2 <__retarget_lock_acquire_recursive>
 800baa6:	bf00      	nop
 800baa8:	2000098d 	.word	0x2000098d

0800baac <__sfp_lock_release>:
 800baac:	4801      	ldr	r0, [pc, #4]	; (800bab4 <__sfp_lock_release+0x8>)
 800baae:	f000 b9f9 	b.w	800bea4 <__retarget_lock_release_recursive>
 800bab2:	bf00      	nop
 800bab4:	2000098d 	.word	0x2000098d

0800bab8 <__sinit>:
 800bab8:	b510      	push	{r4, lr}
 800baba:	4604      	mov	r4, r0
 800babc:	f7ff fff0 	bl	800baa0 <__sfp_lock_acquire>
 800bac0:	6a23      	ldr	r3, [r4, #32]
 800bac2:	b11b      	cbz	r3, 800bacc <__sinit+0x14>
 800bac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bac8:	f7ff bff0 	b.w	800baac <__sfp_lock_release>
 800bacc:	4b04      	ldr	r3, [pc, #16]	; (800bae0 <__sinit+0x28>)
 800bace:	6223      	str	r3, [r4, #32]
 800bad0:	4b04      	ldr	r3, [pc, #16]	; (800bae4 <__sinit+0x2c>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d1f5      	bne.n	800bac4 <__sinit+0xc>
 800bad8:	f7ff ffc4 	bl	800ba64 <global_stdio_init.part.0>
 800badc:	e7f2      	b.n	800bac4 <__sinit+0xc>
 800bade:	bf00      	nop
 800bae0:	0800ba25 	.word	0x0800ba25
 800bae4:	20000984 	.word	0x20000984

0800bae8 <_fwalk_sglue>:
 800bae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baec:	4607      	mov	r7, r0
 800baee:	4688      	mov	r8, r1
 800baf0:	4614      	mov	r4, r2
 800baf2:	2600      	movs	r6, #0
 800baf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800baf8:	f1b9 0901 	subs.w	r9, r9, #1
 800bafc:	d505      	bpl.n	800bb0a <_fwalk_sglue+0x22>
 800bafe:	6824      	ldr	r4, [r4, #0]
 800bb00:	2c00      	cmp	r4, #0
 800bb02:	d1f7      	bne.n	800baf4 <_fwalk_sglue+0xc>
 800bb04:	4630      	mov	r0, r6
 800bb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0a:	89ab      	ldrh	r3, [r5, #12]
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d907      	bls.n	800bb20 <_fwalk_sglue+0x38>
 800bb10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb14:	3301      	adds	r3, #1
 800bb16:	d003      	beq.n	800bb20 <_fwalk_sglue+0x38>
 800bb18:	4629      	mov	r1, r5
 800bb1a:	4638      	mov	r0, r7
 800bb1c:	47c0      	blx	r8
 800bb1e:	4306      	orrs	r6, r0
 800bb20:	3568      	adds	r5, #104	; 0x68
 800bb22:	e7e9      	b.n	800baf8 <_fwalk_sglue+0x10>

0800bb24 <iprintf>:
 800bb24:	b40f      	push	{r0, r1, r2, r3}
 800bb26:	b507      	push	{r0, r1, r2, lr}
 800bb28:	4906      	ldr	r1, [pc, #24]	; (800bb44 <iprintf+0x20>)
 800bb2a:	ab04      	add	r3, sp, #16
 800bb2c:	6808      	ldr	r0, [r1, #0]
 800bb2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb32:	6881      	ldr	r1, [r0, #8]
 800bb34:	9301      	str	r3, [sp, #4]
 800bb36:	f000 fad9 	bl	800c0ec <_vfiprintf_r>
 800bb3a:	b003      	add	sp, #12
 800bb3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb40:	b004      	add	sp, #16
 800bb42:	4770      	bx	lr
 800bb44:	20000098 	.word	0x20000098

0800bb48 <_puts_r>:
 800bb48:	6a03      	ldr	r3, [r0, #32]
 800bb4a:	b570      	push	{r4, r5, r6, lr}
 800bb4c:	6884      	ldr	r4, [r0, #8]
 800bb4e:	4605      	mov	r5, r0
 800bb50:	460e      	mov	r6, r1
 800bb52:	b90b      	cbnz	r3, 800bb58 <_puts_r+0x10>
 800bb54:	f7ff ffb0 	bl	800bab8 <__sinit>
 800bb58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb5a:	07db      	lsls	r3, r3, #31
 800bb5c:	d405      	bmi.n	800bb6a <_puts_r+0x22>
 800bb5e:	89a3      	ldrh	r3, [r4, #12]
 800bb60:	0598      	lsls	r0, r3, #22
 800bb62:	d402      	bmi.n	800bb6a <_puts_r+0x22>
 800bb64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb66:	f000 f99c 	bl	800bea2 <__retarget_lock_acquire_recursive>
 800bb6a:	89a3      	ldrh	r3, [r4, #12]
 800bb6c:	0719      	lsls	r1, r3, #28
 800bb6e:	d513      	bpl.n	800bb98 <_puts_r+0x50>
 800bb70:	6923      	ldr	r3, [r4, #16]
 800bb72:	b18b      	cbz	r3, 800bb98 <_puts_r+0x50>
 800bb74:	3e01      	subs	r6, #1
 800bb76:	68a3      	ldr	r3, [r4, #8]
 800bb78:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb7c:	3b01      	subs	r3, #1
 800bb7e:	60a3      	str	r3, [r4, #8]
 800bb80:	b9e9      	cbnz	r1, 800bbbe <_puts_r+0x76>
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	da2e      	bge.n	800bbe4 <_puts_r+0x9c>
 800bb86:	4622      	mov	r2, r4
 800bb88:	210a      	movs	r1, #10
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	f000 f87b 	bl	800bc86 <__swbuf_r>
 800bb90:	3001      	adds	r0, #1
 800bb92:	d007      	beq.n	800bba4 <_puts_r+0x5c>
 800bb94:	250a      	movs	r5, #10
 800bb96:	e007      	b.n	800bba8 <_puts_r+0x60>
 800bb98:	4621      	mov	r1, r4
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 f8b0 	bl	800bd00 <__swsetup_r>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d0e7      	beq.n	800bb74 <_puts_r+0x2c>
 800bba4:	f04f 35ff 	mov.w	r5, #4294967295
 800bba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbaa:	07da      	lsls	r2, r3, #31
 800bbac:	d405      	bmi.n	800bbba <_puts_r+0x72>
 800bbae:	89a3      	ldrh	r3, [r4, #12]
 800bbb0:	059b      	lsls	r3, r3, #22
 800bbb2:	d402      	bmi.n	800bbba <_puts_r+0x72>
 800bbb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbb6:	f000 f975 	bl	800bea4 <__retarget_lock_release_recursive>
 800bbba:	4628      	mov	r0, r5
 800bbbc:	bd70      	pop	{r4, r5, r6, pc}
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	da04      	bge.n	800bbcc <_puts_r+0x84>
 800bbc2:	69a2      	ldr	r2, [r4, #24]
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	dc06      	bgt.n	800bbd6 <_puts_r+0x8e>
 800bbc8:	290a      	cmp	r1, #10
 800bbca:	d004      	beq.n	800bbd6 <_puts_r+0x8e>
 800bbcc:	6823      	ldr	r3, [r4, #0]
 800bbce:	1c5a      	adds	r2, r3, #1
 800bbd0:	6022      	str	r2, [r4, #0]
 800bbd2:	7019      	strb	r1, [r3, #0]
 800bbd4:	e7cf      	b.n	800bb76 <_puts_r+0x2e>
 800bbd6:	4622      	mov	r2, r4
 800bbd8:	4628      	mov	r0, r5
 800bbda:	f000 f854 	bl	800bc86 <__swbuf_r>
 800bbde:	3001      	adds	r0, #1
 800bbe0:	d1c9      	bne.n	800bb76 <_puts_r+0x2e>
 800bbe2:	e7df      	b.n	800bba4 <_puts_r+0x5c>
 800bbe4:	6823      	ldr	r3, [r4, #0]
 800bbe6:	250a      	movs	r5, #10
 800bbe8:	1c5a      	adds	r2, r3, #1
 800bbea:	6022      	str	r2, [r4, #0]
 800bbec:	701d      	strb	r5, [r3, #0]
 800bbee:	e7db      	b.n	800bba8 <_puts_r+0x60>

0800bbf0 <puts>:
 800bbf0:	4b02      	ldr	r3, [pc, #8]	; (800bbfc <puts+0xc>)
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	6818      	ldr	r0, [r3, #0]
 800bbf6:	f7ff bfa7 	b.w	800bb48 <_puts_r>
 800bbfa:	bf00      	nop
 800bbfc:	20000098 	.word	0x20000098

0800bc00 <__sread>:
 800bc00:	b510      	push	{r4, lr}
 800bc02:	460c      	mov	r4, r1
 800bc04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc08:	f000 f8fc 	bl	800be04 <_read_r>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	bfab      	itete	ge
 800bc10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc12:	89a3      	ldrhlt	r3, [r4, #12]
 800bc14:	181b      	addge	r3, r3, r0
 800bc16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc1a:	bfac      	ite	ge
 800bc1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bc1e:	81a3      	strhlt	r3, [r4, #12]
 800bc20:	bd10      	pop	{r4, pc}

0800bc22 <__swrite>:
 800bc22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc26:	461f      	mov	r7, r3
 800bc28:	898b      	ldrh	r3, [r1, #12]
 800bc2a:	05db      	lsls	r3, r3, #23
 800bc2c:	4605      	mov	r5, r0
 800bc2e:	460c      	mov	r4, r1
 800bc30:	4616      	mov	r6, r2
 800bc32:	d505      	bpl.n	800bc40 <__swrite+0x1e>
 800bc34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc38:	2302      	movs	r3, #2
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f000 f8d0 	bl	800bde0 <_lseek_r>
 800bc40:	89a3      	ldrh	r3, [r4, #12]
 800bc42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bc4a:	81a3      	strh	r3, [r4, #12]
 800bc4c:	4632      	mov	r2, r6
 800bc4e:	463b      	mov	r3, r7
 800bc50:	4628      	mov	r0, r5
 800bc52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc56:	f000 b8e7 	b.w	800be28 <_write_r>

0800bc5a <__sseek>:
 800bc5a:	b510      	push	{r4, lr}
 800bc5c:	460c      	mov	r4, r1
 800bc5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc62:	f000 f8bd 	bl	800bde0 <_lseek_r>
 800bc66:	1c43      	adds	r3, r0, #1
 800bc68:	89a3      	ldrh	r3, [r4, #12]
 800bc6a:	bf15      	itete	ne
 800bc6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc76:	81a3      	strheq	r3, [r4, #12]
 800bc78:	bf18      	it	ne
 800bc7a:	81a3      	strhne	r3, [r4, #12]
 800bc7c:	bd10      	pop	{r4, pc}

0800bc7e <__sclose>:
 800bc7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc82:	f000 b89d 	b.w	800bdc0 <_close_r>

0800bc86 <__swbuf_r>:
 800bc86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc88:	460e      	mov	r6, r1
 800bc8a:	4614      	mov	r4, r2
 800bc8c:	4605      	mov	r5, r0
 800bc8e:	b118      	cbz	r0, 800bc98 <__swbuf_r+0x12>
 800bc90:	6a03      	ldr	r3, [r0, #32]
 800bc92:	b90b      	cbnz	r3, 800bc98 <__swbuf_r+0x12>
 800bc94:	f7ff ff10 	bl	800bab8 <__sinit>
 800bc98:	69a3      	ldr	r3, [r4, #24]
 800bc9a:	60a3      	str	r3, [r4, #8]
 800bc9c:	89a3      	ldrh	r3, [r4, #12]
 800bc9e:	071a      	lsls	r2, r3, #28
 800bca0:	d525      	bpl.n	800bcee <__swbuf_r+0x68>
 800bca2:	6923      	ldr	r3, [r4, #16]
 800bca4:	b31b      	cbz	r3, 800bcee <__swbuf_r+0x68>
 800bca6:	6823      	ldr	r3, [r4, #0]
 800bca8:	6922      	ldr	r2, [r4, #16]
 800bcaa:	1a98      	subs	r0, r3, r2
 800bcac:	6963      	ldr	r3, [r4, #20]
 800bcae:	b2f6      	uxtb	r6, r6
 800bcb0:	4283      	cmp	r3, r0
 800bcb2:	4637      	mov	r7, r6
 800bcb4:	dc04      	bgt.n	800bcc0 <__swbuf_r+0x3a>
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	4628      	mov	r0, r5
 800bcba:	f000 fd47 	bl	800c74c <_fflush_r>
 800bcbe:	b9e0      	cbnz	r0, 800bcfa <__swbuf_r+0x74>
 800bcc0:	68a3      	ldr	r3, [r4, #8]
 800bcc2:	3b01      	subs	r3, #1
 800bcc4:	60a3      	str	r3, [r4, #8]
 800bcc6:	6823      	ldr	r3, [r4, #0]
 800bcc8:	1c5a      	adds	r2, r3, #1
 800bcca:	6022      	str	r2, [r4, #0]
 800bccc:	701e      	strb	r6, [r3, #0]
 800bcce:	6962      	ldr	r2, [r4, #20]
 800bcd0:	1c43      	adds	r3, r0, #1
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d004      	beq.n	800bce0 <__swbuf_r+0x5a>
 800bcd6:	89a3      	ldrh	r3, [r4, #12]
 800bcd8:	07db      	lsls	r3, r3, #31
 800bcda:	d506      	bpl.n	800bcea <__swbuf_r+0x64>
 800bcdc:	2e0a      	cmp	r6, #10
 800bcde:	d104      	bne.n	800bcea <__swbuf_r+0x64>
 800bce0:	4621      	mov	r1, r4
 800bce2:	4628      	mov	r0, r5
 800bce4:	f000 fd32 	bl	800c74c <_fflush_r>
 800bce8:	b938      	cbnz	r0, 800bcfa <__swbuf_r+0x74>
 800bcea:	4638      	mov	r0, r7
 800bcec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	f000 f805 	bl	800bd00 <__swsetup_r>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d0d5      	beq.n	800bca6 <__swbuf_r+0x20>
 800bcfa:	f04f 37ff 	mov.w	r7, #4294967295
 800bcfe:	e7f4      	b.n	800bcea <__swbuf_r+0x64>

0800bd00 <__swsetup_r>:
 800bd00:	b538      	push	{r3, r4, r5, lr}
 800bd02:	4b2a      	ldr	r3, [pc, #168]	; (800bdac <__swsetup_r+0xac>)
 800bd04:	4605      	mov	r5, r0
 800bd06:	6818      	ldr	r0, [r3, #0]
 800bd08:	460c      	mov	r4, r1
 800bd0a:	b118      	cbz	r0, 800bd14 <__swsetup_r+0x14>
 800bd0c:	6a03      	ldr	r3, [r0, #32]
 800bd0e:	b90b      	cbnz	r3, 800bd14 <__swsetup_r+0x14>
 800bd10:	f7ff fed2 	bl	800bab8 <__sinit>
 800bd14:	89a3      	ldrh	r3, [r4, #12]
 800bd16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd1a:	0718      	lsls	r0, r3, #28
 800bd1c:	d422      	bmi.n	800bd64 <__swsetup_r+0x64>
 800bd1e:	06d9      	lsls	r1, r3, #27
 800bd20:	d407      	bmi.n	800bd32 <__swsetup_r+0x32>
 800bd22:	2309      	movs	r3, #9
 800bd24:	602b      	str	r3, [r5, #0]
 800bd26:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bd2a:	81a3      	strh	r3, [r4, #12]
 800bd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd30:	e034      	b.n	800bd9c <__swsetup_r+0x9c>
 800bd32:	0758      	lsls	r0, r3, #29
 800bd34:	d512      	bpl.n	800bd5c <__swsetup_r+0x5c>
 800bd36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd38:	b141      	cbz	r1, 800bd4c <__swsetup_r+0x4c>
 800bd3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd3e:	4299      	cmp	r1, r3
 800bd40:	d002      	beq.n	800bd48 <__swsetup_r+0x48>
 800bd42:	4628      	mov	r0, r5
 800bd44:	f000 f8b0 	bl	800bea8 <_free_r>
 800bd48:	2300      	movs	r3, #0
 800bd4a:	6363      	str	r3, [r4, #52]	; 0x34
 800bd4c:	89a3      	ldrh	r3, [r4, #12]
 800bd4e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bd52:	81a3      	strh	r3, [r4, #12]
 800bd54:	2300      	movs	r3, #0
 800bd56:	6063      	str	r3, [r4, #4]
 800bd58:	6923      	ldr	r3, [r4, #16]
 800bd5a:	6023      	str	r3, [r4, #0]
 800bd5c:	89a3      	ldrh	r3, [r4, #12]
 800bd5e:	f043 0308 	orr.w	r3, r3, #8
 800bd62:	81a3      	strh	r3, [r4, #12]
 800bd64:	6923      	ldr	r3, [r4, #16]
 800bd66:	b94b      	cbnz	r3, 800bd7c <__swsetup_r+0x7c>
 800bd68:	89a3      	ldrh	r3, [r4, #12]
 800bd6a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd72:	d003      	beq.n	800bd7c <__swsetup_r+0x7c>
 800bd74:	4621      	mov	r1, r4
 800bd76:	4628      	mov	r0, r5
 800bd78:	f000 fd36 	bl	800c7e8 <__smakebuf_r>
 800bd7c:	89a0      	ldrh	r0, [r4, #12]
 800bd7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd82:	f010 0301 	ands.w	r3, r0, #1
 800bd86:	d00a      	beq.n	800bd9e <__swsetup_r+0x9e>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	60a3      	str	r3, [r4, #8]
 800bd8c:	6963      	ldr	r3, [r4, #20]
 800bd8e:	425b      	negs	r3, r3
 800bd90:	61a3      	str	r3, [r4, #24]
 800bd92:	6923      	ldr	r3, [r4, #16]
 800bd94:	b943      	cbnz	r3, 800bda8 <__swsetup_r+0xa8>
 800bd96:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd9a:	d1c4      	bne.n	800bd26 <__swsetup_r+0x26>
 800bd9c:	bd38      	pop	{r3, r4, r5, pc}
 800bd9e:	0781      	lsls	r1, r0, #30
 800bda0:	bf58      	it	pl
 800bda2:	6963      	ldrpl	r3, [r4, #20]
 800bda4:	60a3      	str	r3, [r4, #8]
 800bda6:	e7f4      	b.n	800bd92 <__swsetup_r+0x92>
 800bda8:	2000      	movs	r0, #0
 800bdaa:	e7f7      	b.n	800bd9c <__swsetup_r+0x9c>
 800bdac:	20000098 	.word	0x20000098

0800bdb0 <memset>:
 800bdb0:	4402      	add	r2, r0
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d100      	bne.n	800bdba <memset+0xa>
 800bdb8:	4770      	bx	lr
 800bdba:	f803 1b01 	strb.w	r1, [r3], #1
 800bdbe:	e7f9      	b.n	800bdb4 <memset+0x4>

0800bdc0 <_close_r>:
 800bdc0:	b538      	push	{r3, r4, r5, lr}
 800bdc2:	4d06      	ldr	r5, [pc, #24]	; (800bddc <_close_r+0x1c>)
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	4608      	mov	r0, r1
 800bdca:	602b      	str	r3, [r5, #0]
 800bdcc:	f7f7 f915 	bl	8002ffa <_close>
 800bdd0:	1c43      	adds	r3, r0, #1
 800bdd2:	d102      	bne.n	800bdda <_close_r+0x1a>
 800bdd4:	682b      	ldr	r3, [r5, #0]
 800bdd6:	b103      	cbz	r3, 800bdda <_close_r+0x1a>
 800bdd8:	6023      	str	r3, [r4, #0]
 800bdda:	bd38      	pop	{r3, r4, r5, pc}
 800bddc:	20000988 	.word	0x20000988

0800bde0 <_lseek_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4d07      	ldr	r5, [pc, #28]	; (800be00 <_lseek_r+0x20>)
 800bde4:	4604      	mov	r4, r0
 800bde6:	4608      	mov	r0, r1
 800bde8:	4611      	mov	r1, r2
 800bdea:	2200      	movs	r2, #0
 800bdec:	602a      	str	r2, [r5, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f7f7 f92a 	bl	8003048 <_lseek>
 800bdf4:	1c43      	adds	r3, r0, #1
 800bdf6:	d102      	bne.n	800bdfe <_lseek_r+0x1e>
 800bdf8:	682b      	ldr	r3, [r5, #0]
 800bdfa:	b103      	cbz	r3, 800bdfe <_lseek_r+0x1e>
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	bd38      	pop	{r3, r4, r5, pc}
 800be00:	20000988 	.word	0x20000988

0800be04 <_read_r>:
 800be04:	b538      	push	{r3, r4, r5, lr}
 800be06:	4d07      	ldr	r5, [pc, #28]	; (800be24 <_read_r+0x20>)
 800be08:	4604      	mov	r4, r0
 800be0a:	4608      	mov	r0, r1
 800be0c:	4611      	mov	r1, r2
 800be0e:	2200      	movs	r2, #0
 800be10:	602a      	str	r2, [r5, #0]
 800be12:	461a      	mov	r2, r3
 800be14:	f7f7 f8b8 	bl	8002f88 <_read>
 800be18:	1c43      	adds	r3, r0, #1
 800be1a:	d102      	bne.n	800be22 <_read_r+0x1e>
 800be1c:	682b      	ldr	r3, [r5, #0]
 800be1e:	b103      	cbz	r3, 800be22 <_read_r+0x1e>
 800be20:	6023      	str	r3, [r4, #0]
 800be22:	bd38      	pop	{r3, r4, r5, pc}
 800be24:	20000988 	.word	0x20000988

0800be28 <_write_r>:
 800be28:	b538      	push	{r3, r4, r5, lr}
 800be2a:	4d07      	ldr	r5, [pc, #28]	; (800be48 <_write_r+0x20>)
 800be2c:	4604      	mov	r4, r0
 800be2e:	4608      	mov	r0, r1
 800be30:	4611      	mov	r1, r2
 800be32:	2200      	movs	r2, #0
 800be34:	602a      	str	r2, [r5, #0]
 800be36:	461a      	mov	r2, r3
 800be38:	f7f7 f8c3 	bl	8002fc2 <_write>
 800be3c:	1c43      	adds	r3, r0, #1
 800be3e:	d102      	bne.n	800be46 <_write_r+0x1e>
 800be40:	682b      	ldr	r3, [r5, #0]
 800be42:	b103      	cbz	r3, 800be46 <_write_r+0x1e>
 800be44:	6023      	str	r3, [r4, #0]
 800be46:	bd38      	pop	{r3, r4, r5, pc}
 800be48:	20000988 	.word	0x20000988

0800be4c <__errno>:
 800be4c:	4b01      	ldr	r3, [pc, #4]	; (800be54 <__errno+0x8>)
 800be4e:	6818      	ldr	r0, [r3, #0]
 800be50:	4770      	bx	lr
 800be52:	bf00      	nop
 800be54:	20000098 	.word	0x20000098

0800be58 <__libc_init_array>:
 800be58:	b570      	push	{r4, r5, r6, lr}
 800be5a:	4d0d      	ldr	r5, [pc, #52]	; (800be90 <__libc_init_array+0x38>)
 800be5c:	4c0d      	ldr	r4, [pc, #52]	; (800be94 <__libc_init_array+0x3c>)
 800be5e:	1b64      	subs	r4, r4, r5
 800be60:	10a4      	asrs	r4, r4, #2
 800be62:	2600      	movs	r6, #0
 800be64:	42a6      	cmp	r6, r4
 800be66:	d109      	bne.n	800be7c <__libc_init_array+0x24>
 800be68:	4d0b      	ldr	r5, [pc, #44]	; (800be98 <__libc_init_array+0x40>)
 800be6a:	4c0c      	ldr	r4, [pc, #48]	; (800be9c <__libc_init_array+0x44>)
 800be6c:	f000 fd2a 	bl	800c8c4 <_init>
 800be70:	1b64      	subs	r4, r4, r5
 800be72:	10a4      	asrs	r4, r4, #2
 800be74:	2600      	movs	r6, #0
 800be76:	42a6      	cmp	r6, r4
 800be78:	d105      	bne.n	800be86 <__libc_init_array+0x2e>
 800be7a:	bd70      	pop	{r4, r5, r6, pc}
 800be7c:	f855 3b04 	ldr.w	r3, [r5], #4
 800be80:	4798      	blx	r3
 800be82:	3601      	adds	r6, #1
 800be84:	e7ee      	b.n	800be64 <__libc_init_array+0xc>
 800be86:	f855 3b04 	ldr.w	r3, [r5], #4
 800be8a:	4798      	blx	r3
 800be8c:	3601      	adds	r6, #1
 800be8e:	e7f2      	b.n	800be76 <__libc_init_array+0x1e>
 800be90:	0800d7bc 	.word	0x0800d7bc
 800be94:	0800d7bc 	.word	0x0800d7bc
 800be98:	0800d7bc 	.word	0x0800d7bc
 800be9c:	0800d7c0 	.word	0x0800d7c0

0800bea0 <__retarget_lock_init_recursive>:
 800bea0:	4770      	bx	lr

0800bea2 <__retarget_lock_acquire_recursive>:
 800bea2:	4770      	bx	lr

0800bea4 <__retarget_lock_release_recursive>:
 800bea4:	4770      	bx	lr
	...

0800bea8 <_free_r>:
 800bea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beaa:	2900      	cmp	r1, #0
 800beac:	d044      	beq.n	800bf38 <_free_r+0x90>
 800beae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beb2:	9001      	str	r0, [sp, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	f1a1 0404 	sub.w	r4, r1, #4
 800beba:	bfb8      	it	lt
 800bebc:	18e4      	addlt	r4, r4, r3
 800bebe:	f000 f8df 	bl	800c080 <__malloc_lock>
 800bec2:	4a1e      	ldr	r2, [pc, #120]	; (800bf3c <_free_r+0x94>)
 800bec4:	9801      	ldr	r0, [sp, #4]
 800bec6:	6813      	ldr	r3, [r2, #0]
 800bec8:	b933      	cbnz	r3, 800bed8 <_free_r+0x30>
 800beca:	6063      	str	r3, [r4, #4]
 800becc:	6014      	str	r4, [r2, #0]
 800bece:	b003      	add	sp, #12
 800bed0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bed4:	f000 b8da 	b.w	800c08c <__malloc_unlock>
 800bed8:	42a3      	cmp	r3, r4
 800beda:	d908      	bls.n	800beee <_free_r+0x46>
 800bedc:	6825      	ldr	r5, [r4, #0]
 800bede:	1961      	adds	r1, r4, r5
 800bee0:	428b      	cmp	r3, r1
 800bee2:	bf01      	itttt	eq
 800bee4:	6819      	ldreq	r1, [r3, #0]
 800bee6:	685b      	ldreq	r3, [r3, #4]
 800bee8:	1949      	addeq	r1, r1, r5
 800beea:	6021      	streq	r1, [r4, #0]
 800beec:	e7ed      	b.n	800beca <_free_r+0x22>
 800beee:	461a      	mov	r2, r3
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	b10b      	cbz	r3, 800bef8 <_free_r+0x50>
 800bef4:	42a3      	cmp	r3, r4
 800bef6:	d9fa      	bls.n	800beee <_free_r+0x46>
 800bef8:	6811      	ldr	r1, [r2, #0]
 800befa:	1855      	adds	r5, r2, r1
 800befc:	42a5      	cmp	r5, r4
 800befe:	d10b      	bne.n	800bf18 <_free_r+0x70>
 800bf00:	6824      	ldr	r4, [r4, #0]
 800bf02:	4421      	add	r1, r4
 800bf04:	1854      	adds	r4, r2, r1
 800bf06:	42a3      	cmp	r3, r4
 800bf08:	6011      	str	r1, [r2, #0]
 800bf0a:	d1e0      	bne.n	800bece <_free_r+0x26>
 800bf0c:	681c      	ldr	r4, [r3, #0]
 800bf0e:	685b      	ldr	r3, [r3, #4]
 800bf10:	6053      	str	r3, [r2, #4]
 800bf12:	440c      	add	r4, r1
 800bf14:	6014      	str	r4, [r2, #0]
 800bf16:	e7da      	b.n	800bece <_free_r+0x26>
 800bf18:	d902      	bls.n	800bf20 <_free_r+0x78>
 800bf1a:	230c      	movs	r3, #12
 800bf1c:	6003      	str	r3, [r0, #0]
 800bf1e:	e7d6      	b.n	800bece <_free_r+0x26>
 800bf20:	6825      	ldr	r5, [r4, #0]
 800bf22:	1961      	adds	r1, r4, r5
 800bf24:	428b      	cmp	r3, r1
 800bf26:	bf04      	itt	eq
 800bf28:	6819      	ldreq	r1, [r3, #0]
 800bf2a:	685b      	ldreq	r3, [r3, #4]
 800bf2c:	6063      	str	r3, [r4, #4]
 800bf2e:	bf04      	itt	eq
 800bf30:	1949      	addeq	r1, r1, r5
 800bf32:	6021      	streq	r1, [r4, #0]
 800bf34:	6054      	str	r4, [r2, #4]
 800bf36:	e7ca      	b.n	800bece <_free_r+0x26>
 800bf38:	b003      	add	sp, #12
 800bf3a:	bd30      	pop	{r4, r5, pc}
 800bf3c:	20000990 	.word	0x20000990

0800bf40 <sbrk_aligned>:
 800bf40:	b570      	push	{r4, r5, r6, lr}
 800bf42:	4e0e      	ldr	r6, [pc, #56]	; (800bf7c <sbrk_aligned+0x3c>)
 800bf44:	460c      	mov	r4, r1
 800bf46:	6831      	ldr	r1, [r6, #0]
 800bf48:	4605      	mov	r5, r0
 800bf4a:	b911      	cbnz	r1, 800bf52 <sbrk_aligned+0x12>
 800bf4c:	f000 fcaa 	bl	800c8a4 <_sbrk_r>
 800bf50:	6030      	str	r0, [r6, #0]
 800bf52:	4621      	mov	r1, r4
 800bf54:	4628      	mov	r0, r5
 800bf56:	f000 fca5 	bl	800c8a4 <_sbrk_r>
 800bf5a:	1c43      	adds	r3, r0, #1
 800bf5c:	d00a      	beq.n	800bf74 <sbrk_aligned+0x34>
 800bf5e:	1cc4      	adds	r4, r0, #3
 800bf60:	f024 0403 	bic.w	r4, r4, #3
 800bf64:	42a0      	cmp	r0, r4
 800bf66:	d007      	beq.n	800bf78 <sbrk_aligned+0x38>
 800bf68:	1a21      	subs	r1, r4, r0
 800bf6a:	4628      	mov	r0, r5
 800bf6c:	f000 fc9a 	bl	800c8a4 <_sbrk_r>
 800bf70:	3001      	adds	r0, #1
 800bf72:	d101      	bne.n	800bf78 <sbrk_aligned+0x38>
 800bf74:	f04f 34ff 	mov.w	r4, #4294967295
 800bf78:	4620      	mov	r0, r4
 800bf7a:	bd70      	pop	{r4, r5, r6, pc}
 800bf7c:	20000994 	.word	0x20000994

0800bf80 <_malloc_r>:
 800bf80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf84:	1ccd      	adds	r5, r1, #3
 800bf86:	f025 0503 	bic.w	r5, r5, #3
 800bf8a:	3508      	adds	r5, #8
 800bf8c:	2d0c      	cmp	r5, #12
 800bf8e:	bf38      	it	cc
 800bf90:	250c      	movcc	r5, #12
 800bf92:	2d00      	cmp	r5, #0
 800bf94:	4607      	mov	r7, r0
 800bf96:	db01      	blt.n	800bf9c <_malloc_r+0x1c>
 800bf98:	42a9      	cmp	r1, r5
 800bf9a:	d905      	bls.n	800bfa8 <_malloc_r+0x28>
 800bf9c:	230c      	movs	r3, #12
 800bf9e:	603b      	str	r3, [r7, #0]
 800bfa0:	2600      	movs	r6, #0
 800bfa2:	4630      	mov	r0, r6
 800bfa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfa8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c07c <_malloc_r+0xfc>
 800bfac:	f000 f868 	bl	800c080 <__malloc_lock>
 800bfb0:	f8d8 3000 	ldr.w	r3, [r8]
 800bfb4:	461c      	mov	r4, r3
 800bfb6:	bb5c      	cbnz	r4, 800c010 <_malloc_r+0x90>
 800bfb8:	4629      	mov	r1, r5
 800bfba:	4638      	mov	r0, r7
 800bfbc:	f7ff ffc0 	bl	800bf40 <sbrk_aligned>
 800bfc0:	1c43      	adds	r3, r0, #1
 800bfc2:	4604      	mov	r4, r0
 800bfc4:	d155      	bne.n	800c072 <_malloc_r+0xf2>
 800bfc6:	f8d8 4000 	ldr.w	r4, [r8]
 800bfca:	4626      	mov	r6, r4
 800bfcc:	2e00      	cmp	r6, #0
 800bfce:	d145      	bne.n	800c05c <_malloc_r+0xdc>
 800bfd0:	2c00      	cmp	r4, #0
 800bfd2:	d048      	beq.n	800c066 <_malloc_r+0xe6>
 800bfd4:	6823      	ldr	r3, [r4, #0]
 800bfd6:	4631      	mov	r1, r6
 800bfd8:	4638      	mov	r0, r7
 800bfda:	eb04 0903 	add.w	r9, r4, r3
 800bfde:	f000 fc61 	bl	800c8a4 <_sbrk_r>
 800bfe2:	4581      	cmp	r9, r0
 800bfe4:	d13f      	bne.n	800c066 <_malloc_r+0xe6>
 800bfe6:	6821      	ldr	r1, [r4, #0]
 800bfe8:	1a6d      	subs	r5, r5, r1
 800bfea:	4629      	mov	r1, r5
 800bfec:	4638      	mov	r0, r7
 800bfee:	f7ff ffa7 	bl	800bf40 <sbrk_aligned>
 800bff2:	3001      	adds	r0, #1
 800bff4:	d037      	beq.n	800c066 <_malloc_r+0xe6>
 800bff6:	6823      	ldr	r3, [r4, #0]
 800bff8:	442b      	add	r3, r5
 800bffa:	6023      	str	r3, [r4, #0]
 800bffc:	f8d8 3000 	ldr.w	r3, [r8]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d038      	beq.n	800c076 <_malloc_r+0xf6>
 800c004:	685a      	ldr	r2, [r3, #4]
 800c006:	42a2      	cmp	r2, r4
 800c008:	d12b      	bne.n	800c062 <_malloc_r+0xe2>
 800c00a:	2200      	movs	r2, #0
 800c00c:	605a      	str	r2, [r3, #4]
 800c00e:	e00f      	b.n	800c030 <_malloc_r+0xb0>
 800c010:	6822      	ldr	r2, [r4, #0]
 800c012:	1b52      	subs	r2, r2, r5
 800c014:	d41f      	bmi.n	800c056 <_malloc_r+0xd6>
 800c016:	2a0b      	cmp	r2, #11
 800c018:	d917      	bls.n	800c04a <_malloc_r+0xca>
 800c01a:	1961      	adds	r1, r4, r5
 800c01c:	42a3      	cmp	r3, r4
 800c01e:	6025      	str	r5, [r4, #0]
 800c020:	bf18      	it	ne
 800c022:	6059      	strne	r1, [r3, #4]
 800c024:	6863      	ldr	r3, [r4, #4]
 800c026:	bf08      	it	eq
 800c028:	f8c8 1000 	streq.w	r1, [r8]
 800c02c:	5162      	str	r2, [r4, r5]
 800c02e:	604b      	str	r3, [r1, #4]
 800c030:	4638      	mov	r0, r7
 800c032:	f104 060b 	add.w	r6, r4, #11
 800c036:	f000 f829 	bl	800c08c <__malloc_unlock>
 800c03a:	f026 0607 	bic.w	r6, r6, #7
 800c03e:	1d23      	adds	r3, r4, #4
 800c040:	1af2      	subs	r2, r6, r3
 800c042:	d0ae      	beq.n	800bfa2 <_malloc_r+0x22>
 800c044:	1b9b      	subs	r3, r3, r6
 800c046:	50a3      	str	r3, [r4, r2]
 800c048:	e7ab      	b.n	800bfa2 <_malloc_r+0x22>
 800c04a:	42a3      	cmp	r3, r4
 800c04c:	6862      	ldr	r2, [r4, #4]
 800c04e:	d1dd      	bne.n	800c00c <_malloc_r+0x8c>
 800c050:	f8c8 2000 	str.w	r2, [r8]
 800c054:	e7ec      	b.n	800c030 <_malloc_r+0xb0>
 800c056:	4623      	mov	r3, r4
 800c058:	6864      	ldr	r4, [r4, #4]
 800c05a:	e7ac      	b.n	800bfb6 <_malloc_r+0x36>
 800c05c:	4634      	mov	r4, r6
 800c05e:	6876      	ldr	r6, [r6, #4]
 800c060:	e7b4      	b.n	800bfcc <_malloc_r+0x4c>
 800c062:	4613      	mov	r3, r2
 800c064:	e7cc      	b.n	800c000 <_malloc_r+0x80>
 800c066:	230c      	movs	r3, #12
 800c068:	603b      	str	r3, [r7, #0]
 800c06a:	4638      	mov	r0, r7
 800c06c:	f000 f80e 	bl	800c08c <__malloc_unlock>
 800c070:	e797      	b.n	800bfa2 <_malloc_r+0x22>
 800c072:	6025      	str	r5, [r4, #0]
 800c074:	e7dc      	b.n	800c030 <_malloc_r+0xb0>
 800c076:	605b      	str	r3, [r3, #4]
 800c078:	deff      	udf	#255	; 0xff
 800c07a:	bf00      	nop
 800c07c:	20000990 	.word	0x20000990

0800c080 <__malloc_lock>:
 800c080:	4801      	ldr	r0, [pc, #4]	; (800c088 <__malloc_lock+0x8>)
 800c082:	f7ff bf0e 	b.w	800bea2 <__retarget_lock_acquire_recursive>
 800c086:	bf00      	nop
 800c088:	2000098c 	.word	0x2000098c

0800c08c <__malloc_unlock>:
 800c08c:	4801      	ldr	r0, [pc, #4]	; (800c094 <__malloc_unlock+0x8>)
 800c08e:	f7ff bf09 	b.w	800bea4 <__retarget_lock_release_recursive>
 800c092:	bf00      	nop
 800c094:	2000098c 	.word	0x2000098c

0800c098 <__sfputc_r>:
 800c098:	6893      	ldr	r3, [r2, #8]
 800c09a:	3b01      	subs	r3, #1
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	b410      	push	{r4}
 800c0a0:	6093      	str	r3, [r2, #8]
 800c0a2:	da08      	bge.n	800c0b6 <__sfputc_r+0x1e>
 800c0a4:	6994      	ldr	r4, [r2, #24]
 800c0a6:	42a3      	cmp	r3, r4
 800c0a8:	db01      	blt.n	800c0ae <__sfputc_r+0x16>
 800c0aa:	290a      	cmp	r1, #10
 800c0ac:	d103      	bne.n	800c0b6 <__sfputc_r+0x1e>
 800c0ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0b2:	f7ff bde8 	b.w	800bc86 <__swbuf_r>
 800c0b6:	6813      	ldr	r3, [r2, #0]
 800c0b8:	1c58      	adds	r0, r3, #1
 800c0ba:	6010      	str	r0, [r2, #0]
 800c0bc:	7019      	strb	r1, [r3, #0]
 800c0be:	4608      	mov	r0, r1
 800c0c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0c4:	4770      	bx	lr

0800c0c6 <__sfputs_r>:
 800c0c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0c8:	4606      	mov	r6, r0
 800c0ca:	460f      	mov	r7, r1
 800c0cc:	4614      	mov	r4, r2
 800c0ce:	18d5      	adds	r5, r2, r3
 800c0d0:	42ac      	cmp	r4, r5
 800c0d2:	d101      	bne.n	800c0d8 <__sfputs_r+0x12>
 800c0d4:	2000      	movs	r0, #0
 800c0d6:	e007      	b.n	800c0e8 <__sfputs_r+0x22>
 800c0d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0dc:	463a      	mov	r2, r7
 800c0de:	4630      	mov	r0, r6
 800c0e0:	f7ff ffda 	bl	800c098 <__sfputc_r>
 800c0e4:	1c43      	adds	r3, r0, #1
 800c0e6:	d1f3      	bne.n	800c0d0 <__sfputs_r+0xa>
 800c0e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c0ec <_vfiprintf_r>:
 800c0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f0:	460d      	mov	r5, r1
 800c0f2:	b09d      	sub	sp, #116	; 0x74
 800c0f4:	4614      	mov	r4, r2
 800c0f6:	4698      	mov	r8, r3
 800c0f8:	4606      	mov	r6, r0
 800c0fa:	b118      	cbz	r0, 800c104 <_vfiprintf_r+0x18>
 800c0fc:	6a03      	ldr	r3, [r0, #32]
 800c0fe:	b90b      	cbnz	r3, 800c104 <_vfiprintf_r+0x18>
 800c100:	f7ff fcda 	bl	800bab8 <__sinit>
 800c104:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c106:	07d9      	lsls	r1, r3, #31
 800c108:	d405      	bmi.n	800c116 <_vfiprintf_r+0x2a>
 800c10a:	89ab      	ldrh	r3, [r5, #12]
 800c10c:	059a      	lsls	r2, r3, #22
 800c10e:	d402      	bmi.n	800c116 <_vfiprintf_r+0x2a>
 800c110:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c112:	f7ff fec6 	bl	800bea2 <__retarget_lock_acquire_recursive>
 800c116:	89ab      	ldrh	r3, [r5, #12]
 800c118:	071b      	lsls	r3, r3, #28
 800c11a:	d501      	bpl.n	800c120 <_vfiprintf_r+0x34>
 800c11c:	692b      	ldr	r3, [r5, #16]
 800c11e:	b99b      	cbnz	r3, 800c148 <_vfiprintf_r+0x5c>
 800c120:	4629      	mov	r1, r5
 800c122:	4630      	mov	r0, r6
 800c124:	f7ff fdec 	bl	800bd00 <__swsetup_r>
 800c128:	b170      	cbz	r0, 800c148 <_vfiprintf_r+0x5c>
 800c12a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c12c:	07dc      	lsls	r4, r3, #31
 800c12e:	d504      	bpl.n	800c13a <_vfiprintf_r+0x4e>
 800c130:	f04f 30ff 	mov.w	r0, #4294967295
 800c134:	b01d      	add	sp, #116	; 0x74
 800c136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c13a:	89ab      	ldrh	r3, [r5, #12]
 800c13c:	0598      	lsls	r0, r3, #22
 800c13e:	d4f7      	bmi.n	800c130 <_vfiprintf_r+0x44>
 800c140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c142:	f7ff feaf 	bl	800bea4 <__retarget_lock_release_recursive>
 800c146:	e7f3      	b.n	800c130 <_vfiprintf_r+0x44>
 800c148:	2300      	movs	r3, #0
 800c14a:	9309      	str	r3, [sp, #36]	; 0x24
 800c14c:	2320      	movs	r3, #32
 800c14e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c152:	f8cd 800c 	str.w	r8, [sp, #12]
 800c156:	2330      	movs	r3, #48	; 0x30
 800c158:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c30c <_vfiprintf_r+0x220>
 800c15c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c160:	f04f 0901 	mov.w	r9, #1
 800c164:	4623      	mov	r3, r4
 800c166:	469a      	mov	sl, r3
 800c168:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c16c:	b10a      	cbz	r2, 800c172 <_vfiprintf_r+0x86>
 800c16e:	2a25      	cmp	r2, #37	; 0x25
 800c170:	d1f9      	bne.n	800c166 <_vfiprintf_r+0x7a>
 800c172:	ebba 0b04 	subs.w	fp, sl, r4
 800c176:	d00b      	beq.n	800c190 <_vfiprintf_r+0xa4>
 800c178:	465b      	mov	r3, fp
 800c17a:	4622      	mov	r2, r4
 800c17c:	4629      	mov	r1, r5
 800c17e:	4630      	mov	r0, r6
 800c180:	f7ff ffa1 	bl	800c0c6 <__sfputs_r>
 800c184:	3001      	adds	r0, #1
 800c186:	f000 80a9 	beq.w	800c2dc <_vfiprintf_r+0x1f0>
 800c18a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c18c:	445a      	add	r2, fp
 800c18e:	9209      	str	r2, [sp, #36]	; 0x24
 800c190:	f89a 3000 	ldrb.w	r3, [sl]
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 80a1 	beq.w	800c2dc <_vfiprintf_r+0x1f0>
 800c19a:	2300      	movs	r3, #0
 800c19c:	f04f 32ff 	mov.w	r2, #4294967295
 800c1a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1a4:	f10a 0a01 	add.w	sl, sl, #1
 800c1a8:	9304      	str	r3, [sp, #16]
 800c1aa:	9307      	str	r3, [sp, #28]
 800c1ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1b0:	931a      	str	r3, [sp, #104]	; 0x68
 800c1b2:	4654      	mov	r4, sl
 800c1b4:	2205      	movs	r2, #5
 800c1b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1ba:	4854      	ldr	r0, [pc, #336]	; (800c30c <_vfiprintf_r+0x220>)
 800c1bc:	f7f4 f818 	bl	80001f0 <memchr>
 800c1c0:	9a04      	ldr	r2, [sp, #16]
 800c1c2:	b9d8      	cbnz	r0, 800c1fc <_vfiprintf_r+0x110>
 800c1c4:	06d1      	lsls	r1, r2, #27
 800c1c6:	bf44      	itt	mi
 800c1c8:	2320      	movmi	r3, #32
 800c1ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1ce:	0713      	lsls	r3, r2, #28
 800c1d0:	bf44      	itt	mi
 800c1d2:	232b      	movmi	r3, #43	; 0x2b
 800c1d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1d8:	f89a 3000 	ldrb.w	r3, [sl]
 800c1dc:	2b2a      	cmp	r3, #42	; 0x2a
 800c1de:	d015      	beq.n	800c20c <_vfiprintf_r+0x120>
 800c1e0:	9a07      	ldr	r2, [sp, #28]
 800c1e2:	4654      	mov	r4, sl
 800c1e4:	2000      	movs	r0, #0
 800c1e6:	f04f 0c0a 	mov.w	ip, #10
 800c1ea:	4621      	mov	r1, r4
 800c1ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1f0:	3b30      	subs	r3, #48	; 0x30
 800c1f2:	2b09      	cmp	r3, #9
 800c1f4:	d94d      	bls.n	800c292 <_vfiprintf_r+0x1a6>
 800c1f6:	b1b0      	cbz	r0, 800c226 <_vfiprintf_r+0x13a>
 800c1f8:	9207      	str	r2, [sp, #28]
 800c1fa:	e014      	b.n	800c226 <_vfiprintf_r+0x13a>
 800c1fc:	eba0 0308 	sub.w	r3, r0, r8
 800c200:	fa09 f303 	lsl.w	r3, r9, r3
 800c204:	4313      	orrs	r3, r2
 800c206:	9304      	str	r3, [sp, #16]
 800c208:	46a2      	mov	sl, r4
 800c20a:	e7d2      	b.n	800c1b2 <_vfiprintf_r+0xc6>
 800c20c:	9b03      	ldr	r3, [sp, #12]
 800c20e:	1d19      	adds	r1, r3, #4
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	9103      	str	r1, [sp, #12]
 800c214:	2b00      	cmp	r3, #0
 800c216:	bfbb      	ittet	lt
 800c218:	425b      	neglt	r3, r3
 800c21a:	f042 0202 	orrlt.w	r2, r2, #2
 800c21e:	9307      	strge	r3, [sp, #28]
 800c220:	9307      	strlt	r3, [sp, #28]
 800c222:	bfb8      	it	lt
 800c224:	9204      	strlt	r2, [sp, #16]
 800c226:	7823      	ldrb	r3, [r4, #0]
 800c228:	2b2e      	cmp	r3, #46	; 0x2e
 800c22a:	d10c      	bne.n	800c246 <_vfiprintf_r+0x15a>
 800c22c:	7863      	ldrb	r3, [r4, #1]
 800c22e:	2b2a      	cmp	r3, #42	; 0x2a
 800c230:	d134      	bne.n	800c29c <_vfiprintf_r+0x1b0>
 800c232:	9b03      	ldr	r3, [sp, #12]
 800c234:	1d1a      	adds	r2, r3, #4
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	9203      	str	r2, [sp, #12]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	bfb8      	it	lt
 800c23e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c242:	3402      	adds	r4, #2
 800c244:	9305      	str	r3, [sp, #20]
 800c246:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c31c <_vfiprintf_r+0x230>
 800c24a:	7821      	ldrb	r1, [r4, #0]
 800c24c:	2203      	movs	r2, #3
 800c24e:	4650      	mov	r0, sl
 800c250:	f7f3 ffce 	bl	80001f0 <memchr>
 800c254:	b138      	cbz	r0, 800c266 <_vfiprintf_r+0x17a>
 800c256:	9b04      	ldr	r3, [sp, #16]
 800c258:	eba0 000a 	sub.w	r0, r0, sl
 800c25c:	2240      	movs	r2, #64	; 0x40
 800c25e:	4082      	lsls	r2, r0
 800c260:	4313      	orrs	r3, r2
 800c262:	3401      	adds	r4, #1
 800c264:	9304      	str	r3, [sp, #16]
 800c266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c26a:	4829      	ldr	r0, [pc, #164]	; (800c310 <_vfiprintf_r+0x224>)
 800c26c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c270:	2206      	movs	r2, #6
 800c272:	f7f3 ffbd 	bl	80001f0 <memchr>
 800c276:	2800      	cmp	r0, #0
 800c278:	d03f      	beq.n	800c2fa <_vfiprintf_r+0x20e>
 800c27a:	4b26      	ldr	r3, [pc, #152]	; (800c314 <_vfiprintf_r+0x228>)
 800c27c:	bb1b      	cbnz	r3, 800c2c6 <_vfiprintf_r+0x1da>
 800c27e:	9b03      	ldr	r3, [sp, #12]
 800c280:	3307      	adds	r3, #7
 800c282:	f023 0307 	bic.w	r3, r3, #7
 800c286:	3308      	adds	r3, #8
 800c288:	9303      	str	r3, [sp, #12]
 800c28a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c28c:	443b      	add	r3, r7
 800c28e:	9309      	str	r3, [sp, #36]	; 0x24
 800c290:	e768      	b.n	800c164 <_vfiprintf_r+0x78>
 800c292:	fb0c 3202 	mla	r2, ip, r2, r3
 800c296:	460c      	mov	r4, r1
 800c298:	2001      	movs	r0, #1
 800c29a:	e7a6      	b.n	800c1ea <_vfiprintf_r+0xfe>
 800c29c:	2300      	movs	r3, #0
 800c29e:	3401      	adds	r4, #1
 800c2a0:	9305      	str	r3, [sp, #20]
 800c2a2:	4619      	mov	r1, r3
 800c2a4:	f04f 0c0a 	mov.w	ip, #10
 800c2a8:	4620      	mov	r0, r4
 800c2aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2ae:	3a30      	subs	r2, #48	; 0x30
 800c2b0:	2a09      	cmp	r2, #9
 800c2b2:	d903      	bls.n	800c2bc <_vfiprintf_r+0x1d0>
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d0c6      	beq.n	800c246 <_vfiprintf_r+0x15a>
 800c2b8:	9105      	str	r1, [sp, #20]
 800c2ba:	e7c4      	b.n	800c246 <_vfiprintf_r+0x15a>
 800c2bc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e7f0      	b.n	800c2a8 <_vfiprintf_r+0x1bc>
 800c2c6:	ab03      	add	r3, sp, #12
 800c2c8:	9300      	str	r3, [sp, #0]
 800c2ca:	462a      	mov	r2, r5
 800c2cc:	4b12      	ldr	r3, [pc, #72]	; (800c318 <_vfiprintf_r+0x22c>)
 800c2ce:	a904      	add	r1, sp, #16
 800c2d0:	4630      	mov	r0, r6
 800c2d2:	f3af 8000 	nop.w
 800c2d6:	4607      	mov	r7, r0
 800c2d8:	1c78      	adds	r0, r7, #1
 800c2da:	d1d6      	bne.n	800c28a <_vfiprintf_r+0x19e>
 800c2dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c2de:	07d9      	lsls	r1, r3, #31
 800c2e0:	d405      	bmi.n	800c2ee <_vfiprintf_r+0x202>
 800c2e2:	89ab      	ldrh	r3, [r5, #12]
 800c2e4:	059a      	lsls	r2, r3, #22
 800c2e6:	d402      	bmi.n	800c2ee <_vfiprintf_r+0x202>
 800c2e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c2ea:	f7ff fddb 	bl	800bea4 <__retarget_lock_release_recursive>
 800c2ee:	89ab      	ldrh	r3, [r5, #12]
 800c2f0:	065b      	lsls	r3, r3, #25
 800c2f2:	f53f af1d 	bmi.w	800c130 <_vfiprintf_r+0x44>
 800c2f6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2f8:	e71c      	b.n	800c134 <_vfiprintf_r+0x48>
 800c2fa:	ab03      	add	r3, sp, #12
 800c2fc:	9300      	str	r3, [sp, #0]
 800c2fe:	462a      	mov	r2, r5
 800c300:	4b05      	ldr	r3, [pc, #20]	; (800c318 <_vfiprintf_r+0x22c>)
 800c302:	a904      	add	r1, sp, #16
 800c304:	4630      	mov	r0, r6
 800c306:	f000 f879 	bl	800c3fc <_printf_i>
 800c30a:	e7e4      	b.n	800c2d6 <_vfiprintf_r+0x1ea>
 800c30c:	0800d780 	.word	0x0800d780
 800c310:	0800d78a 	.word	0x0800d78a
 800c314:	00000000 	.word	0x00000000
 800c318:	0800c0c7 	.word	0x0800c0c7
 800c31c:	0800d786 	.word	0x0800d786

0800c320 <_printf_common>:
 800c320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c324:	4616      	mov	r6, r2
 800c326:	4699      	mov	r9, r3
 800c328:	688a      	ldr	r2, [r1, #8]
 800c32a:	690b      	ldr	r3, [r1, #16]
 800c32c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c330:	4293      	cmp	r3, r2
 800c332:	bfb8      	it	lt
 800c334:	4613      	movlt	r3, r2
 800c336:	6033      	str	r3, [r6, #0]
 800c338:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c33c:	4607      	mov	r7, r0
 800c33e:	460c      	mov	r4, r1
 800c340:	b10a      	cbz	r2, 800c346 <_printf_common+0x26>
 800c342:	3301      	adds	r3, #1
 800c344:	6033      	str	r3, [r6, #0]
 800c346:	6823      	ldr	r3, [r4, #0]
 800c348:	0699      	lsls	r1, r3, #26
 800c34a:	bf42      	ittt	mi
 800c34c:	6833      	ldrmi	r3, [r6, #0]
 800c34e:	3302      	addmi	r3, #2
 800c350:	6033      	strmi	r3, [r6, #0]
 800c352:	6825      	ldr	r5, [r4, #0]
 800c354:	f015 0506 	ands.w	r5, r5, #6
 800c358:	d106      	bne.n	800c368 <_printf_common+0x48>
 800c35a:	f104 0a19 	add.w	sl, r4, #25
 800c35e:	68e3      	ldr	r3, [r4, #12]
 800c360:	6832      	ldr	r2, [r6, #0]
 800c362:	1a9b      	subs	r3, r3, r2
 800c364:	42ab      	cmp	r3, r5
 800c366:	dc26      	bgt.n	800c3b6 <_printf_common+0x96>
 800c368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c36c:	1e13      	subs	r3, r2, #0
 800c36e:	6822      	ldr	r2, [r4, #0]
 800c370:	bf18      	it	ne
 800c372:	2301      	movne	r3, #1
 800c374:	0692      	lsls	r2, r2, #26
 800c376:	d42b      	bmi.n	800c3d0 <_printf_common+0xb0>
 800c378:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c37c:	4649      	mov	r1, r9
 800c37e:	4638      	mov	r0, r7
 800c380:	47c0      	blx	r8
 800c382:	3001      	adds	r0, #1
 800c384:	d01e      	beq.n	800c3c4 <_printf_common+0xa4>
 800c386:	6823      	ldr	r3, [r4, #0]
 800c388:	6922      	ldr	r2, [r4, #16]
 800c38a:	f003 0306 	and.w	r3, r3, #6
 800c38e:	2b04      	cmp	r3, #4
 800c390:	bf02      	ittt	eq
 800c392:	68e5      	ldreq	r5, [r4, #12]
 800c394:	6833      	ldreq	r3, [r6, #0]
 800c396:	1aed      	subeq	r5, r5, r3
 800c398:	68a3      	ldr	r3, [r4, #8]
 800c39a:	bf0c      	ite	eq
 800c39c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c3a0:	2500      	movne	r5, #0
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	bfc4      	itt	gt
 800c3a6:	1a9b      	subgt	r3, r3, r2
 800c3a8:	18ed      	addgt	r5, r5, r3
 800c3aa:	2600      	movs	r6, #0
 800c3ac:	341a      	adds	r4, #26
 800c3ae:	42b5      	cmp	r5, r6
 800c3b0:	d11a      	bne.n	800c3e8 <_printf_common+0xc8>
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	e008      	b.n	800c3c8 <_printf_common+0xa8>
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	4652      	mov	r2, sl
 800c3ba:	4649      	mov	r1, r9
 800c3bc:	4638      	mov	r0, r7
 800c3be:	47c0      	blx	r8
 800c3c0:	3001      	adds	r0, #1
 800c3c2:	d103      	bne.n	800c3cc <_printf_common+0xac>
 800c3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3cc:	3501      	adds	r5, #1
 800c3ce:	e7c6      	b.n	800c35e <_printf_common+0x3e>
 800c3d0:	18e1      	adds	r1, r4, r3
 800c3d2:	1c5a      	adds	r2, r3, #1
 800c3d4:	2030      	movs	r0, #48	; 0x30
 800c3d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c3da:	4422      	add	r2, r4
 800c3dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3e4:	3302      	adds	r3, #2
 800c3e6:	e7c7      	b.n	800c378 <_printf_common+0x58>
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	4622      	mov	r2, r4
 800c3ec:	4649      	mov	r1, r9
 800c3ee:	4638      	mov	r0, r7
 800c3f0:	47c0      	blx	r8
 800c3f2:	3001      	adds	r0, #1
 800c3f4:	d0e6      	beq.n	800c3c4 <_printf_common+0xa4>
 800c3f6:	3601      	adds	r6, #1
 800c3f8:	e7d9      	b.n	800c3ae <_printf_common+0x8e>
	...

0800c3fc <_printf_i>:
 800c3fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c400:	7e0f      	ldrb	r7, [r1, #24]
 800c402:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c404:	2f78      	cmp	r7, #120	; 0x78
 800c406:	4691      	mov	r9, r2
 800c408:	4680      	mov	r8, r0
 800c40a:	460c      	mov	r4, r1
 800c40c:	469a      	mov	sl, r3
 800c40e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c412:	d807      	bhi.n	800c424 <_printf_i+0x28>
 800c414:	2f62      	cmp	r7, #98	; 0x62
 800c416:	d80a      	bhi.n	800c42e <_printf_i+0x32>
 800c418:	2f00      	cmp	r7, #0
 800c41a:	f000 80d4 	beq.w	800c5c6 <_printf_i+0x1ca>
 800c41e:	2f58      	cmp	r7, #88	; 0x58
 800c420:	f000 80c0 	beq.w	800c5a4 <_printf_i+0x1a8>
 800c424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c428:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c42c:	e03a      	b.n	800c4a4 <_printf_i+0xa8>
 800c42e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c432:	2b15      	cmp	r3, #21
 800c434:	d8f6      	bhi.n	800c424 <_printf_i+0x28>
 800c436:	a101      	add	r1, pc, #4	; (adr r1, 800c43c <_printf_i+0x40>)
 800c438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c43c:	0800c495 	.word	0x0800c495
 800c440:	0800c4a9 	.word	0x0800c4a9
 800c444:	0800c425 	.word	0x0800c425
 800c448:	0800c425 	.word	0x0800c425
 800c44c:	0800c425 	.word	0x0800c425
 800c450:	0800c425 	.word	0x0800c425
 800c454:	0800c4a9 	.word	0x0800c4a9
 800c458:	0800c425 	.word	0x0800c425
 800c45c:	0800c425 	.word	0x0800c425
 800c460:	0800c425 	.word	0x0800c425
 800c464:	0800c425 	.word	0x0800c425
 800c468:	0800c5ad 	.word	0x0800c5ad
 800c46c:	0800c4d5 	.word	0x0800c4d5
 800c470:	0800c567 	.word	0x0800c567
 800c474:	0800c425 	.word	0x0800c425
 800c478:	0800c425 	.word	0x0800c425
 800c47c:	0800c5cf 	.word	0x0800c5cf
 800c480:	0800c425 	.word	0x0800c425
 800c484:	0800c4d5 	.word	0x0800c4d5
 800c488:	0800c425 	.word	0x0800c425
 800c48c:	0800c425 	.word	0x0800c425
 800c490:	0800c56f 	.word	0x0800c56f
 800c494:	682b      	ldr	r3, [r5, #0]
 800c496:	1d1a      	adds	r2, r3, #4
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	602a      	str	r2, [r5, #0]
 800c49c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c4a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	e09f      	b.n	800c5e8 <_printf_i+0x1ec>
 800c4a8:	6820      	ldr	r0, [r4, #0]
 800c4aa:	682b      	ldr	r3, [r5, #0]
 800c4ac:	0607      	lsls	r7, r0, #24
 800c4ae:	f103 0104 	add.w	r1, r3, #4
 800c4b2:	6029      	str	r1, [r5, #0]
 800c4b4:	d501      	bpl.n	800c4ba <_printf_i+0xbe>
 800c4b6:	681e      	ldr	r6, [r3, #0]
 800c4b8:	e003      	b.n	800c4c2 <_printf_i+0xc6>
 800c4ba:	0646      	lsls	r6, r0, #25
 800c4bc:	d5fb      	bpl.n	800c4b6 <_printf_i+0xba>
 800c4be:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c4c2:	2e00      	cmp	r6, #0
 800c4c4:	da03      	bge.n	800c4ce <_printf_i+0xd2>
 800c4c6:	232d      	movs	r3, #45	; 0x2d
 800c4c8:	4276      	negs	r6, r6
 800c4ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4ce:	485a      	ldr	r0, [pc, #360]	; (800c638 <_printf_i+0x23c>)
 800c4d0:	230a      	movs	r3, #10
 800c4d2:	e012      	b.n	800c4fa <_printf_i+0xfe>
 800c4d4:	682b      	ldr	r3, [r5, #0]
 800c4d6:	6820      	ldr	r0, [r4, #0]
 800c4d8:	1d19      	adds	r1, r3, #4
 800c4da:	6029      	str	r1, [r5, #0]
 800c4dc:	0605      	lsls	r5, r0, #24
 800c4de:	d501      	bpl.n	800c4e4 <_printf_i+0xe8>
 800c4e0:	681e      	ldr	r6, [r3, #0]
 800c4e2:	e002      	b.n	800c4ea <_printf_i+0xee>
 800c4e4:	0641      	lsls	r1, r0, #25
 800c4e6:	d5fb      	bpl.n	800c4e0 <_printf_i+0xe4>
 800c4e8:	881e      	ldrh	r6, [r3, #0]
 800c4ea:	4853      	ldr	r0, [pc, #332]	; (800c638 <_printf_i+0x23c>)
 800c4ec:	2f6f      	cmp	r7, #111	; 0x6f
 800c4ee:	bf0c      	ite	eq
 800c4f0:	2308      	moveq	r3, #8
 800c4f2:	230a      	movne	r3, #10
 800c4f4:	2100      	movs	r1, #0
 800c4f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4fa:	6865      	ldr	r5, [r4, #4]
 800c4fc:	60a5      	str	r5, [r4, #8]
 800c4fe:	2d00      	cmp	r5, #0
 800c500:	bfa2      	ittt	ge
 800c502:	6821      	ldrge	r1, [r4, #0]
 800c504:	f021 0104 	bicge.w	r1, r1, #4
 800c508:	6021      	strge	r1, [r4, #0]
 800c50a:	b90e      	cbnz	r6, 800c510 <_printf_i+0x114>
 800c50c:	2d00      	cmp	r5, #0
 800c50e:	d04b      	beq.n	800c5a8 <_printf_i+0x1ac>
 800c510:	4615      	mov	r5, r2
 800c512:	fbb6 f1f3 	udiv	r1, r6, r3
 800c516:	fb03 6711 	mls	r7, r3, r1, r6
 800c51a:	5dc7      	ldrb	r7, [r0, r7]
 800c51c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c520:	4637      	mov	r7, r6
 800c522:	42bb      	cmp	r3, r7
 800c524:	460e      	mov	r6, r1
 800c526:	d9f4      	bls.n	800c512 <_printf_i+0x116>
 800c528:	2b08      	cmp	r3, #8
 800c52a:	d10b      	bne.n	800c544 <_printf_i+0x148>
 800c52c:	6823      	ldr	r3, [r4, #0]
 800c52e:	07de      	lsls	r6, r3, #31
 800c530:	d508      	bpl.n	800c544 <_printf_i+0x148>
 800c532:	6923      	ldr	r3, [r4, #16]
 800c534:	6861      	ldr	r1, [r4, #4]
 800c536:	4299      	cmp	r1, r3
 800c538:	bfde      	ittt	le
 800c53a:	2330      	movle	r3, #48	; 0x30
 800c53c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c540:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c544:	1b52      	subs	r2, r2, r5
 800c546:	6122      	str	r2, [r4, #16]
 800c548:	f8cd a000 	str.w	sl, [sp]
 800c54c:	464b      	mov	r3, r9
 800c54e:	aa03      	add	r2, sp, #12
 800c550:	4621      	mov	r1, r4
 800c552:	4640      	mov	r0, r8
 800c554:	f7ff fee4 	bl	800c320 <_printf_common>
 800c558:	3001      	adds	r0, #1
 800c55a:	d14a      	bne.n	800c5f2 <_printf_i+0x1f6>
 800c55c:	f04f 30ff 	mov.w	r0, #4294967295
 800c560:	b004      	add	sp, #16
 800c562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c566:	6823      	ldr	r3, [r4, #0]
 800c568:	f043 0320 	orr.w	r3, r3, #32
 800c56c:	6023      	str	r3, [r4, #0]
 800c56e:	4833      	ldr	r0, [pc, #204]	; (800c63c <_printf_i+0x240>)
 800c570:	2778      	movs	r7, #120	; 0x78
 800c572:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c576:	6823      	ldr	r3, [r4, #0]
 800c578:	6829      	ldr	r1, [r5, #0]
 800c57a:	061f      	lsls	r7, r3, #24
 800c57c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c580:	d402      	bmi.n	800c588 <_printf_i+0x18c>
 800c582:	065f      	lsls	r7, r3, #25
 800c584:	bf48      	it	mi
 800c586:	b2b6      	uxthmi	r6, r6
 800c588:	07df      	lsls	r7, r3, #31
 800c58a:	bf48      	it	mi
 800c58c:	f043 0320 	orrmi.w	r3, r3, #32
 800c590:	6029      	str	r1, [r5, #0]
 800c592:	bf48      	it	mi
 800c594:	6023      	strmi	r3, [r4, #0]
 800c596:	b91e      	cbnz	r6, 800c5a0 <_printf_i+0x1a4>
 800c598:	6823      	ldr	r3, [r4, #0]
 800c59a:	f023 0320 	bic.w	r3, r3, #32
 800c59e:	6023      	str	r3, [r4, #0]
 800c5a0:	2310      	movs	r3, #16
 800c5a2:	e7a7      	b.n	800c4f4 <_printf_i+0xf8>
 800c5a4:	4824      	ldr	r0, [pc, #144]	; (800c638 <_printf_i+0x23c>)
 800c5a6:	e7e4      	b.n	800c572 <_printf_i+0x176>
 800c5a8:	4615      	mov	r5, r2
 800c5aa:	e7bd      	b.n	800c528 <_printf_i+0x12c>
 800c5ac:	682b      	ldr	r3, [r5, #0]
 800c5ae:	6826      	ldr	r6, [r4, #0]
 800c5b0:	6961      	ldr	r1, [r4, #20]
 800c5b2:	1d18      	adds	r0, r3, #4
 800c5b4:	6028      	str	r0, [r5, #0]
 800c5b6:	0635      	lsls	r5, r6, #24
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	d501      	bpl.n	800c5c0 <_printf_i+0x1c4>
 800c5bc:	6019      	str	r1, [r3, #0]
 800c5be:	e002      	b.n	800c5c6 <_printf_i+0x1ca>
 800c5c0:	0670      	lsls	r0, r6, #25
 800c5c2:	d5fb      	bpl.n	800c5bc <_printf_i+0x1c0>
 800c5c4:	8019      	strh	r1, [r3, #0]
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	6123      	str	r3, [r4, #16]
 800c5ca:	4615      	mov	r5, r2
 800c5cc:	e7bc      	b.n	800c548 <_printf_i+0x14c>
 800c5ce:	682b      	ldr	r3, [r5, #0]
 800c5d0:	1d1a      	adds	r2, r3, #4
 800c5d2:	602a      	str	r2, [r5, #0]
 800c5d4:	681d      	ldr	r5, [r3, #0]
 800c5d6:	6862      	ldr	r2, [r4, #4]
 800c5d8:	2100      	movs	r1, #0
 800c5da:	4628      	mov	r0, r5
 800c5dc:	f7f3 fe08 	bl	80001f0 <memchr>
 800c5e0:	b108      	cbz	r0, 800c5e6 <_printf_i+0x1ea>
 800c5e2:	1b40      	subs	r0, r0, r5
 800c5e4:	6060      	str	r0, [r4, #4]
 800c5e6:	6863      	ldr	r3, [r4, #4]
 800c5e8:	6123      	str	r3, [r4, #16]
 800c5ea:	2300      	movs	r3, #0
 800c5ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5f0:	e7aa      	b.n	800c548 <_printf_i+0x14c>
 800c5f2:	6923      	ldr	r3, [r4, #16]
 800c5f4:	462a      	mov	r2, r5
 800c5f6:	4649      	mov	r1, r9
 800c5f8:	4640      	mov	r0, r8
 800c5fa:	47d0      	blx	sl
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	d0ad      	beq.n	800c55c <_printf_i+0x160>
 800c600:	6823      	ldr	r3, [r4, #0]
 800c602:	079b      	lsls	r3, r3, #30
 800c604:	d413      	bmi.n	800c62e <_printf_i+0x232>
 800c606:	68e0      	ldr	r0, [r4, #12]
 800c608:	9b03      	ldr	r3, [sp, #12]
 800c60a:	4298      	cmp	r0, r3
 800c60c:	bfb8      	it	lt
 800c60e:	4618      	movlt	r0, r3
 800c610:	e7a6      	b.n	800c560 <_printf_i+0x164>
 800c612:	2301      	movs	r3, #1
 800c614:	4632      	mov	r2, r6
 800c616:	4649      	mov	r1, r9
 800c618:	4640      	mov	r0, r8
 800c61a:	47d0      	blx	sl
 800c61c:	3001      	adds	r0, #1
 800c61e:	d09d      	beq.n	800c55c <_printf_i+0x160>
 800c620:	3501      	adds	r5, #1
 800c622:	68e3      	ldr	r3, [r4, #12]
 800c624:	9903      	ldr	r1, [sp, #12]
 800c626:	1a5b      	subs	r3, r3, r1
 800c628:	42ab      	cmp	r3, r5
 800c62a:	dcf2      	bgt.n	800c612 <_printf_i+0x216>
 800c62c:	e7eb      	b.n	800c606 <_printf_i+0x20a>
 800c62e:	2500      	movs	r5, #0
 800c630:	f104 0619 	add.w	r6, r4, #25
 800c634:	e7f5      	b.n	800c622 <_printf_i+0x226>
 800c636:	bf00      	nop
 800c638:	0800d791 	.word	0x0800d791
 800c63c:	0800d7a2 	.word	0x0800d7a2

0800c640 <__sflush_r>:
 800c640:	898a      	ldrh	r2, [r1, #12]
 800c642:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c646:	4605      	mov	r5, r0
 800c648:	0710      	lsls	r0, r2, #28
 800c64a:	460c      	mov	r4, r1
 800c64c:	d458      	bmi.n	800c700 <__sflush_r+0xc0>
 800c64e:	684b      	ldr	r3, [r1, #4]
 800c650:	2b00      	cmp	r3, #0
 800c652:	dc05      	bgt.n	800c660 <__sflush_r+0x20>
 800c654:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c656:	2b00      	cmp	r3, #0
 800c658:	dc02      	bgt.n	800c660 <__sflush_r+0x20>
 800c65a:	2000      	movs	r0, #0
 800c65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c660:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c662:	2e00      	cmp	r6, #0
 800c664:	d0f9      	beq.n	800c65a <__sflush_r+0x1a>
 800c666:	2300      	movs	r3, #0
 800c668:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c66c:	682f      	ldr	r7, [r5, #0]
 800c66e:	6a21      	ldr	r1, [r4, #32]
 800c670:	602b      	str	r3, [r5, #0]
 800c672:	d032      	beq.n	800c6da <__sflush_r+0x9a>
 800c674:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c676:	89a3      	ldrh	r3, [r4, #12]
 800c678:	075a      	lsls	r2, r3, #29
 800c67a:	d505      	bpl.n	800c688 <__sflush_r+0x48>
 800c67c:	6863      	ldr	r3, [r4, #4]
 800c67e:	1ac0      	subs	r0, r0, r3
 800c680:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c682:	b10b      	cbz	r3, 800c688 <__sflush_r+0x48>
 800c684:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c686:	1ac0      	subs	r0, r0, r3
 800c688:	2300      	movs	r3, #0
 800c68a:	4602      	mov	r2, r0
 800c68c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c68e:	6a21      	ldr	r1, [r4, #32]
 800c690:	4628      	mov	r0, r5
 800c692:	47b0      	blx	r6
 800c694:	1c43      	adds	r3, r0, #1
 800c696:	89a3      	ldrh	r3, [r4, #12]
 800c698:	d106      	bne.n	800c6a8 <__sflush_r+0x68>
 800c69a:	6829      	ldr	r1, [r5, #0]
 800c69c:	291d      	cmp	r1, #29
 800c69e:	d82b      	bhi.n	800c6f8 <__sflush_r+0xb8>
 800c6a0:	4a29      	ldr	r2, [pc, #164]	; (800c748 <__sflush_r+0x108>)
 800c6a2:	410a      	asrs	r2, r1
 800c6a4:	07d6      	lsls	r6, r2, #31
 800c6a6:	d427      	bmi.n	800c6f8 <__sflush_r+0xb8>
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	6062      	str	r2, [r4, #4]
 800c6ac:	04d9      	lsls	r1, r3, #19
 800c6ae:	6922      	ldr	r2, [r4, #16]
 800c6b0:	6022      	str	r2, [r4, #0]
 800c6b2:	d504      	bpl.n	800c6be <__sflush_r+0x7e>
 800c6b4:	1c42      	adds	r2, r0, #1
 800c6b6:	d101      	bne.n	800c6bc <__sflush_r+0x7c>
 800c6b8:	682b      	ldr	r3, [r5, #0]
 800c6ba:	b903      	cbnz	r3, 800c6be <__sflush_r+0x7e>
 800c6bc:	6560      	str	r0, [r4, #84]	; 0x54
 800c6be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6c0:	602f      	str	r7, [r5, #0]
 800c6c2:	2900      	cmp	r1, #0
 800c6c4:	d0c9      	beq.n	800c65a <__sflush_r+0x1a>
 800c6c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6ca:	4299      	cmp	r1, r3
 800c6cc:	d002      	beq.n	800c6d4 <__sflush_r+0x94>
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	f7ff fbea 	bl	800bea8 <_free_r>
 800c6d4:	2000      	movs	r0, #0
 800c6d6:	6360      	str	r0, [r4, #52]	; 0x34
 800c6d8:	e7c0      	b.n	800c65c <__sflush_r+0x1c>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	4628      	mov	r0, r5
 800c6de:	47b0      	blx	r6
 800c6e0:	1c41      	adds	r1, r0, #1
 800c6e2:	d1c8      	bne.n	800c676 <__sflush_r+0x36>
 800c6e4:	682b      	ldr	r3, [r5, #0]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d0c5      	beq.n	800c676 <__sflush_r+0x36>
 800c6ea:	2b1d      	cmp	r3, #29
 800c6ec:	d001      	beq.n	800c6f2 <__sflush_r+0xb2>
 800c6ee:	2b16      	cmp	r3, #22
 800c6f0:	d101      	bne.n	800c6f6 <__sflush_r+0xb6>
 800c6f2:	602f      	str	r7, [r5, #0]
 800c6f4:	e7b1      	b.n	800c65a <__sflush_r+0x1a>
 800c6f6:	89a3      	ldrh	r3, [r4, #12]
 800c6f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6fc:	81a3      	strh	r3, [r4, #12]
 800c6fe:	e7ad      	b.n	800c65c <__sflush_r+0x1c>
 800c700:	690f      	ldr	r7, [r1, #16]
 800c702:	2f00      	cmp	r7, #0
 800c704:	d0a9      	beq.n	800c65a <__sflush_r+0x1a>
 800c706:	0793      	lsls	r3, r2, #30
 800c708:	680e      	ldr	r6, [r1, #0]
 800c70a:	bf08      	it	eq
 800c70c:	694b      	ldreq	r3, [r1, #20]
 800c70e:	600f      	str	r7, [r1, #0]
 800c710:	bf18      	it	ne
 800c712:	2300      	movne	r3, #0
 800c714:	eba6 0807 	sub.w	r8, r6, r7
 800c718:	608b      	str	r3, [r1, #8]
 800c71a:	f1b8 0f00 	cmp.w	r8, #0
 800c71e:	dd9c      	ble.n	800c65a <__sflush_r+0x1a>
 800c720:	6a21      	ldr	r1, [r4, #32]
 800c722:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c724:	4643      	mov	r3, r8
 800c726:	463a      	mov	r2, r7
 800c728:	4628      	mov	r0, r5
 800c72a:	47b0      	blx	r6
 800c72c:	2800      	cmp	r0, #0
 800c72e:	dc06      	bgt.n	800c73e <__sflush_r+0xfe>
 800c730:	89a3      	ldrh	r3, [r4, #12]
 800c732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c736:	81a3      	strh	r3, [r4, #12]
 800c738:	f04f 30ff 	mov.w	r0, #4294967295
 800c73c:	e78e      	b.n	800c65c <__sflush_r+0x1c>
 800c73e:	4407      	add	r7, r0
 800c740:	eba8 0800 	sub.w	r8, r8, r0
 800c744:	e7e9      	b.n	800c71a <__sflush_r+0xda>
 800c746:	bf00      	nop
 800c748:	dfbffffe 	.word	0xdfbffffe

0800c74c <_fflush_r>:
 800c74c:	b538      	push	{r3, r4, r5, lr}
 800c74e:	690b      	ldr	r3, [r1, #16]
 800c750:	4605      	mov	r5, r0
 800c752:	460c      	mov	r4, r1
 800c754:	b913      	cbnz	r3, 800c75c <_fflush_r+0x10>
 800c756:	2500      	movs	r5, #0
 800c758:	4628      	mov	r0, r5
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	b118      	cbz	r0, 800c766 <_fflush_r+0x1a>
 800c75e:	6a03      	ldr	r3, [r0, #32]
 800c760:	b90b      	cbnz	r3, 800c766 <_fflush_r+0x1a>
 800c762:	f7ff f9a9 	bl	800bab8 <__sinit>
 800c766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d0f3      	beq.n	800c756 <_fflush_r+0xa>
 800c76e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c770:	07d0      	lsls	r0, r2, #31
 800c772:	d404      	bmi.n	800c77e <_fflush_r+0x32>
 800c774:	0599      	lsls	r1, r3, #22
 800c776:	d402      	bmi.n	800c77e <_fflush_r+0x32>
 800c778:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c77a:	f7ff fb92 	bl	800bea2 <__retarget_lock_acquire_recursive>
 800c77e:	4628      	mov	r0, r5
 800c780:	4621      	mov	r1, r4
 800c782:	f7ff ff5d 	bl	800c640 <__sflush_r>
 800c786:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c788:	07da      	lsls	r2, r3, #31
 800c78a:	4605      	mov	r5, r0
 800c78c:	d4e4      	bmi.n	800c758 <_fflush_r+0xc>
 800c78e:	89a3      	ldrh	r3, [r4, #12]
 800c790:	059b      	lsls	r3, r3, #22
 800c792:	d4e1      	bmi.n	800c758 <_fflush_r+0xc>
 800c794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c796:	f7ff fb85 	bl	800bea4 <__retarget_lock_release_recursive>
 800c79a:	e7dd      	b.n	800c758 <_fflush_r+0xc>

0800c79c <__swhatbuf_r>:
 800c79c:	b570      	push	{r4, r5, r6, lr}
 800c79e:	460c      	mov	r4, r1
 800c7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a4:	2900      	cmp	r1, #0
 800c7a6:	b096      	sub	sp, #88	; 0x58
 800c7a8:	4615      	mov	r5, r2
 800c7aa:	461e      	mov	r6, r3
 800c7ac:	da0d      	bge.n	800c7ca <__swhatbuf_r+0x2e>
 800c7ae:	89a3      	ldrh	r3, [r4, #12]
 800c7b0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c7b4:	f04f 0100 	mov.w	r1, #0
 800c7b8:	bf0c      	ite	eq
 800c7ba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c7be:	2340      	movne	r3, #64	; 0x40
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	6031      	str	r1, [r6, #0]
 800c7c4:	602b      	str	r3, [r5, #0]
 800c7c6:	b016      	add	sp, #88	; 0x58
 800c7c8:	bd70      	pop	{r4, r5, r6, pc}
 800c7ca:	466a      	mov	r2, sp
 800c7cc:	f000 f848 	bl	800c860 <_fstat_r>
 800c7d0:	2800      	cmp	r0, #0
 800c7d2:	dbec      	blt.n	800c7ae <__swhatbuf_r+0x12>
 800c7d4:	9901      	ldr	r1, [sp, #4]
 800c7d6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c7da:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c7de:	4259      	negs	r1, r3
 800c7e0:	4159      	adcs	r1, r3
 800c7e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7e6:	e7eb      	b.n	800c7c0 <__swhatbuf_r+0x24>

0800c7e8 <__smakebuf_r>:
 800c7e8:	898b      	ldrh	r3, [r1, #12]
 800c7ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c7ec:	079d      	lsls	r5, r3, #30
 800c7ee:	4606      	mov	r6, r0
 800c7f0:	460c      	mov	r4, r1
 800c7f2:	d507      	bpl.n	800c804 <__smakebuf_r+0x1c>
 800c7f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c7f8:	6023      	str	r3, [r4, #0]
 800c7fa:	6123      	str	r3, [r4, #16]
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	6163      	str	r3, [r4, #20]
 800c800:	b002      	add	sp, #8
 800c802:	bd70      	pop	{r4, r5, r6, pc}
 800c804:	ab01      	add	r3, sp, #4
 800c806:	466a      	mov	r2, sp
 800c808:	f7ff ffc8 	bl	800c79c <__swhatbuf_r>
 800c80c:	9900      	ldr	r1, [sp, #0]
 800c80e:	4605      	mov	r5, r0
 800c810:	4630      	mov	r0, r6
 800c812:	f7ff fbb5 	bl	800bf80 <_malloc_r>
 800c816:	b948      	cbnz	r0, 800c82c <__smakebuf_r+0x44>
 800c818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c81c:	059a      	lsls	r2, r3, #22
 800c81e:	d4ef      	bmi.n	800c800 <__smakebuf_r+0x18>
 800c820:	f023 0303 	bic.w	r3, r3, #3
 800c824:	f043 0302 	orr.w	r3, r3, #2
 800c828:	81a3      	strh	r3, [r4, #12]
 800c82a:	e7e3      	b.n	800c7f4 <__smakebuf_r+0xc>
 800c82c:	89a3      	ldrh	r3, [r4, #12]
 800c82e:	6020      	str	r0, [r4, #0]
 800c830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c834:	81a3      	strh	r3, [r4, #12]
 800c836:	9b00      	ldr	r3, [sp, #0]
 800c838:	6163      	str	r3, [r4, #20]
 800c83a:	9b01      	ldr	r3, [sp, #4]
 800c83c:	6120      	str	r0, [r4, #16]
 800c83e:	b15b      	cbz	r3, 800c858 <__smakebuf_r+0x70>
 800c840:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c844:	4630      	mov	r0, r6
 800c846:	f000 f81d 	bl	800c884 <_isatty_r>
 800c84a:	b128      	cbz	r0, 800c858 <__smakebuf_r+0x70>
 800c84c:	89a3      	ldrh	r3, [r4, #12]
 800c84e:	f023 0303 	bic.w	r3, r3, #3
 800c852:	f043 0301 	orr.w	r3, r3, #1
 800c856:	81a3      	strh	r3, [r4, #12]
 800c858:	89a3      	ldrh	r3, [r4, #12]
 800c85a:	431d      	orrs	r5, r3
 800c85c:	81a5      	strh	r5, [r4, #12]
 800c85e:	e7cf      	b.n	800c800 <__smakebuf_r+0x18>

0800c860 <_fstat_r>:
 800c860:	b538      	push	{r3, r4, r5, lr}
 800c862:	4d07      	ldr	r5, [pc, #28]	; (800c880 <_fstat_r+0x20>)
 800c864:	2300      	movs	r3, #0
 800c866:	4604      	mov	r4, r0
 800c868:	4608      	mov	r0, r1
 800c86a:	4611      	mov	r1, r2
 800c86c:	602b      	str	r3, [r5, #0]
 800c86e:	f7f6 fbd0 	bl	8003012 <_fstat>
 800c872:	1c43      	adds	r3, r0, #1
 800c874:	d102      	bne.n	800c87c <_fstat_r+0x1c>
 800c876:	682b      	ldr	r3, [r5, #0]
 800c878:	b103      	cbz	r3, 800c87c <_fstat_r+0x1c>
 800c87a:	6023      	str	r3, [r4, #0]
 800c87c:	bd38      	pop	{r3, r4, r5, pc}
 800c87e:	bf00      	nop
 800c880:	20000988 	.word	0x20000988

0800c884 <_isatty_r>:
 800c884:	b538      	push	{r3, r4, r5, lr}
 800c886:	4d06      	ldr	r5, [pc, #24]	; (800c8a0 <_isatty_r+0x1c>)
 800c888:	2300      	movs	r3, #0
 800c88a:	4604      	mov	r4, r0
 800c88c:	4608      	mov	r0, r1
 800c88e:	602b      	str	r3, [r5, #0]
 800c890:	f7f6 fbcf 	bl	8003032 <_isatty>
 800c894:	1c43      	adds	r3, r0, #1
 800c896:	d102      	bne.n	800c89e <_isatty_r+0x1a>
 800c898:	682b      	ldr	r3, [r5, #0]
 800c89a:	b103      	cbz	r3, 800c89e <_isatty_r+0x1a>
 800c89c:	6023      	str	r3, [r4, #0]
 800c89e:	bd38      	pop	{r3, r4, r5, pc}
 800c8a0:	20000988 	.word	0x20000988

0800c8a4 <_sbrk_r>:
 800c8a4:	b538      	push	{r3, r4, r5, lr}
 800c8a6:	4d06      	ldr	r5, [pc, #24]	; (800c8c0 <_sbrk_r+0x1c>)
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	4604      	mov	r4, r0
 800c8ac:	4608      	mov	r0, r1
 800c8ae:	602b      	str	r3, [r5, #0]
 800c8b0:	f7f6 fbd8 	bl	8003064 <_sbrk>
 800c8b4:	1c43      	adds	r3, r0, #1
 800c8b6:	d102      	bne.n	800c8be <_sbrk_r+0x1a>
 800c8b8:	682b      	ldr	r3, [r5, #0]
 800c8ba:	b103      	cbz	r3, 800c8be <_sbrk_r+0x1a>
 800c8bc:	6023      	str	r3, [r4, #0]
 800c8be:	bd38      	pop	{r3, r4, r5, pc}
 800c8c0:	20000988 	.word	0x20000988

0800c8c4 <_init>:
 800c8c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c6:	bf00      	nop
 800c8c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ca:	bc08      	pop	{r3}
 800c8cc:	469e      	mov	lr, r3
 800c8ce:	4770      	bx	lr

0800c8d0 <_fini>:
 800c8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d2:	bf00      	nop
 800c8d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8d6:	bc08      	pop	{r3}
 800c8d8:	469e      	mov	lr, r3
 800c8da:	4770      	bx	lr
