

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Thu Nov 28 22:31:48 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34553|  34553|  34553|  34553|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  34552|  34552|      1234|          -|          -|    28|    no    |
        | + Loop 1.1          |   1232|   1232|        44|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |     42|     42|        14|          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |     12|     12|         4|          -|          -|     3|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    223|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      15|      3|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     136|    336|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_30_1_1_U3  |network_mul_mul_16s_15s_30_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_0_w_s_U  |depthwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  15|   3|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                            |        0|  15|   3|     9|   15|     1|          135|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_h_1_fu_208_p2      |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_278_p2      |     +    |      0|  0|  10|           2|           1|
    |out_h_2_fu_136_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_2_fu_178_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp_12_fu_298_p2     |     +    |      0|  0|  13|          11|          11|
    |tmp_14_fu_312_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_341_p2     |     +    |      0|  0|  23|          16|          16|
    |tmp_7_fu_188_p2      |     +    |      0|  0|  13|          11|          11|
    |tmp_9_fu_218_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_288_p2        |     +    |      0|  0|  15|           5|           5|
    |tmp_10_fu_248_p2     |     -    |      0|  0|  13|          11|          11|
    |tmp_11_fu_266_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_s_fu_166_p2      |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_202_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_172_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_130_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_272_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 223|         108|          96|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |k_h_reg_108        |   9|          2|    2|          4|
    |k_w_reg_119        |   9|          2|    2|          4|
    |out_h_reg_84       |   9|          2|    5|         10|
    |out_w_reg_96       |   9|          2|    5|         10|
    |output_r_address0  |  15|          3|   14|         42|
    |output_r_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 110|         23|   45|        127|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_w_2_reg_421  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |input_load_reg_416             |  16|   0|   16|          0|
    |k_h_1_reg_383                  |   2|   0|    2|          0|
    |k_h_reg_108                    |   2|   0|    2|          0|
    |k_w_1_reg_401                  |   2|   0|    2|          0|
    |k_w_reg_119                    |   2|   0|    2|          0|
    |out_h_2_reg_357                |   5|   0|    5|          0|
    |out_h_reg_84                   |   5|   0|    5|          0|
    |out_w_2_reg_370                |   5|   0|    5|          0|
    |out_w_reg_96                   |   5|   0|    5|          0|
    |output_addr_reg_375            |  14|   0|   14|          0|
    |tmp_10_reg_388                 |  10|   0|   11|          1|
    |tmp_11_reg_393                 |   5|   0|    5|          0|
    |tmp_17_reg_426                 |  16|   0|   16|          0|
    |tmp_s_reg_362                  |   9|   0|   11|          2|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 121|   0|  124|          3|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
|output_r_q0        |  in |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

