// Seed: 1957197943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_6;
  assign id_4 = 1 == id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_2 = $display(id_7) !=? id_3;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  assign id_0 = 1;
  wire id_6;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
endmodule
