{
  "module_name": "aic79xx_reg.h_shipped",
  "hash_id": "16515c50cf8dd9f071ed8e54cded076c8dfca7fe4c76c41c39adcddd8de0dcf7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/aic7xxx/aic79xx_reg.h_shipped",
  "human_readable_source": "/*\n * DO NOT EDIT - This file is automatically generated\n *\t\t from the following source files:\n *\n * $Id: //depot/aic7xxx/aic7xxx/aic79xx.seq#120 $\n * $Id: //depot/aic7xxx/aic7xxx/aic79xx.reg#77 $\n */\ntypedef int (ahd_reg_print_t)(u_int, u_int *, u_int);\ntypedef struct ahd_reg_parse_entry {\n\tchar\t*name;\n\tuint8_t\t value;\n\tuint8_t\t mask;\n} ahd_reg_parse_entry_t;\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_intstat_print;\n#else\n#define ahd_intstat_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"INTSTAT\", 0x01, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_hs_mailbox_print;\n#else\n#define ahd_hs_mailbox_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"HS_MAILBOX\", 0x0b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seqintstat_print;\n#else\n#define ahd_seqintstat_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQINTSTAT\", 0x0c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_intctl_print;\n#else\n#define ahd_intctl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"INTCTL\", 0x18, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_dfcntrl_print;\n#else\n#define ahd_dfcntrl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"DFCNTRL\", 0x19, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_dfstatus_print;\n#else\n#define ahd_dfstatus_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"DFSTATUS\", 0x1a, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sg_cache_shadow_print;\n#else\n#define ahd_sg_cache_shadow_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SG_CACHE_SHADOW\", 0x1b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scsiseq0_print;\n#else\n#define ahd_scsiseq0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCSISEQ0\", 0x3a, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scsiseq1_print;\n#else\n#define ahd_scsiseq1_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCSISEQ1\", 0x3b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_dffstat_print;\n#else\n#define ahd_dffstat_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"DFFSTAT\", 0x3f, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scsisigi_print;\n#else\n#define ahd_scsisigi_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCSISIGI\", 0x41, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scsiphase_print;\n#else\n#define ahd_scsiphase_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCSIPHASE\", 0x42, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scsibus_print;\n#else\n#define ahd_scsibus_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCSIBUS\", 0x46, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_selid_print;\n#else\n#define ahd_selid_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SELID\", 0x49, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_simode0_print;\n#else\n#define ahd_simode0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SIMODE0\", 0x4b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sstat0_print;\n#else\n#define ahd_sstat0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SSTAT0\", 0x4b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sstat1_print;\n#else\n#define ahd_sstat1_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SSTAT1\", 0x4c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sstat2_print;\n#else\n#define ahd_sstat2_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SSTAT2\", 0x4d, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_perrdiag_print;\n#else\n#define ahd_perrdiag_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"PERRDIAG\", 0x4e, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_soffcnt_print;\n#else\n#define ahd_soffcnt_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SOFFCNT\", 0x4f, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqistat0_print;\n#else\n#define ahd_lqistat0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQISTAT0\", 0x50, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqistat1_print;\n#else\n#define ahd_lqistat1_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQISTAT1\", 0x51, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqistat2_print;\n#else\n#define ahd_lqistat2_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQISTAT2\", 0x52, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sstat3_print;\n#else\n#define ahd_sstat3_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SSTAT3\", 0x53, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqostat0_print;\n#else\n#define ahd_lqostat0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQOSTAT0\", 0x54, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqostat1_print;\n#else\n#define ahd_lqostat1_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQOSTAT1\", 0x55, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lqostat2_print;\n#else\n#define ahd_lqostat2_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LQOSTAT2\", 0x56, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_simode1_print;\n#else\n#define ahd_simode1_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SIMODE1\", 0x57, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_dffsxfrctl_print;\n#else\n#define ahd_dffsxfrctl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"DFFSXFRCTL\", 0x5a, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seqintsrc_print;\n#else\n#define ahd_seqintsrc_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQINTSRC\", 0x5b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seqimode_print;\n#else\n#define ahd_seqimode_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQIMODE\", 0x5c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_mdffstat_print;\n#else\n#define ahd_mdffstat_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"MDFFSTAT\", 0x5d, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seloid_print;\n#else\n#define ahd_seloid_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SELOID\", 0x6b, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sg_state_print;\n#else\n#define ahd_sg_state_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SG_STATE\", 0xa6, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_ccscbctl_print;\n#else\n#define ahd_ccscbctl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"CCSCBCTL\", 0xad, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_ccsgctl_print;\n#else\n#define ahd_ccsgctl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"CCSGCTL\", 0xad, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seqctl0_print;\n#else\n#define ahd_seqctl0_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQCTL0\", 0xd6, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seqintctl_print;\n#else\n#define ahd_seqintctl_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQINTCTL\", 0xd9, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_sram_base_print;\n#else\n#define ahd_sram_base_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SRAM_BASE\", 0x100, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_qfreeze_count_print;\n#else\n#define ahd_qfreeze_count_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"QFREEZE_COUNT\", 0x132, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_kernel_qfreeze_count_print;\n#else\n#define ahd_kernel_qfreeze_count_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"KERNEL_QFREEZE_COUNT\", 0x134, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_saved_mode_print;\n#else\n#define ahd_saved_mode_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SAVED_MODE\", 0x136, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seq_flags_print;\n#else\n#define ahd_seq_flags_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQ_FLAGS\", 0x139, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_lastphase_print;\n#else\n#define ahd_lastphase_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"LASTPHASE\", 0x13c, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_seq_flags2_print;\n#else\n#define ahd_seq_flags2_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SEQ_FLAGS2\", 0x14d, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_mk_message_scb_print;\n#else\n#define ahd_mk_message_scb_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"MK_MESSAGE_SCB\", 0x160, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_mk_message_scsiid_print;\n#else\n#define ahd_mk_message_scsiid_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"MK_MESSAGE_SCSIID\", 0x162, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scb_base_print;\n#else\n#define ahd_scb_base_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCB_BASE\", 0x180, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scb_control_print;\n#else\n#define ahd_scb_control_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCB_CONTROL\", 0x192, regvalue, cur_col, wrap)\n#endif\n\n#if AIC_DEBUG_REGISTERS\nahd_reg_print_t ahd_scb_scsiid_print;\n#else\n#define ahd_scb_scsiid_print(regvalue, cur_col, wrap) \\\n    ahd_print_register(NULL, 0, \"SCB_SCSIID\", 0x193, regvalue, cur_col, wrap)\n#endif\n\n\n#define\tMODE_PTR        \t\t0x00\n#define\t\tDST_MODE        \t0x70\n#define\t\tSRC_MODE        \t0x07\n\n#define\tINTSTAT         \t\t0x01\n#define\t\tINT_PEND        \t0xff\n#define\t\tHWERRINT        \t0x80\n#define\t\tBRKADRINT       \t0x40\n#define\t\tSWTMINT         \t0x20\n#define\t\tPCIINT          \t0x10\n#define\t\tSCSIINT         \t0x08\n#define\t\tSEQINT          \t0x04\n#define\t\tCMDCMPLT        \t0x02\n#define\t\tSPLTINT         \t0x01\n\n#define\tSEQINTCODE      \t\t0x02\n#define\t\tBAD_SCB_STATUS  \t0x1a\n#define\t\tSAW_HWERR       \t0x19\n#define\t\tTRACEPOINT3     \t0x18\n#define\t\tTRACEPOINT2     \t0x17\n#define\t\tTRACEPOINT1     \t0x16\n#define\t\tTRACEPOINT0     \t0x15\n#define\t\tTASKMGMT_CMD_CMPLT_OKAY\t0x14\n#define\t\tTASKMGMT_FUNC_COMPLETE\t0x13\n#define\t\tENTERING_NONPACK\t0x12\n#define\t\tCFG4OVERRUN     \t0x11\n#define\t\tSTATUS_OVERRUN  \t0x10\n#define\t\tCFG4ISTAT_INTR  \t0x0f\n#define\t\tINVALID_SEQINT  \t0x0e\n#define\t\tILLEGAL_PHASE   \t0x0d\n#define\t\tDUMP_CARD_STATE \t0x0c\n#define\t\tMISSED_BUSFREE  \t0x0b\n#define\t\tMKMSG_FAILED    \t0x0a\n#define\t\tDATA_OVERRUN    \t0x09\n#define\t\tBAD_STATUS      \t0x08\n#define\t\tHOST_MSG_LOOP   \t0x07\n#define\t\tPDATA_REINIT    \t0x06\n#define\t\tIGN_WIDE_RES    \t0x05\n#define\t\tNO_MATCH        \t0x04\n#define\t\tPROTO_VIOLATION \t0x03\n#define\t\tSEND_REJECT     \t0x02\n#define\t\tBAD_PHASE       \t0x01\n#define\t\tNO_SEQINT       \t0x00\n\n#define\tCLRINT          \t\t0x03\n#define\t\tCLRHWERRINT     \t0x80\n#define\t\tCLRBRKADRINT    \t0x40\n#define\t\tCLRSWTMINT      \t0x20\n#define\t\tCLRPCIINT       \t0x10\n#define\t\tCLRSCSIINT      \t0x08\n#define\t\tCLRSEQINT       \t0x04\n#define\t\tCLRCMDINT       \t0x02\n#define\t\tCLRSPLTINT      \t0x01\n\n#define\tCLRERR          \t\t0x04\n#define\t\tCLRCIOPARERR    \t0x80\n#define\t\tCLRCIOACCESFAIL \t0x40\n#define\t\tCLRMPARERR      \t0x20\n#define\t\tCLRDPARERR      \t0x10\n#define\t\tCLRSQPARERR     \t0x08\n#define\t\tCLRILLOPCODE    \t0x04\n#define\t\tCLRDSCTMOUT     \t0x02\n\n#define\tERROR           \t\t0x04\n#define\t\tCIOPARERR       \t0x80\n#define\t\tCIOACCESFAIL    \t0x40\n#define\t\tMPARERR         \t0x20\n#define\t\tDPARERR         \t0x10\n#define\t\tSQPARERR        \t0x08\n#define\t\tILLOPCODE       \t0x04\n#define\t\tDSCTMOUT        \t0x02\n\n#define\tHCNTRL          \t\t0x05\n#define\t\tSEQ_RESET       \t0x80\n#define\t\tPOWRDN          \t0x40\n#define\t\tSWINT           \t0x10\n#define\t\tSWTIMER_START_B \t0x08\n#define\t\tPAUSE           \t0x04\n#define\t\tINTEN           \t0x02\n#define\t\tCHIPRST         \t0x01\n#define\t\tCHIPRSTACK      \t0x01\n\n#define\tHNSCB_QOFF      \t\t0x06\n\n#define\tHESCB_QOFF      \t\t0x08\n\n#define\tHS_MAILBOX      \t\t0x0b\n#define\t\tHOST_TQINPOS    \t0x80\n#define\t\tENINT_COALESCE  \t0x40\n\n#define\tSEQINTSTAT      \t\t0x0c\n#define\t\tSEQ_SWTMRTO     \t0x10\n#define\t\tSEQ_SEQINT      \t0x08\n#define\t\tSEQ_SCSIINT     \t0x04\n#define\t\tSEQ_PCIINT      \t0x02\n#define\t\tSEQ_SPLTINT     \t0x01\n\n#define\tCLRSEQINTSTAT   \t\t0x0c\n#define\t\tCLRSEQ_SWTMRTO  \t0x10\n#define\t\tCLRSEQ_SEQINT   \t0x08\n#define\t\tCLRSEQ_SCSIINT  \t0x04\n#define\t\tCLRSEQ_PCIINT   \t0x02\n#define\t\tCLRSEQ_SPLTINT  \t0x01\n\n#define\tSWTIMER         \t\t0x0e\n\n#define\tSNSCB_QOFF      \t\t0x10\n\n#define\tSESCB_QOFF      \t\t0x12\n\n#define\tSDSCB_QOFF      \t\t0x14\n\n#define\tQOFF_CTLSTA     \t\t0x16\n#define\t\tEMPTY_SCB_AVAIL \t0x80\n#define\t\tNEW_SCB_AVAIL   \t0x40\n#define\t\tSDSCB_ROLLOVR   \t0x20\n#define\t\tHS_MAILBOX_ACT  \t0x10\n#define\t\tSCB_QSIZE       \t0x0f\n#define\t\tSCB_QSIZE_16384 \t0x0c\n#define\t\tSCB_QSIZE_8192  \t0x0b\n#define\t\tSCB_QSIZE_4096  \t0x0a\n#define\t\tSCB_QSIZE_2048  \t0x09\n#define\t\tSCB_QSIZE_1024  \t0x08\n#define\t\tSCB_QSIZE_512   \t0x07\n#define\t\tSCB_QSIZE_256   \t0x06\n#define\t\tSCB_QSIZE_128   \t0x05\n#define\t\tSCB_QSIZE_64    \t0x04\n#define\t\tSCB_QSIZE_32    \t0x03\n#define\t\tSCB_QSIZE_16    \t0x02\n#define\t\tSCB_QSIZE_8     \t0x01\n#define\t\tSCB_QSIZE_4     \t0x00\n\n#define\tINTCTL          \t\t0x18\n#define\t\tSWTMINTMASK     \t0x80\n#define\t\tSWTMINTEN       \t0x40\n#define\t\tSWTIMER_START   \t0x20\n#define\t\tAUTOCLRCMDINT   \t0x10\n#define\t\tPCIINTEN        \t0x08\n#define\t\tSCSIINTEN       \t0x04\n#define\t\tSEQINTEN        \t0x02\n#define\t\tSPLTINTEN       \t0x01\n\n#define\tDFCNTRL         \t\t0x19\n#define\t\tSCSIENWRDIS     \t0x40\n#define\t\tSCSIENACK       \t0x20\n#define\t\tDIRECTIONACK    \t0x04\n#define\t\tFIFOFLUSHACK    \t0x02\n#define\t\tDIRECTIONEN     \t0x01\n\n#define\tDSCOMMAND0      \t\t0x19\n#define\t\tCACHETHEN       \t0x80\n#define\t\tDPARCKEN        \t0x40\n#define\t\tMPARCKEN        \t0x20\n#define\t\tEXTREQLCK       \t0x10\n#define\t\tDISABLE_TWATE   \t0x02\n#define\t\tCIOPARCKEN      \t0x01\n\n#define\tDFSTATUS        \t\t0x1a\n#define\t\tPRELOAD_AVAIL   \t0x80\n#define\t\tPKT_PRELOAD_AVAIL\t0x40\n#define\t\tMREQPEND        \t0x10\n#define\t\tHDONE           \t0x08\n#define\t\tDFTHRESH        \t0x04\n#define\t\tFIFOFULL        \t0x02\n#define\t\tFIFOEMP         \t0x01\n\n#define\tARBCTL          \t\t0x1b\n#define\t\tRESET_HARB      \t0x80\n#define\t\tRETRY_SWEN      \t0x08\n#define\t\tUSE_TIME        \t0x07\n\n#define\tSG_CACHE_SHADOW \t\t0x1b\n#define\t\tODD_SEG         \t0x04\n#define\t\tLAST_SEG        \t0x02\n#define\t\tLAST_SEG_DONE   \t0x01\n\n#define\tSG_CACHE_PRE    \t\t0x1b\n\n#define\tTYPEPTR         \t\t0x20\n\n#define\tLQIN            \t\t0x20\n\n#define\tTAGPTR          \t\t0x21\n\n#define\tLUNPTR          \t\t0x22\n\n#define\tDATALENPTR      \t\t0x23\n\n#define\tSTATLENPTR      \t\t0x24\n\n#define\tCMDLENPTR       \t\t0x25\n\n#define\tATTRPTR         \t\t0x26\n\n#define\tFLAGPTR         \t\t0x27\n\n#define\tCMDPTR          \t\t0x28\n\n#define\tQNEXTPTR        \t\t0x29\n\n#define\tIDPTR           \t\t0x2a\n\n#define\tABRTBYTEPTR     \t\t0x2b\n\n#define\tABRTBITPTR      \t\t0x2c\n\n#define\tMAXCMDBYTES     \t\t0x2d\n\n#define\tMAXCMD2RCV      \t\t0x2e\n\n#define\tSHORTTHRESH     \t\t0x2f\n\n#define\tLUNLEN          \t\t0x30\n#define\t\tTLUNLEN         \t0xf0\n#define\t\tILUNLEN         \t0x0f\n\n#define\tCDBLIMIT        \t\t0x31\n\n#define\tMAXCMD          \t\t0x32\n\n#define\tMAXCMDCNT       \t\t0x33\n\n#define\tLQRSVD01        \t\t0x34\n\n#define\tLQRSVD16        \t\t0x35\n\n#define\tLQRSVD17        \t\t0x36\n\n#define\tCMDRSVD0        \t\t0x37\n\n#define\tLQCTL0          \t\t0x38\n#define\t\tLQITARGCLT      \t0xc0\n#define\t\tLQIINITGCLT     \t0x30\n#define\t\tLQ0TARGCLT      \t0x0c\n#define\t\tLQ0INITGCLT     \t0x03\n\n#define\tLQCTL1          \t\t0x38\n#define\t\tPCI2PCI         \t0x04\n#define\t\tSINGLECMD       \t0x02\n#define\t\tABORTPENDING    \t0x01\n\n#define\tLQCTL2          \t\t0x39\n#define\t\tLQIRETRY        \t0x80\n#define\t\tLQICONTINUE     \t0x40\n#define\t\tLQITOIDLE       \t0x20\n#define\t\tLQIPAUSE        \t0x10\n#define\t\tLQORETRY        \t0x08\n#define\t\tLQOCONTINUE     \t0x04\n#define\t\tLQOTOIDLE       \t0x02\n#define\t\tLQOPAUSE        \t0x01\n\n#define\tSCSBIST0        \t\t0x39\n#define\t\tGSBISTERR       \t0x40\n#define\t\tGSBISTDONE      \t0x20\n#define\t\tGSBISTRUN       \t0x10\n#define\t\tOSBISTERR       \t0x04\n#define\t\tOSBISTDONE      \t0x02\n#define\t\tOSBISTRUN       \t0x01\n\n#define\tSCSISEQ0        \t\t0x3a\n#define\t\tTEMODEO         \t0x80\n#define\t\tENSELO          \t0x40\n#define\t\tENARBO          \t0x20\n#define\t\tFORCEBUSFREE    \t0x10\n#define\t\tSCSIRSTO        \t0x01\n\n#define\tSCSBIST1        \t\t0x3a\n#define\t\tNTBISTERR       \t0x04\n#define\t\tNTBISTDONE      \t0x02\n#define\t\tNTBISTRUN       \t0x01\n\n#define\tSCSISEQ1        \t\t0x3b\n\n#define\tBUSINITID       \t\t0x3c\n\n#define\tSXFRCTL0        \t\t0x3c\n#define\t\tDFON            \t0x80\n#define\t\tDFPEXP          \t0x40\n#define\t\tBIOSCANCELEN    \t0x10\n#define\t\tSPIOEN          \t0x08\n\n#define\tDLCOUNT         \t\t0x3c\n\n#define\tSXFRCTL1        \t\t0x3d\n#define\t\tBITBUCKET       \t0x80\n#define\t\tENSACHK         \t0x40\n#define\t\tENSPCHK         \t0x20\n#define\t\tSTIMESEL        \t0x18\n#define\t\tENSTIMER        \t0x04\n#define\t\tACTNEGEN        \t0x02\n#define\t\tSTPWEN          \t0x01\n\n#define\tBUSTARGID       \t\t0x3e\n\n#define\tSXFRCTL2        \t\t0x3e\n#define\t\tAUTORSTDIS      \t0x10\n#define\t\tCMDDMAEN        \t0x08\n#define\t\tASU             \t0x07\n\n#define\tDFFSTAT         \t\t0x3f\n#define\t\tCURRFIFO        \t0x03\n#define\t\tFIFO1FREE       \t0x20\n#define\t\tFIFO0FREE       \t0x10\n#define\t\tCURRFIFO_NONE   \t0x03\n#define\t\tCURRFIFO_1      \t0x01\n#define\t\tCURRFIFO_0      \t0x00\n\n#define\tMULTARGID       \t\t0x40\n\n#define\tSCSISIGO        \t\t0x40\n#define\t\tCDO             \t0x80\n#define\t\tIOO             \t0x40\n#define\t\tMSGO            \t0x20\n#define\t\tATNO            \t0x10\n#define\t\tSELO            \t0x08\n#define\t\tBSYO            \t0x04\n#define\t\tREQO            \t0x02\n#define\t\tACKO            \t0x01\n\n#define\tSCSISIGI        \t\t0x41\n#define\t\tATNI            \t0x10\n#define\t\tSELI            \t0x08\n#define\t\tBSYI            \t0x04\n#define\t\tREQI            \t0x02\n#define\t\tACKI            \t0x01\n\n#define\tSCSIPHASE       \t\t0x42\n#define\t\tSTATUS_PHASE    \t0x20\n#define\t\tCOMMAND_PHASE   \t0x10\n#define\t\tMSG_IN_PHASE    \t0x08\n#define\t\tMSG_OUT_PHASE   \t0x04\n#define\t\tDATA_PHASE_MASK \t0x03\n#define\t\tDATA_IN_PHASE   \t0x02\n#define\t\tDATA_OUT_PHASE  \t0x01\n\n#define\tSCSIDAT0_IMG    \t\t0x43\n\n#define\tSCSIDAT         \t\t0x44\n\n#define\tSCSIBUS         \t\t0x46\n\n#define\tTARGIDIN        \t\t0x48\n#define\t\tCLKOUT          \t0x80\n#define\t\tTARGID          \t0x0f\n\n#define\tSELID           \t\t0x49\n#define\t\tSELID_MASK      \t0xf0\n#define\t\tONEBIT          \t0x08\n\n#define\tOPTIONMODE      \t\t0x4a\n#define\t\tOPTIONMODE_DEFAULTS\t0x02\n#define\t\tBIOSCANCTL      \t0x80\n#define\t\tAUTOACKEN       \t0x40\n#define\t\tBIASCANCTL      \t0x20\n#define\t\tBUSFREEREV      \t0x10\n#define\t\tENDGFORMCHK     \t0x04\n#define\t\tAUTO_MSGOUT_DE  \t0x02\n\n#define\tSBLKCTL         \t\t0x4a\n#define\t\tDIAGLEDEN       \t0x80\n#define\t\tDIAGLEDON       \t0x40\n#define\t\tENAB40          \t0x08\n#define\t\tENAB20          \t0x04\n#define\t\tSELWIDE         \t0x02\n\n#define\tSIMODE0         \t\t0x4b\n#define\t\tENSELDO         \t0x40\n#define\t\tENSELDI         \t0x20\n#define\t\tENSELINGO       \t0x10\n#define\t\tENIOERR         \t0x08\n#define\t\tENOVERRUN       \t0x04\n#define\t\tENSPIORDY       \t0x02\n#define\t\tENARBDO         \t0x01\n\n#define\tSSTAT0          \t\t0x4b\n#define\t\tTARGET          \t0x80\n#define\t\tSELDO           \t0x40\n#define\t\tSELDI           \t0x20\n#define\t\tSELINGO         \t0x10\n#define\t\tIOERR           \t0x08\n#define\t\tOVERRUN         \t0x04\n#define\t\tSPIORDY         \t0x02\n#define\t\tARBDO           \t0x01\n\n#define\tCLRSINT0        \t\t0x4b\n#define\t\tCLRSELDO        \t0x40\n#define\t\tCLRSELDI        \t0x20\n#define\t\tCLRSELINGO      \t0x10\n#define\t\tCLRIOERR        \t0x08\n#define\t\tCLROVERRUN      \t0x04\n#define\t\tCLRSPIORDY      \t0x02\n#define\t\tCLRARBDO        \t0x01\n\n#define\tSSTAT1          \t\t0x4c\n#define\t\tSELTO           \t0x80\n#define\t\tATNTARG         \t0x40\n#define\t\tSCSIRSTI        \t0x20\n#define\t\tPHASEMIS        \t0x10\n#define\t\tBUSFREE         \t0x08\n#define\t\tSCSIPERR        \t0x04\n#define\t\tSTRB2FAST       \t0x02\n#define\t\tREQINIT         \t0x01\n\n#define\tCLRSINT1        \t\t0x4c\n#define\t\tCLRSELTIMEO     \t0x80\n#define\t\tCLRATNO         \t0x40\n#define\t\tCLRSCSIRSTI     \t0x20\n#define\t\tCLRBUSFREE      \t0x08\n#define\t\tCLRSCSIPERR     \t0x04\n#define\t\tCLRSTRB2FAST    \t0x02\n#define\t\tCLRREQINIT      \t0x01\n\n#define\tSIMODE2         \t\t0x4d\n#define\t\tENWIDE_RES      \t0x04\n#define\t\tENSDONE         \t0x02\n#define\t\tENDMADONE       \t0x01\n\n#define\tSSTAT2          \t\t0x4d\n#define\t\tBUSFREETIME     \t0xc0\n#define\t\tNONPACKREQ      \t0x20\n#define\t\tEXP_ACTIVE      \t0x10\n#define\t\tBSYX            \t0x08\n#define\t\tWIDE_RES        \t0x04\n#define\t\tSDONE           \t0x02\n#define\t\tDMADONE         \t0x01\n#define\t\tBUSFREE_DFF1    \t0xc0\n#define\t\tBUSFREE_DFF0    \t0x80\n#define\t\tBUSFREE_LQO     \t0x40\n\n#define\tCLRSINT2        \t\t0x4d\n#define\t\tCLRNONPACKREQ   \t0x20\n#define\t\tCLRWIDE_RES     \t0x04\n#define\t\tCLRSDONE        \t0x02\n#define\t\tCLRDMADONE      \t0x01\n\n#define\tPERRDIAG        \t\t0x4e\n#define\t\tHIZERO          \t0x80\n#define\t\tHIPERR          \t0x40\n#define\t\tPREVPHASE       \t0x20\n#define\t\tPARITYERR       \t0x10\n#define\t\tAIPERR          \t0x08\n#define\t\tCRCERR          \t0x04\n#define\t\tDGFORMERR       \t0x02\n#define\t\tDTERR           \t0x01\n\n#define\tLQISTATE        \t\t0x4e\n\n#define\tLQOSTATE        \t\t0x4f\n\n#define\tSOFFCNT         \t\t0x4f\n\n#define\tLQISTAT0        \t\t0x50\n#define\t\tLQIATNQAS       \t0x20\n#define\t\tLQICRCT1        \t0x10\n#define\t\tLQICRCT2        \t0x08\n#define\t\tLQIBADLQT       \t0x04\n#define\t\tLQIATNLQ        \t0x02\n#define\t\tLQIATNCMD       \t0x01\n\n#define\tLQIMODE0        \t\t0x50\n#define\t\tENLQIATNQASK    \t0x20\n#define\t\tENLQICRCT1      \t0x10\n#define\t\tENLQICRCT2      \t0x08\n#define\t\tENLQIBADLQT     \t0x04\n#define\t\tENLQIATNLQ      \t0x02\n#define\t\tENLQIATNCMD     \t0x01\n\n#define\tCLRLQIINT0      \t\t0x50\n#define\t\tCLRLQIATNQAS    \t0x20\n#define\t\tCLRLQICRCT1     \t0x10\n#define\t\tCLRLQICRCT2     \t0x08\n#define\t\tCLRLQIBADLQT    \t0x04\n#define\t\tCLRLQIATNLQ     \t0x02\n#define\t\tCLRLQIATNCMD    \t0x01\n\n#define\tLQIMODE1        \t\t0x51\n#define\t\tENLQIPHASE_LQ   \t0x80\n#define\t\tENLQIPHASE_NLQ  \t0x40\n#define\t\tENLIQABORT      \t0x20\n#define\t\tENLQICRCI_LQ    \t0x10\n#define\t\tENLQICRCI_NLQ   \t0x08\n#define\t\tENLQIBADLQI     \t0x04\n#define\t\tENLQIOVERI_LQ   \t0x02\n#define\t\tENLQIOVERI_NLQ  \t0x01\n\n#define\tLQISTAT1        \t\t0x51\n#define\t\tLQIPHASE_LQ     \t0x80\n#define\t\tLQIPHASE_NLQ    \t0x40\n#define\t\tLQIABORT        \t0x20\n#define\t\tLQICRCI_LQ      \t0x10\n#define\t\tLQICRCI_NLQ     \t0x08\n#define\t\tLQIBADLQI       \t0x04\n#define\t\tLQIOVERI_LQ     \t0x02\n#define\t\tLQIOVERI_NLQ    \t0x01\n\n#define\tCLRLQIINT1      \t\t0x51\n#define\t\tCLRLQIPHASE_LQ  \t0x80\n#define\t\tCLRLQIPHASE_NLQ \t0x40\n#define\t\tCLRLIQABORT     \t0x20\n#define\t\tCLRLQICRCI_LQ   \t0x10\n#define\t\tCLRLQICRCI_NLQ  \t0x08\n#define\t\tCLRLQIBADLQI    \t0x04\n#define\t\tCLRLQIOVERI_LQ  \t0x02\n#define\t\tCLRLQIOVERI_NLQ \t0x01\n\n#define\tLQISTAT2        \t\t0x52\n#define\t\tPACKETIZED      \t0x80\n#define\t\tLQIPHASE_OUTPKT \t0x40\n#define\t\tLQIWORKONLQ     \t0x20\n#define\t\tLQIWAITFIFO     \t0x10\n#define\t\tLQISTOPPKT      \t0x08\n#define\t\tLQISTOPLQ       \t0x04\n#define\t\tLQISTOPCMD      \t0x02\n#define\t\tLQIGSAVAIL      \t0x01\n\n#define\tSIMODE3         \t\t0x53\n#define\t\tENNTRAMPERR     \t0x02\n#define\t\tENOSRAMPERR     \t0x01\n\n#define\tSSTAT3          \t\t0x53\n#define\t\tNTRAMPERR       \t0x02\n#define\t\tOSRAMPERR       \t0x01\n\n#define\tCLRSINT3        \t\t0x53\n#define\t\tCLRNTRAMPERR    \t0x02\n#define\t\tCLROSRAMPERR    \t0x01\n\n#define\tCLRLQOINT0      \t\t0x54\n#define\t\tCLRLQOTARGSCBPERR\t0x10\n#define\t\tCLRLQOSTOPT2    \t0x08\n#define\t\tCLRLQOATNLQ     \t0x04\n#define\t\tCLRLQOATNPKT    \t0x02\n#define\t\tCLRLQOTCRC      \t0x01\n\n#define\tLQOSTAT0        \t\t0x54\n#define\t\tLQOTARGSCBPERR  \t0x10\n#define\t\tLQOSTOPT2       \t0x08\n#define\t\tLQOATNLQ        \t0x04\n#define\t\tLQOATNPKT       \t0x02\n#define\t\tLQOTCRC         \t0x01\n\n#define\tLQOMODE0        \t\t0x54\n#define\t\tENLQOTARGSCBPERR\t0x10\n#define\t\tENLQOSTOPT2     \t0x08\n#define\t\tENLQOATNLQ      \t0x04\n#define\t\tENLQOATNPKT     \t0x02\n#define\t\tENLQOTCRC       \t0x01\n\n#define\tLQOMODE1        \t\t0x55\n#define\t\tENLQOINITSCBPERR\t0x10\n#define\t\tENLQOSTOPI2     \t0x08\n#define\t\tENLQOBADQAS     \t0x04\n#define\t\tENLQOBUSFREE    \t0x02\n#define\t\tENLQOPHACHGINPKT\t0x01\n\n#define\tCLRLQOINT1      \t\t0x55\n#define\t\tCLRLQOINITSCBPERR\t0x10\n#define\t\tCLRLQOSTOPI2    \t0x08\n#define\t\tCLRLQOBADQAS    \t0x04\n#define\t\tCLRLQOBUSFREE   \t0x02\n#define\t\tCLRLQOPHACHGINPKT\t0x01\n\n#define\tLQOSTAT1        \t\t0x55\n#define\t\tLQOINITSCBPERR  \t0x10\n#define\t\tLQOSTOPI2       \t0x08\n#define\t\tLQOBADQAS       \t0x04\n#define\t\tLQOBUSFREE      \t0x02\n#define\t\tLQOPHACHGINPKT  \t0x01\n\n#define\tLQOSTAT2        \t\t0x56\n#define\t\tLQOPKT          \t0xe0\n#define\t\tLQOWAITFIFO     \t0x10\n#define\t\tLQOPHACHGOUTPKT \t0x02\n#define\t\tLQOSTOP0        \t0x01\n\n#define\tOS_SPACE_CNT    \t\t0x56\n\n#define\tSIMODE1         \t\t0x57\n#define\t\tENSELTIMO       \t0x80\n#define\t\tENATNTARG       \t0x40\n#define\t\tENSCSIRST       \t0x20\n#define\t\tENPHASEMIS      \t0x10\n#define\t\tENBUSFREE       \t0x08\n#define\t\tENSCSIPERR      \t0x04\n#define\t\tENSTRB2FAST     \t0x02\n#define\t\tENREQINIT       \t0x01\n\n#define\tGSFIFO          \t\t0x58\n\n#define\tDFFSXFRCTL      \t\t0x5a\n#define\t\tDFFBITBUCKET    \t0x08\n#define\t\tCLRSHCNT        \t0x04\n#define\t\tCLRCHN          \t0x02\n#define\t\tRSTCHN          \t0x01\n\n#define\tLQOSCSCTL       \t\t0x5a\n#define\t\tLQOH2A_VERSION  \t0x80\n#define\t\tLQOBUSETDLY     \t0x40\n#define\t\tLQONOHOLDLACK   \t0x02\n#define\t\tLQONOCHKOVER    \t0x01\n\n#define\tNEXTSCB         \t\t0x5a\n\n#define\tCLRSEQINTSRC    \t\t0x5b\n#define\t\tCLRCTXTDONE     \t0x40\n#define\t\tCLRSAVEPTRS     \t0x20\n#define\t\tCLRCFG4DATA     \t0x10\n#define\t\tCLRCFG4ISTAT    \t0x08\n#define\t\tCLRCFG4TSTAT    \t0x04\n#define\t\tCLRCFG4ICMD     \t0x02\n#define\t\tCLRCFG4TCMD     \t0x01\n\n#define\tSEQINTSRC       \t\t0x5b\n#define\t\tCTXTDONE        \t0x40\n#define\t\tSAVEPTRS        \t0x20\n#define\t\tCFG4DATA        \t0x10\n#define\t\tCFG4ISTAT       \t0x08\n#define\t\tCFG4TSTAT       \t0x04\n#define\t\tCFG4ICMD        \t0x02\n#define\t\tCFG4TCMD        \t0x01\n\n#define\tSEQIMODE        \t\t0x5c\n#define\t\tENCTXTDONE      \t0x40\n#define\t\tENSAVEPTRS      \t0x20\n#define\t\tENCFG4DATA      \t0x10\n#define\t\tENCFG4ISTAT     \t0x08\n#define\t\tENCFG4TSTAT     \t0x04\n#define\t\tENCFG4ICMD      \t0x02\n#define\t\tENCFG4TCMD      \t0x01\n\n#define\tCURRSCB         \t\t0x5c\n\n#define\tCRCCONTROL      \t\t0x5d\n#define\t\tCRCVALCHKEN     \t0x40\n\n#define\tMDFFSTAT        \t\t0x5d\n#define\t\tSHCNTNEGATIVE   \t0x40\n#define\t\tSHCNTMINUS1     \t0x20\n#define\t\tLASTSDONE       \t0x10\n#define\t\tSHVALID         \t0x08\n#define\t\tDLZERO          \t0x04\n#define\t\tDATAINFIFO      \t0x02\n#define\t\tFIFOFREE        \t0x01\n\n#define\tDFFTAG          \t\t0x5e\n\n#define\tSCSITEST        \t\t0x5e\n#define\t\tCNTRTEST        \t0x08\n#define\t\tSEL_TXPLL_DEBUG \t0x04\n\n#define\tLASTSCB         \t\t0x5e\n\n#define\tIOPDNCTL        \t\t0x5f\n#define\t\tDISABLE_OE      \t0x80\n#define\t\tPDN_IDIST       \t0x04\n#define\t\tPDN_DIFFSENSE   \t0x01\n\n#define\tDGRPCRCI        \t\t0x60\n\n#define\tNEGOADDR        \t\t0x60\n\n#define\tSHADDR          \t\t0x60\n\n#define\tNEGPERIOD       \t\t0x61\n\n#define\tNEGOFFSET       \t\t0x62\n\n#define\tPACKCRCI        \t\t0x62\n\n#define\tNEGPPROPTS      \t\t0x63\n#define\t\tPPROPT_PACE     \t0x08\n#define\t\tPPROPT_QAS      \t0x04\n#define\t\tPPROPT_DT       \t0x02\n#define\t\tPPROPT_IUT      \t0x01\n\n#define\tNEGCONOPTS      \t\t0x64\n#define\t\tENSNAPSHOT      \t0x40\n#define\t\tRTI_WRTDIS      \t0x20\n#define\t\tRTI_OVRDTRN     \t0x10\n#define\t\tENSLOWCRC       \t0x08\n#define\t\tENAUTOATNI      \t0x04\n#define\t\tENAUTOATNO      \t0x02\n#define\t\tWIDEXFER        \t0x01\n\n#define\tANNEXCOL        \t\t0x65\n\n#define\tANNEXDAT        \t\t0x66\n\n#define\tSCSCHKN         \t\t0x66\n#define\t\tBIDICHKDIS      \t0x80\n#define\t\tSTSELSKIDDIS    \t0x40\n#define\t\tCURRFIFODEF     \t0x20\n#define\t\tWIDERESEN       \t0x10\n#define\t\tSDONEMSKDIS     \t0x08\n#define\t\tDFFACTCLR       \t0x04\n#define\t\tSHVALIDSTDIS    \t0x02\n#define\t\tLSTSGCLRDIS     \t0x01\n\n#define\tIOWNID          \t\t0x67\n\n#define\tPLL960CTL0      \t\t0x68\n\n#define\tSHCNT           \t\t0x68\n\n#define\tPLL960CTL1      \t\t0x69\n\n#define\tTOWNID          \t\t0x69\n\n#define\tPLL960CNT0      \t\t0x6a\n\n#define\tXSIG            \t\t0x6a\n\n#define\tSELOID          \t\t0x6b\n\n#define\tFAIRNESS        \t\t0x6c\n\n#define\tPLL400CTL0      \t\t0x6c\n#define\t\tPLL_VCOSEL      \t0x80\n#define\t\tPLL_PWDN        \t0x40\n#define\t\tPLL_NS          \t0x30\n#define\t\tPLL_ENLUD       \t0x08\n#define\t\tPLL_ENLPF       \t0x04\n#define\t\tPLL_DLPF        \t0x02\n#define\t\tPLL_ENFBM       \t0x01\n\n#define\tPLL400CTL1      \t\t0x6d\n#define\t\tPLL_CNTEN       \t0x80\n#define\t\tPLL_CNTCLR      \t0x40\n#define\t\tPLL_RST         \t0x01\n\n#define\tUNFAIRNESS      \t\t0x6e\n\n#define\tPLL400CNT0      \t\t0x6e\n\n#define\tHADDR           \t\t0x70\n\n#define\tHODMAADR        \t\t0x70\n\n#define\tPLLDELAY        \t\t0x70\n#define\t\tSPLIT_DROP_REQ  \t0x80\n\n#define\tHCNT            \t\t0x78\n\n#define\tHODMACNT        \t\t0x78\n\n#define\tHODMAEN         \t\t0x7a\n\n#define\tSGHADDR         \t\t0x7c\n\n#define\tSCBHADDR        \t\t0x7c\n\n#define\tSGHCNT          \t\t0x84\n\n#define\tSCBHCNT         \t\t0x84\n\n#define\tDFF_THRSH       \t\t0x88\n#define\t\tWR_DFTHRSH      \t0x70\n#define\t\tRD_DFTHRSH      \t0x07\n#define\t\tWR_DFTHRSH_MAX  \t0x70\n#define\t\tWR_DFTHRSH_90   \t0x60\n#define\t\tWR_DFTHRSH_85   \t0x50\n#define\t\tWR_DFTHRSH_75   \t0x40\n#define\t\tWR_DFTHRSH_63   \t0x30\n#define\t\tWR_DFTHRSH_50   \t0x20\n#define\t\tWR_DFTHRSH_25   \t0x10\n#define\t\tRD_DFTHRSH_MAX  \t0x07\n#define\t\tRD_DFTHRSH_90   \t0x06\n#define\t\tRD_DFTHRSH_85   \t0x05\n#define\t\tRD_DFTHRSH_75   \t0x04\n#define\t\tRD_DFTHRSH_63   \t0x03\n#define\t\tRD_DFTHRSH_50   \t0x02\n#define\t\tRD_DFTHRSH_25   \t0x01\n#define\t\tRD_DFTHRSH_MIN  \t0x00\n#define\t\tWR_DFTHRSH_MIN  \t0x00\n\n#define\tROMADDR         \t\t0x8a\n\n#define\tROMCNTRL        \t\t0x8d\n#define\t\tROMOP           \t0xe0\n#define\t\tROMSPD          \t0x18\n#define\t\tREPEAT          \t0x02\n#define\t\tRDY             \t0x01\n\n#define\tROMDATA         \t\t0x8e\n\n#define\tCMCRXMSG0       \t\t0x90\n\n#define\tOVLYRXMSG0      \t\t0x90\n\n#define\tDCHRXMSG0       \t\t0x90\n\n#define\tROENABLE        \t\t0x90\n#define\t\tMSIROEN         \t0x20\n#define\t\tOVLYROEN        \t0x10\n#define\t\tCMCROEN         \t0x08\n#define\t\tSGROEN          \t0x04\n#define\t\tDCH1ROEN        \t0x02\n#define\t\tDCH0ROEN        \t0x01\n\n#define\tOVLYRXMSG1      \t\t0x91\n\n#define\tCMCRXMSG1       \t\t0x91\n\n#define\tDCHRXMSG1       \t\t0x91\n\n#define\tNSENABLE        \t\t0x91\n#define\t\tMSINSEN         \t0x20\n#define\t\tOVLYNSEN        \t0x10\n#define\t\tCMCNSEN         \t0x08\n#define\t\tSGNSEN          \t0x04\n#define\t\tDCH1NSEN        \t0x02\n#define\t\tDCH0NSEN        \t0x01\n\n#define\tDCHRXMSG2       \t\t0x92\n\n#define\tCMCRXMSG2       \t\t0x92\n\n#define\tOST             \t\t0x92\n\n#define\tOVLYRXMSG2      \t\t0x92\n\n#define\tDCHRXMSG3       \t\t0x93\n\n#define\tOVLYRXMSG3      \t\t0x93\n\n#define\tCMCRXMSG3       \t\t0x93\n\n#define\tPCIXCTL         \t\t0x93\n#define\t\tSERRPULSE       \t0x80\n#define\t\tUNEXPSCIEN      \t0x20\n#define\t\tSPLTSMADIS      \t0x10\n#define\t\tSPLTSTADIS      \t0x08\n#define\t\tSRSPDPEEN       \t0x04\n#define\t\tTSCSERREN       \t0x02\n#define\t\tCMPABCDIS       \t0x01\n\n#define\tCMCSEQBCNT      \t\t0x94\n\n#define\tOVLYSEQBCNT     \t\t0x94\n\n#define\tDCHSEQBCNT      \t\t0x94\n\n#define\tDCHSPLTSTAT0    \t\t0x96\n\n#define\tOVLYSPLTSTAT0   \t\t0x96\n\n#define\tCMCSPLTSTAT0    \t\t0x96\n\n#define\tOVLYSPLTSTAT1   \t\t0x97\n\n#define\tDCHSPLTSTAT1    \t\t0x97\n\n#define\tCMCSPLTSTAT1    \t\t0x97\n\n#define\tSGRXMSG0        \t\t0x98\n#define\t\tCDNUM           \t0xf8\n#define\t\tCFNUM           \t0x07\n\n#define\tSLVSPLTOUTADR0  \t\t0x98\n#define\t\tLOWER_ADDR      \t0x7f\n\n#define\tSGRXMSG1        \t\t0x99\n#define\t\tCBNUM           \t0xff\n\n#define\tSLVSPLTOUTADR1  \t\t0x99\n#define\t\tREQ_DNUM        \t0xf8\n#define\t\tREQ_FNUM        \t0x07\n\n#define\tSGRXMSG2        \t\t0x9a\n#define\t\tMINDEX          \t0xff\n\n#define\tSLVSPLTOUTADR2  \t\t0x9a\n#define\t\tREQ_BNUM        \t0xff\n\n#define\tSGRXMSG3        \t\t0x9b\n#define\t\tMCLASS          \t0x0f\n\n#define\tSLVSPLTOUTADR3  \t\t0x9b\n#define\t\tTAG_NUM         \t0x1f\n#define\t\tRLXORD          \t0x10\n\n#define\tSLVSPLTOUTATTR0 \t\t0x9c\n#define\t\tLOWER_BCNT      \t0xff\n\n#define\tSGSEQBCNT       \t\t0x9c\n\n#define\tSLVSPLTOUTATTR1 \t\t0x9d\n#define\t\tCMPLT_DNUM      \t0xf8\n#define\t\tCMPLT_FNUM      \t0x07\n\n#define\tSGSPLTSTAT0     \t\t0x9e\n#define\t\tSTAETERM        \t0x80\n#define\t\tSCBCERR         \t0x40\n#define\t\tSCADERR         \t0x20\n#define\t\tSCDATBUCKET     \t0x10\n#define\t\tCNTNOTCMPLT     \t0x08\n#define\t\tRXOVRUN         \t0x04\n#define\t\tRXSCEMSG        \t0x02\n#define\t\tRXSPLTRSP       \t0x01\n\n#define\tSLVSPLTOUTATTR2 \t\t0x9e\n#define\t\tCMPLT_BNUM      \t0xff\n\n#define\tSGSPLTSTAT1     \t\t0x9f\n#define\t\tRXDATABUCKET    \t0x01\n\n#define\tSFUNCT          \t\t0x9f\n#define\t\tTEST_GROUP      \t0xf0\n#define\t\tTEST_NUM        \t0x0f\n\n#define\tDF0PCISTAT      \t\t0xa0\n\n#define\tREG0            \t\t0xa0\n\n#define\tDF1PCISTAT      \t\t0xa1\n\n#define\tSGPCISTAT       \t\t0xa2\n\n#define\tREG1            \t\t0xa2\n\n#define\tCMCPCISTAT      \t\t0xa3\n\n#define\tOVLYPCISTAT     \t\t0xa4\n#define\t\tSCAAPERR        \t0x08\n#define\t\tRDPERR          \t0x04\n\n#define\tREG_ISR         \t\t0xa4\n\n#define\tSG_STATE        \t\t0xa6\n#define\t\tFETCH_INPROG    \t0x04\n#define\t\tLOADING_NEEDED  \t0x02\n#define\t\tSEGS_AVAIL      \t0x01\n\n#define\tMSIPCISTAT      \t\t0xa6\n#define\t\tRMA             \t0x20\n#define\t\tRTA             \t0x10\n#define\t\tCLRPENDMSI      \t0x08\n#define\t\tDPR             \t0x01\n\n#define\tDATA_COUNT_ODD  \t\t0xa7\n\n#define\tTARGPCISTAT     \t\t0xa7\n#define\t\tDPE             \t0x80\n#define\t\tSSE             \t0x40\n#define\t\tSTA             \t0x08\n#define\t\tTWATERR         \t0x02\n\n#define\tSCBPTR          \t\t0xa8\n\n#define\tCCSCBACNT       \t\t0xab\n\n#define\tSCBAUTOPTR      \t\t0xab\n#define\t\tAUSCBPTR_EN     \t0x80\n#define\t\tSCBPTR_ADDR     \t0x38\n#define\t\tSCBPTR_OFF      \t0x07\n\n#define\tCCSGADDR        \t\t0xac\n\n#define\tCCSCBADDR       \t\t0xac\n\n#define\tCCSCBADR_BK     \t\t0xac\n\n#define\tCMC_RAMBIST     \t\t0xad\n#define\t\tSG_ELEMENT_SIZE \t0x80\n#define\t\tSCBRAMBIST_FAIL \t0x40\n#define\t\tSG_BIST_FAIL    \t0x20\n#define\t\tSG_BIST_EN      \t0x10\n#define\t\tCMC_BUFFER_BIST_FAIL\t0x02\n#define\t\tCMC_BUFFER_BIST_EN\t0x01\n\n#define\tCCSCBCTL        \t\t0xad\n#define\t\tCCSCBDONE       \t0x80\n#define\t\tARRDONE         \t0x40\n#define\t\tCCARREN         \t0x10\n#define\t\tCCSCBEN         \t0x08\n#define\t\tCCSCBDIR        \t0x04\n#define\t\tCCSCBRESET      \t0x01\n\n#define\tCCSGCTL         \t\t0xad\n#define\t\tCCSGEN          \t0x0c\n#define\t\tCCSGDONE        \t0x80\n#define\t\tSG_CACHE_AVAIL  \t0x10\n#define\t\tCCSGENACK       \t0x08\n#define\t\tSG_FETCH_REQ    \t0x02\n#define\t\tCCSGRESET       \t0x01\n\n#define\tCCSGRAM         \t\t0xb0\n\n#define\tFLEXADR         \t\t0xb0\n\n#define\tCCSCBRAM        \t\t0xb0\n\n#define\tFLEXCNT         \t\t0xb3\n\n#define\tFLEXDMASTAT     \t\t0xb5\n#define\t\tFLEXDMAERR      \t0x02\n#define\t\tFLEXDMADONE     \t0x01\n\n#define\tFLEXDATA        \t\t0xb6\n\n#define\tBRDDAT          \t\t0xb8\n\n#define\tBRDCTL          \t\t0xb9\n#define\t\tFLXARBACK       \t0x80\n#define\t\tFLXARBREQ       \t0x40\n#define\t\tBRDADDR         \t0x38\n#define\t\tBRDEN           \t0x04\n#define\t\tBRDRW           \t0x02\n#define\t\tBRDSTB          \t0x01\n\n#define\tSEEADR          \t\t0xba\n\n#define\tSEEDAT          \t\t0xbc\n\n#define\tSEECTL          \t\t0xbe\n#define\t\tSEEOP_EWDS      \t0x40\n#define\t\tSEEOP_WALL      \t0x40\n#define\t\tSEEOP_EWEN      \t0x40\n#define\t\tSEEOPCODE       \t0x70\n#define\t\tSEERST          \t0x02\n#define\t\tSEESTART        \t0x01\n#define\t\tSEEOP_ERASE     \t0x70\n#define\t\tSEEOP_READ      \t0x60\n#define\t\tSEEOP_WRITE     \t0x50\n#define\t\tSEEOP_ERAL      \t0x40\n\n#define\tSEESTAT         \t\t0xbe\n#define\t\tINIT_DONE       \t0x80\n#define\t\tLDALTID_L       \t0x08\n#define\t\tSEEARBACK       \t0x04\n#define\t\tSEEBUSY         \t0x02\n\n#define\tSCBCNT          \t\t0xbf\n\n#define\tDSPFLTRCTL      \t\t0xc0\n#define\t\tFLTRDISABLE     \t0x20\n#define\t\tEDGESENSE       \t0x10\n#define\t\tDSPFCNTSEL      \t0x0f\n\n#define\tDFWADDR         \t\t0xc0\n\n#define\tDSPDATACTL      \t\t0xc1\n#define\t\tBYPASSENAB      \t0x80\n#define\t\tDESQDIS         \t0x10\n#define\t\tRCVROFFSTDIS    \t0x04\n#define\t\tXMITOFFSTDIS    \t0x02\n\n#define\tDSPREQCTL       \t\t0xc2\n#define\t\tMANREQCTL       \t0xc0\n#define\t\tMANREQDLY       \t0x3f\n\n#define\tDFRADDR         \t\t0xc2\n\n#define\tDSPACKCTL       \t\t0xc3\n#define\t\tMANACKCTL       \t0xc0\n#define\t\tMANACKDLY       \t0x3f\n\n#define\tDFDAT           \t\t0xc4\n\n#define\tDSPSELECT       \t\t0xc4\n#define\t\tAUTOINCEN       \t0x80\n#define\t\tDSPSEL          \t0x1f\n\n#define\tWRTBIASCTL      \t\t0xc5\n#define\t\tAUTOXBCDIS      \t0x80\n#define\t\tXMITMANVAL      \t0x3f\n\n#define\tRCVRBIOSCTL     \t\t0xc6\n#define\t\tAUTORBCDIS      \t0x80\n#define\t\tRCVRMANVAL      \t0x3f\n\n#define\tWRTBIASCALC     \t\t0xc7\n\n#define\tDFPTRS          \t\t0xc8\n\n#define\tRCVRBIASCALC    \t\t0xc8\n\n#define\tDFBKPTR         \t\t0xc9\n\n#define\tSKEWCALC        \t\t0xc9\n\n#define\tDFDBCTL         \t\t0xcb\n#define\t\tDFF_CIO_WR_RDY  \t0x20\n#define\t\tDFF_CIO_RD_RDY  \t0x10\n#define\t\tDFF_DIR_ERR     \t0x08\n#define\t\tDFF_RAMBIST_FAIL\t0x04\n#define\t\tDFF_RAMBIST_DONE\t0x02\n#define\t\tDFF_RAMBIST_EN  \t0x01\n\n#define\tDFSCNT          \t\t0xcc\n\n#define\tDFBCNT          \t\t0xce\n\n#define\tOVLYADDR        \t\t0xd4\n\n#define\tSEQCTL0         \t\t0xd6\n#define\t\tPERRORDIS       \t0x80\n#define\t\tPAUSEDIS        \t0x40\n#define\t\tFAILDIS         \t0x20\n#define\t\tFASTMODE        \t0x10\n#define\t\tBRKADRINTEN     \t0x08\n#define\t\tSTEP            \t0x04\n#define\t\tSEQRESET        \t0x02\n#define\t\tLOADRAM         \t0x01\n\n#define\tSEQCTL1         \t\t0xd7\n#define\t\tOVRLAY_DATA_CHK \t0x08\n#define\t\tRAMBIST_DONE    \t0x04\n#define\t\tRAMBIST_FAIL    \t0x02\n#define\t\tRAMBIST_EN      \t0x01\n\n#define\tFLAGS           \t\t0xd8\n#define\t\tZERO            \t0x02\n#define\t\tCARRY           \t0x01\n\n#define\tSEQINTCTL       \t\t0xd9\n#define\t\tINTVEC1DSL      \t0x80\n#define\t\tINT1_CONTEXT    \t0x20\n#define\t\tSCS_SEQ_INT1M1  \t0x10\n#define\t\tSCS_SEQ_INT1M0  \t0x08\n#define\t\tINTMASK2        \t0x04\n#define\t\tINTMASK1        \t0x02\n#define\t\tIRET            \t0x01\n\n#define\tSEQRAM          \t\t0xda\n\n#define\tPRGMCNT         \t\t0xde\n\n#define\tACCUM           \t\t0xe0\n\n#define\tSINDEX          \t\t0xe2\n\n#define\tDINDEX          \t\t0xe4\n\n#define\tBRKADDR0        \t\t0xe6\n\n#define\tBRKADDR1        \t\t0xe6\n#define\t\tBRKDIS          \t0x80\n\n#define\tALLONES         \t\t0xe8\n\n#define\tALLZEROS        \t\t0xea\n\n#define\tNONE            \t\t0xea\n\n#define\tSINDIR          \t\t0xec\n\n#define\tDINDIR          \t\t0xed\n\n#define\tFUNCTION1       \t\t0xf0\n\n#define\tSTACK           \t\t0xf2\n\n#define\tINTVEC1_ADDR    \t\t0xf4\n\n#define\tCURADDR         \t\t0xf4\n\n#define\tLASTADDR        \t\t0xf6\n\n#define\tINTVEC2_ADDR    \t\t0xf6\n\n#define\tLONGJMP_ADDR    \t\t0xf8\n\n#define\tACCUM_SAVE      \t\t0xfa\n\n#define\tAHD_PCI_CONFIG_BASE\t\t0x100\n\n#define\tSRAM_BASE       \t\t0x100\n\n#define\tWAITING_SCB_TAILS\t\t0x100\n\n#define\tWAITING_TID_HEAD\t\t0x120\n\n#define\tWAITING_TID_TAIL\t\t0x122\n\n#define\tNEXT_QUEUED_SCB_ADDR\t\t0x124\n\n#define\tCOMPLETE_SCB_HEAD\t\t0x128\n\n#define\tCOMPLETE_SCB_DMAINPROG_HEAD\t\t0x12a\n\n#define\tCOMPLETE_DMA_SCB_HEAD\t\t0x12c\n\n#define\tCOMPLETE_DMA_SCB_TAIL\t\t0x12e\n\n#define\tCOMPLETE_ON_QFREEZE_HEAD\t\t0x130\n\n#define\tQFREEZE_COUNT   \t\t0x132\n\n#define\tKERNEL_QFREEZE_COUNT\t\t0x134\n\n#define\tSAVED_MODE      \t\t0x136\n\n#define\tMSG_OUT         \t\t0x137\n\n#define\tDMAPARAMS       \t\t0x138\n#define\t\tPRELOADEN       \t0x80\n#define\t\tWIDEODD         \t0x40\n#define\t\tSCSIEN          \t0x20\n#define\t\tSDMAENACK       \t0x10\n#define\t\tSDMAEN          \t0x10\n#define\t\tHDMAEN          \t0x08\n#define\t\tHDMAENACK       \t0x08\n#define\t\tDIRECTION       \t0x04\n#define\t\tFIFOFLUSH       \t0x02\n#define\t\tFIFORESET       \t0x01\n\n#define\tSEQ_FLAGS       \t\t0x139\n#define\t\tNOT_IDENTIFIED  \t0x80\n#define\t\tNO_CDB_SENT     \t0x40\n#define\t\tTARGET_CMD_IS_TAGGED\t0x40\n#define\t\tDPHASE          \t0x20\n#define\t\tTARG_CMD_PENDING\t0x10\n#define\t\tCMDPHASE_PENDING\t0x08\n#define\t\tDPHASE_PENDING  \t0x04\n#define\t\tSPHASE_PENDING  \t0x02\n#define\t\tNO_DISCONNECT   \t0x01\n\n#define\tSAVED_SCSIID    \t\t0x13a\n\n#define\tSAVED_LUN       \t\t0x13b\n\n#define\tLASTPHASE       \t\t0x13c\n#define\t\tPHASE_MASK      \t0xe0\n#define\t\tCDI             \t0x80\n#define\t\tIOI             \t0x40\n#define\t\tMSGI            \t0x20\n#define\t\tP_BUSFREE       \t0x01\n#define\t\tP_MESGIN        \t0xe0\n#define\t\tP_STATUS        \t0xc0\n#define\t\tP_MESGOUT       \t0xa0\n#define\t\tP_COMMAND       \t0x80\n#define\t\tP_DATAIN_DT     \t0x60\n#define\t\tP_DATAIN        \t0x40\n#define\t\tP_DATAOUT_DT    \t0x20\n#define\t\tP_DATAOUT       \t0x00\n\n#define\tQOUTFIFO_ENTRY_VALID_TAG\t\t0x13d\n\n#define\tKERNEL_TQINPOS  \t\t0x13e\n\n#define\tTQINPOS         \t\t0x13f\n\n#define\tSHARED_DATA_ADDR\t\t0x140\n\n#define\tQOUTFIFO_NEXT_ADDR\t\t0x144\n\n#define\tARG_1           \t\t0x148\n#define\tRETURN_1        \t\t0x148\n#define\t\tSEND_MSG        \t0x80\n#define\t\tSEND_SENSE      \t0x40\n#define\t\tSEND_REJ        \t0x20\n#define\t\tMSGOUT_PHASEMIS \t0x10\n#define\t\tEXIT_MSG_LOOP   \t0x08\n#define\t\tCONT_MSG_LOOP_WRITE\t0x04\n#define\t\tCONT_MSG_LOOP_READ\t0x03\n#define\t\tCONT_MSG_LOOP_TARG\t0x02\n\n#define\tARG_2           \t\t0x149\n#define\tRETURN_2        \t\t0x149\n\n#define\tLAST_MSG        \t\t0x14a\n\n#define\tSCSISEQ_TEMPLATE\t\t0x14b\n#define\t\tMANUALCTL       \t0x40\n#define\t\tENSELI          \t0x20\n#define\t\tENRSELI         \t0x10\n#define\t\tMANUALP         \t0x0c\n#define\t\tENAUTOATNP      \t0x02\n#define\t\tALTSTIM         \t0x01\n\n#define\tINITIATOR_TAG   \t\t0x14c\n\n#define\tSEQ_FLAGS2      \t\t0x14d\n#define\t\tSELECTOUT_QFROZEN\t0x04\n#define\t\tTARGET_MSG_PENDING\t0x02\n#define\t\tPENDING_MK_MESSAGE\t0x01\n\n#define\tALLOCFIFO_SCBPTR\t\t0x14e\n\n#define\tINT_COALESCING_TIMER\t\t0x150\n\n#define\tINT_COALESCING_MAXCMDS\t\t0x152\n\n#define\tINT_COALESCING_MINCMDS\t\t0x153\n\n#define\tCMDS_PENDING    \t\t0x154\n\n#define\tINT_COALESCING_CMDCOUNT\t\t0x156\n\n#define\tLOCAL_HS_MAILBOX\t\t0x157\n\n#define\tCMDSIZE_TABLE   \t\t0x158\n\n#define\tMK_MESSAGE_SCB  \t\t0x160\n\n#define\tMK_MESSAGE_SCSIID\t\t0x162\n\n#define\tSCB_RESIDUAL_DATACNT\t\t0x180\n#define\tSCB_CDB_STORE   \t\t0x180\n#define\tSCB_HOST_CDB_PTR\t\t0x180\n\n#define\tSCB_BASE        \t\t0x180\n\n#define\tSCB_RESIDUAL_SGPTR\t\t0x184\n#define\t\tSG_ADDR_MASK    \t0xf8\n#define\t\tSG_OVERRUN_RESID\t0x02\n\n#define\tSCB_SCSI_STATUS \t\t0x188\n#define\tSCB_HOST_CDB_LEN\t\t0x188\n\n#define\tSCB_TARGET_PHASES\t\t0x189\n\n#define\tSCB_TARGET_DATA_DIR\t\t0x18a\n\n#define\tSCB_TARGET_ITAG \t\t0x18b\n\n#define\tSCB_SENSE_BUSADDR\t\t0x18c\n#define\tSCB_NEXT_COMPLETE\t\t0x18c\n\n#define\tSCB_TAG         \t\t0x190\n#define\tSCB_FIFO_USE_COUNT\t\t0x190\n\n#define\tSCB_CONTROL     \t\t0x192\n#define\t\tTARGET_SCB      \t0x80\n#define\t\tDISCENB         \t0x40\n#define\t\tTAG_ENB         \t0x20\n#define\t\tMK_MESSAGE      \t0x10\n#define\t\tSTATUS_RCVD     \t0x08\n#define\t\tDISCONNECTED    \t0x04\n#define\t\tSCB_TAG_TYPE    \t0x03\n\n#define\tSCB_SCSIID      \t\t0x193\n#define\t\tTID             \t0xf0\n#define\t\tOID             \t0x0f\n\n#define\tSCB_LUN         \t\t0x194\n#define\t\tLID             \t0xff\n\n#define\tSCB_TASK_ATTRIBUTE\t\t0x195\n#define\t\tSCB_XFERLEN_ODD \t0x01\n\n#define\tSCB_CDB_LEN     \t\t0x196\n#define\t\tSCB_CDB_LEN_PTR \t0x80\n\n#define\tSCB_TASK_MANAGEMENT\t\t0x197\n\n#define\tSCB_DATAPTR     \t\t0x198\n\n#define\tSCB_DATACNT     \t\t0x1a0\n#define\t\tSG_LAST_SEG     \t0x80\n#define\t\tSG_HIGH_ADDR_BITS\t0x7f\n\n#define\tSCB_SGPTR       \t\t0x1a4\n#define\t\tSG_STATUS_VALID \t0x04\n#define\t\tSG_FULL_RESID   \t0x02\n#define\t\tSG_LIST_NULL    \t0x01\n\n#define\tSCB_BUSADDR     \t\t0x1a8\n\n#define\tSCB_NEXT        \t\t0x1ac\n#define\tSCB_NEXT_SCB_BUSADDR\t\t0x1ac\n\n#define\tSCB_NEXT2       \t\t0x1ae\n\n#define\tSCB_SPARE       \t\t0x1b0\n#define\tSCB_PKT_LUN     \t\t0x1b0\n\n#define\tSCB_DISCONNECTED_LISTS\t\t0x1b8\n\n\n#define\tSTIMESEL_SHIFT\t0x03\n#define\tSTIMESEL_MIN\t0x18\n#define\tINVALID_ADDR\t0x80\n#define\tCMD_GROUP_CODE_SHIFT\t0x05\n#define\tAHD_PRECOMP_MASK\t0x07\n#define\tTARGET_DATA_IN\t0x01\n#define\tSEEOP_EWEN_ADDR\t0xc0\n#define\tNUMDSPS \t0x14\n#define\tDST_MODE_SHIFT\t0x04\n#define\tCCSCBADDR_MAX\t0x80\n#define\tAHD_ANNEXCOL_PER_DEV0\t0x04\n#define\tTARGET_CMD_CMPLT\t0xfe\n#define\tSEEOP_WRAL_ADDR\t0x40\n#define\tBUS_8_BIT\t0x00\n#define\tAHD_TIMER_MAX_US\t0x18ffe7\n#define\tAHD_TIMER_MAX_TICKS\t0xffff\n#define\tAHD_SENSE_BUFSIZE\t0x100\n#define\tAHD_PRECOMP_SHIFT\t0x00\n#define\tAHD_PRECOMP_CUTBACK_37\t0x07\n#define\tAHD_ANNEXCOL_PRECOMP_SLEW\t0x04\n#define\tAHD_AMPLITUDE_DEF\t0x07\n#define\tWRTBIASCTL_HP_DEFAULT\t0x00\n#define\tTID_SHIFT\t0x04\n#define\tSTATUS_QUEUE_FULL\t0x28\n#define\tSTATUS_BUSY\t0x08\n#define\tSEEOP_EWDS_ADDR\t0x00\n#define\tSCB_TRANSFER_SIZE_FULL_LUN\t0x38\n#define\tMK_MESSAGE_BIT_OFFSET\t0x04\n#define\tMAX_OFFSET_PACED\t0xfe\n#define\tMAX_OFFSET_NON_PACED\t0x7f\n#define\tLUNLEN_SINGLE_LEVEL_LUN\t0x0f\n#define\tCCSGADDR_MAX\t0x80\n#define\tB_CURRFIFO_0\t0x02\n#define\tBUS_32_BIT\t0x02\n#define\tAHD_TIMER_US_PER_TICK\t0x19\n#define\tAHD_SLEWRATE_SHIFT\t0x03\n#define\tAHD_SLEWRATE_MASK\t0x78\n#define\tAHD_SLEWRATE_DEF_REVA\t0x08\n#define\tAHD_PRECOMP_CUTBACK_29\t0x06\n#define\tAHD_NUM_PER_DEV_ANNEXCOLS\t0x04\n#define\tAHD_ANNEXCOL_AMPLITUDE\t0x06\n#define\tAHD_AMPLITUDE_SHIFT\t0x00\n#define\tAHD_AMPLITUDE_MASK\t0x07\n#define\tSTIMESEL_BUG_ADJ\t0x08\n#define\tSTATUS_PKT_SENSE\t0xff\n#define\tSRC_MODE_SHIFT\t0x00\n#define\tSEEOP_ERAL_ADDR\t0x80\n#define\tNVRAM_SCB_OFFSET\t0x2c\n#define\tMAX_OFFSET_PACED_BUG\t0x7f\n#define\tCCSGRAM_MAXSEGS\t0x10\n#define\tAHD_SLEWRATE_DEF_REVB\t0x08\n#define\tAHD_PRECOMP_CUTBACK_17\t0x04\n#define\tSCB_TRANSFER_SIZE_1BYTE_LUN\t0x30\n#define\tPKT_OVERRUN_BUFSIZE\t0x200\n#define\tMAX_OFFSET\t0xfe\n#define\tHOST_MSG\t0xff\n#define\tBUS_16_BIT\t0x01\n\n\n/* Downloaded Constant Definitions */\n#define\tSG_SIZEOF\t0x04\n#define\tSG_PREFETCH_ALIGN_MASK\t0x02\n#define\tSG_PREFETCH_CNT_LIMIT\t0x01\n#define\tCACHELINE_MASK\t0x07\n#define\tSCB_TRANSFER_SIZE\t0x06\n#define\tPKT_OVERRUN_BUFOFFSET\t0x05\n#define\tSG_PREFETCH_ADDR_MASK\t0x03\n#define\tSG_PREFETCH_CNT\t0x00\n#define\tDOWNLOAD_CONST_COUNT\t0x08\n\n\n/* Exported Labels */\n#define\tLABEL_timer_isr\t0x28b\n#define\tLABEL_seq_isr \t0x28f\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}