ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/***************************************************************************//**
   2              	* \file CyBootAsmGnu.s
   3              	* \version 5.40
   4              	*
   5              	* \brief Assembly routines for GNU as.
   6              	*
   7              	********************************************************************************
   8              	* \copyright
   9              	* Copyright 2010-2016, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	/*******************************************************************************
   2              	* File Name: cyfittergnu.inc
   3              	* 
   4              	* PSoC Creator  4.2
   5              	*
   6              	* Description:
   7              	* 
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.ifndef INCLUDED_CYFITTERGNU_INC
  18              	.set INCLUDED_CYFITTERGNU_INC, 1
  19              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  4.2
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00008000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00008000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00000200
  23              	.set CYREG_SFLASH_PROT_ROW00, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW01, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW02, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW03, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW04, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW05, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW06, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW07, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW08, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW09, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff07f
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B000, 0x0ffff080
  97              	.set CYREG_SFLASH_AV_PAIRS_8B001, 0x0ffff081
  98              	.set CYREG_SFLASH_AV_PAIRS_8B002, 0x0ffff082
  99              	.set CYREG_SFLASH_AV_PAIRS_8B003, 0x0ffff083
 100              	.set CYREG_SFLASH_AV_PAIRS_8B004, 0x0ffff084
 101              	.set CYREG_SFLASH_AV_PAIRS_8B005, 0x0ffff085
 102              	.set CYREG_SFLASH_AV_PAIRS_8B006, 0x0ffff086
 103              	.set CYREG_SFLASH_AV_PAIRS_8B007, 0x0ffff087
 104              	.set CYREG_SFLASH_AV_PAIRS_8B008, 0x0ffff088
 105              	.set CYREG_SFLASH_AV_PAIRS_8B009, 0x0ffff089
 106              	.set CYREG_SFLASH_AV_PAIRS_8B010, 0x0ffff08a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B011, 0x0ffff08b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B012, 0x0ffff08c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B013, 0x0ffff08d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B014, 0x0ffff08e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B015, 0x0ffff08f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B016, 0x0ffff090
 113              	.set CYREG_SFLASH_AV_PAIRS_8B017, 0x0ffff091
 114              	.set CYREG_SFLASH_AV_PAIRS_8B018, 0x0ffff092
 115              	.set CYREG_SFLASH_AV_PAIRS_8B019, 0x0ffff093
 116              	.set CYREG_SFLASH_AV_PAIRS_8B020, 0x0ffff094
 117              	.set CYREG_SFLASH_AV_PAIRS_8B021, 0x0ffff095
 118              	.set CYREG_SFLASH_AV_PAIRS_8B022, 0x0ffff096
 119              	.set CYREG_SFLASH_AV_PAIRS_8B023, 0x0ffff097
 120              	.set CYREG_SFLASH_AV_PAIRS_8B024, 0x0ffff098
 121              	.set CYREG_SFLASH_AV_PAIRS_8B025, 0x0ffff099
 122              	.set CYREG_SFLASH_AV_PAIRS_8B026, 0x0ffff09a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B027, 0x0ffff09b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B028, 0x0ffff09c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B029, 0x0ffff09d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B030, 0x0ffff09e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B031, 0x0ffff09f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B032, 0x0ffff0a0
 129              	.set CYREG_SFLASH_AV_PAIRS_8B033, 0x0ffff0a1
 130              	.set CYREG_SFLASH_AV_PAIRS_8B034, 0x0ffff0a2
 131              	.set CYREG_SFLASH_AV_PAIRS_8B035, 0x0ffff0a3
 132              	.set CYREG_SFLASH_AV_PAIRS_8B036, 0x0ffff0a4
 133              	.set CYREG_SFLASH_AV_PAIRS_8B037, 0x0ffff0a5
 134              	.set CYREG_SFLASH_AV_PAIRS_8B038, 0x0ffff0a6
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 135              	.set CYREG_SFLASH_AV_PAIRS_8B039, 0x0ffff0a7
 136              	.set CYREG_SFLASH_AV_PAIRS_8B040, 0x0ffff0a8
 137              	.set CYREG_SFLASH_AV_PAIRS_8B041, 0x0ffff0a9
 138              	.set CYREG_SFLASH_AV_PAIRS_8B042, 0x0ffff0aa
 139              	.set CYREG_SFLASH_AV_PAIRS_8B043, 0x0ffff0ab
 140              	.set CYREG_SFLASH_AV_PAIRS_8B044, 0x0ffff0ac
 141              	.set CYREG_SFLASH_AV_PAIRS_8B045, 0x0ffff0ad
 142              	.set CYREG_SFLASH_AV_PAIRS_8B046, 0x0ffff0ae
 143              	.set CYREG_SFLASH_AV_PAIRS_8B047, 0x0ffff0af
 144              	.set CYREG_SFLASH_AV_PAIRS_8B048, 0x0ffff0b0
 145              	.set CYREG_SFLASH_AV_PAIRS_8B049, 0x0ffff0b1
 146              	.set CYREG_SFLASH_AV_PAIRS_8B050, 0x0ffff0b2
 147              	.set CYREG_SFLASH_AV_PAIRS_8B051, 0x0ffff0b3
 148              	.set CYREG_SFLASH_AV_PAIRS_8B052, 0x0ffff0b4
 149              	.set CYREG_SFLASH_AV_PAIRS_8B053, 0x0ffff0b5
 150              	.set CYREG_SFLASH_AV_PAIRS_8B054, 0x0ffff0b6
 151              	.set CYREG_SFLASH_AV_PAIRS_8B055, 0x0ffff0b7
 152              	.set CYREG_SFLASH_AV_PAIRS_8B056, 0x0ffff0b8
 153              	.set CYREG_SFLASH_AV_PAIRS_8B057, 0x0ffff0b9
 154              	.set CYREG_SFLASH_AV_PAIRS_8B058, 0x0ffff0ba
 155              	.set CYREG_SFLASH_AV_PAIRS_8B059, 0x0ffff0bb
 156              	.set CYREG_SFLASH_AV_PAIRS_8B060, 0x0ffff0bc
 157              	.set CYREG_SFLASH_AV_PAIRS_8B061, 0x0ffff0bd
 158              	.set CYREG_SFLASH_AV_PAIRS_8B062, 0x0ffff0be
 159              	.set CYREG_SFLASH_AV_PAIRS_8B063, 0x0ffff0bf
 160              	.set CYREG_SFLASH_AV_PAIRS_8B064, 0x0ffff0c0
 161              	.set CYREG_SFLASH_AV_PAIRS_8B065, 0x0ffff0c1
 162              	.set CYREG_SFLASH_AV_PAIRS_8B066, 0x0ffff0c2
 163              	.set CYREG_SFLASH_AV_PAIRS_8B067, 0x0ffff0c3
 164              	.set CYREG_SFLASH_AV_PAIRS_8B068, 0x0ffff0c4
 165              	.set CYREG_SFLASH_AV_PAIRS_8B069, 0x0ffff0c5
 166              	.set CYREG_SFLASH_AV_PAIRS_8B070, 0x0ffff0c6
 167              	.set CYREG_SFLASH_AV_PAIRS_8B071, 0x0ffff0c7
 168              	.set CYREG_SFLASH_AV_PAIRS_8B072, 0x0ffff0c8
 169              	.set CYREG_SFLASH_AV_PAIRS_8B073, 0x0ffff0c9
 170              	.set CYREG_SFLASH_AV_PAIRS_8B074, 0x0ffff0ca
 171              	.set CYREG_SFLASH_AV_PAIRS_8B075, 0x0ffff0cb
 172              	.set CYREG_SFLASH_AV_PAIRS_8B076, 0x0ffff0cc
 173              	.set CYREG_SFLASH_AV_PAIRS_8B077, 0x0ffff0cd
 174              	.set CYREG_SFLASH_AV_PAIRS_8B078, 0x0ffff0ce
 175              	.set CYREG_SFLASH_AV_PAIRS_8B079, 0x0ffff0cf
 176              	.set CYREG_SFLASH_AV_PAIRS_8B080, 0x0ffff0d0
 177              	.set CYREG_SFLASH_AV_PAIRS_8B081, 0x0ffff0d1
 178              	.set CYREG_SFLASH_AV_PAIRS_8B082, 0x0ffff0d2
 179              	.set CYREG_SFLASH_AV_PAIRS_8B083, 0x0ffff0d3
 180              	.set CYREG_SFLASH_AV_PAIRS_8B084, 0x0ffff0d4
 181              	.set CYREG_SFLASH_AV_PAIRS_8B085, 0x0ffff0d5
 182              	.set CYREG_SFLASH_AV_PAIRS_8B086, 0x0ffff0d6
 183              	.set CYREG_SFLASH_AV_PAIRS_8B087, 0x0ffff0d7
 184              	.set CYREG_SFLASH_AV_PAIRS_8B088, 0x0ffff0d8
 185              	.set CYREG_SFLASH_AV_PAIRS_8B089, 0x0ffff0d9
 186              	.set CYREG_SFLASH_AV_PAIRS_8B090, 0x0ffff0da
 187              	.set CYREG_SFLASH_AV_PAIRS_8B091, 0x0ffff0db
 188              	.set CYREG_SFLASH_AV_PAIRS_8B092, 0x0ffff0dc
 189              	.set CYREG_SFLASH_AV_PAIRS_8B093, 0x0ffff0dd
 190              	.set CYREG_SFLASH_AV_PAIRS_8B094, 0x0ffff0de
 191              	.set CYREG_SFLASH_AV_PAIRS_8B095, 0x0ffff0df
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 192              	.set CYREG_SFLASH_AV_PAIRS_8B096, 0x0ffff0e0
 193              	.set CYREG_SFLASH_AV_PAIRS_8B097, 0x0ffff0e1
 194              	.set CYREG_SFLASH_AV_PAIRS_8B098, 0x0ffff0e2
 195              	.set CYREG_SFLASH_AV_PAIRS_8B099, 0x0ffff0e3
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff0e4
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff0e5
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff0e6
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff0e7
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff0e8
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff0e9
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff0ea
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff0eb
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff0ec
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff0ed
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff0ee
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff0ef
 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff0f0
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff0f1
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff0f2
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff0f3
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff0f4
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff0f5
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff0f6
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff0f7
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff0f8
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff0f9
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff0fa
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff0fb
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff0fc
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff0fd
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff0fe
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff0ff
 224              	.set CYREG_SFLASH_AV_PAIRS_32B00, 0x0ffff100
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B01, 0x0ffff104
 228              	.set CYREG_SFLASH_AV_PAIRS_32B02, 0x0ffff108
 229              	.set CYREG_SFLASH_AV_PAIRS_32B03, 0x0ffff10c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B04, 0x0ffff110
 231              	.set CYREG_SFLASH_AV_PAIRS_32B05, 0x0ffff114
 232              	.set CYREG_SFLASH_AV_PAIRS_32B06, 0x0ffff118
 233              	.set CYREG_SFLASH_AV_PAIRS_32B07, 0x0ffff11c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B08, 0x0ffff120
 235              	.set CYREG_SFLASH_AV_PAIRS_32B09, 0x0ffff124
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff128
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff12c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff130
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff134
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff138
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff13c
 242              	.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff140
 243              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff144
 244              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 245              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 246              	.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff148
 247              	.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff14c
 248              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff150
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 249              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 250              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 251              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff152
 252              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff154
 253              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
 255              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff158
 256              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 258              	.set CYREG_SFLASH_FLASH_START, 0x0ffff15c
 259              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 261              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff160
 262              	.set CYFLD_SFLASH_TRIM8__OFFSET, 0x00000000
 263              	.set CYFLD_SFLASH_TRIM8__SIZE, 0x00000008
 264              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff161
 265              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff162
 266              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff163
 267              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff164
 268              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
 269              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
 270              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff166
 271              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
 272              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
 273              	.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff169
 274              	.set CYFLD_SFLASH_SKIP__OFFSET, 0x00000000
 275              	.set CYFLD_SFLASH_SKIP__SIZE, 0x00000008
 276              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff170
 277              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 278              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 279              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff171
 280              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff172
 281              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff173
 282              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff174
 283              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff175
 284              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff176
 285              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff177
 286              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff178
 287              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 288              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 289              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff179
 290              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff17a
 291              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff17b
 292              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 293              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 294              	.set CYREG_SFLASH_DIE_X, 0x0ffff17c
 295              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 296              	.set CYFLD_SFLASH_X__SIZE, 0x00000006
 297              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000006
 298              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000002
 299              	.set CYREG_SFLASH_DIE_Y, 0x0ffff17d
 300              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 301              	.set CYFLD_SFLASH_Y__SIZE, 0x00000006
 302              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000006
 303              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000002
 304              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff17e
 305              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 306              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000002
 307              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000002
 308              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000002
 309              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000004
 310              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000002
 311              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff17f
 312              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 313              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 314              	.set CYREG_SFLASH_PE_TE_DATA00, 0x0ffff180
 315              	.set CYREG_SFLASH_PE_TE_DATA01, 0x0ffff181
 316              	.set CYREG_SFLASH_PE_TE_DATA02, 0x0ffff182
 317              	.set CYREG_SFLASH_PE_TE_DATA03, 0x0ffff183
 318              	.set CYREG_SFLASH_PE_TE_DATA04, 0x0ffff184
 319              	.set CYREG_SFLASH_PE_TE_DATA05, 0x0ffff185
 320              	.set CYREG_SFLASH_PE_TE_DATA06, 0x0ffff186
 321              	.set CYREG_SFLASH_PE_TE_DATA07, 0x0ffff187
 322              	.set CYREG_SFLASH_PE_TE_DATA08, 0x0ffff188
 323              	.set CYREG_SFLASH_PE_TE_DATA09, 0x0ffff189
 324              	.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff18a
 325              	.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff18b
 326              	.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff18c
 327              	.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff18d
 328              	.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff18e
 329              	.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff18f
 330              	.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff190
 331              	.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff191
 332              	.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff192
 333              	.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff193
 334              	.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff194
 335              	.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff195
 336              	.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff196
 337              	.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff197
 338              	.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff198
 339              	.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff199
 340              	.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff19a
 341              	.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff19b
 342              	.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff19c
 343              	.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff19d
 344              	.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff19e
 345              	.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff19f
 346              	.set CYREG_SFLASH_PP, 0x0ffff1a0
 347              	.set CYFLD_SFLASH_PERIOD__OFFSET, 0x00000000
 348              	.set CYFLD_SFLASH_PERIOD__SIZE, 0x00000018
 349              	.set CYFLD_SFLASH_PDAC__OFFSET, 0x00000018
 350              	.set CYFLD_SFLASH_PDAC__SIZE, 0x00000004
 351              	.set CYFLD_SFLASH_NDAC__OFFSET, 0x0000001c
 352              	.set CYFLD_SFLASH_NDAC__SIZE, 0x00000004
 353              	.set CYREG_SFLASH_E, 0x0ffff1a4
 354              	.set CYREG_SFLASH_P, 0x0ffff1a8
 355              	.set CYREG_SFLASH_EA_E, 0x0ffff1ac
 356              	.set CYREG_SFLASH_EA_P, 0x0ffff1b0
 357              	.set CYREG_SFLASH_ES_E, 0x0ffff1b4
 358              	.set CYREG_SFLASH_ES_P_EO, 0x0ffff1b8
 359              	.set CYREG_SFLASH_E_VCTAT, 0x0ffff1bc
 360              	.set CYFLD_SFLASH_VCTAT_SLOPE__OFFSET, 0x00000000
 361              	.set CYFLD_SFLASH_VCTAT_SLOPE__SIZE, 0x00000004
 362              	.set CYFLD_SFLASH_VCTAT_VOLTAGE__OFFSET, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 363              	.set CYFLD_SFLASH_VCTAT_VOLTAGE__SIZE, 0x00000002
 364              	.set CYFLD_SFLASH_VCTAT_ENABLE__OFFSET, 0x00000006
 365              	.set CYFLD_SFLASH_VCTAT_ENABLE__SIZE, 0x00000001
 366              	.set CYREG_SFLASH_P_VCTAT, 0x0ffff1bd
 367              	.set CYREG_SFLASH_MARGIN, 0x0ffff1be
 368              	.set CYFLD_SFLASH_MDAC__OFFSET, 0x00000000
 369              	.set CYFLD_SFLASH_MDAC__SIZE, 0x00000008
 370              	.set CYREG_SFLASH_SPCIF_TRIM1, 0x0ffff1bf
 371              	.set CYFLD_SFLASH_BDAC__OFFSET, 0x00000000
 372              	.set CYFLD_SFLASH_BDAC__SIZE, 0x00000004
 373              	.set CYREG_SFLASH_IMO_MAXF0, 0x0ffff1c0
 374              	.set CYFLD_SFLASH_MAXFREQ__OFFSET, 0x00000000
 375              	.set CYFLD_SFLASH_MAXFREQ__SIZE, 0x00000006
 376              	.set CYREG_SFLASH_IMO_ABS0, 0x0ffff1c1
 377              	.set CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET, 0x00000000
 378              	.set CYFLD_SFLASH_ABS_TRIM_IMO__SIZE, 0x00000006
 379              	.set CYREG_SFLASH_IMO_TMPCO0, 0x0ffff1c2
 380              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET, 0x00000000
 381              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE, 0x00000006
 382              	.set CYREG_SFLASH_IMO_MAXF1, 0x0ffff1c3
 383              	.set CYREG_SFLASH_IMO_ABS1, 0x0ffff1c4
 384              	.set CYREG_SFLASH_IMO_TMPCO1, 0x0ffff1c5
 385              	.set CYREG_SFLASH_IMO_MAXF2, 0x0ffff1c6
 386              	.set CYREG_SFLASH_IMO_ABS2, 0x0ffff1c7
 387              	.set CYREG_SFLASH_IMO_TMPCO2, 0x0ffff1c8
 388              	.set CYREG_SFLASH_IMO_MAXF3, 0x0ffff1c9
 389              	.set CYREG_SFLASH_IMO_ABS3, 0x0ffff1ca
 390              	.set CYREG_SFLASH_IMO_TMPCO3, 0x0ffff1cb
 391              	.set CYREG_SFLASH_IMO_ABS4, 0x0ffff1cc
 392              	.set CYREG_SFLASH_IMO_TMPCO4, 0x0ffff1cd
 393              	.set CYREG_SFLASH_IMO_TRIM00, 0x0ffff1d0
 394              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 395              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 396              	.set CYREG_SFLASH_IMO_TRIM01, 0x0ffff1d1
 397              	.set CYREG_SFLASH_IMO_TRIM02, 0x0ffff1d2
 398              	.set CYREG_SFLASH_IMO_TRIM03, 0x0ffff1d3
 399              	.set CYREG_SFLASH_IMO_TRIM04, 0x0ffff1d4
 400              	.set CYREG_SFLASH_IMO_TRIM05, 0x0ffff1d5
 401              	.set CYREG_SFLASH_IMO_TRIM06, 0x0ffff1d6
 402              	.set CYREG_SFLASH_IMO_TRIM07, 0x0ffff1d7
 403              	.set CYREG_SFLASH_IMO_TRIM08, 0x0ffff1d8
 404              	.set CYREG_SFLASH_IMO_TRIM09, 0x0ffff1d9
 405              	.set CYREG_SFLASH_IMO_TRIM10, 0x0ffff1da
 406              	.set CYREG_SFLASH_IMO_TRIM11, 0x0ffff1db
 407              	.set CYREG_SFLASH_IMO_TRIM12, 0x0ffff1dc
 408              	.set CYREG_SFLASH_IMO_TRIM13, 0x0ffff1dd
 409              	.set CYREG_SFLASH_IMO_TRIM14, 0x0ffff1de
 410              	.set CYREG_SFLASH_IMO_TRIM15, 0x0ffff1df
 411              	.set CYREG_SFLASH_IMO_TRIM16, 0x0ffff1e0
 412              	.set CYREG_SFLASH_IMO_TRIM17, 0x0ffff1e1
 413              	.set CYREG_SFLASH_IMO_TRIM18, 0x0ffff1e2
 414              	.set CYREG_SFLASH_IMO_TRIM19, 0x0ffff1e3
 415              	.set CYREG_SFLASH_IMO_TRIM20, 0x0ffff1e4
 416              	.set CYREG_SFLASH_IMO_TRIM21, 0x0ffff1e5
 417              	.set CYREG_SFLASH_IMO_TRIM22, 0x0ffff1e6
 418              	.set CYREG_SFLASH_IMO_TRIM23, 0x0ffff1e7
 419              	.set CYREG_SFLASH_IMO_TRIM24, 0x0ffff1e8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 420              	.set CYREG_SFLASH_IMO_TRIM25, 0x0ffff1e9
 421              	.set CYREG_SFLASH_IMO_TRIM26, 0x0ffff1ea
 422              	.set CYREG_SFLASH_IMO_TRIM27, 0x0ffff1eb
 423              	.set CYREG_SFLASH_IMO_TRIM28, 0x0ffff1ec
 424              	.set CYREG_SFLASH_IMO_TRIM29, 0x0ffff1ed
 425              	.set CYREG_SFLASH_IMO_TRIM30, 0x0ffff1ee
 426              	.set CYREG_SFLASH_IMO_TRIM31, 0x0ffff1ef
 427              	.set CYREG_SFLASH_IMO_TRIM32, 0x0ffff1f0
 428              	.set CYREG_SFLASH_IMO_TRIM33, 0x0ffff1f1
 429              	.set CYREG_SFLASH_IMO_TRIM34, 0x0ffff1f2
 430              	.set CYREG_SFLASH_IMO_TRIM35, 0x0ffff1f3
 431              	.set CYREG_SFLASH_IMO_TRIM36, 0x0ffff1f4
 432              	.set CYREG_SFLASH_IMO_TRIM37, 0x0ffff1f5
 433              	.set CYREG_SFLASH_IMO_TRIM38, 0x0ffff1f6
 434              	.set CYREG_SFLASH_IMO_TRIM39, 0x0ffff1f7
 435              	.set CYREG_SFLASH_IMO_TRIM40, 0x0ffff1f8
 436              	.set CYREG_SFLASH_IMO_TRIM41, 0x0ffff1f9
 437              	.set CYREG_SFLASH_IMO_TRIM42, 0x0ffff1fa
 438              	.set CYREG_SFLASH_IMO_TRIM43, 0x0ffff1fb
 439              	.set CYREG_SFLASH_IMO_TRIM44, 0x0ffff1fc
 440              	.set CYREG_SFLASH_IMO_TRIM45, 0x0ffff1fd
 441              	.set CYREG_SFLASH_CHECKSUM, 0x0ffff1fe
 442              	.set CYFLD_SFLASH_CHECKSUM__OFFSET, 0x00000000
 443              	.set CYFLD_SFLASH_CHECKSUM__SIZE, 0x00000010
 444              	.set CYDEV_SROM_BASE, 0x10000000
 445              	.set CYDEV_SROM_SIZE, 0x00001000
 446              	.set CYREG_SROM_DATA_MBASE, 0x10000000
 447              	.set CYREG_SROM_DATA_MSIZE, 0x00001000
 448              	.set CYDEV_SRAM_BASE, 0x20000000
 449              	.set CYDEV_SRAM_SIZE, 0x00001000
 450              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 451              	.set CYREG_SRAM_DATA_MSIZE, 0x00001000
 452              	.set CYDEV_CPUSS_BASE, 0x40000000
 453              	.set CYDEV_CPUSS_SIZE, 0x00010000
 454              	.set CYREG_CPUSS_CONFIG, 0x40000000
 455              	.set CYFLD_CPUSS_VECS_IN_RAM__OFFSET, 0x00000000
 456              	.set CYFLD_CPUSS_VECS_IN_RAM__SIZE, 0x00000001
 457              	.set CYFLD_CPUSS_FLSH_ACC_BYPASS__OFFSET, 0x00000001
 458              	.set CYFLD_CPUSS_FLSH_ACC_BYPASS__SIZE, 0x00000001
 459              	.set CYREG_CPUSS_SYSREQ, 0x40000004
 460              	.set CYFLD_CPUSS_COMMAND__OFFSET, 0x00000000
 461              	.set CYFLD_CPUSS_COMMAND__SIZE, 0x00000010
 462              	.set CYFLD_CPUSS_NO_RST_OVR__OFFSET, 0x0000001b
 463              	.set CYFLD_CPUSS_NO_RST_OVR__SIZE, 0x00000001
 464              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 465              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 466              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 467              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 468              	.set CYFLD_CPUSS_HMASTER__OFFSET, 0x0000001e
 469              	.set CYFLD_CPUSS_HMASTER__SIZE, 0x00000001
 470              	.set CYFLD_CPUSS_SYSREQ__OFFSET, 0x0000001f
 471              	.set CYFLD_CPUSS_SYSREQ__SIZE, 0x00000001
 472              	.set CYREG_CPUSS_SYSARG, 0x40000008
 473              	.set CYFLD_CPUSS_ARG32__OFFSET, 0x00000000
 474              	.set CYFLD_CPUSS_ARG32__SIZE, 0x00000020
 475              	.set CYREG_CPUSS_PROTECTION, 0x4000000c
 476              	.set CYFLD_CPUSS_PROT__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 477              	.set CYFLD_CPUSS_PROT__SIZE, 0x00000004
 478              	.set CYVAL_CPUSS_PROT_VIRGIN, 0x00000000
 479              	.set CYVAL_CPUSS_PROT_OPEN, 0x00000001
 480              	.set CYVAL_CPUSS_PROT_PROTECTED, 0x00000002
 481              	.set CYVAL_CPUSS_PROT_KILL, 0x00000004
 482              	.set CYVAL_CPUSS_PROT_BOOT, 0x00000008
 483              	.set CYFLD_CPUSS_PROT_LOCK__OFFSET, 0x0000001f
 484              	.set CYFLD_CPUSS_PROT_LOCK__SIZE, 0x00000001
 485              	.set CYREG_CPUSS_PRIV_ROM, 0x40000010
 486              	.set CYFLD_CPUSS_ROM_LIMIT__OFFSET, 0x00000000
 487              	.set CYFLD_CPUSS_ROM_LIMIT__SIZE, 0x00000008
 488              	.set CYREG_CPUSS_PRIV_RAM, 0x40000014
 489              	.set CYFLD_CPUSS_RAM_LIMIT__OFFSET, 0x00000000
 490              	.set CYFLD_CPUSS_RAM_LIMIT__SIZE, 0x00000009
 491              	.set CYREG_CPUSS_PRIV_FLASH, 0x40000018
 492              	.set CYFLD_CPUSS_FLASH_LIMIT__OFFSET, 0x00000000
 493              	.set CYFLD_CPUSS_FLASH_LIMIT__SIZE, 0x0000000b
 494              	.set CYREG_CPUSS_WOUNDING, 0x4000001c
 495              	.set CYFLD_CPUSS_RAM_SIZE__OFFSET, 0x00000000
 496              	.set CYFLD_CPUSS_RAM_SIZE__SIZE, 0x00000009
 497              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 498              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 499              	.set CYVAL_CPUSS_RAM_WOUND_FULL, 0x00000000
 500              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_2, 0x00000001
 501              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_4, 0x00000002
 502              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_8, 0x00000003
 503              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_16, 0x00000004
 504              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_32, 0x00000005
 505              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_64, 0x00000006
 506              	.set CYVAL_CPUSS_RAM_WOUND_DIV_BY_128, 0x00000007
 507              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
 508              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 509              	.set CYVAL_CPUSS_FLASH_WOUND_FULL, 0x00000000
 510              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_2, 0x00000001
 511              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_4, 0x00000002
 512              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_8, 0x00000003
 513              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_16, 0x00000004
 514              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_32, 0x00000005
 515              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_64, 0x00000006
 516              	.set CYVAL_CPUSS_FLASH_WOUND_DIV_BY_128, 0x00000007
 517              	.set CYREG_CPUSS_INTR_SELECT, 0x40000020
 518              	.set CYFLD_CPUSS_SELECT32__OFFSET, 0x00000000
 519              	.set CYFLD_CPUSS_SELECT32__SIZE, 0x00000020
 520              	.set CYDEV_HSIOM_BASE, 0x40010000
 521              	.set CYDEV_HSIOM_SIZE, 0x00001000
 522              	.set CYREG_HSIOM_PORT_SEL0, 0x40010000
 523              	.set CYFLD_HSIOM_SEL0__OFFSET, 0x00000000
 524              	.set CYFLD_HSIOM_SEL0__SIZE, 0x00000004
 525              	.set CYVAL_HSIOM_SEL0_GPIO, 0x00000000
 526              	.set CYVAL_HSIOM_SEL0_GPIO_DSI, 0x00000001
 527              	.set CYVAL_HSIOM_SEL0_DSI_DSI, 0x00000002
 528              	.set CYVAL_HSIOM_SEL0_DSI_GPIO, 0x00000003
 529              	.set CYVAL_HSIOM_SEL0_CSD_SENSE, 0x00000004
 530              	.set CYVAL_HSIOM_SEL0_CSD_SHIELD, 0x00000005
 531              	.set CYVAL_HSIOM_SEL0_AMUXA, 0x00000006
 532              	.set CYVAL_HSIOM_SEL0_AMUXB, 0x00000007
 533              	.set CYVAL_HSIOM_SEL0_ACT_0, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 534              	.set CYVAL_HSIOM_SEL0_ACT_1, 0x00000009
 535              	.set CYVAL_HSIOM_SEL0_ACT_2, 0x0000000a
 536              	.set CYVAL_HSIOM_SEL0_ACT_3, 0x0000000b
 537              	.set CYVAL_HSIOM_SEL0_LCD_COM, 0x0000000c
 538              	.set CYVAL_HSIOM_SEL0_LCD_SEG, 0x0000000d
 539              	.set CYVAL_HSIOM_SEL0_DPSLP_0, 0x0000000e
 540              	.set CYVAL_HSIOM_SEL0_DPSLP_1, 0x0000000f
 541              	.set CYVAL_HSIOM_SEL0_COMP1_INP, 0x00000000
 542              	.set CYVAL_HSIOM_SEL0_SCB0_SPI_SSEL1, 0x0000000f
 543              	.set CYFLD_HSIOM_SEL1__OFFSET, 0x00000004
 544              	.set CYFLD_HSIOM_SEL1__SIZE, 0x00000004
 545              	.set CYVAL_HSIOM_SEL1_COMP1_INN, 0x00000000
 546              	.set CYVAL_HSIOM_SEL1_SCB0_SPI_SSEL2, 0x0000000f
 547              	.set CYFLD_HSIOM_SEL2__OFFSET, 0x00000008
 548              	.set CYFLD_HSIOM_SEL2__SIZE, 0x00000004
 549              	.set CYVAL_HSIOM_SEL2_COMP2_INP, 0x00000000
 550              	.set CYVAL_HSIOM_SEL2_SCB0_SPI_SSEL3, 0x0000000f
 551              	.set CYFLD_HSIOM_SEL3__OFFSET, 0x0000000c
 552              	.set CYFLD_HSIOM_SEL3__SIZE, 0x00000004
 553              	.set CYVAL_HSIOM_SEL3_COMP2_INN, 0x00000000
 554              	.set CYFLD_HSIOM_SEL4__OFFSET, 0x00000010
 555              	.set CYFLD_HSIOM_SEL4__SIZE, 0x00000004
 556              	.set CYVAL_HSIOM_SEL4_SCB1_UART_RX, 0x00000009
 557              	.set CYVAL_HSIOM_SEL4_SCB1_I2C_SCL, 0x0000000e
 558              	.set CYVAL_HSIOM_SEL4_SCB1_SPI_MOSI, 0x0000000f
 559              	.set CYFLD_HSIOM_SEL5__OFFSET, 0x00000014
 560              	.set CYFLD_HSIOM_SEL5__SIZE, 0x00000004
 561              	.set CYVAL_HSIOM_SEL5_SCB1_UART_TX, 0x00000009
 562              	.set CYVAL_HSIOM_SEL5_SCB1_I2C_SDA, 0x0000000e
 563              	.set CYVAL_HSIOM_SEL5_SCB1_SPI_MISO, 0x0000000f
 564              	.set CYFLD_HSIOM_SEL6__OFFSET, 0x00000018
 565              	.set CYFLD_HSIOM_SEL6__SIZE, 0x00000004
 566              	.set CYVAL_HSIOM_SEL6_EXT_CLK, 0x00000008
 567              	.set CYVAL_HSIOM_SEL6_SCB1_SPI_CLK, 0x0000000f
 568              	.set CYFLD_HSIOM_SEL7__OFFSET, 0x0000001c
 569              	.set CYFLD_HSIOM_SEL7__SIZE, 0x00000004
 570              	.set CYVAL_HSIOM_SEL7_WAKEUP, 0x0000000e
 571              	.set CYVAL_HSIOM_SEL7_SCB1_SPI_SSEL0, 0x0000000f
 572              	.set CYREG_HSIOM_PORT_SEL1, 0x40010004
 573              	.set CYREG_HSIOM_PORT_SEL2, 0x40010008
 574              	.set CYREG_HSIOM_PORT_SEL3, 0x4001000c
 575              	.set CYREG_HSIOM_PORT_SEL4, 0x40010010
 576              	.set CYDEV_CLK_BASE, 0x40020000
 577              	.set CYDEV_CLK_SIZE, 0x00010000
 578              	.set CYREG_CLK_DIVIDER_A00, 0x40020000
 579              	.set CYFLD_CLK_DIVIDER_A__OFFSET, 0x00000000
 580              	.set CYFLD_CLK_DIVIDER_A__SIZE, 0x00000010
 581              	.set CYFLD_CLK_ENABLE_A__OFFSET, 0x0000001f
 582              	.set CYFLD_CLK_ENABLE_A__SIZE, 0x00000001
 583              	.set CYREG_CLK_DIVIDER_A01, 0x40020004
 584              	.set CYREG_CLK_DIVIDER_A02, 0x40020008
 585              	.set CYREG_CLK_DIVIDER_B00, 0x40020040
 586              	.set CYFLD_CLK_DIVIDER_B__OFFSET, 0x00000000
 587              	.set CYFLD_CLK_DIVIDER_B__SIZE, 0x00000010
 588              	.set CYFLD_CLK_CASCADE_A_B__OFFSET, 0x0000001e
 589              	.set CYFLD_CLK_CASCADE_A_B__SIZE, 0x00000001
 590              	.set CYFLD_CLK_ENABLE_B__OFFSET, 0x0000001f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 591              	.set CYFLD_CLK_ENABLE_B__SIZE, 0x00000001
 592              	.set CYREG_CLK_DIVIDER_B01, 0x40020044
 593              	.set CYREG_CLK_DIVIDER_B02, 0x40020048
 594              	.set CYREG_CLK_DIVIDER_C00, 0x40020080
 595              	.set CYFLD_CLK_DIVIDER_C__OFFSET, 0x00000000
 596              	.set CYFLD_CLK_DIVIDER_C__SIZE, 0x00000010
 597              	.set CYFLD_CLK_CASCADE_B_C__OFFSET, 0x0000001e
 598              	.set CYFLD_CLK_CASCADE_B_C__SIZE, 0x00000001
 599              	.set CYFLD_CLK_ENABLE_C__OFFSET, 0x0000001f
 600              	.set CYFLD_CLK_ENABLE_C__SIZE, 0x00000001
 601              	.set CYREG_CLK_DIVIDER_C01, 0x40020084
 602              	.set CYREG_CLK_DIVIDER_C02, 0x40020088
 603              	.set CYREG_CLK_DIVIDER_FRAC_A00, 0x40020100
 604              	.set CYFLD_CLK_FRAC_A__OFFSET, 0x00000010
 605              	.set CYFLD_CLK_FRAC_A__SIZE, 0x00000005
 606              	.set CYREG_CLK_DIVIDER_FRAC_B00, 0x40020140
 607              	.set CYFLD_CLK_FRAC_B__OFFSET, 0x00000010
 608              	.set CYFLD_CLK_FRAC_B__SIZE, 0x00000005
 609              	.set CYREG_CLK_DIVIDER_FRAC_C00, 0x40020180
 610              	.set CYFLD_CLK_FRAC_C__OFFSET, 0x00000010
 611              	.set CYFLD_CLK_FRAC_C__SIZE, 0x00000005
 612              	.set CYREG_CLK_SELECT00, 0x40020200
 613              	.set CYFLD_CLK_DIVIDER_N__OFFSET, 0x00000000
 614              	.set CYFLD_CLK_DIVIDER_N__SIZE, 0x00000004
 615              	.set CYFLD_CLK_DIVIDER_ABC__OFFSET, 0x00000004
 616              	.set CYFLD_CLK_DIVIDER_ABC__SIZE, 0x00000002
 617              	.set CYVAL_CLK_DIVIDER_ABC_OFF, 0x00000000
 618              	.set CYVAL_CLK_DIVIDER_ABC_A, 0x00000001
 619              	.set CYVAL_CLK_DIVIDER_ABC_B, 0x00000002
 620              	.set CYVAL_CLK_DIVIDER_ABC_C, 0x00000003
 621              	.set CYREG_CLK_SELECT01, 0x40020204
 622              	.set CYREG_CLK_SELECT02, 0x40020208
 623              	.set CYREG_CLK_SELECT03, 0x4002020c
 624              	.set CYREG_CLK_SELECT04, 0x40020210
 625              	.set CYREG_CLK_SELECT05, 0x40020214
 626              	.set CYREG_CLK_SELECT06, 0x40020218
 627              	.set CYREG_CLK_SELECT07, 0x4002021c
 628              	.set CYREG_CLK_SELECT08, 0x40020220
 629              	.set CYREG_CLK_SELECT09, 0x40020224
 630              	.set CYREG_CLK_SELECT10, 0x40020228
 631              	.set CYREG_CLK_SELECT11, 0x4002022c
 632              	.set CYREG_CLK_SELECT12, 0x40020230
 633              	.set CYREG_CLK_SELECT13, 0x40020234
 634              	.set CYREG_CLK_SELECT14, 0x40020238
 635              	.set CYREG_CLK_SELECT15, 0x4002023c
 636              	.set CYDEV_TST_BASE, 0x40030000
 637              	.set CYDEV_TST_SIZE, 0x00010000
 638              	.set CYREG_TST_CTRL, 0x40030000
 639              	.set CYFLD_TST_DAP_NO_ACCESS__OFFSET, 0x00000000
 640              	.set CYFLD_TST_DAP_NO_ACCESS__SIZE, 0x00000001
 641              	.set CYFLD_TST_DAP_NO_DEBUG__OFFSET, 0x00000001
 642              	.set CYFLD_TST_DAP_NO_DEBUG__SIZE, 0x00000001
 643              	.set CYFLD_TST_SWD_CONNECTED__OFFSET, 0x00000002
 644              	.set CYFLD_TST_SWD_CONNECTED__SIZE, 0x00000001
 645              	.set CYFLD_TST_TEST_RESET_EN_N__OFFSET, 0x00000008
 646              	.set CYFLD_TST_TEST_RESET_EN_N__SIZE, 0x00000001
 647              	.set CYFLD_TST_TEST_SET_EN_N__OFFSET, 0x00000009
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 648              	.set CYFLD_TST_TEST_SET_EN_N__SIZE, 0x00000001
 649              	.set CYFLD_TST_TEST_ICG_EN_N__OFFSET, 0x0000000a
 650              	.set CYFLD_TST_TEST_ICG_EN_N__SIZE, 0x00000001
 651              	.set CYFLD_TST_TEST_OCC0_1_EN_N__OFFSET, 0x0000000b
 652              	.set CYFLD_TST_TEST_OCC0_1_EN_N__SIZE, 0x00000001
 653              	.set CYFLD_TST_TEST_OCC0_2_EN_N__OFFSET, 0x0000000c
 654              	.set CYFLD_TST_TEST_OCC0_2_EN_N__SIZE, 0x00000001
 655              	.set CYFLD_TST_TEST_SLPISOLATE_EN__OFFSET, 0x0000000d
 656              	.set CYFLD_TST_TEST_SLPISOLATE_EN__SIZE, 0x00000001
 657              	.set CYFLD_TST_TEST_SYSISOLATE_EN__OFFSET, 0x0000000e
 658              	.set CYFLD_TST_TEST_SYSISOLATE_EN__SIZE, 0x00000001
 659              	.set CYFLD_TST_TEST_SLPRETAIN_EN__OFFSET, 0x0000000f
 660              	.set CYFLD_TST_TEST_SLPRETAIN_EN__SIZE, 0x00000001
 661              	.set CYFLD_TST_TEST_SYSRETAIN_EN__OFFSET, 0x00000010
 662              	.set CYFLD_TST_TEST_SYSRETAIN_EN__SIZE, 0x00000001
 663              	.set CYFLD_TST_TEST_SPARE1_EN__OFFSET, 0x00000011
 664              	.set CYFLD_TST_TEST_SPARE1_EN__SIZE, 0x00000001
 665              	.set CYFLD_TST_TEST_SPARE2_EN__OFFSET, 0x00000012
 666              	.set CYFLD_TST_TEST_SPARE2_EN__SIZE, 0x00000001
 667              	.set CYFLD_TST_SCAN_OCC_OBSERVE__OFFSET, 0x00000018
 668              	.set CYFLD_TST_SCAN_OCC_OBSERVE__SIZE, 0x00000001
 669              	.set CYFLD_TST_SCAN_TRF1__OFFSET, 0x00000019
 670              	.set CYFLD_TST_SCAN_TRF1__SIZE, 0x00000001
 671              	.set CYFLD_TST_SCAN_TRF__OFFSET, 0x0000001a
 672              	.set CYFLD_TST_SCAN_TRF__SIZE, 0x00000001
 673              	.set CYFLD_TST_SCAN_IDDQ__OFFSET, 0x0000001b
 674              	.set CYFLD_TST_SCAN_IDDQ__SIZE, 0x00000001
 675              	.set CYFLD_TST_SCAN_COMPRESS__OFFSET, 0x0000001c
 676              	.set CYFLD_TST_SCAN_COMPRESS__SIZE, 0x00000001
 677              	.set CYFLD_TST_SCAN_MODE__OFFSET, 0x0000001d
 678              	.set CYFLD_TST_SCAN_MODE__SIZE, 0x00000001
 679              	.set CYFLD_TST_PTM_MODE_EN__OFFSET, 0x0000001e
 680              	.set CYFLD_TST_PTM_MODE_EN__SIZE, 0x00000001
 681              	.set CYREG_TST_ADFT_CTRL, 0x40030004
 682              	.set CYFLD_TST_ENABLE__OFFSET, 0x0000001f
 683              	.set CYFLD_TST_ENABLE__SIZE, 0x00000001
 684              	.set CYREG_TST_DDFT_CTRL, 0x40030008
 685              	.set CYFLD_TST_DFT_SEL1__OFFSET, 0x00000000
 686              	.set CYFLD_TST_DFT_SEL1__SIZE, 0x00000006
 687              	.set CYVAL_TST_DFT_SEL1_VSS, 0x00000000
 688              	.set CYVAL_TST_DFT_SEL1_CLK1, 0x00000001
 689              	.set CYVAL_TST_DFT_SEL1_CLK2, 0x00000002
 690              	.set CYVAL_TST_DFT_SEL1_PWR1, 0x00000003
 691              	.set CYVAL_TST_DFT_SEL1_PWR2, 0x00000004
 692              	.set CYVAL_TST_DFT_SEL1_VMON, 0x00000005
 693              	.set CYVAL_TST_DFT_SEL1_TSS_VDDA_OK, 0x00000006
 694              	.set CYVAL_TST_DFT_SEL1_ADFT_TRIP1, 0x00000007
 695              	.set CYVAL_TST_DFT_SEL1_ADFT_TRIP2, 0x00000008
 696              	.set CYVAL_TST_DFT_SEL1_TSS1, 0x00000009
 697              	.set CYVAL_TST_DFT_SEL1_TSS2, 0x0000000a
 698              	.set CYVAL_TST_DFT_SEL1_TSS3, 0x0000000b
 699              	.set CYVAL_TST_DFT_SEL1_TSS4, 0x0000000c
 700              	.set CYVAL_TST_DFT_SEL1_I2CS_CLK_I2CS, 0x0000000d
 701              	.set CYVAL_TST_DFT_SEL1_I2CS_SDAIN_SI, 0x0000000e
 702              	.set CYFLD_TST_DFT_SEL2__OFFSET, 0x00000008
 703              	.set CYFLD_TST_DFT_SEL2__SIZE, 0x00000006
 704              	.set CYVAL_TST_DFT_SEL2_VSS, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 705              	.set CYVAL_TST_DFT_SEL2_CLK1, 0x00000001
 706              	.set CYVAL_TST_DFT_SEL2_CLK2, 0x00000002
 707              	.set CYVAL_TST_DFT_SEL2_PWR1, 0x00000003
 708              	.set CYVAL_TST_DFT_SEL2_PWR2, 0x00000004
 709              	.set CYVAL_TST_DFT_SEL2_VMON, 0x00000005
 710              	.set CYVAL_TST_DFT_SEL2_TSS_VDDA_OK, 0x00000006
 711              	.set CYVAL_TST_DFT_SEL2_ADFT_TRIP1, 0x00000007
 712              	.set CYVAL_TST_DFT_SEL2_ADFT_TRIP2, 0x00000008
 713              	.set CYVAL_TST_DFT_SEL2_TSS1, 0x00000009
 714              	.set CYVAL_TST_DFT_SEL2_TSS2, 0x0000000a
 715              	.set CYVAL_TST_DFT_SEL2_TSS3, 0x0000000b
 716              	.set CYVAL_TST_DFT_SEL2_TSS4, 0x0000000c
 717              	.set CYVAL_TST_DFT_SEL2_I2CS_CLK_I2CS, 0x0000000d
 718              	.set CYVAL_TST_DFT_SEL2_I2CS_SDAIN_SI, 0x0000000e
 719              	.set CYFLD_TST_EDGE__OFFSET, 0x0000001c
 720              	.set CYFLD_TST_EDGE__SIZE, 0x00000001
 721              	.set CYVAL_TST_EDGE_POSEDGE, 0x00000000
 722              	.set CYVAL_TST_EDGE_NEGEDGE, 0x00000001
 723              	.set CYFLD_TST_DIVIDE__OFFSET, 0x0000001d
 724              	.set CYFLD_TST_DIVIDE__SIZE, 0x00000002
 725              	.set CYVAL_TST_DIVIDE_DIRECT, 0x00000000
 726              	.set CYVAL_TST_DIVIDE_DIV_BY_2, 0x00000001
 727              	.set CYVAL_TST_DIVIDE_DIV_BY_4, 0x00000002
 728              	.set CYVAL_TST_DIVIDE_DIV_BY_8, 0x00000003
 729              	.set CYREG_TST_MODE, 0x40030014
 730              	.set CYFLD_TST_TEST_MODE__OFFSET, 0x0000001f
 731              	.set CYFLD_TST_TEST_MODE__SIZE, 0x00000001
 732              	.set CYREG_TST_TRIM_CNTR1, 0x40030018
 733              	.set CYFLD_TST_COUNTER__OFFSET, 0x00000000
 734              	.set CYFLD_TST_COUNTER__SIZE, 0x00000010
 735              	.set CYFLD_TST_COUNTER_DONE__OFFSET, 0x0000001f
 736              	.set CYFLD_TST_COUNTER_DONE__SIZE, 0x00000001
 737              	.set CYREG_TST_TRIM_CNTR2, 0x4003001c
 738              	.set CYDEV_PRT0_BASE, 0x40040000
 739              	.set CYDEV_PRT0_SIZE, 0x00000100
 740              	.set CYREG_PRT0_DR, 0x40040000
 741              	.set CYFLD_PRT_DATAREG__OFFSET, 0x00000000
 742              	.set CYFLD_PRT_DATAREG__SIZE, 0x00000008
 743              	.set CYREG_PRT0_PS, 0x40040004
 744              	.set CYFLD_PRT_PINSTATE__OFFSET, 0x00000000
 745              	.set CYFLD_PRT_PINSTATE__SIZE, 0x00000008
 746              	.set CYFLD_PRT_PINSTATE_FLT__OFFSET, 0x00000008
 747              	.set CYFLD_PRT_PINSTATE_FLT__SIZE, 0x00000001
 748              	.set CYREG_PRT0_PC, 0x40040008
 749              	.set CYFLD_PRT_DM__OFFSET, 0x00000000
 750              	.set CYFLD_PRT_DM__SIZE, 0x00000018
 751              	.set CYVAL_PRT_DM_OFF, 0x00000000
 752              	.set CYVAL_PRT_DM_INPUT, 0x00000001
 753              	.set CYVAL_PRT_DM_0_PU, 0x00000002
 754              	.set CYVAL_PRT_DM_PD_1, 0x00000003
 755              	.set CYVAL_PRT_DM_0_Z, 0x00000004
 756              	.set CYVAL_PRT_DM_Z_1, 0x00000005
 757              	.set CYVAL_PRT_DM_0_1, 0x00000006
 758              	.set CYVAL_PRT_DM_PD_PU, 0x00000007
 759              	.set CYFLD_PRT_VTRIP_SEL__OFFSET, 0x00000018
 760              	.set CYFLD_PRT_VTRIP_SEL__SIZE, 0x00000001
 761              	.set CYFLD_PRT_SLOW__OFFSET, 0x00000019
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 762              	.set CYFLD_PRT_SLOW__SIZE, 0x00000001
 763              	.set CYREG_PRT0_INTCFG, 0x4004000c
 764              	.set CYFLD_PRT_INTTYPE__OFFSET, 0x00000000
 765              	.set CYFLD_PRT_INTTYPE__SIZE, 0x00000010
 766              	.set CYVAL_PRT_INTTYPE_DISABLE, 0x00000000
 767              	.set CYVAL_PRT_INTTYPE_RISING, 0x00000001
 768              	.set CYVAL_PRT_INTTYPE_FALLING, 0x00000002
 769              	.set CYVAL_PRT_INTTYPE_BOTH, 0x00000003
 770              	.set CYFLD_PRT_INTTYPE_FLT__OFFSET, 0x00000010
 771              	.set CYFLD_PRT_INTTYPE_FLT__SIZE, 0x00000002
 772              	.set CYVAL_PRT_INTTYPE_FLT_DISABLE, 0x00000000
 773              	.set CYVAL_PRT_INTTYPE_FLT_RISING, 0x00000001
 774              	.set CYVAL_PRT_INTTYPE_FLT_FALLING, 0x00000002
 775              	.set CYVAL_PRT_INTTYPE_FLT_BOTH, 0x00000003
 776              	.set CYFLD_PRT_FLT_SELECT__OFFSET, 0x00000012
 777              	.set CYFLD_PRT_FLT_SELECT__SIZE, 0x00000003
 778              	.set CYREG_PRT0_INTSTAT, 0x40040010
 779              	.set CYFLD_PRT_INTSTAT__OFFSET, 0x00000000
 780              	.set CYFLD_PRT_INTSTAT__SIZE, 0x00000008
 781              	.set CYFLD_PRT_INTSTAT_FLT__OFFSET, 0x00000008
 782              	.set CYFLD_PRT_INTSTAT_FLT__SIZE, 0x00000001
 783              	.set CYFLD_PRT_PS__OFFSET, 0x00000010
 784              	.set CYFLD_PRT_PS__SIZE, 0x00000008
 785              	.set CYFLD_PRT_PS_FLT__OFFSET, 0x00000018
 786              	.set CYFLD_PRT_PS_FLT__SIZE, 0x00000001
 787              	.set CYREG_PRT0_PC2, 0x40040018
 788              	.set CYFLD_PRT_INP_DIS__OFFSET, 0x00000000
 789              	.set CYFLD_PRT_INP_DIS__SIZE, 0x00000008
 790              	.set CYDEV_PRT1_BASE, 0x40040100
 791              	.set CYDEV_PRT1_SIZE, 0x00000100
 792              	.set CYREG_PRT1_DR, 0x40040100
 793              	.set CYREG_PRT1_PS, 0x40040104
 794              	.set CYREG_PRT1_PC, 0x40040108
 795              	.set CYREG_PRT1_INTCFG, 0x4004010c
 796              	.set CYREG_PRT1_INTSTAT, 0x40040110
 797              	.set CYREG_PRT1_PC2, 0x40040118
 798              	.set CYDEV_PRT2_BASE, 0x40040200
 799              	.set CYDEV_PRT2_SIZE, 0x00000100
 800              	.set CYREG_PRT2_DR, 0x40040200
 801              	.set CYREG_PRT2_PS, 0x40040204
 802              	.set CYREG_PRT2_PC, 0x40040208
 803              	.set CYREG_PRT2_INTCFG, 0x4004020c
 804              	.set CYREG_PRT2_INTSTAT, 0x40040210
 805              	.set CYREG_PRT2_PC2, 0x40040218
 806              	.set CYDEV_PRT3_BASE, 0x40040300
 807              	.set CYDEV_PRT3_SIZE, 0x00000100
 808              	.set CYREG_PRT3_DR, 0x40040300
 809              	.set CYREG_PRT3_PS, 0x40040304
 810              	.set CYREG_PRT3_PC, 0x40040308
 811              	.set CYREG_PRT3_INTCFG, 0x4004030c
 812              	.set CYREG_PRT3_INTSTAT, 0x40040310
 813              	.set CYREG_PRT3_PC2, 0x40040318
 814              	.set CYDEV_PRT4_BASE, 0x40040400
 815              	.set CYDEV_PRT4_SIZE, 0x00000100
 816              	.set CYREG_PRT4_DR, 0x40040400
 817              	.set CYREG_PRT4_PS, 0x40040404
 818              	.set CYREG_PRT4_PC, 0x40040408
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 819              	.set CYREG_PRT4_INTCFG, 0x4004040c
 820              	.set CYREG_PRT4_INTSTAT, 0x40040410
 821              	.set CYREG_PRT4_PC2, 0x40040418
 822              	.set CYDEV_TCPWM_BASE, 0x40050000
 823              	.set CYDEV_TCPWM_SIZE, 0x00001000
 824              	.set CYREG_TCPWM_CTRL, 0x40050000
 825              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 826              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000008
 827              	.set CYREG_TCPWM_CMD, 0x40050008
 828              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 829              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000008
 830              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 831              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000008
 832              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 833              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000008
 834              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 835              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000008
 836              	.set CYREG_TCPWM_INTR_CAUSE, 0x4005000c
 837              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 838              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000008
 839              	.set CYDEV_TCPWM_CNT0_BASE, 0x40050100
 840              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 841              	.set CYREG_TCPWM_CNT0_CTRL, 0x40050100
 842              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 843              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 844              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 845              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 846              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 847              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 848              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 849              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 850              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 851              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 852              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 853              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 854              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 855              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 856              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 857              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 858              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 859              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 860              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 861              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 862              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 863              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 864              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 865              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 866              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 867              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 868              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 869              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 870              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
 871              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 872              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 873              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 874              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 875              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 876              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 877              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 878              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 879              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 880              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 881              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 882              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 883              	.set CYREG_TCPWM_CNT0_STATUS, 0x40050104
 884              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 885              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 886              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 887              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 888              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40050108
 889              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 890              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 891              	.set CYREG_TCPWM_CNT0_CC, 0x4005010c
 892              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 893              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 894              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40050110
 895              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40050114
 896              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 897              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 898              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40050118
 899              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40050120
 900              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 901              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 902              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 903              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 904              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 905              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 906              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 907              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 908              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 909              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 910              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40050124
 911              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 912              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 913              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 914              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 915              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 916              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 917              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 918              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 919              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 920              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 921              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 922              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 923              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 924              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 925              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 926              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 927              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
 928              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 929              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 930              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 931              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 932              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 933              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 934              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 935              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 936              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 937              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 938              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 939              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 940              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 941              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40050128
 942              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 943              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 944              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 945              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 946              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 947              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 948              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 949              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 950              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 951              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 952              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 953              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 954              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 955              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 956              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 957              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 958              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 959              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 960              	.set CYREG_TCPWM_CNT0_INTR, 0x40050130
 961              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 962              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 963              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 964              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 965              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40050134
 966              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40050138
 967              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4005013c
 968              	.set CYDEV_TCPWM_CNT1_BASE, 0x40050140
 969              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 970              	.set CYREG_TCPWM_CNT1_CTRL, 0x40050140
 971              	.set CYREG_TCPWM_CNT1_STATUS, 0x40050144
 972              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40050148
 973              	.set CYREG_TCPWM_CNT1_CC, 0x4005014c
 974              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40050150
 975              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40050154
 976              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40050158
 977              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40050160
 978              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40050164
 979              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40050168
 980              	.set CYREG_TCPWM_CNT1_INTR, 0x40050170
 981              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40050174
 982              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40050178
 983              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4005017c
 984              	.set CYDEV_TCPWM_CNT2_BASE, 0x40050180
 985              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 986              	.set CYREG_TCPWM_CNT2_CTRL, 0x40050180
 987              	.set CYREG_TCPWM_CNT2_STATUS, 0x40050184
 988              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40050188
 989              	.set CYREG_TCPWM_CNT2_CC, 0x4005018c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 990              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40050190
 991              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40050194
 992              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40050198
 993              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400501a0
 994              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400501a4
 995              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400501a8
 996              	.set CYREG_TCPWM_CNT2_INTR, 0x400501b0
 997              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x400501b4
 998              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400501b8
 999              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400501bc
 1000              	.set CYDEV_TCPWM_CNT3_BASE, 0x400501c0
 1001              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 1002              	.set CYREG_TCPWM_CNT3_CTRL, 0x400501c0
 1003              	.set CYREG_TCPWM_CNT3_STATUS, 0x400501c4
 1004              	.set CYREG_TCPWM_CNT3_COUNTER, 0x400501c8
 1005              	.set CYREG_TCPWM_CNT3_CC, 0x400501cc
 1006              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400501d0
 1007              	.set CYREG_TCPWM_CNT3_PERIOD, 0x400501d4
 1008              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400501d8
 1009              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400501e0
 1010              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400501e4
 1011              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400501e8
 1012              	.set CYREG_TCPWM_CNT3_INTR, 0x400501f0
 1013              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x400501f4
 1014              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400501f8
 1015              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400501fc
 1016              	.set CYDEV_SCB0_BASE, 0x40060000
 1017              	.set CYDEV_SCB0_SIZE, 0x00010000
 1018              	.set CYREG_SCB0_CTRL, 0x40060000
 1019              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 1020              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 1021              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 1022              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 1023              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 1024              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 1025              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 1026              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 1027              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 1028              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 1029              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 1030              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 1031              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 1032              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 1033              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 1034              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 1035              	.set CYVAL_SCB_MODE_UART, 0x00000002
 1036              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 1037              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 1038              	.set CYREG_SCB0_STATUS, 0x40060004
 1039              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 1040              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 1041              	.set CYREG_SCB0_SPI_CTRL, 0x40060020
 1042              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 1043              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 1044              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 1045              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 1046              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1047              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 1048              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 1049              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 1050              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 1051              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 1052              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 1053              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 1054              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 1055              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 1056              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 1057              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 1058              	.set CYREG_SCB0_SPI_STATUS, 0x40060024
 1059              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 1060              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 1061              	.set CYFLD_SCB_EZ_ADDR__OFFSET, 0x00000008
 1062              	.set CYFLD_SCB_EZ_ADDR__SIZE, 0x00000008
 1063              	.set CYREG_SCB0_UART_CTRL, 0x40060040
 1064              	.set CYREG_SCB0_UART_TX_CTRL, 0x40060044
 1065              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 1066              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 1067              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 1068              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 1069              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 1070              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 1071              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 1072              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 1073              	.set CYREG_SCB0_UART_RX_CTRL, 0x40060048
 1074              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 1075              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 1076              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 1077              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 1078              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 1079              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 1080              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 1081              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 1082              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 1083              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 1084              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 1085              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 1086              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 1087              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 1088              	.set CYREG_SCB0_UART_RX_STATUS, 0x4006004c
 1089              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 1090              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 1091              	.set CYREG_SCB0_I2C_CTRL, 0x40060060
 1092              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 1093              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 1094              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 1095              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 1096              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 1097              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 1098              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 1099              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1100              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 1101              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 1102              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 1103              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1104              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 1105              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 1106              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 1107              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 1108              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 1109              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 1110              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 1111              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 1112              	.set CYREG_SCB0_I2C_STATUS, 0x40060064
 1113              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 1114              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 1115              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 1116              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 1117              	.set CYREG_SCB0_I2C_M_CMD, 0x40060068
 1118              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 1119              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 1120              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 1121              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 1122              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 1123              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 1124              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 1125              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 1126              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 1127              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 1128              	.set CYREG_SCB0_I2C_S_CMD, 0x4006006c
 1129              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 1130              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 1131              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 1132              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 1133              	.set CYREG_SCB0_I2C_CFG, 0x40060070
 1134              	.set CYFLD_SCB_SDA_FILT_HYS__OFFSET, 0x00000000
 1135              	.set CYFLD_SCB_SDA_FILT_HYS__SIZE, 0x00000002
 1136              	.set CYFLD_SCB_SDA_FILT_TRIM__OFFSET, 0x00000002
 1137              	.set CYFLD_SCB_SDA_FILT_TRIM__SIZE, 0x00000002
 1138              	.set CYFLD_SCB_SCL_FILT_HYS__OFFSET, 0x00000004
 1139              	.set CYFLD_SCB_SCL_FILT_HYS__SIZE, 0x00000002
 1140              	.set CYFLD_SCB_SCL_FILT_TRIM__OFFSET, 0x00000006
 1141              	.set CYFLD_SCB_SCL_FILT_TRIM__SIZE, 0x00000002
 1142              	.set CYFLD_SCB_SDA_FILT_OUT_HYS__OFFSET, 0x00000008
 1143              	.set CYFLD_SCB_SDA_FILT_OUT_HYS__SIZE, 0x00000002
 1144              	.set CYFLD_SCB_SDA_FILT_OUT_TRIM__OFFSET, 0x0000000a
 1145              	.set CYFLD_SCB_SDA_FILT_OUT_TRIM__SIZE, 0x00000002
 1146              	.set CYFLD_SCB_SDA_FILT_HS__OFFSET, 0x00000010
 1147              	.set CYFLD_SCB_SDA_FILT_HS__SIZE, 0x00000001
 1148              	.set CYFLD_SCB_SDA_FILT_ENABLED__OFFSET, 0x00000011
 1149              	.set CYFLD_SCB_SDA_FILT_ENABLED__SIZE, 0x00000001
 1150              	.set CYFLD_SCB_SCL_FILT_HS__OFFSET, 0x00000018
 1151              	.set CYFLD_SCB_SCL_FILT_HS__SIZE, 0x00000001
 1152              	.set CYFLD_SCB_SCL_FILT_ENABLED__OFFSET, 0x00000019
 1153              	.set CYFLD_SCB_SCL_FILT_ENABLED__SIZE, 0x00000001
 1154              	.set CYFLD_SCB_SDA_FILT_OUT_HS__OFFSET, 0x0000001a
 1155              	.set CYFLD_SCB_SDA_FILT_OUT_HS__SIZE, 0x00000001
 1156              	.set CYFLD_SCB_SDA_FILT_OUT_ENABLED__OFFSET, 0x0000001b
 1157              	.set CYFLD_SCB_SDA_FILT_OUT_ENABLED__SIZE, 0x00000001
 1158              	.set CYREG_SCB0_BIST_CONTROL, 0x40060100
 1159              	.set CYFLD_SCB_RAM_ADDR__OFFSET, 0x00000000
 1160              	.set CYFLD_SCB_RAM_ADDR__SIZE, 0x00000005
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1161              	.set CYFLD_SCB_RAM_OP1__OFFSET, 0x00000010
 1162              	.set CYFLD_SCB_RAM_OP1__SIZE, 0x00000002
 1163              	.set CYFLD_SCB_RAM_OP2__OFFSET, 0x00000012
 1164              	.set CYFLD_SCB_RAM_OP2__SIZE, 0x00000002
 1165              	.set CYFLD_SCB_RAM_OP3__OFFSET, 0x00000014
 1166              	.set CYFLD_SCB_RAM_OP3__SIZE, 0x00000002
 1167              	.set CYFLD_SCB_RAM_OP4__OFFSET, 0x00000016
 1168              	.set CYFLD_SCB_RAM_OP4__SIZE, 0x00000002
 1169              	.set CYFLD_SCB_RAM_OPCNT__OFFSET, 0x00000018
 1170              	.set CYFLD_SCB_RAM_OPCNT__SIZE, 0x00000002
 1171              	.set CYFLD_SCB_RAM_PREADR__OFFSET, 0x0000001a
 1172              	.set CYFLD_SCB_RAM_PREADR__SIZE, 0x00000001
 1173              	.set CYFLD_SCB_RAM_WORD__OFFSET, 0x0000001b
 1174              	.set CYFLD_SCB_RAM_WORD__SIZE, 0x00000001
 1175              	.set CYFLD_SCB_RAM_FAIL__OFFSET, 0x0000001c
 1176              	.set CYFLD_SCB_RAM_FAIL__SIZE, 0x00000001
 1177              	.set CYFLD_SCB_RAM_GO__OFFSET, 0x0000001d
 1178              	.set CYFLD_SCB_RAM_GO__SIZE, 0x00000001
 1179              	.set CYREG_SCB0_BIST_DATA, 0x40060104
 1180              	.set CYFLD_SCB_RAM_DATA__OFFSET, 0x00000000
 1181              	.set CYFLD_SCB_RAM_DATA__SIZE, 0x00000010
 1182              	.set CYREG_SCB0_TX_CTRL, 0x40060200
 1183              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 1184              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 1185              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 1186              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 1187              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40060204
 1188              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 1189              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000003
 1190              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 1191              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 1192              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 1193              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 1194              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40060208
 1195              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 1196              	.set CYFLD_SCB_USED__SIZE, 0x00000004
 1197              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 1198              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 1199              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 1200              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000003
 1201              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 1202              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000003
 1203              	.set CYREG_SCB0_TX_FIFO_WR, 0x40060240
 1204              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 1205              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 1206              	.set CYREG_SCB0_RX_CTRL, 0x40060300
 1207              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 1208              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 1209              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40060304
 1210              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40060308
 1211              	.set CYREG_SCB0_RX_MATCH, 0x40060310
 1212              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 1213              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 1214              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 1215              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 1216              	.set CYREG_SCB0_RX_FIFO_RD, 0x40060340
 1217              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40060344
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1218              	.set CYREG_SCB0_EZ_DATA00, 0x40060400
 1219              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 1220              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 1221              	.set CYREG_SCB0_EZ_DATA01, 0x40060404
 1222              	.set CYREG_SCB0_EZ_DATA02, 0x40060408
 1223              	.set CYREG_SCB0_EZ_DATA03, 0x4006040c
 1224              	.set CYREG_SCB0_EZ_DATA04, 0x40060410
 1225              	.set CYREG_SCB0_EZ_DATA05, 0x40060414
 1226              	.set CYREG_SCB0_EZ_DATA06, 0x40060418
 1227              	.set CYREG_SCB0_EZ_DATA07, 0x4006041c
 1228              	.set CYREG_SCB0_EZ_DATA08, 0x40060420
 1229              	.set CYREG_SCB0_EZ_DATA09, 0x40060424
 1230              	.set CYREG_SCB0_EZ_DATA10, 0x40060428
 1231              	.set CYREG_SCB0_EZ_DATA11, 0x4006042c
 1232              	.set CYREG_SCB0_EZ_DATA12, 0x40060430
 1233              	.set CYREG_SCB0_EZ_DATA13, 0x40060434
 1234              	.set CYREG_SCB0_EZ_DATA14, 0x40060438
 1235              	.set CYREG_SCB0_EZ_DATA15, 0x4006043c
 1236              	.set CYREG_SCB0_EZ_DATA16, 0x40060440
 1237              	.set CYREG_SCB0_EZ_DATA17, 0x40060444
 1238              	.set CYREG_SCB0_EZ_DATA18, 0x40060448
 1239              	.set CYREG_SCB0_EZ_DATA19, 0x4006044c
 1240              	.set CYREG_SCB0_EZ_DATA20, 0x40060450
 1241              	.set CYREG_SCB0_EZ_DATA21, 0x40060454
 1242              	.set CYREG_SCB0_EZ_DATA22, 0x40060458
 1243              	.set CYREG_SCB0_EZ_DATA23, 0x4006045c
 1244              	.set CYREG_SCB0_EZ_DATA24, 0x40060460
 1245              	.set CYREG_SCB0_EZ_DATA25, 0x40060464
 1246              	.set CYREG_SCB0_EZ_DATA26, 0x40060468
 1247              	.set CYREG_SCB0_EZ_DATA27, 0x4006046c
 1248              	.set CYREG_SCB0_EZ_DATA28, 0x40060470
 1249              	.set CYREG_SCB0_EZ_DATA29, 0x40060474
 1250              	.set CYREG_SCB0_EZ_DATA30, 0x40060478
 1251              	.set CYREG_SCB0_EZ_DATA31, 0x4006047c
 1252              	.set CYREG_SCB0_INTR_CAUSE, 0x40060e00
 1253              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 1254              	.set CYFLD_SCB_M__SIZE, 0x00000001
 1255              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 1256              	.set CYFLD_SCB_S__SIZE, 0x00000001
 1257              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 1258              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 1259              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 1260              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 1261              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 1262              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 1263              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 1264              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 1265              	.set CYREG_SCB0_INTR_I2C_EC, 0x40060e80
 1266              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 1267              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 1268              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 1269              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 1270              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 1271              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 1272              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40060e88
 1273              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40060e8c
 1274              	.set CYREG_SCB0_INTR_SPI_EC, 0x40060ec0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1275              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40060ec8
 1276              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40060ecc
 1277              	.set CYREG_SCB0_INTR_M, 0x40060f00
 1278              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 1279              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 1280              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 1281              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 1282              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 1283              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 1284              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 1285              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 1286              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 1287              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 1288              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
 1289              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 1290              	.set CYREG_SCB0_INTR_M_SET, 0x40060f04
 1291              	.set CYREG_SCB0_INTR_M_MASK, 0x40060f08
 1292              	.set CYREG_SCB0_INTR_M_MASKED, 0x40060f0c
 1293              	.set CYREG_SCB0_INTR_S, 0x40060f40
 1294              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 1295              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 1296              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 1297              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 1298              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 1299              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 1300              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 1301              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 1302              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 1303              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 1304              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 1305              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 1306              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 1307              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 1308              	.set CYREG_SCB0_INTR_S_SET, 0x40060f44
 1309              	.set CYREG_SCB0_INTR_S_MASK, 0x40060f48
 1310              	.set CYREG_SCB0_INTR_S_MASKED, 0x40060f4c
 1311              	.set CYREG_SCB0_INTR_TX, 0x40060f80
 1312              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 1313              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 1314              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 1315              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 1316              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 1317              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 1318              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 1319              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 1320              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 1321              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 1322              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 1323              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 1324              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 1325              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 1326              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 1327              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 1328              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 1329              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 1330              	.set CYREG_SCB0_INTR_TX_SET, 0x40060f84
 1331              	.set CYREG_SCB0_INTR_TX_MASK, 0x40060f88
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1332              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40060f8c
 1333              	.set CYREG_SCB0_INTR_RX, 0x40060fc0
 1334              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 1335              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 1336              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 1337              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 1338              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 1339              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 1340              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 1341              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 1342              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 1343              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 1344              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 1345              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
 1346              	.set CYREG_SCB0_INTR_RX_SET, 0x40060fc4
 1347              	.set CYREG_SCB0_INTR_RX_MASK, 0x40060fc8
 1348              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40060fcc
 1349              	.set CYDEV_SCB1_BASE, 0x40070000
 1350              	.set CYDEV_SCB1_SIZE, 0x00010000
 1351              	.set CYREG_SCB1_CTRL, 0x40070000
 1352              	.set CYREG_SCB1_STATUS, 0x40070004
 1353              	.set CYREG_SCB1_SPI_CTRL, 0x40070020
 1354              	.set CYREG_SCB1_SPI_STATUS, 0x40070024
 1355              	.set CYREG_SCB1_UART_CTRL, 0x40070040
 1356              	.set CYREG_SCB1_UART_TX_CTRL, 0x40070044
 1357              	.set CYREG_SCB1_UART_RX_CTRL, 0x40070048
 1358              	.set CYREG_SCB1_UART_RX_STATUS, 0x4007004c
 1359              	.set CYREG_SCB1_I2C_CTRL, 0x40070060
 1360              	.set CYREG_SCB1_I2C_STATUS, 0x40070064
 1361              	.set CYREG_SCB1_I2C_M_CMD, 0x40070068
 1362              	.set CYREG_SCB1_I2C_S_CMD, 0x4007006c
 1363              	.set CYREG_SCB1_I2C_CFG, 0x40070070
 1364              	.set CYREG_SCB1_BIST_CONTROL, 0x40070100
 1365              	.set CYREG_SCB1_BIST_DATA, 0x40070104
 1366              	.set CYREG_SCB1_TX_CTRL, 0x40070200
 1367              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40070204
 1368              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40070208
 1369              	.set CYREG_SCB1_TX_FIFO_WR, 0x40070240
 1370              	.set CYREG_SCB1_RX_CTRL, 0x40070300
 1371              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40070304
 1372              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40070308
 1373              	.set CYREG_SCB1_RX_MATCH, 0x40070310
 1374              	.set CYREG_SCB1_RX_FIFO_RD, 0x40070340
 1375              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40070344
 1376              	.set CYREG_SCB1_EZ_DATA00, 0x40070400
 1377              	.set CYREG_SCB1_EZ_DATA01, 0x40070404
 1378              	.set CYREG_SCB1_EZ_DATA02, 0x40070408
 1379              	.set CYREG_SCB1_EZ_DATA03, 0x4007040c
 1380              	.set CYREG_SCB1_EZ_DATA04, 0x40070410
 1381              	.set CYREG_SCB1_EZ_DATA05, 0x40070414
 1382              	.set CYREG_SCB1_EZ_DATA06, 0x40070418
 1383              	.set CYREG_SCB1_EZ_DATA07, 0x4007041c
 1384              	.set CYREG_SCB1_EZ_DATA08, 0x40070420
 1385              	.set CYREG_SCB1_EZ_DATA09, 0x40070424
 1386              	.set CYREG_SCB1_EZ_DATA10, 0x40070428
 1387              	.set CYREG_SCB1_EZ_DATA11, 0x4007042c
 1388              	.set CYREG_SCB1_EZ_DATA12, 0x40070430
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1389              	.set CYREG_SCB1_EZ_DATA13, 0x40070434
 1390              	.set CYREG_SCB1_EZ_DATA14, 0x40070438
 1391              	.set CYREG_SCB1_EZ_DATA15, 0x4007043c
 1392              	.set CYREG_SCB1_EZ_DATA16, 0x40070440
 1393              	.set CYREG_SCB1_EZ_DATA17, 0x40070444
 1394              	.set CYREG_SCB1_EZ_DATA18, 0x40070448
 1395              	.set CYREG_SCB1_EZ_DATA19, 0x4007044c
 1396              	.set CYREG_SCB1_EZ_DATA20, 0x40070450
 1397              	.set CYREG_SCB1_EZ_DATA21, 0x40070454
 1398              	.set CYREG_SCB1_EZ_DATA22, 0x40070458
 1399              	.set CYREG_SCB1_EZ_DATA23, 0x4007045c
 1400              	.set CYREG_SCB1_EZ_DATA24, 0x40070460
 1401              	.set CYREG_SCB1_EZ_DATA25, 0x40070464
 1402              	.set CYREG_SCB1_EZ_DATA26, 0x40070468
 1403              	.set CYREG_SCB1_EZ_DATA27, 0x4007046c
 1404              	.set CYREG_SCB1_EZ_DATA28, 0x40070470
 1405              	.set CYREG_SCB1_EZ_DATA29, 0x40070474
 1406              	.set CYREG_SCB1_EZ_DATA30, 0x40070478
 1407              	.set CYREG_SCB1_EZ_DATA31, 0x4007047c
 1408              	.set CYREG_SCB1_INTR_CAUSE, 0x40070e00
 1409              	.set CYREG_SCB1_INTR_I2C_EC, 0x40070e80
 1410              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40070e88
 1411              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40070e8c
 1412              	.set CYREG_SCB1_INTR_SPI_EC, 0x40070ec0
 1413              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40070ec8
 1414              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40070ecc
 1415              	.set CYREG_SCB1_INTR_M, 0x40070f00
 1416              	.set CYREG_SCB1_INTR_M_SET, 0x40070f04
 1417              	.set CYREG_SCB1_INTR_M_MASK, 0x40070f08
 1418              	.set CYREG_SCB1_INTR_M_MASKED, 0x40070f0c
 1419              	.set CYREG_SCB1_INTR_S, 0x40070f40
 1420              	.set CYREG_SCB1_INTR_S_SET, 0x40070f44
 1421              	.set CYREG_SCB1_INTR_S_MASK, 0x40070f48
 1422              	.set CYREG_SCB1_INTR_S_MASKED, 0x40070f4c
 1423              	.set CYREG_SCB1_INTR_TX, 0x40070f80
 1424              	.set CYREG_SCB1_INTR_TX_SET, 0x40070f84
 1425              	.set CYREG_SCB1_INTR_TX_MASK, 0x40070f88
 1426              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40070f8c
 1427              	.set CYREG_SCB1_INTR_RX, 0x40070fc0
 1428              	.set CYREG_SCB1_INTR_RX_SET, 0x40070fc4
 1429              	.set CYREG_SCB1_INTR_RX_MASK, 0x40070fc8
 1430              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40070fcc
 1431              	.set CYDEV_CSD_BASE, 0x40080000
 1432              	.set CYDEV_CSD_SIZE, 0x00010000
 1433              	.set CYREG_CSD_ID, 0x40080000
 1434              	.set CYFLD_CSD_ID__OFFSET, 0x00000000
 1435              	.set CYFLD_CSD_ID__SIZE, 0x00000010
 1436              	.set CYFLD_CSD_REVISION__OFFSET, 0x00000010
 1437              	.set CYFLD_CSD_REVISION__SIZE, 0x00000010
 1438              	.set CYREG_CSD_CONFIG, 0x40080004
 1439              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000000
 1440              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 1441              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x00000001
 1442              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 1443              	.set CYFLD_CSD_PRS_CLEAR__OFFSET, 0x00000005
 1444              	.set CYFLD_CSD_PRS_CLEAR__SIZE, 0x00000001
 1445              	.set CYFLD_CSD_PRS_SELECT__OFFSET, 0x00000006
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1446              	.set CYFLD_CSD_PRS_SELECT__SIZE, 0x00000001
 1447              	.set CYVAL_CSD_PRS_SELECT_DIV2, 0x00000000
 1448              	.set CYVAL_CSD_PRS_SELECT_PRS, 0x00000001
 1449              	.set CYFLD_CSD_PRS_12_8__OFFSET, 0x00000007
 1450              	.set CYFLD_CSD_PRS_12_8__SIZE, 0x00000001
 1451              	.set CYVAL_CSD_PRS_12_8_8B, 0x00000000
 1452              	.set CYVAL_CSD_PRS_12_8_12B, 0x00000001
 1453              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x00000008
 1454              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 1455              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000009
 1456              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 1457              	.set CYFLD_CSD_SENSE_COMP_BW__OFFSET, 0x0000000b
 1458              	.set CYFLD_CSD_SENSE_COMP_BW__SIZE, 0x00000001
 1459              	.set CYVAL_CSD_SENSE_COMP_BW_LOW, 0x00000000
 1460              	.set CYVAL_CSD_SENSE_COMP_BW_HIGH, 0x00000001
 1461              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 1462              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 1463              	.set CYFLD_CSD_REFBUF_EN__OFFSET, 0x0000000d
 1464              	.set CYFLD_CSD_REFBUF_EN__SIZE, 0x00000001
 1465              	.set CYFLD_CSD_COMP_MODE__OFFSET, 0x0000000e
 1466              	.set CYFLD_CSD_COMP_MODE__SIZE, 0x00000001
 1467              	.set CYVAL_CSD_COMP_MODE_CHARGE_BUF, 0x00000000
 1468              	.set CYVAL_CSD_COMP_MODE_CHARGE_IO, 0x00000001
 1469              	.set CYFLD_CSD_COMP_PIN__OFFSET, 0x0000000f
 1470              	.set CYFLD_CSD_COMP_PIN__SIZE, 0x00000001
 1471              	.set CYVAL_CSD_COMP_PIN_CHANNEL1, 0x00000000
 1472              	.set CYVAL_CSD_COMP_PIN_CHANNEL2, 0x00000001
 1473              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000010
 1474              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000001
 1475              	.set CYVAL_CSD_POLARITY_VSSIO, 0x00000000
 1476              	.set CYVAL_CSD_POLARITY_VDDIO, 0x00000001
 1477              	.set CYFLD_CSD_POLARITY2__OFFSET, 0x00000011
 1478              	.set CYFLD_CSD_POLARITY2__SIZE, 0x00000001
 1479              	.set CYVAL_CSD_POLARITY2_VSSIO, 0x00000000
 1480              	.set CYVAL_CSD_POLARITY2_VDDIO, 0x00000001
 1481              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 1482              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 1483              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 1484              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 1485              	.set CYFLD_CSD_SENSE_COMP_EN__OFFSET, 0x00000013
 1486              	.set CYFLD_CSD_SENSE_COMP_EN__SIZE, 0x00000001
 1487              	.set CYFLD_CSD_REBUF_OUTSEL__OFFSET, 0x00000015
 1488              	.set CYFLD_CSD_REBUF_OUTSEL__SIZE, 0x00000001
 1489              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXA, 0x00000000
 1490              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXB, 0x00000001
 1491              	.set CYFLD_CSD_SENSE_INSEL__OFFSET, 0x00000016
 1492              	.set CYFLD_CSD_SENSE_INSEL__SIZE, 0x00000001
 1493              	.set CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1, 0x00000000
 1494              	.set CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA, 0x00000001
 1495              	.set CYFLD_CSD_REFBUF_DRV__OFFSET, 0x00000017
 1496              	.set CYFLD_CSD_REFBUF_DRV__SIZE, 0x00000002
 1497              	.set CYVAL_CSD_REFBUF_DRV_OFF, 0x00000000
 1498              	.set CYVAL_CSD_REFBUF_DRV_DRV_1, 0x00000001
 1499              	.set CYVAL_CSD_REFBUF_DRV_DRV_2, 0x00000002
 1500              	.set CYVAL_CSD_REFBUF_DRV_DRV_3, 0x00000003
 1501              	.set CYFLD_CSD_DDFTSEL__OFFSET, 0x0000001a
 1502              	.set CYFLD_CSD_DDFTSEL__SIZE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1503              	.set CYVAL_CSD_DDFTSEL_NORMAL, 0x00000000
 1504              	.set CYVAL_CSD_DDFTSEL_CSD_SENSE, 0x00000001
 1505              	.set CYVAL_CSD_DDFTSEL_CSD_SHIELD, 0x00000002
 1506              	.set CYVAL_CSD_DDFTSEL_CLK_SAMPLE, 0x00000003
 1507              	.set CYVAL_CSD_DDFTSEL_COMP_OUT, 0x00000004
 1508              	.set CYFLD_CSD_ADFTEN__OFFSET, 0x0000001d
 1509              	.set CYFLD_CSD_ADFTEN__SIZE, 0x00000001
 1510              	.set CYFLD_CSD_DDFTCOMP__OFFSET, 0x0000001e
 1511              	.set CYFLD_CSD_DDFTCOMP__SIZE, 0x00000001
 1512              	.set CYVAL_CSD_DDFTCOMP_REFBUFCOMP, 0x00000000
 1513              	.set CYVAL_CSD_DDFTCOMP_SENSECOMP, 0x00000001
 1514              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 1515              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 1516              	.set CYREG_CSD_IDAC, 0x40080008
 1517              	.set CYFLD_CSD_IDAC1__OFFSET, 0x00000000
 1518              	.set CYFLD_CSD_IDAC1__SIZE, 0x00000008
 1519              	.set CYFLD_CSD_IDAC1_MODE__OFFSET, 0x00000008
 1520              	.set CYFLD_CSD_IDAC1_MODE__SIZE, 0x00000002
 1521              	.set CYVAL_CSD_IDAC1_MODE_OFF, 0x00000000
 1522              	.set CYVAL_CSD_IDAC1_MODE_FIXED, 0x00000001
 1523              	.set CYVAL_CSD_IDAC1_MODE_VARIABLE, 0x00000002
 1524              	.set CYVAL_CSD_IDAC1_MODE_DSI, 0x00000003
 1525              	.set CYFLD_CSD_IDAC1_RANGE__OFFSET, 0x0000000a
 1526              	.set CYFLD_CSD_IDAC1_RANGE__SIZE, 0x00000001
 1527              	.set CYVAL_CSD_IDAC1_RANGE_4X, 0x00000000
 1528              	.set CYVAL_CSD_IDAC1_RANGE_8X, 0x00000001
 1529              	.set CYFLD_CSD_IDAC2__OFFSET, 0x00000010
 1530              	.set CYFLD_CSD_IDAC2__SIZE, 0x00000007
 1531              	.set CYFLD_CSD_IDAC2_MODE__OFFSET, 0x00000018
 1532              	.set CYFLD_CSD_IDAC2_MODE__SIZE, 0x00000002
 1533              	.set CYVAL_CSD_IDAC2_MODE_OFF, 0x00000000
 1534              	.set CYVAL_CSD_IDAC2_MODE_FIXED, 0x00000001
 1535              	.set CYVAL_CSD_IDAC2_MODE_VARIABLE, 0x00000002
 1536              	.set CYVAL_CSD_IDAC2_MODE_DSI, 0x00000003
 1537              	.set CYFLD_CSD_IDAC2_RANGE__OFFSET, 0x0000001a
 1538              	.set CYFLD_CSD_IDAC2_RANGE__SIZE, 0x00000001
 1539              	.set CYVAL_CSD_IDAC2_RANGE_4X, 0x00000000
 1540              	.set CYVAL_CSD_IDAC2_RANGE_8X, 0x00000001
 1541              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001e
 1542              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 1543              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 1544              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 1545              	.set CYREG_CSD_COUNTER, 0x4008000c
 1546              	.set CYFLD_CSD_COUNTER__OFFSET, 0x00000000
 1547              	.set CYFLD_CSD_COUNTER__SIZE, 0x00000010
 1548              	.set CYFLD_CSD_PERIOD__OFFSET, 0x00000010
 1549              	.set CYFLD_CSD_PERIOD__SIZE, 0x00000010
 1550              	.set CYREG_CSD_STATUS, 0x40080010
 1551              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 1552              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 1553              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 1554              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 1555              	.set CYFLD_CSD_COMP_OUT__OFFSET, 0x00000002
 1556              	.set CYFLD_CSD_COMP_OUT__SIZE, 0x00000001
 1557              	.set CYVAL_CSD_COMP_OUT_C_LT_VREF, 0x00000000
 1558              	.set CYVAL_CSD_COMP_OUT_C_GT_VREF, 0x00000001
 1559              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1560              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 1561              	.set CYREG_CSD_INTR, 0x40080014
 1562              	.set CYFLD_CSD_CSD__OFFSET, 0x00000000
 1563              	.set CYFLD_CSD_CSD__SIZE, 0x00000001
 1564              	.set CYREG_CSD_INTR_SET, 0x40080018
 1565              	.set CYREG_CSD_TRIM1, 0x4008ff00
 1566              	.set CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET, 0x00000000
 1567              	.set CYFLD_CSD_IDAC1_SRC_TRIM__SIZE, 0x00000004
 1568              	.set CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET, 0x00000004
 1569              	.set CYFLD_CSD_IDAC2_SRC_TRIM__SIZE, 0x00000004
 1570              	.set CYREG_CSD_TRIM2, 0x4008ff04
 1571              	.set CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET, 0x00000000
 1572              	.set CYFLD_CSD_IDAC1_SNK_TRIM__SIZE, 0x00000004
 1573              	.set CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET, 0x00000004
 1574              	.set CYFLD_CSD_IDAC2_SNK_TRIM__SIZE, 0x00000004
 1575              	.set CYDEV_LCD_BASE, 0x40090000
 1576              	.set CYDEV_LCD_SIZE, 0x00010000
 1577              	.set CYREG_LCD_ID, 0x40090000
 1578              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 1579              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 1580              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 1581              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 1582              	.set CYREG_LCD_DIVIDER, 0x40090004
 1583              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 1584              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 1585              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 1586              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 1587              	.set CYREG_LCD_CONTROL, 0x40090008
 1588              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 1589              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 1590              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 1591              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 1592              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 1593              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 1594              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 1595              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 1596              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 1597              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 1598              	.set CYVAL_LCD_TYPE_A, 0x00000000
 1599              	.set CYVAL_LCD_TYPE_B, 0x00000001
 1600              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 1601              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
 1602              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 1603              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 1604              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 1605              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 1606              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 1607              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 1608              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 1609              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 1610              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 1611              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 1612              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 1613              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 1614              	.set CYREG_LCD_DATA00, 0x40090100
 1615              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 1616              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1617              	.set CYREG_LCD_DATA01, 0x40090104
 1618              	.set CYREG_LCD_DATA02, 0x40090108
 1619              	.set CYREG_LCD_DATA03, 0x4009010c
 1620              	.set CYREG_LCD_DATA04, 0x40090110
 1621              	.set CYDEV_LPCOMP_BASE, 0x400a0000
 1622              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 1623              	.set CYREG_LPCOMP_ID, 0x400a0000
 1624              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 1625              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 1626              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 1627              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 1628              	.set CYREG_LPCOMP_CONFIG, 0x400a0004
 1629              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 1630              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 1631              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 1632              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 1633              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 1634              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 1635              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 1636              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 1637              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 1638              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 1639              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 1640              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 1641              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 1642              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 1643              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 1644              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 1645              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 1646              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 1647              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
 1648              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 1649              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 1650              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 1651              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 1652              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 1653              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 1654              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 1655              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 1656              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 1657              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 1658              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 1659              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 1660              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 1661              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 1662              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 1663              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 1664              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 1665              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 1666              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 1667              	.set CYREG_LPCOMP_DFT, 0x400a0008
 1668              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 1669              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 1670              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 1671              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 1672              	.set CYREG_LPCOMP_INTR, 0x400a000c
 1673              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1674              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 1675              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 1676              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 1677              	.set CYREG_LPCOMP_INTR_SET, 0x400a0010
 1678              	.set CYREG_LPCOMP_TRIM1, 0x400aff00
 1679              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 1680              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 1681              	.set CYREG_LPCOMP_TRIM2, 0x400aff04
 1682              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 1683              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 1684              	.set CYREG_LPCOMP_TRIM3, 0x400aff08
 1685              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 1686              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
 1687              	.set CYREG_LPCOMP_TRIM4, 0x400aff0c
 1688              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 1689              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 1690              	.set CYREG_PWR_CONTROL, 0x400b0000
 1691              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 1692              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 1693              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 1694              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 1695              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 1696              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 1697              	.set CYVAL__POWER_MODE_HIBERNATE, 0x00000004
 1698              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 1699              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 1700              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 1701              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
 1702              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 1703              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 1704              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 1705              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 1706              	.set CYFLD__HVMON_ENABLE__OFFSET, 0x00000018
 1707              	.set CYFLD__HVMON_ENABLE__SIZE, 0x00000001
 1708              	.set CYFLD__HVMON_RELOAD__OFFSET, 0x00000019
 1709              	.set CYFLD__HVMON_RELOAD__SIZE, 0x00000001
 1710              	.set CYFLD__FIMO_DISABLE__OFFSET, 0x0000001b
 1711              	.set CYFLD__FIMO_DISABLE__SIZE, 0x00000001
 1712              	.set CYFLD__HIBERNATE_DISABLE__OFFSET, 0x0000001c
 1713              	.set CYFLD__HIBERNATE_DISABLE__SIZE, 0x00000001
 1714              	.set CYFLD__LFCLK_SHORT__OFFSET, 0x0000001d
 1715              	.set CYFLD__LFCLK_SHORT__SIZE, 0x00000001
 1716              	.set CYFLD__HIBERNATE__OFFSET, 0x0000001f
 1717              	.set CYFLD__HIBERNATE__SIZE, 0x00000001
 1718              	.set CYVAL__HIBERNATE_DEEP_SLEEP, 0x00000000
 1719              	.set CYVAL__HIBERNATE_HIBERNATE, 0x00000001
 1720              	.set CYREG_PWR_INTR, 0x400b0004
 1721              	.set CYFLD__LVD__OFFSET, 0x00000001
 1722              	.set CYFLD__LVD__SIZE, 0x00000001
 1723              	.set CYREG_PWR_INTR_MASK, 0x400b0008
 1724              	.set CYREG_PWR_KEY_DELAY, 0x400b000c
 1725              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 1726              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 1727              	.set CYREG_PWR_PWRSYS_CONFIG, 0x400b0010
 1728              	.set CYFLD__HIB_TEST_EN__OFFSET, 0x00000008
 1729              	.set CYFLD__HIB_TEST_EN__SIZE, 0x00000001
 1730              	.set CYFLD__HIB_TEST_REP__OFFSET, 0x00000009
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1731              	.set CYFLD__HIB_TEST_REP__SIZE, 0x00000001
 1732              	.set CYREG_PWR_BG_CONFIG, 0x400b0014
 1733              	.set CYFLD__BG_DFT_EN__OFFSET, 0x00000000
 1734              	.set CYFLD__BG_DFT_EN__SIZE, 0x00000001
 1735              	.set CYFLD__BG_DFT_VREF_SEL__OFFSET, 0x00000001
 1736              	.set CYFLD__BG_DFT_VREF_SEL__SIZE, 0x00000004
 1737              	.set CYFLD__BG_DFT_CORE_SEL__OFFSET, 0x00000005
 1738              	.set CYFLD__BG_DFT_CORE_SEL__SIZE, 0x00000001
 1739              	.set CYFLD__BG_DFT_ICORE_SEL__OFFSET, 0x00000006
 1740              	.set CYFLD__BG_DFT_ICORE_SEL__SIZE, 0x00000002
 1741              	.set CYFLD__BG_DFT_VCORE_SEL__OFFSET, 0x00000008
 1742              	.set CYFLD__BG_DFT_VCORE_SEL__SIZE, 0x00000001
 1743              	.set CYFLD__VREF_EN__OFFSET, 0x00000010
 1744              	.set CYFLD__VREF_EN__SIZE, 0x00000003
 1745              	.set CYREG_PWR_VMON_CONFIG, 0x400b0018
 1746              	.set CYFLD__LVD_EN__OFFSET, 0x00000000
 1747              	.set CYFLD__LVD_EN__SIZE, 0x00000001
 1748              	.set CYFLD__LVD_SEL__OFFSET, 0x00000001
 1749              	.set CYFLD__LVD_SEL__SIZE, 0x00000004
 1750              	.set CYFLD__VMON_DDFT_SEL__OFFSET, 0x00000005
 1751              	.set CYFLD__VMON_DDFT_SEL__SIZE, 0x00000003
 1752              	.set CYFLD__VMON_ADFT_SEL__OFFSET, 0x00000008
 1753              	.set CYFLD__VMON_ADFT_SEL__SIZE, 0x00000002
 1754              	.set CYREG_PWR_DFT_SELECT, 0x400b001c
 1755              	.set CYFLD__TVMON1_SEL__OFFSET, 0x00000000
 1756              	.set CYFLD__TVMON1_SEL__SIZE, 0x00000003
 1757              	.set CYFLD__TVMON2_SEL__OFFSET, 0x00000003
 1758              	.set CYFLD__TVMON2_SEL__SIZE, 0x00000003
 1759              	.set CYFLD__BYPASS__OFFSET, 0x00000006
 1760              	.set CYFLD__BYPASS__SIZE, 0x00000001
 1761              	.set CYFLD__ACTIVE_EN__OFFSET, 0x00000007
 1762              	.set CYFLD__ACTIVE_EN__SIZE, 0x00000001
 1763              	.set CYFLD__ACTIVE_INRUSH_DIS__OFFSET, 0x00000008
 1764              	.set CYFLD__ACTIVE_INRUSH_DIS__SIZE, 0x00000001
 1765              	.set CYFLD__LPCOMP_DIS__OFFSET, 0x00000009
 1766              	.set CYFLD__LPCOMP_DIS__SIZE, 0x00000001
 1767              	.set CYFLD__BLEED_EN__OFFSET, 0x0000000a
 1768              	.set CYFLD__BLEED_EN__SIZE, 0x00000001
 1769              	.set CYFLD__IPOR_EN__OFFSET, 0x0000000b
 1770              	.set CYFLD__IPOR_EN__SIZE, 0x00000001
 1771              	.set CYFLD__POWER_UP_RAW_BYP__OFFSET, 0x0000000c
 1772              	.set CYFLD__POWER_UP_RAW_BYP__SIZE, 0x00000001
 1773              	.set CYFLD__POWER_UP_RAW_CTL__OFFSET, 0x0000000d
 1774              	.set CYFLD__POWER_UP_RAW_CTL__SIZE, 0x00000001
 1775              	.set CYFLD__DEEPSLEEP_EN__OFFSET, 0x0000000e
 1776              	.set CYFLD__DEEPSLEEP_EN__SIZE, 0x00000001
 1777              	.set CYFLD__RSVD_BYPASS__OFFSET, 0x0000000f
 1778              	.set CYFLD__RSVD_BYPASS__SIZE, 0x00000001
 1779              	.set CYFLD__NWELL_OPEN__OFFSET, 0x00000010
 1780              	.set CYFLD__NWELL_OPEN__SIZE, 0x00000001
 1781              	.set CYFLD__HIBERNATE_OPEN__OFFSET, 0x00000011
 1782              	.set CYFLD__HIBERNATE_OPEN__SIZE, 0x00000001
 1783              	.set CYFLD__DEEPSLEEP_OPEN__OFFSET, 0x00000012
 1784              	.set CYFLD__DEEPSLEEP_OPEN__SIZE, 0x00000001
 1785              	.set CYFLD__QUIET_OPEN__OFFSET, 0x00000013
 1786              	.set CYFLD__QUIET_OPEN__SIZE, 0x00000001
 1787              	.set CYFLD__LFCLK_OPEN__OFFSET, 0x00000014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1788              	.set CYFLD__LFCLK_OPEN__SIZE, 0x00000001
 1789              	.set CYFLD__QUIET_EN__OFFSET, 0x00000016
 1790              	.set CYFLD__QUIET_EN__SIZE, 0x00000001
 1791              	.set CYFLD__BREF_EN__OFFSET, 0x00000017
 1792              	.set CYFLD__BREF_EN__SIZE, 0x00000001
 1793              	.set CYFLD__BREF_OUTEN__OFFSET, 0x00000018
 1794              	.set CYFLD__BREF_OUTEN__SIZE, 0x00000001
 1795              	.set CYFLD__BREF_REFSW__OFFSET, 0x00000019
 1796              	.set CYFLD__BREF_REFSW__SIZE, 0x00000001
 1797              	.set CYFLD__BREF_TESTMODE__OFFSET, 0x0000001a
 1798              	.set CYFLD__BREF_TESTMODE__SIZE, 0x00000001
 1799              	.set CYFLD__NWELL_DIS__OFFSET, 0x0000001b
 1800              	.set CYFLD__NWELL_DIS__SIZE, 0x00000001
 1801              	.set CYFLD__HVMON_DFT_OVR__OFFSET, 0x0000001c
 1802              	.set CYFLD__HVMON_DFT_OVR__SIZE, 0x00000001
 1803              	.set CYFLD__IMO_REFGEN_DIS__OFFSET, 0x0000001d
 1804              	.set CYFLD__IMO_REFGEN_DIS__SIZE, 0x00000001
 1805              	.set CYFLD__POWER_UP_ACTIVE__OFFSET, 0x0000001e
 1806              	.set CYFLD__POWER_UP_ACTIVE__SIZE, 0x00000001
 1807              	.set CYFLD__POWER_UP_HIBDPSLP__OFFSET, 0x0000001f
 1808              	.set CYFLD__POWER_UP_HIBDPSLP__SIZE, 0x00000001
 1809              	.set CYREG_PWR_DDFT_SELECT, 0x400b0020
 1810              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000000
 1811              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 1812              	.set CYFLD__DDFT2_SEL__OFFSET, 0x00000004
 1813              	.set CYFLD__DDFT2_SEL__SIZE, 0x00000004
 1814              	.set CYREG_PWR_DFT_KEY, 0x400b0024
 1815              	.set CYFLD__KEY16__OFFSET, 0x00000000
 1816              	.set CYFLD__KEY16__SIZE, 0x00000010
 1817              	.set CYFLD__HBOD_OFF_AWAKE__OFFSET, 0x00000010
 1818              	.set CYFLD__HBOD_OFF_AWAKE__SIZE, 0x00000001
 1819              	.set CYFLD__BODS_OFF__OFFSET, 0x00000011
 1820              	.set CYFLD__BODS_OFF__SIZE, 0x00000001
 1821              	.set CYFLD__DFT_MODE__OFFSET, 0x00000012
 1822              	.set CYFLD__DFT_MODE__SIZE, 0x00000001
 1823              	.set CYFLD__IO_DISABLE_BYPASS__OFFSET, 0x00000013
 1824              	.set CYFLD__IO_DISABLE_BYPASS__SIZE, 0x00000001
 1825              	.set CYFLD__VMON_PD__OFFSET, 0x00000014
 1826              	.set CYFLD__VMON_PD__SIZE, 0x00000001
 1827              	.set CYREG_PWR_BOD_KEY, 0x400b0028
 1828              	.set CYREG_PWR_STOP, 0x400b002c
 1829              	.set CYFLD__TOKEN__OFFSET, 0x00000000
 1830              	.set CYFLD__TOKEN__SIZE, 0x00000008
 1831              	.set CYFLD__UNLOCK__OFFSET, 0x00000008
 1832              	.set CYFLD__UNLOCK__SIZE, 0x00000008
 1833              	.set CYFLD__POLARITY__OFFSET, 0x00000010
 1834              	.set CYFLD__POLARITY__SIZE, 0x00000001
 1835              	.set CYFLD__FREEZE__OFFSET, 0x00000011
 1836              	.set CYFLD__FREEZE__SIZE, 0x00000001
 1837              	.set CYFLD__STOP__OFFSET, 0x0000001f
 1838              	.set CYFLD__STOP__SIZE, 0x00000001
 1839              	.set CYREG_CLK_SELECT, 0x400b0100
 1840              	.set CYFLD__DIRECT_SEL__OFFSET, 0x00000000
 1841              	.set CYFLD__DIRECT_SEL__SIZE, 0x00000003
 1842              	.set CYVAL__DIRECT_SEL_IMO, 0x00000000
 1843              	.set CYVAL__DIRECT_SEL_EXTCLK, 0x00000001
 1844              	.set CYVAL__DIRECT_SEL_ECO, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1845              	.set CYVAL__DIRECT_SEL_DSI0, 0x00000004
 1846              	.set CYVAL__DIRECT_SEL_DSI1, 0x00000005
 1847              	.set CYVAL__DIRECT_SEL_DSI2, 0x00000006
 1848              	.set CYVAL__DIRECT_SEL_DSI3, 0x00000007
 1849              	.set CYFLD__DBL_SEL__OFFSET, 0x00000003
 1850              	.set CYFLD__DBL_SEL__SIZE, 0x00000003
 1851              	.set CYVAL__DBL_SEL_IMO, 0x00000000
 1852              	.set CYVAL__DBL_SEL_EXTCLK, 0x00000001
 1853              	.set CYVAL__DBL_SEL_ECO, 0x00000002
 1854              	.set CYVAL__DBL_SEL_DSI0, 0x00000004
 1855              	.set CYVAL__DBL_SEL_DSI1, 0x00000005
 1856              	.set CYVAL__DBL_SEL_DSI2, 0x00000006
 1857              	.set CYVAL__DBL_SEL_DSI3, 0x00000007
 1858              	.set CYFLD__PLL_SEL__OFFSET, 0x00000006
 1859              	.set CYFLD__PLL_SEL__SIZE, 0x00000003
 1860              	.set CYVAL__PLL_SEL_IMO, 0x00000000
 1861              	.set CYVAL__PLL_SEL_EXTCLK, 0x00000001
 1862              	.set CYVAL__PLL_SEL_ECO, 0x00000002
 1863              	.set CYVAL__PLL_SEL_DPLL, 0x00000003
 1864              	.set CYVAL__PLL_SEL_DSI0, 0x00000004
 1865              	.set CYVAL__PLL_SEL_DSI1, 0x00000005
 1866              	.set CYVAL__PLL_SEL_DSI2, 0x00000006
 1867              	.set CYVAL__PLL_SEL_DSI3, 0x00000007
 1868              	.set CYFLD__DPLLIN_SEL__OFFSET, 0x00000009
 1869              	.set CYFLD__DPLLIN_SEL__SIZE, 0x00000003
 1870              	.set CYVAL__DPLLIN_SEL_IMO, 0x00000000
 1871              	.set CYVAL__DPLLIN_SEL_EXTCLK, 0x00000001
 1872              	.set CYVAL__DPLLIN_SEL_ECO, 0x00000002
 1873              	.set CYVAL__DPLLIN_SEL_DSI0, 0x00000004
 1874              	.set CYVAL__DPLLIN_SEL_DSI1, 0x00000005
 1875              	.set CYVAL__DPLLIN_SEL_DSI2, 0x00000006
 1876              	.set CYVAL__DPLLIN_SEL_DSI3, 0x00000007
 1877              	.set CYFLD__DPLLREF_SEL__OFFSET, 0x0000000c
 1878              	.set CYFLD__DPLLREF_SEL__SIZE, 0x00000002
 1879              	.set CYVAL__DPLLREF_SEL_DSI0, 0x00000000
 1880              	.set CYVAL__DPLLREF_SEL_DSI1, 0x00000001
 1881              	.set CYVAL__DPLLREF_SEL_DSI2, 0x00000002
 1882              	.set CYVAL__DPLLREF_SEL_DSI3, 0x00000003
 1883              	.set CYFLD__WDT_LOCK__OFFSET, 0x0000000e
 1884              	.set CYFLD__WDT_LOCK__SIZE, 0x00000002
 1885              	.set CYVAL__WDT_LOCK_NO_CHG, 0x00000000
 1886              	.set CYVAL__WDT_LOCK_CLR0, 0x00000001
 1887              	.set CYVAL__WDT_LOCK_CLR1, 0x00000002
 1888              	.set CYVAL__WDT_LOCK_SET01, 0x00000003
 1889              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000010
 1890              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 1891              	.set CYVAL__HFCLK_SEL_DIRECT_SEL, 0x00000000
 1892              	.set CYVAL__HFCLK_SEL_DBL, 0x00000001
 1893              	.set CYVAL__HFCLK_SEL_PLL, 0x00000002
 1894              	.set CYFLD__HALF_EN__OFFSET, 0x00000012
 1895              	.set CYFLD__HALF_EN__SIZE, 0x00000001
 1896              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000013
 1897              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000003
 1898              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 1899              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 1900              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 1901              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1902              	.set CYVAL__SYSCLK_DIV_DIV_BY_16, 0x00000004
 1903              	.set CYVAL__SYSCLK_DIV_DIV_BY_32, 0x00000005
 1904              	.set CYVAL__SYSCLK_DIV_DIV_BY_64, 0x00000006
 1905              	.set CYVAL__SYSCLK_DIV_DIV_BY_128, 0x00000007
 1906              	.set CYREG_CLK_ILO_CONFIG, 0x400b0104
 1907              	.set CYFLD__PD_MODE__OFFSET, 0x00000000
 1908              	.set CYFLD__PD_MODE__SIZE, 0x00000001
 1909              	.set CYVAL__PD_MODE_SLEEP, 0x00000000
 1910              	.set CYVAL__PD_MODE_COMA, 0x00000001
 1911              	.set CYFLD__TURBO__OFFSET, 0x00000001
 1912              	.set CYFLD__TURBO__SIZE, 0x00000001
 1913              	.set CYFLD__SATBIAS__OFFSET, 0x00000002
 1914              	.set CYFLD__SATBIAS__SIZE, 0x00000001
 1915              	.set CYVAL__SATBIAS_SATURATED, 0x00000000
 1916              	.set CYVAL__SATBIAS_SUBTHRESHOLD, 0x00000001
 1917              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 1918              	.set CYFLD__ENABLE__SIZE, 0x00000001
 1919              	.set CYREG_CLK_IMO_CONFIG, 0x400b0108
 1920              	.set CYFLD__FLASHPUMP_SEL__OFFSET, 0x00000016
 1921              	.set CYFLD__FLASHPUMP_SEL__SIZE, 0x00000001
 1922              	.set CYVAL__FLASHPUMP_SEL_GND, 0x00000000
 1923              	.set CYVAL__FLASHPUMP_SEL_CLK36, 0x00000001
 1924              	.set CYFLD__EN_FASTBIAS__OFFSET, 0x00000017
 1925              	.set CYFLD__EN_FASTBIAS__SIZE, 0x00000001
 1926              	.set CYFLD__TEST_FASTBIAS__OFFSET, 0x00000018
 1927              	.set CYFLD__TEST_FASTBIAS__SIZE, 0x00000001
 1928              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000019
 1929              	.set CYFLD__PUMP_SEL__SIZE, 0x00000003
 1930              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 1931              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 1932              	.set CYVAL__PUMP_SEL_DBL, 0x00000002
 1933              	.set CYVAL__PUMP_SEL_CLK36, 0x00000003
 1934              	.set CYVAL__PUMP_SEL_FF1, 0x00000004
 1935              	.set CYFLD__TEST_USB_MODE__OFFSET, 0x0000001c
 1936              	.set CYFLD__TEST_USB_MODE__SIZE, 0x00000001
 1937              	.set CYFLD__EN_CLK36__OFFSET, 0x0000001d
 1938              	.set CYFLD__EN_CLK36__SIZE, 0x00000001
 1939              	.set CYFLD__EN_CLK2X__OFFSET, 0x0000001e
 1940              	.set CYFLD__EN_CLK2X__SIZE, 0x00000001
 1941              	.set CYREG_CLK_IMO_SPREAD, 0x400b010c
 1942              	.set CYFLD__SS_VALUE__OFFSET, 0x00000000
 1943              	.set CYFLD__SS_VALUE__SIZE, 0x00000005
 1944              	.set CYFLD__SS_MAX__OFFSET, 0x00000008
 1945              	.set CYFLD__SS_MAX__SIZE, 0x00000005
 1946              	.set CYFLD__SS_RANGE__OFFSET, 0x0000001c
 1947              	.set CYFLD__SS_RANGE__SIZE, 0x00000002
 1948              	.set CYVAL__SS_RANGE_M1, 0x00000000
 1949              	.set CYVAL__SS_RANGE_M2, 0x00000001
 1950              	.set CYVAL__SS_RANGE_M4, 0x00000002
 1951              	.set CYFLD__SS_MODE__OFFSET, 0x0000001e
 1952              	.set CYFLD__SS_MODE__SIZE, 0x00000002
 1953              	.set CYVAL__SS_MODE_OFF, 0x00000000
 1954              	.set CYVAL__SS_MODE_TRIANGLE, 0x00000001
 1955              	.set CYVAL__SS_MODE_LFSR, 0x00000002
 1956              	.set CYVAL__SS_MODE_DSI, 0x00000003
 1957              	.set CYREG_CLK_DFT_SELECT, 0x400b0110
 1958              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1959              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 1960              	.set CYVAL__DFT_SEL1_NC, 0x00000000
 1961              	.set CYVAL__DFT_SEL1_ILO, 0x00000001
 1962              	.set CYVAL__DFT_SEL1_WCO, 0x00000002
 1963              	.set CYVAL__DFT_SEL1_IMO, 0x00000003
 1964              	.set CYVAL__DFT_SEL1_ECO, 0x00000004
 1965              	.set CYVAL__DFT_SEL1_PLL, 0x00000005
 1966              	.set CYVAL__DFT_SEL1_DPLL_OUT, 0x00000006
 1967              	.set CYVAL__DFT_SEL1_DPLL_REF, 0x00000007
 1968              	.set CYVAL__DFT_SEL1_DBL, 0x00000008
 1969              	.set CYVAL__DFT_SEL1_IMO2X, 0x00000009
 1970              	.set CYVAL__DFT_SEL1_IMO36, 0x0000000a
 1971              	.set CYVAL__DFT_SEL1_HFCLK, 0x0000000b
 1972              	.set CYVAL__DFT_SEL1_LFCLK, 0x0000000c
 1973              	.set CYVAL__DFT_SEL1_SYSCLK, 0x0000000d
 1974              	.set CYVAL__DFT_SEL1_EXTCLK, 0x0000000e
 1975              	.set CYVAL__DFT_SEL1_HALFSYSCLK, 0x0000000f
 1976              	.set CYFLD__DFT_DIV1__OFFSET, 0x00000004
 1977              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 1978              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 1979              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 1980              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 1981              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 1982              	.set CYFLD__DFT_SEL2__OFFSET, 0x00000008
 1983              	.set CYFLD__DFT_SEL2__SIZE, 0x00000004
 1984              	.set CYVAL__DFT_SEL2_NC, 0x00000000
 1985              	.set CYVAL__DFT_SEL2_ILO, 0x00000001
 1986              	.set CYVAL__DFT_SEL2_WCO, 0x00000002
 1987              	.set CYVAL__DFT_SEL2_IMO, 0x00000003
 1988              	.set CYVAL__DFT_SEL2_ECO, 0x00000004
 1989              	.set CYVAL__DFT_SEL2_PLL, 0x00000005
 1990              	.set CYVAL__DFT_SEL2_DPLL_OUT, 0x00000006
 1991              	.set CYVAL__DFT_SEL2_DPLL_REF, 0x00000007
 1992              	.set CYVAL__DFT_SEL2_DBL, 0x00000008
 1993              	.set CYVAL__DFT_SEL2_IMO2X, 0x00000009
 1994              	.set CYVAL__DFT_SEL2_IMO36, 0x0000000a
 1995              	.set CYVAL__DFT_SEL2_HFCLK, 0x0000000b
 1996              	.set CYVAL__DFT_SEL2_LFCLK, 0x0000000c
 1997              	.set CYVAL__DFT_SEL2_SYSCLK, 0x0000000d
 1998              	.set CYVAL__DFT_SEL2_EXTCLK, 0x0000000e
 1999              	.set CYVAL__DFT_SEL2_HALFSYSCLK, 0x0000000f
 2000              	.set CYFLD__DFT_DIV2__OFFSET, 0x0000000c
 2001              	.set CYFLD__DFT_DIV2__SIZE, 0x00000002
 2002              	.set CYVAL__DFT_DIV2_NO_DIV, 0x00000000
 2003              	.set CYVAL__DFT_DIV2_DIV_BY_2, 0x00000001
 2004              	.set CYVAL__DFT_DIV2_DIV_BY_4, 0x00000002
 2005              	.set CYVAL__DFT_DIV2_DIV_BY_8, 0x00000003
 2006              	.set CYREG_WDT_CTRLOW, 0x400b0200
 2007              	.set CYFLD__WDT_CTR0__OFFSET, 0x00000000
 2008              	.set CYFLD__WDT_CTR0__SIZE, 0x00000010
 2009              	.set CYFLD__WDT_CTR1__OFFSET, 0x00000010
 2010              	.set CYFLD__WDT_CTR1__SIZE, 0x00000010
 2011              	.set CYREG_WDT_CTRHIGH, 0x400b0204
 2012              	.set CYFLD__WDT_CTR2__OFFSET, 0x00000000
 2013              	.set CYFLD__WDT_CTR2__SIZE, 0x00000020
 2014              	.set CYREG_WDT_MATCH, 0x400b0208
 2015              	.set CYFLD__WDT_MATCH0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2016              	.set CYFLD__WDT_MATCH0__SIZE, 0x00000010
 2017              	.set CYFLD__WDT_MATCH1__OFFSET, 0x00000010
 2018              	.set CYFLD__WDT_MATCH1__SIZE, 0x00000010
 2019              	.set CYREG_WDT_CONFIG, 0x400b020c
 2020              	.set CYFLD__WDT_MODE0__OFFSET, 0x00000000
 2021              	.set CYFLD__WDT_MODE0__SIZE, 0x00000002
 2022              	.set CYVAL__WDT_MODE0_NOTHING, 0x00000000
 2023              	.set CYVAL__WDT_MODE0_INT, 0x00000001
 2024              	.set CYVAL__WDT_MODE0_RESET, 0x00000002
 2025              	.set CYVAL__WDT_MODE0_INT_THEN_RESET, 0x00000003
 2026              	.set CYFLD__WDT_CLEAR0__OFFSET, 0x00000002
 2027              	.set CYFLD__WDT_CLEAR0__SIZE, 0x00000001
 2028              	.set CYFLD__WDT_CASCADE0_1__OFFSET, 0x00000003
 2029              	.set CYFLD__WDT_CASCADE0_1__SIZE, 0x00000001
 2030              	.set CYFLD__WDT_MODE1__OFFSET, 0x00000008
 2031              	.set CYFLD__WDT_MODE1__SIZE, 0x00000002
 2032              	.set CYVAL__WDT_MODE1_NOTHING, 0x00000000
 2033              	.set CYVAL__WDT_MODE1_INT, 0x00000001
 2034              	.set CYVAL__WDT_MODE1_RESET, 0x00000002
 2035              	.set CYVAL__WDT_MODE1_INT_THEN_RESET, 0x00000003
 2036              	.set CYFLD__WDT_CLEAR1__OFFSET, 0x0000000a
 2037              	.set CYFLD__WDT_CLEAR1__SIZE, 0x00000001
 2038              	.set CYFLD__WDT_CASCADE1_2__OFFSET, 0x0000000b
 2039              	.set CYFLD__WDT_CASCADE1_2__SIZE, 0x00000001
 2040              	.set CYFLD__WDT_MODE2__OFFSET, 0x00000010
 2041              	.set CYFLD__WDT_MODE2__SIZE, 0x00000001
 2042              	.set CYVAL__WDT_MODE2_NOTHING, 0x00000000
 2043              	.set CYVAL__WDT_MODE2_INT, 0x00000001
 2044              	.set CYFLD__WDT_BITS2__OFFSET, 0x00000018
 2045              	.set CYFLD__WDT_BITS2__SIZE, 0x00000005
 2046              	.set CYFLD__LFCLK_SEL__OFFSET, 0x0000001e
 2047              	.set CYFLD__LFCLK_SEL__SIZE, 0x00000002
 2048              	.set CYREG_WDT_CONTROL, 0x400b0210
 2049              	.set CYFLD__WDT_ENABLE0__OFFSET, 0x00000000
 2050              	.set CYFLD__WDT_ENABLE0__SIZE, 0x00000001
 2051              	.set CYFLD__WDT_ENABLED0__OFFSET, 0x00000001
 2052              	.set CYFLD__WDT_ENABLED0__SIZE, 0x00000001
 2053              	.set CYFLD__WDT_INT0__OFFSET, 0x00000002
 2054              	.set CYFLD__WDT_INT0__SIZE, 0x00000001
 2055              	.set CYFLD__WDT_RESET0__OFFSET, 0x00000003
 2056              	.set CYFLD__WDT_RESET0__SIZE, 0x00000001
 2057              	.set CYFLD__WDT_ENABLE1__OFFSET, 0x00000008
 2058              	.set CYFLD__WDT_ENABLE1__SIZE, 0x00000001
 2059              	.set CYFLD__WDT_ENABLED1__OFFSET, 0x00000009
 2060              	.set CYFLD__WDT_ENABLED1__SIZE, 0x00000001
 2061              	.set CYFLD__WDT_INT1__OFFSET, 0x0000000a
 2062              	.set CYFLD__WDT_INT1__SIZE, 0x00000001
 2063              	.set CYFLD__WDT_RESET1__OFFSET, 0x0000000b
 2064              	.set CYFLD__WDT_RESET1__SIZE, 0x00000001
 2065              	.set CYFLD__WDT_ENABLE2__OFFSET, 0x00000010
 2066              	.set CYFLD__WDT_ENABLE2__SIZE, 0x00000001
 2067              	.set CYFLD__WDT_ENABLED2__OFFSET, 0x00000011
 2068              	.set CYFLD__WDT_ENABLED2__SIZE, 0x00000001
 2069              	.set CYFLD__WDT_INT2__OFFSET, 0x00000012
 2070              	.set CYFLD__WDT_INT2__SIZE, 0x00000001
 2071              	.set CYFLD__WDT_RESET2__OFFSET, 0x00000013
 2072              	.set CYFLD__WDT_RESET2__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2073              	.set CYREG_RES_CAUSE, 0x400b0300
 2074              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 2075              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 2076              	.set CYFLD__RESET_DSBOD__OFFSET, 0x00000001
 2077              	.set CYFLD__RESET_DSBOD__SIZE, 0x00000001
 2078              	.set CYFLD__RESET_LOCKUP__OFFSET, 0x00000002
 2079              	.set CYFLD__RESET_LOCKUP__SIZE, 0x00000001
 2080              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 2081              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 2082              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 2083              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 2084              	.set CYFLD__RESET_HVBOD__OFFSET, 0x00000005
 2085              	.set CYFLD__RESET_HVBOD__SIZE, 0x00000001
 2086              	.set CYFLD__RESET_PBOD__OFFSET, 0x00000006
 2087              	.set CYFLD__RESET_PBOD__SIZE, 0x00000001
 2088              	.set CYFLD__RESET_XRES__OFFSET, 0x00000007
 2089              	.set CYFLD__RESET_XRES__SIZE, 0x00000001
 2090              	.set CYREG_PWR_PWRSYS_TRIM1, 0x400bff00
 2091              	.set CYFLD__HIB_BIAS_TRIM__OFFSET, 0x00000000
 2092              	.set CYFLD__HIB_BIAS_TRIM__SIZE, 0x00000003
 2093              	.set CYFLD__BOD_TURBO_THRESH__OFFSET, 0x00000003
 2094              	.set CYFLD__BOD_TURBO_THRESH__SIZE, 0x00000001
 2095              	.set CYFLD__BOD_TRIM_TRIP__OFFSET, 0x00000004
 2096              	.set CYFLD__BOD_TRIM_TRIP__SIZE, 0x00000004
 2097              	.set CYREG_PWR_PWRSYS_TRIM2, 0x400bff04
 2098              	.set CYFLD__LFCLK_TRIM_LOAD__OFFSET, 0x00000000
 2099              	.set CYFLD__LFCLK_TRIM_LOAD__SIZE, 0x00000002
 2100              	.set CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET, 0x00000002
 2101              	.set CYFLD__LFCLK_TRIM_VOLTAGE__SIZE, 0x00000002
 2102              	.set CYFLD__DPSLP_TRIM_LOAD__OFFSET, 0x00000004
 2103              	.set CYFLD__DPSLP_TRIM_LOAD__SIZE, 0x00000002
 2104              	.set CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET, 0x00000006
 2105              	.set CYFLD__DPSLP_TRIM_LEAKAGE__SIZE, 0x00000001
 2106              	.set CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET, 0x00000007
 2107              	.set CYFLD__DPSLP_TRIM_VOLTAGE__SIZE, 0x00000001
 2108              	.set CYREG_PWR_PWRSYS_TRIM3, 0x400bff08
 2109              	.set CYFLD__NWELL_TRIM__OFFSET, 0x00000000
 2110              	.set CYFLD__NWELL_TRIM__SIZE, 0x00000003
 2111              	.set CYFLD__QUIET_TRIM__OFFSET, 0x00000003
 2112              	.set CYFLD__QUIET_TRIM__SIZE, 0x00000005
 2113              	.set CYREG_PWR_PWRSYS_TRIM4, 0x400bff0c
 2114              	.set CYFLD__HIB_TRIM_NWELL__OFFSET, 0x00000000
 2115              	.set CYFLD__HIB_TRIM_NWELL__SIZE, 0x00000002
 2116              	.set CYFLD__HIB_TRIM_LEAKAGE__OFFSET, 0x00000002
 2117              	.set CYFLD__HIB_TRIM_LEAKAGE__SIZE, 0x00000001
 2118              	.set CYFLD__HIB_TRIM_VOLTAGE__OFFSET, 0x00000003
 2119              	.set CYFLD__HIB_TRIM_VOLTAGE__SIZE, 0x00000001
 2120              	.set CYFLD__HIB_TRIM_REFERENCE__OFFSET, 0x00000004
 2121              	.set CYFLD__HIB_TRIM_REFERENCE__SIZE, 0x00000002
 2122              	.set CYREG_PWR_BG_TRIM1, 0x400bff10
 2123              	.set CYFLD__INL_TRIM_MAIN__OFFSET, 0x00000000
 2124              	.set CYFLD__INL_TRIM_MAIN__SIZE, 0x00000003
 2125              	.set CYFLD__INL_CROSS_MAIN__OFFSET, 0x00000003
 2126              	.set CYFLD__INL_CROSS_MAIN__SIZE, 0x00000004
 2127              	.set CYREG_PWR_BG_TRIM2, 0x400bff14
 2128              	.set CYFLD__VCTAT_SLOPE__OFFSET, 0x00000000
 2129              	.set CYFLD__VCTAT_SLOPE__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2130              	.set CYFLD__VCTAT_VOLTAGE__OFFSET, 0x00000004
 2131              	.set CYFLD__VCTAT_VOLTAGE__SIZE, 0x00000002
 2132              	.set CYFLD__VCTAT_ENABLE__OFFSET, 0x00000006
 2133              	.set CYFLD__VCTAT_ENABLE__SIZE, 0x00000001
 2134              	.set CYFLD__VCTAT_VOLTAGE_MSB__OFFSET, 0x00000007
 2135              	.set CYFLD__VCTAT_VOLTAGE_MSB__SIZE, 0x00000001
 2136              	.set CYREG_PWR_BG_TRIM3, 0x400bff18
 2137              	.set CYFLD__INL_TRIM_IMO__OFFSET, 0x00000000
 2138              	.set CYFLD__INL_TRIM_IMO__SIZE, 0x00000003
 2139              	.set CYFLD__INL_CROSS_IMO__OFFSET, 0x00000003
 2140              	.set CYFLD__INL_CROSS_IMO__SIZE, 0x00000004
 2141              	.set CYREG_PWR_BG_TRIM4, 0x400bff1c
 2142              	.set CYFLD__ABS_TRIM_IMO__OFFSET, 0x00000000
 2143              	.set CYFLD__ABS_TRIM_IMO__SIZE, 0x00000006
 2144              	.set CYREG_PWR_BG_TRIM5, 0x400bff20
 2145              	.set CYFLD__TMPCO_TRIM_IMO__OFFSET, 0x00000000
 2146              	.set CYFLD__TMPCO_TRIM_IMO__SIZE, 0x00000006
 2147              	.set CYREG_CLK_ILO_TRIM, 0x400bff24
 2148              	.set CYFLD__TRIM__OFFSET, 0x00000000
 2149              	.set CYFLD__TRIM__SIZE, 0x00000004
 2150              	.set CYFLD__COARSE_TRIM__OFFSET, 0x00000004
 2151              	.set CYFLD__COARSE_TRIM__SIZE, 0x00000004
 2152              	.set CYREG_CLK_IMO_TRIM1, 0x400bff28
 2153              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 2154              	.set CYFLD__OFFSET__SIZE, 0x00000008
 2155              	.set CYREG_CLK_IMO_TRIM2, 0x400bff2c
 2156              	.set CYFLD__FREQ__OFFSET, 0x00000000
 2157              	.set CYFLD__FREQ__SIZE, 0x00000006
 2158              	.set CYREG_CLK_IMO_TRIM3, 0x400bff30
 2159              	.set CYFLD__TRIM_CLK36__OFFSET, 0x00000000
 2160              	.set CYFLD__TRIM_CLK36__SIZE, 0x00000004
 2161              	.set CYREG_CLK_IMO_TRIM4, 0x400bff34
 2162              	.set CYFLD__GAIN__OFFSET, 0x00000000
 2163              	.set CYFLD__GAIN__SIZE, 0x00000005
 2164              	.set CYFLD__FSOFFSET__OFFSET, 0x00000005
 2165              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 2166              	.set CYREG_PWR_RSVD_TRIM, 0x400bff38
 2167              	.set CYFLD__RSVD_TRIM__OFFSET, 0x00000000
 2168              	.set CYFLD__RSVD_TRIM__SIZE, 0x00000004
 2169              	.set CYDEV_SPCIF_BASE, 0x400e0000
 2170              	.set CYDEV_SPCIF_SIZE, 0x00010000
 2171              	.set CYREG_SPCIF_GEOMETRY, 0x400e0000
 2172              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 2173              	.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
 2174              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
 2175              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
 2176              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 2177              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 2178              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 2179              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 2180              	.set CYFLD_SPCIF_NVL__OFFSET, 0x00000018
 2181              	.set CYFLD_SPCIF_NVL__SIZE, 0x00000007
 2182              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 2183              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 2184              	.set CYREG_SPCIF_NVL_WR_DATA, 0x400e001c
 2185              	.set CYFLD_SPCIF_DATA__OFFSET, 0x00000000
 2186              	.set CYFLD_SPCIF_DATA__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2187              	.set CYDEV_UDB_BASE, 0x400f0000
 2188              	.set CYDEV_UDB_SIZE, 0x00010000
 2189              	.set CYDEV_UDB_W8_BASE, 0x400f0000
 2190              	.set CYDEV_UDB_W8_SIZE, 0x00001000
 2191              	.set CYREG_UDB_W8_A0_00, 0x400f0000
 2192              	.set CYFLD_UDB_W8_A0__OFFSET, 0x00000000
 2193              	.set CYFLD_UDB_W8_A0__SIZE, 0x00000008
 2194              	.set CYREG_UDB_W8_A0_01, 0x400f0001
 2195              	.set CYREG_UDB_W8_A0_02, 0x400f0002
 2196              	.set CYREG_UDB_W8_A0_03, 0x400f0003
 2197              	.set CYREG_UDB_W8_A1_00, 0x400f0010
 2198              	.set CYFLD_UDB_W8_A1__OFFSET, 0x00000000
 2199              	.set CYFLD_UDB_W8_A1__SIZE, 0x00000008
 2200              	.set CYREG_UDB_W8_A1_01, 0x400f0011
 2201              	.set CYREG_UDB_W8_A1_02, 0x400f0012
 2202              	.set CYREG_UDB_W8_A1_03, 0x400f0013
 2203              	.set CYREG_UDB_W8_D0_00, 0x400f0020
 2204              	.set CYFLD_UDB_W8_D0__OFFSET, 0x00000000
 2205              	.set CYFLD_UDB_W8_D0__SIZE, 0x00000008
 2206              	.set CYREG_UDB_W8_D0_01, 0x400f0021
 2207              	.set CYREG_UDB_W8_D0_02, 0x400f0022
 2208              	.set CYREG_UDB_W8_D0_03, 0x400f0023
 2209              	.set CYREG_UDB_W8_D1_00, 0x400f0030
 2210              	.set CYFLD_UDB_W8_D1__OFFSET, 0x00000000
 2211              	.set CYFLD_UDB_W8_D1__SIZE, 0x00000008
 2212              	.set CYREG_UDB_W8_D1_01, 0x400f0031
 2213              	.set CYREG_UDB_W8_D1_02, 0x400f0032
 2214              	.set CYREG_UDB_W8_D1_03, 0x400f0033
 2215              	.set CYREG_UDB_W8_F0_00, 0x400f0040
 2216              	.set CYFLD_UDB_W8_F0__OFFSET, 0x00000000
 2217              	.set CYFLD_UDB_W8_F0__SIZE, 0x00000008
 2218              	.set CYREG_UDB_W8_F0_01, 0x400f0041
 2219              	.set CYREG_UDB_W8_F0_02, 0x400f0042
 2220              	.set CYREG_UDB_W8_F0_03, 0x400f0043
 2221              	.set CYREG_UDB_W8_F1_00, 0x400f0050
 2222              	.set CYFLD_UDB_W8_F1__OFFSET, 0x00000000
 2223              	.set CYFLD_UDB_W8_F1__SIZE, 0x00000008
 2224              	.set CYREG_UDB_W8_F1_01, 0x400f0051
 2225              	.set CYREG_UDB_W8_F1_02, 0x400f0052
 2226              	.set CYREG_UDB_W8_F1_03, 0x400f0053
 2227              	.set CYREG_UDB_W8_ST_00, 0x400f0060
 2228              	.set CYFLD_UDB_W8_ST__OFFSET, 0x00000000
 2229              	.set CYFLD_UDB_W8_ST__SIZE, 0x00000008
 2230              	.set CYREG_UDB_W8_ST_01, 0x400f0061
 2231              	.set CYREG_UDB_W8_ST_02, 0x400f0062
 2232              	.set CYREG_UDB_W8_ST_03, 0x400f0063
 2233              	.set CYREG_UDB_W8_CTL_00, 0x400f0070
 2234              	.set CYFLD_UDB_W8_CTL__OFFSET, 0x00000000
 2235              	.set CYFLD_UDB_W8_CTL__SIZE, 0x00000008
 2236              	.set CYREG_UDB_W8_CTL_01, 0x400f0071
 2237              	.set CYREG_UDB_W8_CTL_02, 0x400f0072
 2238              	.set CYREG_UDB_W8_CTL_03, 0x400f0073
 2239              	.set CYREG_UDB_W8_MSK_00, 0x400f0080
 2240              	.set CYFLD_UDB_W8_MSK__OFFSET, 0x00000000
 2241              	.set CYFLD_UDB_W8_MSK__SIZE, 0x00000007
 2242              	.set CYREG_UDB_W8_MSK_01, 0x400f0081
 2243              	.set CYREG_UDB_W8_MSK_02, 0x400f0082
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2244              	.set CYREG_UDB_W8_MSK_03, 0x400f0083
 2245              	.set CYREG_UDB_W8_ACTL_00, 0x400f0090
 2246              	.set CYFLD_UDB_W8_FIFO0_CLR__OFFSET, 0x00000000
 2247              	.set CYFLD_UDB_W8_FIFO0_CLR__SIZE, 0x00000001
 2248              	.set CYVAL_UDB_W8_FIFO0_CLR_NORMAL, 0x00000000
 2249              	.set CYVAL_UDB_W8_FIFO0_CLR_CLEAR, 0x00000001
 2250              	.set CYFLD_UDB_W8_FIFO1_CLR__OFFSET, 0x00000001
 2251              	.set CYFLD_UDB_W8_FIFO1_CLR__SIZE, 0x00000001
 2252              	.set CYVAL_UDB_W8_FIFO1_CLR_NORMAL, 0x00000000
 2253              	.set CYVAL_UDB_W8_FIFO1_CLR_CLEAR, 0x00000001
 2254              	.set CYFLD_UDB_W8_FIFO0_LVL__OFFSET, 0x00000002
 2255              	.set CYFLD_UDB_W8_FIFO0_LVL__SIZE, 0x00000001
 2256              	.set CYVAL_UDB_W8_FIFO0_LVL_NORMAL, 0x00000000
 2257              	.set CYVAL_UDB_W8_FIFO0_LVL_MID, 0x00000001
 2258              	.set CYFLD_UDB_W8_FIFO1_LVL__OFFSET, 0x00000003
 2259              	.set CYFLD_UDB_W8_FIFO1_LVL__SIZE, 0x00000001
 2260              	.set CYVAL_UDB_W8_FIFO1_LVL_NORMAL, 0x00000000
 2261              	.set CYVAL_UDB_W8_FIFO1_LVL_MID, 0x00000001
 2262              	.set CYFLD_UDB_W8_INT_EN__OFFSET, 0x00000004
 2263              	.set CYFLD_UDB_W8_INT_EN__SIZE, 0x00000001
 2264              	.set CYVAL_UDB_W8_INT_EN_DISABLE, 0x00000000
 2265              	.set CYVAL_UDB_W8_INT_EN_ENABLE, 0x00000001
 2266              	.set CYFLD_UDB_W8_CNT_START__OFFSET, 0x00000005
 2267              	.set CYFLD_UDB_W8_CNT_START__SIZE, 0x00000001
 2268              	.set CYVAL_UDB_W8_CNT_START_DISABLE, 0x00000000
 2269              	.set CYVAL_UDB_W8_CNT_START_ENABLE, 0x00000001
 2270              	.set CYREG_UDB_W8_ACTL_01, 0x400f0091
 2271              	.set CYREG_UDB_W8_ACTL_02, 0x400f0092
 2272              	.set CYREG_UDB_W8_ACTL_03, 0x400f0093
 2273              	.set CYREG_UDB_W8_MC_00, 0x400f00a0
 2274              	.set CYFLD_UDB_W8_PLD0_MC__OFFSET, 0x00000000
 2275              	.set CYFLD_UDB_W8_PLD0_MC__SIZE, 0x00000004
 2276              	.set CYFLD_UDB_W8_PLD1_MC__OFFSET, 0x00000004
 2277              	.set CYFLD_UDB_W8_PLD1_MC__SIZE, 0x00000004
 2278              	.set CYREG_UDB_W8_MC_01, 0x400f00a1
 2279              	.set CYREG_UDB_W8_MC_02, 0x400f00a2
 2280              	.set CYREG_UDB_W8_MC_03, 0x400f00a3
 2281              	.set CYDEV_UDB_CAT16_BASE, 0x400f1000
 2282              	.set CYDEV_UDB_CAT16_SIZE, 0x00001000
 2283              	.set CYREG_UDB_CAT16_A_00, 0x400f1000
 2284              	.set CYFLD_UDB_CAT16_A0__OFFSET, 0x00000000
 2285              	.set CYFLD_UDB_CAT16_A0__SIZE, 0x00000008
 2286              	.set CYFLD_UDB_CAT16_A1__OFFSET, 0x00000008
 2287              	.set CYFLD_UDB_CAT16_A1__SIZE, 0x00000008
 2288              	.set CYREG_UDB_CAT16_A_01, 0x400f1002
 2289              	.set CYREG_UDB_CAT16_A_02, 0x400f1004
 2290              	.set CYREG_UDB_CAT16_A_03, 0x400f1006
 2291              	.set CYREG_UDB_CAT16_D_00, 0x400f1040
 2292              	.set CYFLD_UDB_CAT16_D0__OFFSET, 0x00000000
 2293              	.set CYFLD_UDB_CAT16_D0__SIZE, 0x00000008
 2294              	.set CYFLD_UDB_CAT16_D1__OFFSET, 0x00000008
 2295              	.set CYFLD_UDB_CAT16_D1__SIZE, 0x00000008
 2296              	.set CYREG_UDB_CAT16_D_01, 0x400f1042
 2297              	.set CYREG_UDB_CAT16_D_02, 0x400f1044
 2298              	.set CYREG_UDB_CAT16_D_03, 0x400f1046
 2299              	.set CYREG_UDB_CAT16_F_00, 0x400f1080
 2300              	.set CYFLD_UDB_CAT16_F0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2301              	.set CYFLD_UDB_CAT16_F0__SIZE, 0x00000008
 2302              	.set CYFLD_UDB_CAT16_F1__OFFSET, 0x00000008
 2303              	.set CYFLD_UDB_CAT16_F1__SIZE, 0x00000008
 2304              	.set CYREG_UDB_CAT16_F_01, 0x400f1082
 2305              	.set CYREG_UDB_CAT16_F_02, 0x400f1084
 2306              	.set CYREG_UDB_CAT16_F_03, 0x400f1086
 2307              	.set CYREG_UDB_CAT16_CTL_ST_00, 0x400f10c0
 2308              	.set CYFLD_UDB_CAT16_ST__OFFSET, 0x00000000
 2309              	.set CYFLD_UDB_CAT16_ST__SIZE, 0x00000008
 2310              	.set CYFLD_UDB_CAT16_CTL__OFFSET, 0x00000008
 2311              	.set CYFLD_UDB_CAT16_CTL__SIZE, 0x00000008
 2312              	.set CYREG_UDB_CAT16_CTL_ST_01, 0x400f10c2
 2313              	.set CYREG_UDB_CAT16_CTL_ST_02, 0x400f10c4
 2314              	.set CYREG_UDB_CAT16_CTL_ST_03, 0x400f10c6
 2315              	.set CYREG_UDB_CAT16_ACTL_MSK_00, 0x400f1100
 2316              	.set CYFLD_UDB_CAT16_MSK__OFFSET, 0x00000000
 2317              	.set CYFLD_UDB_CAT16_MSK__SIZE, 0x00000008
 2318              	.set CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET, 0x00000008
 2319              	.set CYFLD_UDB_CAT16_FIFO0_CLR__SIZE, 0x00000001
 2320              	.set CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL, 0x00000000
 2321              	.set CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR, 0x00000001
 2322              	.set CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET, 0x00000009
 2323              	.set CYFLD_UDB_CAT16_FIFO1_CLR__SIZE, 0x00000001
 2324              	.set CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL, 0x00000000
 2325              	.set CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR, 0x00000001
 2326              	.set CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET, 0x0000000a
 2327              	.set CYFLD_UDB_CAT16_FIFO0_LVL__SIZE, 0x00000001
 2328              	.set CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL, 0x00000000
 2329              	.set CYVAL_UDB_CAT16_FIFO0_LVL_MID, 0x00000001
 2330              	.set CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET, 0x0000000b
 2331              	.set CYFLD_UDB_CAT16_FIFO1_LVL__SIZE, 0x00000001
 2332              	.set CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL, 0x00000000
 2333              	.set CYVAL_UDB_CAT16_FIFO1_LVL_MID, 0x00000001
 2334              	.set CYFLD_UDB_CAT16_INT_EN__OFFSET, 0x0000000c
 2335              	.set CYFLD_UDB_CAT16_INT_EN__SIZE, 0x00000001
 2336              	.set CYVAL_UDB_CAT16_INT_EN_DISABLE, 0x00000000
 2337              	.set CYVAL_UDB_CAT16_INT_EN_ENABLE, 0x00000001
 2338              	.set CYFLD_UDB_CAT16_CNT_START__OFFSET, 0x0000000d
 2339              	.set CYFLD_UDB_CAT16_CNT_START__SIZE, 0x00000001
 2340              	.set CYVAL_UDB_CAT16_CNT_START_DISABLE, 0x00000000
 2341              	.set CYVAL_UDB_CAT16_CNT_START_ENABLE, 0x00000001
 2342              	.set CYREG_UDB_CAT16_ACTL_MSK_01, 0x400f1102
 2343              	.set CYREG_UDB_CAT16_ACTL_MSK_02, 0x400f1104
 2344              	.set CYREG_UDB_CAT16_ACTL_MSK_03, 0x400f1106
 2345              	.set CYREG_UDB_CAT16_MC_00, 0x400f1140
 2346              	.set CYFLD_UDB_CAT16_PLD0_MC__OFFSET, 0x00000000
 2347              	.set CYFLD_UDB_CAT16_PLD0_MC__SIZE, 0x00000004
 2348              	.set CYFLD_UDB_CAT16_PLD1_MC__OFFSET, 0x00000004
 2349              	.set CYFLD_UDB_CAT16_PLD1_MC__SIZE, 0x00000004
 2350              	.set CYREG_UDB_CAT16_MC_01, 0x400f1142
 2351              	.set CYREG_UDB_CAT16_MC_02, 0x400f1144
 2352              	.set CYREG_UDB_CAT16_MC_03, 0x400f1146
 2353              	.set CYDEV_UDB_W16_BASE, 0x400f1000
 2354              	.set CYDEV_UDB_W16_SIZE, 0x00001000
 2355              	.set CYREG_UDB_W16_A0_00, 0x400f1000
 2356              	.set CYFLD_UDB_W16_A0_LS__OFFSET, 0x00000000
 2357              	.set CYFLD_UDB_W16_A0_LS__SIZE, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2358              	.set CYFLD_UDB_W16_A0_MS__OFFSET, 0x00000008
 2359              	.set CYFLD_UDB_W16_A0_MS__SIZE, 0x00000008
 2360              	.set CYREG_UDB_W16_A0_01, 0x400f1002
 2361              	.set CYREG_UDB_W16_A0_02, 0x400f1004
 2362              	.set CYREG_UDB_W16_A1_00, 0x400f1020
 2363              	.set CYFLD_UDB_W16_A1_LS__OFFSET, 0x00000000
 2364              	.set CYFLD_UDB_W16_A1_LS__SIZE, 0x00000008
 2365              	.set CYFLD_UDB_W16_A1_MS__OFFSET, 0x00000008
 2366              	.set CYFLD_UDB_W16_A1_MS__SIZE, 0x00000008
 2367              	.set CYREG_UDB_W16_A1_01, 0x400f1022
 2368              	.set CYREG_UDB_W16_A1_02, 0x400f1024
 2369              	.set CYREG_UDB_W16_D0_00, 0x400f1040
 2370              	.set CYFLD_UDB_W16_D0_LS__OFFSET, 0x00000000
 2371              	.set CYFLD_UDB_W16_D0_LS__SIZE, 0x00000008
 2372              	.set CYFLD_UDB_W16_D0_MS__OFFSET, 0x00000008
 2373              	.set CYFLD_UDB_W16_D0_MS__SIZE, 0x00000008
 2374              	.set CYREG_UDB_W16_D0_01, 0x400f1042
 2375              	.set CYREG_UDB_W16_D0_02, 0x400f1044
 2376              	.set CYREG_UDB_W16_D1_00, 0x400f1060
 2377              	.set CYFLD_UDB_W16_D1_LS__OFFSET, 0x00000000
 2378              	.set CYFLD_UDB_W16_D1_LS__SIZE, 0x00000008
 2379              	.set CYFLD_UDB_W16_D1_MS__OFFSET, 0x00000008
 2380              	.set CYFLD_UDB_W16_D1_MS__SIZE, 0x00000008
 2381              	.set CYREG_UDB_W16_D1_01, 0x400f1062
 2382              	.set CYREG_UDB_W16_D1_02, 0x400f1064
 2383              	.set CYREG_UDB_W16_F0_00, 0x400f1080
 2384              	.set CYFLD_UDB_W16_F0_LS__OFFSET, 0x00000000
 2385              	.set CYFLD_UDB_W16_F0_LS__SIZE, 0x00000008
 2386              	.set CYFLD_UDB_W16_F0_MS__OFFSET, 0x00000008
 2387              	.set CYFLD_UDB_W16_F0_MS__SIZE, 0x00000008
 2388              	.set CYREG_UDB_W16_F0_01, 0x400f1082
 2389              	.set CYREG_UDB_W16_F0_02, 0x400f1084
 2390              	.set CYREG_UDB_W16_F1_00, 0x400f10a0
 2391              	.set CYFLD_UDB_W16_F1_LS__OFFSET, 0x00000000
 2392              	.set CYFLD_UDB_W16_F1_LS__SIZE, 0x00000008
 2393              	.set CYFLD_UDB_W16_F1_MS__OFFSET, 0x00000008
 2394              	.set CYFLD_UDB_W16_F1_MS__SIZE, 0x00000008
 2395              	.set CYREG_UDB_W16_F1_01, 0x400f10a2
 2396              	.set CYREG_UDB_W16_F1_02, 0x400f10a4
 2397              	.set CYREG_UDB_W16_ST_00, 0x400f10c0
 2398              	.set CYFLD_UDB_W16_ST_LS__OFFSET, 0x00000000
 2399              	.set CYFLD_UDB_W16_ST_LS__SIZE, 0x00000008
 2400              	.set CYFLD_UDB_W16_ST_MS__OFFSET, 0x00000008
 2401              	.set CYFLD_UDB_W16_ST_MS__SIZE, 0x00000008
 2402              	.set CYREG_UDB_W16_ST_01, 0x400f10c2
 2403              	.set CYREG_UDB_W16_ST_02, 0x400f10c4
 2404              	.set CYREG_UDB_W16_CTL_00, 0x400f10e0
 2405              	.set CYFLD_UDB_W16_CTL_LS__OFFSET, 0x00000000
 2406              	.set CYFLD_UDB_W16_CTL_LS__SIZE, 0x00000008
 2407              	.set CYFLD_UDB_W16_CTL_MS__OFFSET, 0x00000008
 2408              	.set CYFLD_UDB_W16_CTL_MS__SIZE, 0x00000008
 2409              	.set CYREG_UDB_W16_CTL_01, 0x400f10e2
 2410              	.set CYREG_UDB_W16_CTL_02, 0x400f10e4
 2411              	.set CYREG_UDB_W16_MSK_00, 0x400f1100
 2412              	.set CYFLD_UDB_W16_MSK_LS__OFFSET, 0x00000000
 2413              	.set CYFLD_UDB_W16_MSK_LS__SIZE, 0x00000007
 2414              	.set CYFLD_UDB_W16_MSK_MS__OFFSET, 0x00000008
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2415              	.set CYFLD_UDB_W16_MSK_MS__SIZE, 0x00000007
 2416              	.set CYREG_UDB_W16_MSK_01, 0x400f1102
 2417              	.set CYREG_UDB_W16_MSK_02, 0x400f1104
 2418              	.set CYREG_UDB_W16_ACTL_00, 0x400f1120
 2419              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET, 0x00000000
 2420              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE, 0x00000001
 2421              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL, 0x00000000
 2422              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR, 0x00000001
 2423              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET, 0x00000001
 2424              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE, 0x00000001
 2425              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL, 0x00000000
 2426              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR, 0x00000001
 2427              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET, 0x00000002
 2428              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE, 0x00000001
 2429              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL, 0x00000000
 2430              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_MID, 0x00000001
 2431              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET, 0x00000003
 2432              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE, 0x00000001
 2433              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL, 0x00000000
 2434              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_MID, 0x00000001
 2435              	.set CYFLD_UDB_W16_INT_EN_LS__OFFSET, 0x00000004
 2436              	.set CYFLD_UDB_W16_INT_EN_LS__SIZE, 0x00000001
 2437              	.set CYVAL_UDB_W16_INT_EN_LS_DISABLE, 0x00000000
 2438              	.set CYVAL_UDB_W16_INT_EN_LS_ENABLE, 0x00000001
 2439              	.set CYFLD_UDB_W16_CNT_START_LS__OFFSET, 0x00000005
 2440              	.set CYFLD_UDB_W16_CNT_START_LS__SIZE, 0x00000001
 2441              	.set CYVAL_UDB_W16_CNT_START_LS_DISABLE, 0x00000000
 2442              	.set CYVAL_UDB_W16_CNT_START_LS_ENABLE, 0x00000001
 2443              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET, 0x00000008
 2444              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE, 0x00000001
 2445              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL, 0x00000000
 2446              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR, 0x00000001
 2447              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET, 0x00000009
 2448              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE, 0x00000001
 2449              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL, 0x00000000
 2450              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR, 0x00000001
 2451              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET, 0x0000000a
 2452              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE, 0x00000001
 2453              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL, 0x00000000
 2454              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_MID, 0x00000001
 2455              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET, 0x0000000b
 2456              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE, 0x00000001
 2457              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL, 0x00000000
 2458              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_MID, 0x00000001
 2459              	.set CYFLD_UDB_W16_INT_EN_MS__OFFSET, 0x0000000c
 2460              	.set CYFLD_UDB_W16_INT_EN_MS__SIZE, 0x00000001
 2461              	.set CYVAL_UDB_W16_INT_EN_MS_DISABLE, 0x00000000
 2462              	.set CYVAL_UDB_W16_INT_EN_MS_ENABLE, 0x00000001
 2463              	.set CYFLD_UDB_W16_CNT_START_MS__OFFSET, 0x0000000d
 2464              	.set CYFLD_UDB_W16_CNT_START_MS__SIZE, 0x00000001
 2465              	.set CYVAL_UDB_W16_CNT_START_MS_DISABLE, 0x00000000
 2466              	.set CYVAL_UDB_W16_CNT_START_MS_ENABLE, 0x00000001
 2467              	.set CYREG_UDB_W16_ACTL_01, 0x400f1122
 2468              	.set CYREG_UDB_W16_ACTL_02, 0x400f1124
 2469              	.set CYREG_UDB_W16_MC_00, 0x400f1140
 2470              	.set CYFLD_UDB_W16_PLD0_MC_LS__OFFSET, 0x00000000
 2471              	.set CYFLD_UDB_W16_PLD0_MC_LS__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2472              	.set CYFLD_UDB_W16_PLD1_MC_LS__OFFSET, 0x00000004
 2473              	.set CYFLD_UDB_W16_PLD1_MC_LS__SIZE, 0x00000004
 2474              	.set CYFLD_UDB_W16_PLD0_MC_MS__OFFSET, 0x00000008
 2475              	.set CYFLD_UDB_W16_PLD0_MC_MS__SIZE, 0x00000004
 2476              	.set CYFLD_UDB_W16_PLD1_MC_MS__OFFSET, 0x0000000c
 2477              	.set CYFLD_UDB_W16_PLD1_MC_MS__SIZE, 0x00000004
 2478              	.set CYREG_UDB_W16_MC_01, 0x400f1142
 2479              	.set CYREG_UDB_W16_MC_02, 0x400f1144
 2480              	.set CYDEV_UDB_W32_BASE, 0x400f2000
 2481              	.set CYDEV_UDB_W32_SIZE, 0x00001000
 2482              	.set CYREG_UDB_W32_A0_00, 0x400f2000
 2483              	.set CYFLD_UDB_W32_A0_0__OFFSET, 0x00000000
 2484              	.set CYFLD_UDB_W32_A0_0__SIZE, 0x00000008
 2485              	.set CYFLD_UDB_W32_A0_1__OFFSET, 0x00000008
 2486              	.set CYFLD_UDB_W32_A0_1__SIZE, 0x00000008
 2487              	.set CYFLD_UDB_W32_A0_2__OFFSET, 0x00000010
 2488              	.set CYFLD_UDB_W32_A0_2__SIZE, 0x00000008
 2489              	.set CYFLD_UDB_W32_A0_3__OFFSET, 0x00000018
 2490              	.set CYFLD_UDB_W32_A0_3__SIZE, 0x00000008
 2491              	.set CYREG_UDB_W32_A1_00, 0x400f2040
 2492              	.set CYFLD_UDB_W32_A1_0__OFFSET, 0x00000000
 2493              	.set CYFLD_UDB_W32_A1_0__SIZE, 0x00000008
 2494              	.set CYFLD_UDB_W32_A1_1__OFFSET, 0x00000008
 2495              	.set CYFLD_UDB_W32_A1_1__SIZE, 0x00000008
 2496              	.set CYFLD_UDB_W32_A1_2__OFFSET, 0x00000010
 2497              	.set CYFLD_UDB_W32_A1_2__SIZE, 0x00000008
 2498              	.set CYFLD_UDB_W32_A1_3__OFFSET, 0x00000018
 2499              	.set CYFLD_UDB_W32_A1_3__SIZE, 0x00000008
 2500              	.set CYREG_UDB_W32_D0_00, 0x400f2080
 2501              	.set CYFLD_UDB_W32_D0_0__OFFSET, 0x00000000
 2502              	.set CYFLD_UDB_W32_D0_0__SIZE, 0x00000008
 2503              	.set CYFLD_UDB_W32_D0_1__OFFSET, 0x00000008
 2504              	.set CYFLD_UDB_W32_D0_1__SIZE, 0x00000008
 2505              	.set CYFLD_UDB_W32_D0_2__OFFSET, 0x00000010
 2506              	.set CYFLD_UDB_W32_D0_2__SIZE, 0x00000008
 2507              	.set CYFLD_UDB_W32_D0_3__OFFSET, 0x00000018
 2508              	.set CYFLD_UDB_W32_D0_3__SIZE, 0x00000008
 2509              	.set CYREG_UDB_W32_D1_00, 0x400f20c0
 2510              	.set CYFLD_UDB_W32_D1_0__OFFSET, 0x00000000
 2511              	.set CYFLD_UDB_W32_D1_0__SIZE, 0x00000008
 2512              	.set CYFLD_UDB_W32_D1_1__OFFSET, 0x00000008
 2513              	.set CYFLD_UDB_W32_D1_1__SIZE, 0x00000008
 2514              	.set CYFLD_UDB_W32_D1_2__OFFSET, 0x00000010
 2515              	.set CYFLD_UDB_W32_D1_2__SIZE, 0x00000008
 2516              	.set CYFLD_UDB_W32_D1_3__OFFSET, 0x00000018
 2517              	.set CYFLD_UDB_W32_D1_3__SIZE, 0x00000008
 2518              	.set CYREG_UDB_W32_F0_00, 0x400f2100
 2519              	.set CYFLD_UDB_W32_F0_0__OFFSET, 0x00000000
 2520              	.set CYFLD_UDB_W32_F0_0__SIZE, 0x00000008
 2521              	.set CYFLD_UDB_W32_F0_1__OFFSET, 0x00000008
 2522              	.set CYFLD_UDB_W32_F0_1__SIZE, 0x00000008
 2523              	.set CYFLD_UDB_W32_F0_2__OFFSET, 0x00000010
 2524              	.set CYFLD_UDB_W32_F0_2__SIZE, 0x00000008
 2525              	.set CYFLD_UDB_W32_F0_3__OFFSET, 0x00000018
 2526              	.set CYFLD_UDB_W32_F0_3__SIZE, 0x00000008
 2527              	.set CYREG_UDB_W32_F1_00, 0x400f2140
 2528              	.set CYFLD_UDB_W32_F1_0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2529              	.set CYFLD_UDB_W32_F1_0__SIZE, 0x00000008
 2530              	.set CYFLD_UDB_W32_F1_1__OFFSET, 0x00000008
 2531              	.set CYFLD_UDB_W32_F1_1__SIZE, 0x00000008
 2532              	.set CYFLD_UDB_W32_F1_2__OFFSET, 0x00000010
 2533              	.set CYFLD_UDB_W32_F1_2__SIZE, 0x00000008
 2534              	.set CYFLD_UDB_W32_F1_3__OFFSET, 0x00000018
 2535              	.set CYFLD_UDB_W32_F1_3__SIZE, 0x00000008
 2536              	.set CYREG_UDB_W32_ST_00, 0x400f2180
 2537              	.set CYFLD_UDB_W32_ST_0__OFFSET, 0x00000000
 2538              	.set CYFLD_UDB_W32_ST_0__SIZE, 0x00000008
 2539              	.set CYFLD_UDB_W32_ST_1__OFFSET, 0x00000008
 2540              	.set CYFLD_UDB_W32_ST_1__SIZE, 0x00000008
 2541              	.set CYFLD_UDB_W32_ST_2__OFFSET, 0x00000010
 2542              	.set CYFLD_UDB_W32_ST_2__SIZE, 0x00000008
 2543              	.set CYFLD_UDB_W32_ST_3__OFFSET, 0x00000018
 2544              	.set CYFLD_UDB_W32_ST_3__SIZE, 0x00000008
 2545              	.set CYREG_UDB_W32_CTL_00, 0x400f21c0
 2546              	.set CYFLD_UDB_W32_CTL_0__OFFSET, 0x00000000
 2547              	.set CYFLD_UDB_W32_CTL_0__SIZE, 0x00000008
 2548              	.set CYFLD_UDB_W32_CTL_1__OFFSET, 0x00000008
 2549              	.set CYFLD_UDB_W32_CTL_1__SIZE, 0x00000008
 2550              	.set CYFLD_UDB_W32_CTL_2__OFFSET, 0x00000010
 2551              	.set CYFLD_UDB_W32_CTL_2__SIZE, 0x00000008
 2552              	.set CYFLD_UDB_W32_CTL_3__OFFSET, 0x00000018
 2553              	.set CYFLD_UDB_W32_CTL_3__SIZE, 0x00000008
 2554              	.set CYREG_UDB_W32_MSK_00, 0x400f2200
 2555              	.set CYFLD_UDB_W32_MSK_0__OFFSET, 0x00000000
 2556              	.set CYFLD_UDB_W32_MSK_0__SIZE, 0x00000007
 2557              	.set CYFLD_UDB_W32_MSK_1__OFFSET, 0x00000008
 2558              	.set CYFLD_UDB_W32_MSK_1__SIZE, 0x00000007
 2559              	.set CYFLD_UDB_W32_MSK_2__OFFSET, 0x00000010
 2560              	.set CYFLD_UDB_W32_MSK_2__SIZE, 0x00000007
 2561              	.set CYFLD_UDB_W32_MSK_3__OFFSET, 0x00000018
 2562              	.set CYFLD_UDB_W32_MSK_3__SIZE, 0x00000007
 2563              	.set CYREG_UDB_W32_ACTL_00, 0x400f2240
 2564              	.set CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET, 0x00000000
 2565              	.set CYFLD_UDB_W32_FIFO0_CLR_0__SIZE, 0x00000001
 2566              	.set CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL, 0x00000000
 2567              	.set CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR, 0x00000001
 2568              	.set CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET, 0x00000001
 2569              	.set CYFLD_UDB_W32_FIFO1_CLR_0__SIZE, 0x00000001
 2570              	.set CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL, 0x00000000
 2571              	.set CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR, 0x00000001
 2572              	.set CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET, 0x00000002
 2573              	.set CYFLD_UDB_W32_FIFO0_LVL_0__SIZE, 0x00000001
 2574              	.set CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL, 0x00000000
 2575              	.set CYVAL_UDB_W32_FIFO0_LVL_0_MID, 0x00000001
 2576              	.set CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET, 0x00000003
 2577              	.set CYFLD_UDB_W32_FIFO1_LVL_0__SIZE, 0x00000001
 2578              	.set CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL, 0x00000000
 2579              	.set CYVAL_UDB_W32_FIFO1_LVL_0_MID, 0x00000001
 2580              	.set CYFLD_UDB_W32_INT_EN_0__OFFSET, 0x00000004
 2581              	.set CYFLD_UDB_W32_INT_EN_0__SIZE, 0x00000001
 2582              	.set CYVAL_UDB_W32_INT_EN_0_DISABLE, 0x00000000
 2583              	.set CYVAL_UDB_W32_INT_EN_0_ENABLE, 0x00000001
 2584              	.set CYFLD_UDB_W32_CNT_START_0__OFFSET, 0x00000005
 2585              	.set CYFLD_UDB_W32_CNT_START_0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2586              	.set CYVAL_UDB_W32_CNT_START_0_DISABLE, 0x00000000
 2587              	.set CYVAL_UDB_W32_CNT_START_0_ENABLE, 0x00000001
 2588              	.set CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET, 0x00000008
 2589              	.set CYFLD_UDB_W32_FIFO0_CLR_1__SIZE, 0x00000001
 2590              	.set CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL, 0x00000000
 2591              	.set CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR, 0x00000001
 2592              	.set CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET, 0x00000009
 2593              	.set CYFLD_UDB_W32_FIFO1_CLR_1__SIZE, 0x00000001
 2594              	.set CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL, 0x00000000
 2595              	.set CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR, 0x00000001
 2596              	.set CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET, 0x0000000a
 2597              	.set CYFLD_UDB_W32_FIFO0_LVL_1__SIZE, 0x00000001
 2598              	.set CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL, 0x00000000
 2599              	.set CYVAL_UDB_W32_FIFO0_LVL_1_MID, 0x00000001
 2600              	.set CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET, 0x0000000b
 2601              	.set CYFLD_UDB_W32_FIFO1_LVL_1__SIZE, 0x00000001
 2602              	.set CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL, 0x00000000
 2603              	.set CYVAL_UDB_W32_FIFO1_LVL_1_MID, 0x00000001
 2604              	.set CYFLD_UDB_W32_INT_EN_1__OFFSET, 0x0000000c
 2605              	.set CYFLD_UDB_W32_INT_EN_1__SIZE, 0x00000001
 2606              	.set CYVAL_UDB_W32_INT_EN_1_DISABLE, 0x00000000
 2607              	.set CYVAL_UDB_W32_INT_EN_1_ENABLE, 0x00000001
 2608              	.set CYFLD_UDB_W32_CNT_START_1__OFFSET, 0x0000000d
 2609              	.set CYFLD_UDB_W32_CNT_START_1__SIZE, 0x00000001
 2610              	.set CYVAL_UDB_W32_CNT_START_1_DISABLE, 0x00000000
 2611              	.set CYVAL_UDB_W32_CNT_START_1_ENABLE, 0x00000001
 2612              	.set CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET, 0x00000010
 2613              	.set CYFLD_UDB_W32_FIFO0_CLR_2__SIZE, 0x00000001
 2614              	.set CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL, 0x00000000
 2615              	.set CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR, 0x00000001
 2616              	.set CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET, 0x00000011
 2617              	.set CYFLD_UDB_W32_FIFO1_CLR_2__SIZE, 0x00000001
 2618              	.set CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL, 0x00000000
 2619              	.set CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR, 0x00000001
 2620              	.set CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET, 0x00000012
 2621              	.set CYFLD_UDB_W32_FIFO0_LVL_2__SIZE, 0x00000001
 2622              	.set CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL, 0x00000000
 2623              	.set CYVAL_UDB_W32_FIFO0_LVL_2_MID, 0x00000001
 2624              	.set CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET, 0x00000013
 2625              	.set CYFLD_UDB_W32_FIFO1_LVL_2__SIZE, 0x00000001
 2626              	.set CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL, 0x00000000
 2627              	.set CYVAL_UDB_W32_FIFO1_LVL_2_MID, 0x00000001
 2628              	.set CYFLD_UDB_W32_INT_EN_2__OFFSET, 0x00000014
 2629              	.set CYFLD_UDB_W32_INT_EN_2__SIZE, 0x00000001
 2630              	.set CYVAL_UDB_W32_INT_EN_2_DISABLE, 0x00000000
 2631              	.set CYVAL_UDB_W32_INT_EN_2_ENABLE, 0x00000001
 2632              	.set CYFLD_UDB_W32_CNT_START_2__OFFSET, 0x00000015
 2633              	.set CYFLD_UDB_W32_CNT_START_2__SIZE, 0x00000001
 2634              	.set CYVAL_UDB_W32_CNT_START_2_DISABLE, 0x00000000
 2635              	.set CYVAL_UDB_W32_CNT_START_2_ENABLE, 0x00000001
 2636              	.set CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET, 0x00000018
 2637              	.set CYFLD_UDB_W32_FIFO0_CLR_3__SIZE, 0x00000001
 2638              	.set CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL, 0x00000000
 2639              	.set CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR, 0x00000001
 2640              	.set CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET, 0x00000019
 2641              	.set CYFLD_UDB_W32_FIFO1_CLR_3__SIZE, 0x00000001
 2642              	.set CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2643              	.set CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR, 0x00000001
 2644              	.set CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET, 0x0000001a
 2645              	.set CYFLD_UDB_W32_FIFO0_LVL_3__SIZE, 0x00000001
 2646              	.set CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL, 0x00000000
 2647              	.set CYVAL_UDB_W32_FIFO0_LVL_3_MID, 0x00000001
 2648              	.set CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET, 0x0000001b
 2649              	.set CYFLD_UDB_W32_FIFO1_LVL_3__SIZE, 0x00000001
 2650              	.set CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL, 0x00000000
 2651              	.set CYVAL_UDB_W32_FIFO1_LVL_3_MID, 0x00000001
 2652              	.set CYFLD_UDB_W32_INT_EN_3__OFFSET, 0x0000001c
 2653              	.set CYFLD_UDB_W32_INT_EN_3__SIZE, 0x00000001
 2654              	.set CYVAL_UDB_W32_INT_EN_3_DISABLE, 0x00000000
 2655              	.set CYVAL_UDB_W32_INT_EN_3_ENABLE, 0x00000001
 2656              	.set CYFLD_UDB_W32_CNT_START_3__OFFSET, 0x0000001d
 2657              	.set CYFLD_UDB_W32_CNT_START_3__SIZE, 0x00000001
 2658              	.set CYVAL_UDB_W32_CNT_START_3_DISABLE, 0x00000000
 2659              	.set CYVAL_UDB_W32_CNT_START_3_ENABLE, 0x00000001
 2660              	.set CYREG_UDB_W32_MC_00, 0x400f2280
 2661              	.set CYFLD_UDB_W32_PLD0_MC_0__OFFSET, 0x00000000
 2662              	.set CYFLD_UDB_W32_PLD0_MC_0__SIZE, 0x00000004
 2663              	.set CYFLD_UDB_W32_PLD1_MC_0__OFFSET, 0x00000004
 2664              	.set CYFLD_UDB_W32_PLD1_MC_0__SIZE, 0x00000004
 2665              	.set CYFLD_UDB_W32_PLD0_MC_1__OFFSET, 0x00000008
 2666              	.set CYFLD_UDB_W32_PLD0_MC_1__SIZE, 0x00000004
 2667              	.set CYFLD_UDB_W32_PLD1_MC_1__OFFSET, 0x0000000c
 2668              	.set CYFLD_UDB_W32_PLD1_MC_1__SIZE, 0x00000004
 2669              	.set CYFLD_UDB_W32_PLD0_MC_2__OFFSET, 0x00000010
 2670              	.set CYFLD_UDB_W32_PLD0_MC_2__SIZE, 0x00000004
 2671              	.set CYFLD_UDB_W32_PLD1_MC_2__OFFSET, 0x00000014
 2672              	.set CYFLD_UDB_W32_PLD1_MC_2__SIZE, 0x00000004
 2673              	.set CYFLD_UDB_W32_PLD0_MC_3__OFFSET, 0x00000018
 2674              	.set CYFLD_UDB_W32_PLD0_MC_3__SIZE, 0x00000004
 2675              	.set CYFLD_UDB_W32_PLD1_MC_3__OFFSET, 0x0000001c
 2676              	.set CYFLD_UDB_W32_PLD1_MC_3__SIZE, 0x00000004
 2677              	.set CYDEV_UDB_P0_BASE, 0x400f3000
 2678              	.set CYDEV_UDB_P0_SIZE, 0x00000200
 2679              	.set CYDEV_UDB_P0_U0_BASE, 0x400f3000
 2680              	.set CYDEV_UDB_P0_U0_SIZE, 0x00000080
 2681              	.set CYREG_UDB_P0_U0_PLD_IT0, 0x400f3000
 2682              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET, 0x00000000
 2683              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE, 0x00000001
 2684              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET, 0x00000001
 2685              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE, 0x00000001
 2686              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET, 0x00000002
 2687              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE, 0x00000001
 2688              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET, 0x00000003
 2689              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE, 0x00000001
 2690              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET, 0x00000004
 2691              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE, 0x00000001
 2692              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET, 0x00000005
 2693              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE, 0x00000001
 2694              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET, 0x00000006
 2695              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE, 0x00000001
 2696              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET, 0x00000007
 2697              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE, 0x00000001
 2698              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET, 0x00000008
 2699              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2700              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET, 0x00000009
 2701              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE, 0x00000001
 2702              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET, 0x0000000a
 2703              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE, 0x00000001
 2704              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET, 0x0000000b
 2705              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE, 0x00000001
 2706              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET, 0x0000000c
 2707              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE, 0x00000001
 2708              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET, 0x0000000d
 2709              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE, 0x00000001
 2710              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET, 0x0000000e
 2711              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE, 0x00000001
 2712              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET, 0x0000000f
 2713              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE, 0x00000001
 2714              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET, 0x00000010
 2715              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE, 0x00000001
 2716              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET, 0x00000011
 2717              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE, 0x00000001
 2718              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET, 0x00000012
 2719              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE, 0x00000001
 2720              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET, 0x00000013
 2721              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE, 0x00000001
 2722              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET, 0x00000014
 2723              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE, 0x00000001
 2724              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET, 0x00000015
 2725              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE, 0x00000001
 2726              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET, 0x00000016
 2727              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE, 0x00000001
 2728              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET, 0x00000017
 2729              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE, 0x00000001
 2730              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET, 0x00000018
 2731              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE, 0x00000001
 2732              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET, 0x00000019
 2733              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE, 0x00000001
 2734              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET, 0x0000001a
 2735              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE, 0x00000001
 2736              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET, 0x0000001b
 2737              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE, 0x00000001
 2738              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET, 0x0000001c
 2739              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE, 0x00000001
 2740              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET, 0x0000001d
 2741              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE, 0x00000001
 2742              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET, 0x0000001e
 2743              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE, 0x00000001
 2744              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET, 0x0000001f
 2745              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE, 0x00000001
 2746              	.set CYREG_UDB_P0_U0_PLD_IT1, 0x400f3004
 2747              	.set CYREG_UDB_P0_U0_PLD_IT2, 0x400f3008
 2748              	.set CYREG_UDB_P0_U0_PLD_IT3, 0x400f300c
 2749              	.set CYREG_UDB_P0_U0_PLD_IT4, 0x400f3010
 2750              	.set CYREG_UDB_P0_U0_PLD_IT5, 0x400f3014
 2751              	.set CYREG_UDB_P0_U0_PLD_IT6, 0x400f3018
 2752              	.set CYREG_UDB_P0_U0_PLD_IT7, 0x400f301c
 2753              	.set CYREG_UDB_P0_U0_PLD_IT8, 0x400f3020
 2754              	.set CYREG_UDB_P0_U0_PLD_IT9, 0x400f3024
 2755              	.set CYREG_UDB_P0_U0_PLD_IT10, 0x400f3028
 2756              	.set CYREG_UDB_P0_U0_PLD_IT11, 0x400f302c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2757              	.set CYREG_UDB_P0_U0_PLD_ORT0, 0x400f3030
 2758              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET, 0x00000000
 2759              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE, 0x00000001
 2760              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET, 0x00000001
 2761              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE, 0x00000001
 2762              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET, 0x00000002
 2763              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE, 0x00000001
 2764              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET, 0x00000003
 2765              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE, 0x00000001
 2766              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET, 0x00000004
 2767              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE, 0x00000001
 2768              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET, 0x00000005
 2769              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE, 0x00000001
 2770              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET, 0x00000006
 2771              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE, 0x00000001
 2772              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET, 0x00000007
 2773              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE, 0x00000001
 2774              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET, 0x00000008
 2775              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE, 0x00000001
 2776              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET, 0x00000009
 2777              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE, 0x00000001
 2778              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET, 0x0000000a
 2779              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE, 0x00000001
 2780              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET, 0x0000000b
 2781              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE, 0x00000001
 2782              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET, 0x0000000c
 2783              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE, 0x00000001
 2784              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET, 0x0000000d
 2785              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE, 0x00000001
 2786              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET, 0x0000000e
 2787              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE, 0x00000001
 2788              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET, 0x0000000f
 2789              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE, 0x00000001
 2790              	.set CYREG_UDB_P0_U0_PLD_ORT1, 0x400f3032
 2791              	.set CYREG_UDB_P0_U0_PLD_ORT2, 0x400f3034
 2792              	.set CYREG_UDB_P0_U0_PLD_ORT3, 0x400f3036
 2793              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST, 0x400f3038
 2794              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET, 0x00000000
 2795              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE, 0x00000001
 2796              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE, 0x00000000
 2797              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE, 0x00000001
 2798              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET, 0x00000001
 2799              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE, 0x00000001
 2800              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV, 0x00000000
 2801              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED, 0x00000001
 2802              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET, 0x00000002
 2803              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE, 0x00000001
 2804              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE, 0x00000000
 2805              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE, 0x00000001
 2806              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET, 0x00000003
 2807              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE, 0x00000001
 2808              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV, 0x00000000
 2809              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED, 0x00000001
 2810              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET, 0x00000004
 2811              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE, 0x00000001
 2812              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE, 0x00000000
 2813              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2814              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET, 0x00000005
 2815              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE, 0x00000001
 2816              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV, 0x00000000
 2817              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED, 0x00000001
 2818              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET, 0x00000006
 2819              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE, 0x00000001
 2820              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE, 0x00000000
 2821              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE, 0x00000001
 2822              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET, 0x00000007
 2823              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE, 0x00000001
 2824              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV, 0x00000000
 2825              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED, 0x00000001
 2826              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET, 0x00000008
 2827              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE, 0x00000001
 2828              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE, 0x00000000
 2829              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE, 0x00000001
 2830              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET, 0x00000009
 2831              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE, 0x00000001
 2832              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV, 0x00000000
 2833              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED, 0x00000001
 2834              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET, 0x0000000a
 2835              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE, 0x00000001
 2836              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE, 0x00000000
 2837              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE, 0x00000001
 2838              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET, 0x0000000b
 2839              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE, 0x00000001
 2840              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV, 0x00000000
 2841              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED, 0x00000001
 2842              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET, 0x0000000c
 2843              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE, 0x00000001
 2844              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE, 0x00000000
 2845              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE, 0x00000001
 2846              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET, 0x0000000d
 2847              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE, 0x00000001
 2848              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV, 0x00000000
 2849              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED, 0x00000001
 2850              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET, 0x0000000e
 2851              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE, 0x00000001
 2852              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE, 0x00000000
 2853              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE, 0x00000001
 2854              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET, 0x0000000f
 2855              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE, 0x00000001
 2856              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV, 0x00000000
 2857              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED, 0x00000001
 2858              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB, 0x400f303a
 2859              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET, 0x00000000
 2860              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE, 0x00000002
 2861              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF, 0x00000000
 2862              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY, 0x00000001
 2863              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H, 0x00000002
 2864              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L, 0x00000003
 2865              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET, 0x00000002
 2866              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE, 0x00000002
 2867              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF, 0x00000000
 2868              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY, 0x00000001
 2869              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H, 0x00000002
 2870              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2871              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET, 0x00000004
 2872              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE, 0x00000002
 2873              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF, 0x00000000
 2874              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY, 0x00000001
 2875              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H, 0x00000002
 2876              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L, 0x00000003
 2877              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET, 0x00000006
 2878              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE, 0x00000002
 2879              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF, 0x00000000
 2880              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY, 0x00000001
 2881              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H, 0x00000002
 2882              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L, 0x00000003
 2883              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET, 0x00000008
 2884              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE, 0x00000002
 2885              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF, 0x00000000
 2886              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY, 0x00000001
 2887              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H, 0x00000002
 2888              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L, 0x00000003
 2889              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET, 0x0000000a
 2890              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE, 0x00000002
 2891              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF, 0x00000000
 2892              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY, 0x00000001
 2893              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H, 0x00000002
 2894              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L, 0x00000003
 2895              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET, 0x0000000c
 2896              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE, 0x00000002
 2897              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF, 0x00000000
 2898              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY, 0x00000001
 2899              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H, 0x00000002
 2900              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L, 0x00000003
 2901              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET, 0x0000000e
 2902              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE, 0x00000002
 2903              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF, 0x00000000
 2904              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY, 0x00000001
 2905              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H, 0x00000002
 2906              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L, 0x00000003
 2907              	.set CYREG_UDB_P0_U0_PLD_MC_SET_RESET, 0x400f303c
 2908              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET, 0x00000000
 2909              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE, 0x00000001
 2910              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE, 0x00000000
 2911              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE, 0x00000001
 2912              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET, 0x00000001
 2913              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE, 0x00000001
 2914              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE, 0x00000000
 2915              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE, 0x00000001
 2916              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET, 0x00000002
 2917              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE, 0x00000001
 2918              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE, 0x00000000
 2919              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE, 0x00000001
 2920              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET, 0x00000003
 2921              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE, 0x00000001
 2922              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE, 0x00000000
 2923              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE, 0x00000001
 2924              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET, 0x00000004
 2925              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE, 0x00000001
 2926              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE, 0x00000000
 2927              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2928              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET, 0x00000005
 2929              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE, 0x00000001
 2930              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE, 0x00000000
 2931              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE, 0x00000001
 2932              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET, 0x00000006
 2933              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE, 0x00000001
 2934              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE, 0x00000000
 2935              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE, 0x00000001
 2936              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET, 0x00000007
 2937              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE, 0x00000001
 2938              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE, 0x00000000
 2939              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE, 0x00000001
 2940              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET, 0x00000008
 2941              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE, 0x00000001
 2942              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE, 0x00000000
 2943              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE, 0x00000001
 2944              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET, 0x00000009
 2945              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE, 0x00000001
 2946              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE, 0x00000000
 2947              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE, 0x00000001
 2948              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET, 0x0000000a
 2949              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE, 0x00000001
 2950              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE, 0x00000000
 2951              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE, 0x00000001
 2952              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET, 0x0000000b
 2953              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE, 0x00000001
 2954              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE, 0x00000000
 2955              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE, 0x00000001
 2956              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET, 0x0000000c
 2957              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE, 0x00000001
 2958              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE, 0x00000000
 2959              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE, 0x00000001
 2960              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET, 0x0000000d
 2961              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE, 0x00000001
 2962              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE, 0x00000000
 2963              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE, 0x00000001
 2964              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET, 0x0000000e
 2965              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE, 0x00000001
 2966              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE, 0x00000000
 2967              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE, 0x00000001
 2968              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET, 0x0000000f
 2969              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE, 0x00000001
 2970              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE, 0x00000000
 2971              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE, 0x00000001
 2972              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS, 0x400f303e
 2973              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET, 0x00000000
 2974              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE, 0x00000001
 2975              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER, 0x00000000
 2976              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL, 0x00000001
 2977              	.set CYFLD_UDB_P_U_NC1__OFFSET, 0x00000001
 2978              	.set CYFLD_UDB_P_U_NC1__SIZE, 0x00000001
 2979              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET, 0x00000002
 2980              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE, 0x00000001
 2981              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER, 0x00000000
 2982              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL, 0x00000001
 2983              	.set CYFLD_UDB_P_U_NC3__OFFSET, 0x00000003
 2984              	.set CYFLD_UDB_P_U_NC3__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 2985              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET, 0x00000004
 2986              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE, 0x00000001
 2987              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER, 0x00000000
 2988              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL, 0x00000001
 2989              	.set CYFLD_UDB_P_U_NC5__OFFSET, 0x00000005
 2990              	.set CYFLD_UDB_P_U_NC5__SIZE, 0x00000001
 2991              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET, 0x00000006
 2992              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE, 0x00000001
 2993              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER, 0x00000000
 2994              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL, 0x00000001
 2995              	.set CYFLD_UDB_P_U_NC7__OFFSET, 0x00000007
 2996              	.set CYFLD_UDB_P_U_NC7__SIZE, 0x00000001
 2997              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET, 0x00000008
 2998              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE, 0x00000001
 2999              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER, 0x00000000
 3000              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL, 0x00000001
 3001              	.set CYFLD_UDB_P_U_NC9__OFFSET, 0x00000009
 3002              	.set CYFLD_UDB_P_U_NC9__SIZE, 0x00000001
 3003              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET, 0x0000000a
 3004              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE, 0x00000001
 3005              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER, 0x00000000
 3006              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL, 0x00000001
 3007              	.set CYFLD_UDB_P_U_NC11__OFFSET, 0x0000000b
 3008              	.set CYFLD_UDB_P_U_NC11__SIZE, 0x00000001
 3009              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET, 0x0000000c
 3010              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE, 0x00000001
 3011              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER, 0x00000000
 3012              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL, 0x00000001
 3013              	.set CYFLD_UDB_P_U_NC13__OFFSET, 0x0000000d
 3014              	.set CYFLD_UDB_P_U_NC13__SIZE, 0x00000001
 3015              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET, 0x0000000e
 3016              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE, 0x00000001
 3017              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER, 0x00000000
 3018              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL, 0x00000001
 3019              	.set CYFLD_UDB_P_U_NC15__OFFSET, 0x0000000f
 3020              	.set CYFLD_UDB_P_U_NC15__SIZE, 0x00000001
 3021              	.set CYREG_UDB_P0_U0_CFG0, 0x400f3040
 3022              	.set CYFLD_UDB_P_U_RAD0__OFFSET, 0x00000000
 3023              	.set CYFLD_UDB_P_U_RAD0__SIZE, 0x00000003
 3024              	.set CYVAL_UDB_P_U_RAD0_OFF, 0x00000000
 3025              	.set CYVAL_UDB_P_U_RAD0_DP_IN0, 0x00000001
 3026              	.set CYVAL_UDB_P_U_RAD0_DP_IN1, 0x00000002
 3027              	.set CYVAL_UDB_P_U_RAD0_DP_IN2, 0x00000003
 3028              	.set CYVAL_UDB_P_U_RAD0_DP_IN3, 0x00000004
 3029              	.set CYVAL_UDB_P_U_RAD0_DP_IN4, 0x00000005
 3030              	.set CYVAL_UDB_P_U_RAD0_DP_IN5, 0x00000006
 3031              	.set CYVAL_UDB_P_U_RAD0_RESERVED, 0x00000007
 3032              	.set CYFLD_UDB_P_U_RAD1__OFFSET, 0x00000004
 3033              	.set CYFLD_UDB_P_U_RAD1__SIZE, 0x00000003
 3034              	.set CYVAL_UDB_P_U_RAD1_OFF, 0x00000000
 3035              	.set CYVAL_UDB_P_U_RAD1_DP_IN0, 0x00000001
 3036              	.set CYVAL_UDB_P_U_RAD1_DP_IN1, 0x00000002
 3037              	.set CYVAL_UDB_P_U_RAD1_DP_IN2, 0x00000003
 3038              	.set CYVAL_UDB_P_U_RAD1_DP_IN3, 0x00000004
 3039              	.set CYVAL_UDB_P_U_RAD1_DP_IN4, 0x00000005
 3040              	.set CYVAL_UDB_P_U_RAD1_DP_IN5, 0x00000006
 3041              	.set CYVAL_UDB_P_U_RAD1_RESERVED, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3042              	.set CYREG_UDB_P0_U0_CFG1, 0x400f3041
 3043              	.set CYFLD_UDB_P_U_RAD2__OFFSET, 0x00000000
 3044              	.set CYFLD_UDB_P_U_RAD2__SIZE, 0x00000003
 3045              	.set CYVAL_UDB_P_U_RAD2_OFF, 0x00000000
 3046              	.set CYVAL_UDB_P_U_RAD2_DP_IN0, 0x00000001
 3047              	.set CYVAL_UDB_P_U_RAD2_DP_IN1, 0x00000002
 3048              	.set CYVAL_UDB_P_U_RAD2_DP_IN2, 0x00000003
 3049              	.set CYVAL_UDB_P_U_RAD2_DP_IN3, 0x00000004
 3050              	.set CYVAL_UDB_P_U_RAD2_DP_IN4, 0x00000005
 3051              	.set CYVAL_UDB_P_U_RAD2_DP_IN5, 0x00000006
 3052              	.set CYVAL_UDB_P_U_RAD2_RESERVED, 0x00000007
 3053              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET, 0x00000003
 3054              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE, 0x00000001
 3055              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE, 0x00000000
 3056              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS, 0x00000001
 3057              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET, 0x00000004
 3058              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE, 0x00000001
 3059              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE, 0x00000000
 3060              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS, 0x00000001
 3061              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET, 0x00000005
 3062              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE, 0x00000001
 3063              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE, 0x00000000
 3064              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS, 0x00000001
 3065              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET, 0x00000006
 3066              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE, 0x00000001
 3067              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE, 0x00000000
 3068              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS, 0x00000001
 3069              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET, 0x00000007
 3070              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE, 0x00000001
 3071              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE, 0x00000000
 3072              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS, 0x00000001
 3073              	.set CYREG_UDB_P0_U0_CFG2, 0x400f3042
 3074              	.set CYFLD_UDB_P_U_F0_LD__OFFSET, 0x00000000
 3075              	.set CYFLD_UDB_P_U_F0_LD__SIZE, 0x00000003
 3076              	.set CYVAL_UDB_P_U_F0_LD_OFF, 0x00000000
 3077              	.set CYVAL_UDB_P_U_F0_LD_DP_IN0, 0x00000001
 3078              	.set CYVAL_UDB_P_U_F0_LD_DP_IN1, 0x00000002
 3079              	.set CYVAL_UDB_P_U_F0_LD_DP_IN2, 0x00000003
 3080              	.set CYVAL_UDB_P_U_F0_LD_DP_IN3, 0x00000004
 3081              	.set CYVAL_UDB_P_U_F0_LD_DP_IN4, 0x00000005
 3082              	.set CYVAL_UDB_P_U_F0_LD_DP_IN5, 0x00000006
 3083              	.set CYVAL_UDB_P_U_F0_LD_RESERVED, 0x00000007
 3084              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET, 0x00000003
 3085              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE, 0x00000001
 3086              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE, 0x00000000
 3087              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS, 0x00000001
 3088              	.set CYFLD_UDB_P_U_F1_LD__OFFSET, 0x00000004
 3089              	.set CYFLD_UDB_P_U_F1_LD__SIZE, 0x00000003
 3090              	.set CYVAL_UDB_P_U_F1_LD_OFF, 0x00000000
 3091              	.set CYVAL_UDB_P_U_F1_LD_DP_IN0, 0x00000001
 3092              	.set CYVAL_UDB_P_U_F1_LD_DP_IN1, 0x00000002
 3093              	.set CYVAL_UDB_P_U_F1_LD_DP_IN2, 0x00000003
 3094              	.set CYVAL_UDB_P_U_F1_LD_DP_IN3, 0x00000004
 3095              	.set CYVAL_UDB_P_U_F1_LD_DP_IN4, 0x00000005
 3096              	.set CYVAL_UDB_P_U_F1_LD_DP_IN5, 0x00000006
 3097              	.set CYVAL_UDB_P_U_F1_LD_RESERVED, 0x00000007
 3098              	.set CYREG_UDB_P0_U0_CFG3, 0x400f3043
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3099              	.set CYFLD_UDB_P_U_D0_LD__OFFSET, 0x00000000
 3100              	.set CYFLD_UDB_P_U_D0_LD__SIZE, 0x00000003
 3101              	.set CYVAL_UDB_P_U_D0_LD_OFF, 0x00000000
 3102              	.set CYVAL_UDB_P_U_D0_LD_DP_IN0, 0x00000001
 3103              	.set CYVAL_UDB_P_U_D0_LD_DP_IN1, 0x00000002
 3104              	.set CYVAL_UDB_P_U_D0_LD_DP_IN2, 0x00000003
 3105              	.set CYVAL_UDB_P_U_D0_LD_DP_IN3, 0x00000004
 3106              	.set CYVAL_UDB_P_U_D0_LD_DP_IN4, 0x00000005
 3107              	.set CYVAL_UDB_P_U_D0_LD_DP_IN5, 0x00000006
 3108              	.set CYVAL_UDB_P_U_D0_LD_RESERVED, 0x00000007
 3109              	.set CYFLD_UDB_P_U_D1_LD__OFFSET, 0x00000004
 3110              	.set CYFLD_UDB_P_U_D1_LD__SIZE, 0x00000003
 3111              	.set CYVAL_UDB_P_U_D1_LD_OFF, 0x00000000
 3112              	.set CYVAL_UDB_P_U_D1_LD_DP_IN0, 0x00000001
 3113              	.set CYVAL_UDB_P_U_D1_LD_DP_IN1, 0x00000002
 3114              	.set CYVAL_UDB_P_U_D1_LD_DP_IN2, 0x00000003
 3115              	.set CYVAL_UDB_P_U_D1_LD_DP_IN3, 0x00000004
 3116              	.set CYVAL_UDB_P_U_D1_LD_DP_IN4, 0x00000005
 3117              	.set CYVAL_UDB_P_U_D1_LD_DP_IN5, 0x00000006
 3118              	.set CYVAL_UDB_P_U_D1_LD_RESERVED, 0x00000007
 3119              	.set CYREG_UDB_P0_U0_CFG4, 0x400f3044
 3120              	.set CYFLD_UDB_P_U_SI_MUX__OFFSET, 0x00000000
 3121              	.set CYFLD_UDB_P_U_SI_MUX__SIZE, 0x00000003
 3122              	.set CYVAL_UDB_P_U_SI_MUX_OFF, 0x00000000
 3123              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN0, 0x00000001
 3124              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN1, 0x00000002
 3125              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN2, 0x00000003
 3126              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN3, 0x00000004
 3127              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN4, 0x00000005
 3128              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN5, 0x00000006
 3129              	.set CYVAL_UDB_P_U_SI_MUX_RESERVED, 0x00000007
 3130              	.set CYFLD_UDB_P_U_CI_MUX__OFFSET, 0x00000004
 3131              	.set CYFLD_UDB_P_U_CI_MUX__SIZE, 0x00000003
 3132              	.set CYVAL_UDB_P_U_CI_MUX_OFF, 0x00000000
 3133              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN0, 0x00000001
 3134              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN1, 0x00000002
 3135              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN2, 0x00000003
 3136              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN3, 0x00000004
 3137              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN4, 0x00000005
 3138              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN5, 0x00000006
 3139              	.set CYVAL_UDB_P_U_CI_MUX_RESERVED, 0x00000007
 3140              	.set CYREG_UDB_P0_U0_CFG5, 0x400f3045
 3141              	.set CYFLD_UDB_P_U_OUT0__OFFSET, 0x00000000
 3142              	.set CYFLD_UDB_P_U_OUT0__SIZE, 0x00000004
 3143              	.set CYVAL_UDB_P_U_OUT0_CE0, 0x00000000
 3144              	.set CYVAL_UDB_P_U_OUT0_CL0, 0x00000001
 3145              	.set CYVAL_UDB_P_U_OUT0_Z0, 0x00000002
 3146              	.set CYVAL_UDB_P_U_OUT0_FF0, 0x00000003
 3147              	.set CYVAL_UDB_P_U_OUT0_CE1, 0x00000004
 3148              	.set CYVAL_UDB_P_U_OUT0_CL1, 0x00000005
 3149              	.set CYVAL_UDB_P_U_OUT0_Z1, 0x00000006
 3150              	.set CYVAL_UDB_P_U_OUT0_FF1, 0x00000007
 3151              	.set CYVAL_UDB_P_U_OUT0_OV_MSB, 0x00000008
 3152              	.set CYVAL_UDB_P_U_OUT0_CO_MSB, 0x00000009
 3153              	.set CYVAL_UDB_P_U_OUT0_CMSBO, 0x0000000a
 3154              	.set CYVAL_UDB_P_U_OUT0_SO, 0x0000000b
 3155              	.set CYVAL_UDB_P_U_OUT0_F0_BLK_STAT, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3156              	.set CYVAL_UDB_P_U_OUT0_F1_BLK_STAT, 0x0000000d
 3157              	.set CYVAL_UDB_P_U_OUT0_F0_BUS_STAT, 0x0000000e
 3158              	.set CYVAL_UDB_P_U_OUT0_F1_BUS_STAT, 0x0000000f
 3159              	.set CYFLD_UDB_P_U_OUT1__OFFSET, 0x00000004
 3160              	.set CYFLD_UDB_P_U_OUT1__SIZE, 0x00000004
 3161              	.set CYVAL_UDB_P_U_OUT1_CE0, 0x00000000
 3162              	.set CYVAL_UDB_P_U_OUT1_CL0, 0x00000001
 3163              	.set CYVAL_UDB_P_U_OUT1_Z0, 0x00000002
 3164              	.set CYVAL_UDB_P_U_OUT1_FF0, 0x00000003
 3165              	.set CYVAL_UDB_P_U_OUT1_CE1, 0x00000004
 3166              	.set CYVAL_UDB_P_U_OUT1_CL1, 0x00000005
 3167              	.set CYVAL_UDB_P_U_OUT1_Z1, 0x00000006
 3168              	.set CYVAL_UDB_P_U_OUT1_FF1, 0x00000007
 3169              	.set CYVAL_UDB_P_U_OUT1_OV_MSB, 0x00000008
 3170              	.set CYVAL_UDB_P_U_OUT1_CO_MSB, 0x00000009
 3171              	.set CYVAL_UDB_P_U_OUT1_CMSBO, 0x0000000a
 3172              	.set CYVAL_UDB_P_U_OUT1_SO, 0x0000000b
 3173              	.set CYVAL_UDB_P_U_OUT1_F0_BLK_STAT, 0x0000000c
 3174              	.set CYVAL_UDB_P_U_OUT1_F1_BLK_STAT, 0x0000000d
 3175              	.set CYVAL_UDB_P_U_OUT1_F0_BUS_STAT, 0x0000000e
 3176              	.set CYVAL_UDB_P_U_OUT1_F1_BUS_STAT, 0x0000000f
 3177              	.set CYREG_UDB_P0_U0_CFG6, 0x400f3046
 3178              	.set CYFLD_UDB_P_U_OUT2__OFFSET, 0x00000000
 3179              	.set CYFLD_UDB_P_U_OUT2__SIZE, 0x00000004
 3180              	.set CYVAL_UDB_P_U_OUT2_CE0, 0x00000000
 3181              	.set CYVAL_UDB_P_U_OUT2_CL0, 0x00000001
 3182              	.set CYVAL_UDB_P_U_OUT2_Z0, 0x00000002
 3183              	.set CYVAL_UDB_P_U_OUT2_FF0, 0x00000003
 3184              	.set CYVAL_UDB_P_U_OUT2_CE1, 0x00000004
 3185              	.set CYVAL_UDB_P_U_OUT2_CL1, 0x00000005
 3186              	.set CYVAL_UDB_P_U_OUT2_Z1, 0x00000006
 3187              	.set CYVAL_UDB_P_U_OUT2_FF1, 0x00000007
 3188              	.set CYVAL_UDB_P_U_OUT2_OV_MSB, 0x00000008
 3189              	.set CYVAL_UDB_P_U_OUT2_CO_MSB, 0x00000009
 3190              	.set CYVAL_UDB_P_U_OUT2_CMSBO, 0x0000000a
 3191              	.set CYVAL_UDB_P_U_OUT2_SO, 0x0000000b
 3192              	.set CYVAL_UDB_P_U_OUT2_F0_BLK_STAT, 0x0000000c
 3193              	.set CYVAL_UDB_P_U_OUT2_F1_BLK_STAT, 0x0000000d
 3194              	.set CYVAL_UDB_P_U_OUT2_F0_BUS_STAT, 0x0000000e
 3195              	.set CYVAL_UDB_P_U_OUT2_F1_BUS_STAT, 0x0000000f
 3196              	.set CYFLD_UDB_P_U_OUT3__OFFSET, 0x00000004
 3197              	.set CYFLD_UDB_P_U_OUT3__SIZE, 0x00000004
 3198              	.set CYVAL_UDB_P_U_OUT3_CE0, 0x00000000
 3199              	.set CYVAL_UDB_P_U_OUT3_CL0, 0x00000001
 3200              	.set CYVAL_UDB_P_U_OUT3_Z0, 0x00000002
 3201              	.set CYVAL_UDB_P_U_OUT3_FF0, 0x00000003
 3202              	.set CYVAL_UDB_P_U_OUT3_CE1, 0x00000004
 3203              	.set CYVAL_UDB_P_U_OUT3_CL1, 0x00000005
 3204              	.set CYVAL_UDB_P_U_OUT3_Z1, 0x00000006
 3205              	.set CYVAL_UDB_P_U_OUT3_FF1, 0x00000007
 3206              	.set CYVAL_UDB_P_U_OUT3_OV_MSB, 0x00000008
 3207              	.set CYVAL_UDB_P_U_OUT3_CO_MSB, 0x00000009
 3208              	.set CYVAL_UDB_P_U_OUT3_CMSBO, 0x0000000a
 3209              	.set CYVAL_UDB_P_U_OUT3_SO, 0x0000000b
 3210              	.set CYVAL_UDB_P_U_OUT3_F0_BLK_STAT, 0x0000000c
 3211              	.set CYVAL_UDB_P_U_OUT3_F1_BLK_STAT, 0x0000000d
 3212              	.set CYVAL_UDB_P_U_OUT3_F0_BUS_STAT, 0x0000000e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3213              	.set CYVAL_UDB_P_U_OUT3_F1_BUS_STAT, 0x0000000f
 3214              	.set CYREG_UDB_P0_U0_CFG7, 0x400f3047
 3215              	.set CYFLD_UDB_P_U_OUT4__OFFSET, 0x00000000
 3216              	.set CYFLD_UDB_P_U_OUT4__SIZE, 0x00000004
 3217              	.set CYVAL_UDB_P_U_OUT4_CE0, 0x00000000
 3218              	.set CYVAL_UDB_P_U_OUT4_CL0, 0x00000001
 3219              	.set CYVAL_UDB_P_U_OUT4_Z0, 0x00000002
 3220              	.set CYVAL_UDB_P_U_OUT4_FF0, 0x00000003
 3221              	.set CYVAL_UDB_P_U_OUT4_CE1, 0x00000004
 3222              	.set CYVAL_UDB_P_U_OUT4_CL1, 0x00000005
 3223              	.set CYVAL_UDB_P_U_OUT4_Z1, 0x00000006
 3224              	.set CYVAL_UDB_P_U_OUT4_FF1, 0x00000007
 3225              	.set CYVAL_UDB_P_U_OUT4_OV_MSB, 0x00000008
 3226              	.set CYVAL_UDB_P_U_OUT4_CO_MSB, 0x00000009
 3227              	.set CYVAL_UDB_P_U_OUT4_CMSBO, 0x0000000a
 3228              	.set CYVAL_UDB_P_U_OUT4_SO, 0x0000000b
 3229              	.set CYVAL_UDB_P_U_OUT4_F0_BLK_STAT, 0x0000000c
 3230              	.set CYVAL_UDB_P_U_OUT4_F1_BLK_STAT, 0x0000000d
 3231              	.set CYVAL_UDB_P_U_OUT4_F0_BUS_STAT, 0x0000000e
 3232              	.set CYVAL_UDB_P_U_OUT4_F1_BUS_STAT, 0x0000000f
 3233              	.set CYFLD_UDB_P_U_OUT5__OFFSET, 0x00000004
 3234              	.set CYFLD_UDB_P_U_OUT5__SIZE, 0x00000004
 3235              	.set CYVAL_UDB_P_U_OUT5_CE0, 0x00000000
 3236              	.set CYVAL_UDB_P_U_OUT5_CL0, 0x00000001
 3237              	.set CYVAL_UDB_P_U_OUT5_Z0, 0x00000002
 3238              	.set CYVAL_UDB_P_U_OUT5_FF0, 0x00000003
 3239              	.set CYVAL_UDB_P_U_OUT5_CE1, 0x00000004
 3240              	.set CYVAL_UDB_P_U_OUT5_CL1, 0x00000005
 3241              	.set CYVAL_UDB_P_U_OUT5_Z1, 0x00000006
 3242              	.set CYVAL_UDB_P_U_OUT5_FF1, 0x00000007
 3243              	.set CYVAL_UDB_P_U_OUT5_OV_MSB, 0x00000008
 3244              	.set CYVAL_UDB_P_U_OUT5_CO_MSB, 0x00000009
 3245              	.set CYVAL_UDB_P_U_OUT5_CMSBO, 0x0000000a
 3246              	.set CYVAL_UDB_P_U_OUT5_SO, 0x0000000b
 3247              	.set CYVAL_UDB_P_U_OUT5_F0_BLK_STAT, 0x0000000c
 3248              	.set CYVAL_UDB_P_U_OUT5_F1_BLK_STAT, 0x0000000d
 3249              	.set CYVAL_UDB_P_U_OUT5_F0_BUS_STAT, 0x0000000e
 3250              	.set CYVAL_UDB_P_U_OUT5_F1_BUS_STAT, 0x0000000f
 3251              	.set CYREG_UDB_P0_U0_CFG8, 0x400f3048
 3252              	.set CYFLD_UDB_P_U_OUT_SYNC__OFFSET, 0x00000000
 3253              	.set CYFLD_UDB_P_U_OUT_SYNC__SIZE, 0x00000006
 3254              	.set CYVAL_UDB_P_U_OUT_SYNC_REGISTERED, 0x00000000
 3255              	.set CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL, 0x00000001
 3256              	.set CYFLD_UDB_P_U_NC6__OFFSET, 0x00000006
 3257              	.set CYFLD_UDB_P_U_NC6__SIZE, 0x00000001
 3258              	.set CYREG_UDB_P0_U0_CFG9, 0x400f3049
 3259              	.set CYFLD_UDB_P_U_AMASK__OFFSET, 0x00000000
 3260              	.set CYFLD_UDB_P_U_AMASK__SIZE, 0x00000008
 3261              	.set CYREG_UDB_P0_U0_CFG10, 0x400f304a
 3262              	.set CYFLD_UDB_P_U_CMASK0__OFFSET, 0x00000000
 3263              	.set CYFLD_UDB_P_U_CMASK0__SIZE, 0x00000008
 3264              	.set CYREG_UDB_P0_U0_CFG11, 0x400f304b
 3265              	.set CYREG_UDB_P0_U0_CFG12, 0x400f304c
 3266              	.set CYFLD_UDB_P_U_SI_SELA__OFFSET, 0x00000000
 3267              	.set CYFLD_UDB_P_U_SI_SELA__SIZE, 0x00000002
 3268              	.set CYVAL_UDB_P_U_SI_SELA_DEFAULT, 0x00000000
 3269              	.set CYVAL_UDB_P_U_SI_SELA_REGISTERED, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3270              	.set CYVAL_UDB_P_U_SI_SELA_ROUTE, 0x00000002
 3271              	.set CYVAL_UDB_P_U_SI_SELA_CHAIN, 0x00000003
 3272              	.set CYFLD_UDB_P_U_SI_SELB__OFFSET, 0x00000002
 3273              	.set CYFLD_UDB_P_U_SI_SELB__SIZE, 0x00000002
 3274              	.set CYVAL_UDB_P_U_SI_SELB_DEFAULT, 0x00000000
 3275              	.set CYVAL_UDB_P_U_SI_SELB_REGISTERED, 0x00000001
 3276              	.set CYVAL_UDB_P_U_SI_SELB_ROUTE, 0x00000002
 3277              	.set CYVAL_UDB_P_U_SI_SELB_CHAIN, 0x00000003
 3278              	.set CYFLD_UDB_P_U_DEF_SI__OFFSET, 0x00000004
 3279              	.set CYFLD_UDB_P_U_DEF_SI__SIZE, 0x00000001
 3280              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_0, 0x00000000
 3281              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_1, 0x00000001
 3282              	.set CYFLD_UDB_P_U_AMASK_EN__OFFSET, 0x00000005
 3283              	.set CYFLD_UDB_P_U_AMASK_EN__SIZE, 0x00000001
 3284              	.set CYVAL_UDB_P_U_AMASK_EN_DISABLE, 0x00000000
 3285              	.set CYVAL_UDB_P_U_AMASK_EN_ENABLE, 0x00000001
 3286              	.set CYFLD_UDB_P_U_CMASK0_EN__OFFSET, 0x00000006
 3287              	.set CYFLD_UDB_P_U_CMASK0_EN__SIZE, 0x00000001
 3288              	.set CYVAL_UDB_P_U_CMASK0_EN_DISABLE, 0x00000000
 3289              	.set CYVAL_UDB_P_U_CMASK0_EN_ENABLE, 0x00000001
 3290              	.set CYFLD_UDB_P_U_CMASK1_EN__OFFSET, 0x00000007
 3291              	.set CYFLD_UDB_P_U_CMASK1_EN__SIZE, 0x00000001
 3292              	.set CYVAL_UDB_P_U_CMASK1_EN_DISABLE, 0x00000000
 3293              	.set CYVAL_UDB_P_U_CMASK1_EN_ENABLE, 0x00000001
 3294              	.set CYREG_UDB_P0_U0_CFG13, 0x400f304d
 3295              	.set CYFLD_UDB_P_U_CI_SELA__OFFSET, 0x00000000
 3296              	.set CYFLD_UDB_P_U_CI_SELA__SIZE, 0x00000002
 3297              	.set CYVAL_UDB_P_U_CI_SELA_DEFAULT, 0x00000000
 3298              	.set CYVAL_UDB_P_U_CI_SELA_REGISTERED, 0x00000001
 3299              	.set CYVAL_UDB_P_U_CI_SELA_ROUTE, 0x00000002
 3300              	.set CYVAL_UDB_P_U_CI_SELA_CHAIN, 0x00000003
 3301              	.set CYFLD_UDB_P_U_CI_SELB__OFFSET, 0x00000002
 3302              	.set CYFLD_UDB_P_U_CI_SELB__SIZE, 0x00000002
 3303              	.set CYVAL_UDB_P_U_CI_SELB_DEFAULT, 0x00000000
 3304              	.set CYVAL_UDB_P_U_CI_SELB_REGISTERED, 0x00000001
 3305              	.set CYVAL_UDB_P_U_CI_SELB_ROUTE, 0x00000002
 3306              	.set CYVAL_UDB_P_U_CI_SELB_CHAIN, 0x00000003
 3307              	.set CYFLD_UDB_P_U_CMP_SELA__OFFSET, 0x00000004
 3308              	.set CYFLD_UDB_P_U_CMP_SELA__SIZE, 0x00000002
 3309              	.set CYVAL_UDB_P_U_CMP_SELA_A1_D1, 0x00000000
 3310              	.set CYVAL_UDB_P_U_CMP_SELA_A1_A0, 0x00000001
 3311              	.set CYVAL_UDB_P_U_CMP_SELA_A0_D1, 0x00000002
 3312              	.set CYVAL_UDB_P_U_CMP_SELA_A0_A0, 0x00000003
 3313              	.set CYFLD_UDB_P_U_CMP_SELB__OFFSET, 0x00000006
 3314              	.set CYFLD_UDB_P_U_CMP_SELB__SIZE, 0x00000002
 3315              	.set CYVAL_UDB_P_U_CMP_SELB_A1_D1, 0x00000000
 3316              	.set CYVAL_UDB_P_U_CMP_SELB_A1_A0, 0x00000001
 3317              	.set CYVAL_UDB_P_U_CMP_SELB_A0_D1, 0x00000002
 3318              	.set CYVAL_UDB_P_U_CMP_SELB_A0_A0, 0x00000003
 3319              	.set CYREG_UDB_P0_U0_CFG14, 0x400f304e
 3320              	.set CYFLD_UDB_P_U_CHAIN0__OFFSET, 0x00000000
 3321              	.set CYFLD_UDB_P_U_CHAIN0__SIZE, 0x00000001
 3322              	.set CYVAL_UDB_P_U_CHAIN0_DISABLE, 0x00000000
 3323              	.set CYVAL_UDB_P_U_CHAIN0_ENABLE, 0x00000001
 3324              	.set CYFLD_UDB_P_U_CHAIN1__OFFSET, 0x00000001
 3325              	.set CYFLD_UDB_P_U_CHAIN1__SIZE, 0x00000001
 3326              	.set CYVAL_UDB_P_U_CHAIN1_DISABLE, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3327              	.set CYVAL_UDB_P_U_CHAIN1_ENABLE, 0x00000001
 3328              	.set CYFLD_UDB_P_U_CHAIN_FB__OFFSET, 0x00000002
 3329              	.set CYFLD_UDB_P_U_CHAIN_FB__SIZE, 0x00000001
 3330              	.set CYVAL_UDB_P_U_CHAIN_FB_DISABLE, 0x00000000
 3331              	.set CYVAL_UDB_P_U_CHAIN_FB_ENABLE, 0x00000001
 3332              	.set CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET, 0x00000003
 3333              	.set CYFLD_UDB_P_U_CHAIN_CMSB__SIZE, 0x00000001
 3334              	.set CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE, 0x00000000
 3335              	.set CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE, 0x00000001
 3336              	.set CYFLD_UDB_P_U_MSB_SEL__OFFSET, 0x00000004
 3337              	.set CYFLD_UDB_P_U_MSB_SEL__SIZE, 0x00000003
 3338              	.set CYVAL_UDB_P_U_MSB_SEL_BIT0, 0x00000000
 3339              	.set CYVAL_UDB_P_U_MSB_SEL_BIT1, 0x00000001
 3340              	.set CYVAL_UDB_P_U_MSB_SEL_BIT2, 0x00000002
 3341              	.set CYVAL_UDB_P_U_MSB_SEL_BIT3, 0x00000003
 3342              	.set CYVAL_UDB_P_U_MSB_SEL_BIT4, 0x00000004
 3343              	.set CYVAL_UDB_P_U_MSB_SEL_BIT5, 0x00000005
 3344              	.set CYVAL_UDB_P_U_MSB_SEL_BIT6, 0x00000006
 3345              	.set CYVAL_UDB_P_U_MSB_SEL_BIT7, 0x00000007
 3346              	.set CYFLD_UDB_P_U_MSB_EN__OFFSET, 0x00000007
 3347              	.set CYFLD_UDB_P_U_MSB_EN__SIZE, 0x00000001
 3348              	.set CYVAL_UDB_P_U_MSB_EN_DISABLE, 0x00000000
 3349              	.set CYVAL_UDB_P_U_MSB_EN_ENABLE, 0x00000001
 3350              	.set CYREG_UDB_P0_U0_CFG15, 0x400f304f
 3351              	.set CYFLD_UDB_P_U_F0_INSEL__OFFSET, 0x00000000
 3352              	.set CYFLD_UDB_P_U_F0_INSEL__SIZE, 0x00000002
 3353              	.set CYVAL_UDB_P_U_F0_INSEL_INPUT, 0x00000000
 3354              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0, 0x00000001
 3355              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1, 0x00000002
 3356              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU, 0x00000003
 3357              	.set CYFLD_UDB_P_U_F1_INSEL__OFFSET, 0x00000002
 3358              	.set CYFLD_UDB_P_U_F1_INSEL__SIZE, 0x00000002
 3359              	.set CYVAL_UDB_P_U_F1_INSEL_INPUT, 0x00000000
 3360              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0, 0x00000001
 3361              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1, 0x00000002
 3362              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU, 0x00000003
 3363              	.set CYFLD_UDB_P_U_MSB_SI__OFFSET, 0x00000004
 3364              	.set CYFLD_UDB_P_U_MSB_SI__SIZE, 0x00000001
 3365              	.set CYVAL_UDB_P_U_MSB_SI_DEFAULT, 0x00000000
 3366              	.set CYVAL_UDB_P_U_MSB_SI_MSB, 0x00000001
 3367              	.set CYFLD_UDB_P_U_PI_DYN__OFFSET, 0x00000005
 3368              	.set CYFLD_UDB_P_U_PI_DYN__SIZE, 0x00000001
 3369              	.set CYVAL_UDB_P_U_PI_DYN_DISABLE, 0x00000000
 3370              	.set CYVAL_UDB_P_U_PI_DYN_ENABLE, 0x00000001
 3371              	.set CYFLD_UDB_P_U_SHIFT_SEL__OFFSET, 0x00000006
 3372              	.set CYFLD_UDB_P_U_SHIFT_SEL__SIZE, 0x00000001
 3373              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB, 0x00000000
 3374              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOR, 0x00000001
 3375              	.set CYFLD_UDB_P_U_PI_SEL__OFFSET, 0x00000007
 3376              	.set CYFLD_UDB_P_U_PI_SEL__SIZE, 0x00000001
 3377              	.set CYVAL_UDB_P_U_PI_SEL_NORMAL, 0x00000000
 3378              	.set CYVAL_UDB_P_U_PI_SEL_PARALLEL, 0x00000001
 3379              	.set CYREG_UDB_P0_U0_CFG16, 0x400f3050
 3380              	.set CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET, 0x00000000
 3381              	.set CYFLD_UDB_P_U_WRK16_CONCAT__SIZE, 0x00000001
 3382              	.set CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT, 0x00000000
 3383              	.set CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3384              	.set CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET, 0x00000001
 3385              	.set CYFLD_UDB_P_U_EXT_CRCPRS__SIZE, 0x00000001
 3386              	.set CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL, 0x00000000
 3387              	.set CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL, 0x00000001
 3388              	.set CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET, 0x00000002
 3389              	.set CYFLD_UDB_P_U_FIFO_ASYNC__SIZE, 0x00000001
 3390              	.set CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE, 0x00000000
 3391              	.set CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE, 0x00000001
 3392              	.set CYFLD_UDB_P_U_FIFO_EDGE__OFFSET, 0x00000003
 3393              	.set CYFLD_UDB_P_U_FIFO_EDGE__SIZE, 0x00000001
 3394              	.set CYVAL_UDB_P_U_FIFO_EDGE_LEVEL, 0x00000000
 3395              	.set CYVAL_UDB_P_U_FIFO_EDGE_EDGE, 0x00000001
 3396              	.set CYFLD_UDB_P_U_FIFO_CAP__OFFSET, 0x00000004
 3397              	.set CYFLD_UDB_P_U_FIFO_CAP__SIZE, 0x00000001
 3398              	.set CYVAL_UDB_P_U_FIFO_CAP_DISABLE, 0x00000000
 3399              	.set CYVAL_UDB_P_U_FIFO_CAP_ENABLE, 0x00000001
 3400              	.set CYFLD_UDB_P_U_FIFO_FAST__OFFSET, 0x00000005
 3401              	.set CYFLD_UDB_P_U_FIFO_FAST__SIZE, 0x00000001
 3402              	.set CYVAL_UDB_P_U_FIFO_FAST_DISABLE, 0x00000000
 3403              	.set CYVAL_UDB_P_U_FIFO_FAST_ENABLE, 0x00000001
 3404              	.set CYFLD_UDB_P_U_F0_CK_INV__OFFSET, 0x00000006
 3405              	.set CYFLD_UDB_P_U_F0_CK_INV__SIZE, 0x00000001
 3406              	.set CYVAL_UDB_P_U_F0_CK_INV_NORMAL, 0x00000000
 3407              	.set CYVAL_UDB_P_U_F0_CK_INV_INVERT, 0x00000001
 3408              	.set CYFLD_UDB_P_U_F1_CK_INV__OFFSET, 0x00000007
 3409              	.set CYFLD_UDB_P_U_F1_CK_INV__SIZE, 0x00000001
 3410              	.set CYVAL_UDB_P_U_F1_CK_INV_NORMAL, 0x00000000
 3411              	.set CYVAL_UDB_P_U_F1_CK_INV_INVERT, 0x00000001
 3412              	.set CYREG_UDB_P0_U0_CFG17, 0x400f3051
 3413              	.set CYFLD_UDB_P_U_F0_DYN__OFFSET, 0x00000000
 3414              	.set CYFLD_UDB_P_U_F0_DYN__SIZE, 0x00000001
 3415              	.set CYVAL_UDB_P_U_F0_DYN_STATIC, 0x00000000
 3416              	.set CYVAL_UDB_P_U_F0_DYN_DYNAMIC, 0x00000001
 3417              	.set CYFLD_UDB_P_U_F1_DYN__OFFSET, 0x00000001
 3418              	.set CYFLD_UDB_P_U_F1_DYN__SIZE, 0x00000001
 3419              	.set CYVAL_UDB_P_U_F1_DYN_STATIC, 0x00000000
 3420              	.set CYVAL_UDB_P_U_F1_DYN_DYNAMIC, 0x00000001
 3421              	.set CYFLD_UDB_P_U_NC2__OFFSET, 0x00000002
 3422              	.set CYFLD_UDB_P_U_NC2__SIZE, 0x00000001
 3423              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET, 0x00000004
 3424              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE, 0x00000001
 3425              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE, 0x00000000
 3426              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE, 0x00000001
 3427              	.set CYREG_UDB_P0_U0_CFG18, 0x400f3052
 3428              	.set CYFLD_UDB_P_U_CTL_MD0__OFFSET, 0x00000000
 3429              	.set CYFLD_UDB_P_U_CTL_MD0__SIZE, 0x00000008
 3430              	.set CYVAL_UDB_P_U_CTL_MD0_DIRECT, 0x00000000
 3431              	.set CYVAL_UDB_P_U_CTL_MD0_SYNC, 0x00000001
 3432              	.set CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC, 0x00000002
 3433              	.set CYVAL_UDB_P_U_CTL_MD0_PULSE, 0x00000003
 3434              	.set CYREG_UDB_P0_U0_CFG19, 0x400f3053
 3435              	.set CYFLD_UDB_P_U_CTL_MD1__OFFSET, 0x00000000
 3436              	.set CYFLD_UDB_P_U_CTL_MD1__SIZE, 0x00000008
 3437              	.set CYVAL_UDB_P_U_CTL_MD1_DIRECT, 0x00000000
 3438              	.set CYVAL_UDB_P_U_CTL_MD1_SYNC, 0x00000001
 3439              	.set CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC, 0x00000002
 3440              	.set CYVAL_UDB_P_U_CTL_MD1_PULSE, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3441              	.set CYREG_UDB_P0_U0_CFG20, 0x400f3054
 3442              	.set CYFLD_UDB_P_U_STAT_MD__OFFSET, 0x00000000
 3443              	.set CYFLD_UDB_P_U_STAT_MD__SIZE, 0x00000008
 3444              	.set CYREG_UDB_P0_U0_CFG21, 0x400f3055
 3445              	.set CYFLD_UDB_P_U_NC0__OFFSET, 0x00000000
 3446              	.set CYFLD_UDB_P_U_NC0__SIZE, 0x00000001
 3447              	.set CYREG_UDB_P0_U0_CFG22, 0x400f3056
 3448              	.set CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET, 0x00000000
 3449              	.set CYFLD_UDB_P_U_SC_OUT_CTL__SIZE, 0x00000002
 3450              	.set CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL, 0x00000000
 3451              	.set CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL, 0x00000001
 3452              	.set CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER, 0x00000002
 3453              	.set CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED, 0x00000003
 3454              	.set CYFLD_UDB_P_U_SC_INT_MD__OFFSET, 0x00000002
 3455              	.set CYFLD_UDB_P_U_SC_INT_MD__SIZE, 0x00000001
 3456              	.set CYVAL_UDB_P_U_SC_INT_MD_NORMAL, 0x00000000
 3457              	.set CYVAL_UDB_P_U_SC_INT_MD_INT_MODE, 0x00000001
 3458              	.set CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET, 0x00000003
 3459              	.set CYFLD_UDB_P_U_SC_SYNC_MD__SIZE, 0x00000001
 3460              	.set CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL, 0x00000000
 3461              	.set CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE, 0x00000001
 3462              	.set CYFLD_UDB_P_U_SC_EXT_RES__OFFSET, 0x00000004
 3463              	.set CYFLD_UDB_P_U_SC_EXT_RES__SIZE, 0x00000001
 3464              	.set CYVAL_UDB_P_U_SC_EXT_RES_DISABLED, 0x00000000
 3465              	.set CYVAL_UDB_P_U_SC_EXT_RES_ENABLED, 0x00000001
 3466              	.set CYREG_UDB_P0_U0_CFG23, 0x400f3057
 3467              	.set CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET, 0x00000000
 3468              	.set CYFLD_UDB_P_U_CNT_LD_SEL__SIZE, 0x00000002
 3469              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0, 0x00000000
 3470              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1, 0x00000001
 3471              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2, 0x00000002
 3472              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3, 0x00000003
 3473              	.set CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET, 0x00000002
 3474              	.set CYFLD_UDB_P_U_CNT_EN_SEL__SIZE, 0x00000002
 3475              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4, 0x00000000
 3476              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5, 0x00000001
 3477              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6, 0x00000002
 3478              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO, 0x00000003
 3479              	.set CYFLD_UDB_P_U_ROUTE_LD__OFFSET, 0x00000004
 3480              	.set CYFLD_UDB_P_U_ROUTE_LD__SIZE, 0x00000001
 3481              	.set CYVAL_UDB_P_U_ROUTE_LD_DISABLE, 0x00000000
 3482              	.set CYVAL_UDB_P_U_ROUTE_LD_ROUTED, 0x00000001
 3483              	.set CYFLD_UDB_P_U_ROUTE_EN__OFFSET, 0x00000005
 3484              	.set CYFLD_UDB_P_U_ROUTE_EN__SIZE, 0x00000001
 3485              	.set CYVAL_UDB_P_U_ROUTE_EN_DISABLE, 0x00000000
 3486              	.set CYVAL_UDB_P_U_ROUTE_EN_ROUTED, 0x00000001
 3487              	.set CYFLD_UDB_P_U_ALT_CNT__OFFSET, 0x00000006
 3488              	.set CYFLD_UDB_P_U_ALT_CNT__SIZE, 0x00000001
 3489              	.set CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE, 0x00000000
 3490              	.set CYVAL_UDB_P_U_ALT_CNT_ALT_MODE, 0x00000001
 3491              	.set CYREG_UDB_P0_U0_CFG24, 0x400f3058
 3492              	.set CYFLD_UDB_P_U_RC_EN_SEL__OFFSET, 0x00000000
 3493              	.set CYFLD_UDB_P_U_RC_EN_SEL__SIZE, 0x00000002
 3494              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0, 0x00000000
 3495              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1, 0x00000001
 3496              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2, 0x00000002
 3497              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3, 0x00000003
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3498              	.set CYFLD_UDB_P_U_RC_EN_MODE__OFFSET, 0x00000002
 3499              	.set CYFLD_UDB_P_U_RC_EN_MODE__SIZE, 0x00000002
 3500              	.set CYVAL_UDB_P_U_RC_EN_MODE_OFF, 0x00000000
 3501              	.set CYVAL_UDB_P_U_RC_EN_MODE_ON, 0x00000001
 3502              	.set CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE, 0x00000002
 3503              	.set CYVAL_UDB_P_U_RC_EN_MODE_LEVEL, 0x00000003
 3504              	.set CYFLD_UDB_P_U_RC_EN_INV__OFFSET, 0x00000004
 3505              	.set CYFLD_UDB_P_U_RC_EN_INV__SIZE, 0x00000001
 3506              	.set CYVAL_UDB_P_U_RC_EN_INV_NOINV, 0x00000000
 3507              	.set CYVAL_UDB_P_U_RC_EN_INV_INVERT, 0x00000001
 3508              	.set CYFLD_UDB_P_U_RC_INV__OFFSET, 0x00000005
 3509              	.set CYFLD_UDB_P_U_RC_INV__SIZE, 0x00000001
 3510              	.set CYVAL_UDB_P_U_RC_INV_NOINV, 0x00000000
 3511              	.set CYVAL_UDB_P_U_RC_INV_INVERT, 0x00000001
 3512              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET, 0x00000006
 3513              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE, 0x00000001
 3514              	.set CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET, 0x00000007
 3515              	.set CYFLD_UDB_P_U_RC_RES_SEL1__SIZE, 0x00000001
 3516              	.set CYREG_UDB_P0_U0_CFG25, 0x400f3059
 3517              	.set CYREG_UDB_P0_U0_CFG26, 0x400f305a
 3518              	.set CYREG_UDB_P0_U0_CFG27, 0x400f305b
 3519              	.set CYREG_UDB_P0_U0_CFG28, 0x400f305c
 3520              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET, 0x00000000
 3521              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE, 0x00000004
 3522              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0, 0x00000000
 3523              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1, 0x00000001
 3524              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2, 0x00000002
 3525              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3, 0x00000003
 3526              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4, 0x00000004
 3527              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5, 0x00000005
 3528              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6, 0x00000006
 3529              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7, 0x00000007
 3530              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK, 0x00000008
 3531              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK, 0x00000009
 3532              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET, 0x00000004
 3533              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE, 0x00000004
 3534              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0, 0x00000000
 3535              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1, 0x00000001
 3536              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2, 0x00000002
 3537              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3, 0x00000003
 3538              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4, 0x00000004
 3539              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5, 0x00000005
 3540              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6, 0x00000006
 3541              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7, 0x00000007
 3542              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK, 0x00000008
 3543              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK, 0x00000009
 3544              	.set CYREG_UDB_P0_U0_CFG29, 0x400f305d
 3545              	.set CYFLD_UDB_P_U_DP_CK_SEL__OFFSET, 0x00000000
 3546              	.set CYFLD_UDB_P_U_DP_CK_SEL__SIZE, 0x00000004
 3547              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK0, 0x00000000
 3548              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK1, 0x00000001
 3549              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK2, 0x00000002
 3550              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK3, 0x00000003
 3551              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK4, 0x00000004
 3552              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK5, 0x00000005
 3553              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK6, 0x00000006
 3554              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK7, 0x00000007
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3555              	.set CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK, 0x00000008
 3556              	.set CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK, 0x00000009
 3557              	.set CYFLD_UDB_P_U_SC_CK_SEL__OFFSET, 0x00000004
 3558              	.set CYFLD_UDB_P_U_SC_CK_SEL__SIZE, 0x00000004
 3559              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK0, 0x00000000
 3560              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK1, 0x00000001
 3561              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK2, 0x00000002
 3562              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK3, 0x00000003
 3563              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK4, 0x00000004
 3564              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK5, 0x00000005
 3565              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK6, 0x00000006
 3566              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK7, 0x00000007
 3567              	.set CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK, 0x00000008
 3568              	.set CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK, 0x00000009
 3569              	.set CYREG_UDB_P0_U0_CFG30, 0x400f305e
 3570              	.set CYFLD_UDB_P_U_RES_SEL__OFFSET, 0x00000000
 3571              	.set CYFLD_UDB_P_U_RES_SEL__SIZE, 0x00000002
 3572              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN0, 0x00000000
 3573              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN1, 0x00000001
 3574              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN2, 0x00000002
 3575              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN3, 0x00000003
 3576              	.set CYFLD_UDB_P_U_RES_POL__OFFSET, 0x00000002
 3577              	.set CYFLD_UDB_P_U_RES_POL__SIZE, 0x00000001
 3578              	.set CYVAL_UDB_P_U_RES_POL_NEGATED, 0x00000000
 3579              	.set CYVAL_UDB_P_U_RES_POL_ASSERTED, 0x00000001
 3580              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET, 0x00000003
 3581              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE, 0x00000001
 3582              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE, 0x00000000
 3583              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE, 0x00000001
 3584              	.set CYFLD_UDB_P_U_GUDB_WR__OFFSET, 0x00000004
 3585              	.set CYFLD_UDB_P_U_GUDB_WR__SIZE, 0x00000001
 3586              	.set CYVAL_UDB_P_U_GUDB_WR_DISABLE, 0x00000000
 3587              	.set CYVAL_UDB_P_U_GUDB_WR_ENABLE, 0x00000001
 3588              	.set CYFLD_UDB_P_U_DP_RES_POL__OFFSET, 0x00000006
 3589              	.set CYFLD_UDB_P_U_DP_RES_POL__SIZE, 0x00000001
 3590              	.set CYVAL_UDB_P_U_DP_RES_POL_NOINV, 0x00000000
 3591              	.set CYVAL_UDB_P_U_DP_RES_POL_INVERT, 0x00000001
 3592              	.set CYFLD_UDB_P_U_SC_RES_POL__OFFSET, 0x00000007
 3593              	.set CYFLD_UDB_P_U_SC_RES_POL__SIZE, 0x00000001
 3594              	.set CYVAL_UDB_P_U_SC_RES_POL_NOINV, 0x00000000
 3595              	.set CYVAL_UDB_P_U_SC_RES_POL_INVERT, 0x00000001
 3596              	.set CYREG_UDB_P0_U0_CFG31, 0x400f305f
 3597              	.set CYFLD_UDB_P_U_ALT_RES__OFFSET, 0x00000000
 3598              	.set CYFLD_UDB_P_U_ALT_RES__SIZE, 0x00000001
 3599              	.set CYVAL_UDB_P_U_ALT_RES_COMPATIBLE, 0x00000000
 3600              	.set CYVAL_UDB_P_U_ALT_RES_ALTERNATE, 0x00000001
 3601              	.set CYFLD_UDB_P_U_EXT_SYNC__OFFSET, 0x00000001
 3602              	.set CYFLD_UDB_P_U_EXT_SYNC__SIZE, 0x00000001
 3603              	.set CYVAL_UDB_P_U_EXT_SYNC_DISABLE, 0x00000000
 3604              	.set CYVAL_UDB_P_U_EXT_SYNC_ENABLE, 0x00000001
 3605              	.set CYFLD_UDB_P_U_EN_RES_STAT__OFFSET, 0x00000002
 3606              	.set CYFLD_UDB_P_U_EN_RES_STAT__SIZE, 0x00000001
 3607              	.set CYVAL_UDB_P_U_EN_RES_STAT_NEGATED, 0x00000000
 3608              	.set CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED, 0x00000001
 3609              	.set CYFLD_UDB_P_U_EN_RES_DP__OFFSET, 0x00000003
 3610              	.set CYFLD_UDB_P_U_EN_RES_DP__SIZE, 0x00000001
 3611              	.set CYVAL_UDB_P_U_EN_RES_DP_DISABLE, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3612              	.set CYVAL_UDB_P_U_EN_RES_DP_ENABLE, 0x00000001
 3613              	.set CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET, 0x00000004
 3614              	.set CYFLD_UDB_P_U_EXT_CK_SEL__SIZE, 0x00000002
 3615              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0, 0x00000000
 3616              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1, 0x00000001
 3617              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2, 0x00000002
 3618              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3, 0x00000003
 3619              	.set CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET, 0x00000006
 3620              	.set CYFLD_UDB_P_U_PLD0_RES_POL__SIZE, 0x00000001
 3621              	.set CYVAL_UDB_P_U_PLD0_RES_POL_NOINV, 0x00000000
 3622              	.set CYVAL_UDB_P_U_PLD0_RES_POL_INVERT, 0x00000001
 3623              	.set CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET, 0x00000007
 3624              	.set CYFLD_UDB_P_U_PLD1_RES_POL__SIZE, 0x00000001
 3625              	.set CYVAL_UDB_P_U_PLD1_RES_POL_NOINV, 0x00000000
 3626              	.set CYVAL_UDB_P_U_PLD1_RES_POL_INVERT, 0x00000001
 3627              	.set CYREG_UDB_P0_U0_DCFG0, 0x400f3060
 3628              	.set CYFLD_UDB_P_U_CMP_SEL__OFFSET, 0x00000000
 3629              	.set CYFLD_UDB_P_U_CMP_SEL__SIZE, 0x00000001
 3630              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_A, 0x00000000
 3631              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_B, 0x00000001
 3632              	.set CYFLD_UDB_P_U_SI_SEL__OFFSET, 0x00000001
 3633              	.set CYFLD_UDB_P_U_SI_SEL__SIZE, 0x00000001
 3634              	.set CYVAL_UDB_P_U_SI_SEL_CFG_A, 0x00000000
 3635              	.set CYVAL_UDB_P_U_SI_SEL_CFG_B, 0x00000001
 3636              	.set CYFLD_UDB_P_U_CI_SEL__OFFSET, 0x00000002
 3637              	.set CYFLD_UDB_P_U_CI_SEL__SIZE, 0x00000001
 3638              	.set CYVAL_UDB_P_U_CI_SEL_CFG_A, 0x00000000
 3639              	.set CYVAL_UDB_P_U_CI_SEL_CFG_B, 0x00000001
 3640              	.set CYFLD_UDB_P_U_CFB_EN__OFFSET, 0x00000003
 3641              	.set CYFLD_UDB_P_U_CFB_EN__SIZE, 0x00000001
 3642              	.set CYVAL_UDB_P_U_CFB_EN_DISABLE, 0x00000000
 3643              	.set CYVAL_UDB_P_U_CFB_EN_ENABLE, 0x00000001
 3644              	.set CYFLD_UDB_P_U_A1_WR_SRC__OFFSET, 0x00000004
 3645              	.set CYFLD_UDB_P_U_A1_WR_SRC__SIZE, 0x00000002
 3646              	.set CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE, 0x00000000
 3647              	.set CYVAL_UDB_P_U_A1_WR_SRC_ALU, 0x00000001
 3648              	.set CYVAL_UDB_P_U_A1_WR_SRC_D1, 0x00000002
 3649              	.set CYVAL_UDB_P_U_A1_WR_SRC_F1, 0x00000003
 3650              	.set CYFLD_UDB_P_U_A0_WR_SRC__OFFSET, 0x00000006
 3651              	.set CYFLD_UDB_P_U_A0_WR_SRC__SIZE, 0x00000002
 3652              	.set CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE, 0x00000000
 3653              	.set CYVAL_UDB_P_U_A0_WR_SRC_ALU, 0x00000001
 3654              	.set CYVAL_UDB_P_U_A0_WR_SRC_D0, 0x00000002
 3655              	.set CYVAL_UDB_P_U_A0_WR_SRC_F0, 0x00000003
 3656              	.set CYFLD_UDB_P_U_SHIFT__OFFSET, 0x00000008
 3657              	.set CYFLD_UDB_P_U_SHIFT__SIZE, 0x00000002
 3658              	.set CYVAL_UDB_P_U_SHIFT_NOSHIFT, 0x00000000
 3659              	.set CYVAL_UDB_P_U_SHIFT_LEFT, 0x00000001
 3660              	.set CYVAL_UDB_P_U_SHIFT_RIGHT, 0x00000002
 3661              	.set CYVAL_UDB_P_U_SHIFT_SWAP, 0x00000003
 3662              	.set CYFLD_UDB_P_U_SRC_B__OFFSET, 0x0000000a
 3663              	.set CYFLD_UDB_P_U_SRC_B__SIZE, 0x00000002
 3664              	.set CYVAL_UDB_P_U_SRC_B_D0, 0x00000000
 3665              	.set CYVAL_UDB_P_U_SRC_B_D1, 0x00000001
 3666              	.set CYVAL_UDB_P_U_SRC_B_A0, 0x00000002
 3667              	.set CYVAL_UDB_P_U_SRC_B_A1, 0x00000003
 3668              	.set CYFLD_UDB_P_U_SRC_A__OFFSET, 0x0000000c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3669              	.set CYFLD_UDB_P_U_SRC_A__SIZE, 0x00000001
 3670              	.set CYVAL_UDB_P_U_SRC_A_A0, 0x00000000
 3671              	.set CYVAL_UDB_P_U_SRC_A_A1, 0x00000001
 3672              	.set CYFLD_UDB_P_U_FUNC__OFFSET, 0x0000000d
 3673              	.set CYFLD_UDB_P_U_FUNC__SIZE, 0x00000003
 3674              	.set CYVAL_UDB_P_U_FUNC_PASS, 0x00000000
 3675              	.set CYVAL_UDB_P_U_FUNC_INC_A, 0x00000001
 3676              	.set CYVAL_UDB_P_U_FUNC_DEC_A, 0x00000002
 3677              	.set CYVAL_UDB_P_U_FUNC_ADD, 0x00000003
 3678              	.set CYVAL_UDB_P_U_FUNC_SUB, 0x00000004
 3679              	.set CYVAL_UDB_P_U_FUNC_XOR, 0x00000005
 3680              	.set CYVAL_UDB_P_U_FUNC_AND, 0x00000006
 3681              	.set CYVAL_UDB_P_U_FUNC_OR, 0x00000007
 3682              	.set CYREG_UDB_P0_U0_DCFG1, 0x400f3062
 3683              	.set CYREG_UDB_P0_U0_DCFG2, 0x400f3064
 3684              	.set CYREG_UDB_P0_U0_DCFG3, 0x400f3066
 3685              	.set CYREG_UDB_P0_U0_DCFG4, 0x400f3068
 3686              	.set CYREG_UDB_P0_U0_DCFG5, 0x400f306a
 3687              	.set CYREG_UDB_P0_U0_DCFG6, 0x400f306c
 3688              	.set CYREG_UDB_P0_U0_DCFG7, 0x400f306e
 3689              	.set CYDEV_UDB_P0_U1_BASE, 0x400f3080
 3690              	.set CYDEV_UDB_P0_U1_SIZE, 0x00000080
 3691              	.set CYREG_UDB_P0_U1_PLD_IT0, 0x400f3080
 3692              	.set CYREG_UDB_P0_U1_PLD_IT1, 0x400f3084
 3693              	.set CYREG_UDB_P0_U1_PLD_IT2, 0x400f3088
 3694              	.set CYREG_UDB_P0_U1_PLD_IT3, 0x400f308c
 3695              	.set CYREG_UDB_P0_U1_PLD_IT4, 0x400f3090
 3696              	.set CYREG_UDB_P0_U1_PLD_IT5, 0x400f3094
 3697              	.set CYREG_UDB_P0_U1_PLD_IT6, 0x400f3098
 3698              	.set CYREG_UDB_P0_U1_PLD_IT7, 0x400f309c
 3699              	.set CYREG_UDB_P0_U1_PLD_IT8, 0x400f30a0
 3700              	.set CYREG_UDB_P0_U1_PLD_IT9, 0x400f30a4
 3701              	.set CYREG_UDB_P0_U1_PLD_IT10, 0x400f30a8
 3702              	.set CYREG_UDB_P0_U1_PLD_IT11, 0x400f30ac
 3703              	.set CYREG_UDB_P0_U1_PLD_ORT0, 0x400f30b0
 3704              	.set CYREG_UDB_P0_U1_PLD_ORT1, 0x400f30b2
 3705              	.set CYREG_UDB_P0_U1_PLD_ORT2, 0x400f30b4
 3706              	.set CYREG_UDB_P0_U1_PLD_ORT3, 0x400f30b6
 3707              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST, 0x400f30b8
 3708              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB, 0x400f30ba
 3709              	.set CYREG_UDB_P0_U1_PLD_MC_SET_RESET, 0x400f30bc
 3710              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS, 0x400f30be
 3711              	.set CYREG_UDB_P0_U1_CFG0, 0x400f30c0
 3712              	.set CYREG_UDB_P0_U1_CFG1, 0x400f30c1
 3713              	.set CYREG_UDB_P0_U1_CFG2, 0x400f30c2
 3714              	.set CYREG_UDB_P0_U1_CFG3, 0x400f30c3
 3715              	.set CYREG_UDB_P0_U1_CFG4, 0x400f30c4
 3716              	.set CYREG_UDB_P0_U1_CFG5, 0x400f30c5
 3717              	.set CYREG_UDB_P0_U1_CFG6, 0x400f30c6
 3718              	.set CYREG_UDB_P0_U1_CFG7, 0x400f30c7
 3719              	.set CYREG_UDB_P0_U1_CFG8, 0x400f30c8
 3720              	.set CYREG_UDB_P0_U1_CFG9, 0x400f30c9
 3721              	.set CYREG_UDB_P0_U1_CFG10, 0x400f30ca
 3722              	.set CYREG_UDB_P0_U1_CFG11, 0x400f30cb
 3723              	.set CYREG_UDB_P0_U1_CFG12, 0x400f30cc
 3724              	.set CYREG_UDB_P0_U1_CFG13, 0x400f30cd
 3725              	.set CYREG_UDB_P0_U1_CFG14, 0x400f30ce
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3726              	.set CYREG_UDB_P0_U1_CFG15, 0x400f30cf
 3727              	.set CYREG_UDB_P0_U1_CFG16, 0x400f30d0
 3728              	.set CYREG_UDB_P0_U1_CFG17, 0x400f30d1
 3729              	.set CYREG_UDB_P0_U1_CFG18, 0x400f30d2
 3730              	.set CYREG_UDB_P0_U1_CFG19, 0x400f30d3
 3731              	.set CYREG_UDB_P0_U1_CFG20, 0x400f30d4
 3732              	.set CYREG_UDB_P0_U1_CFG21, 0x400f30d5
 3733              	.set CYREG_UDB_P0_U1_CFG22, 0x400f30d6
 3734              	.set CYREG_UDB_P0_U1_CFG23, 0x400f30d7
 3735              	.set CYREG_UDB_P0_U1_CFG24, 0x400f30d8
 3736              	.set CYREG_UDB_P0_U1_CFG25, 0x400f30d9
 3737              	.set CYREG_UDB_P0_U1_CFG26, 0x400f30da
 3738              	.set CYREG_UDB_P0_U1_CFG27, 0x400f30db
 3739              	.set CYREG_UDB_P0_U1_CFG28, 0x400f30dc
 3740              	.set CYREG_UDB_P0_U1_CFG29, 0x400f30dd
 3741              	.set CYREG_UDB_P0_U1_CFG30, 0x400f30de
 3742              	.set CYREG_UDB_P0_U1_CFG31, 0x400f30df
 3743              	.set CYREG_UDB_P0_U1_DCFG0, 0x400f30e0
 3744              	.set CYREG_UDB_P0_U1_DCFG1, 0x400f30e2
 3745              	.set CYREG_UDB_P0_U1_DCFG2, 0x400f30e4
 3746              	.set CYREG_UDB_P0_U1_DCFG3, 0x400f30e6
 3747              	.set CYREG_UDB_P0_U1_DCFG4, 0x400f30e8
 3748              	.set CYREG_UDB_P0_U1_DCFG5, 0x400f30ea
 3749              	.set CYREG_UDB_P0_U1_DCFG6, 0x400f30ec
 3750              	.set CYREG_UDB_P0_U1_DCFG7, 0x400f30ee
 3751              	.set CYDEV_UDB_P0_ROUTE_BASE, 0x400f3100
 3752              	.set CYDEV_UDB_P0_ROUTE_SIZE, 0x00000100
 3753              	.set CYREG_UDB_P0_ROUTE_HC0, 0x400f3100
 3754              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET, 0x00000000
 3755              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE, 0x00000008
 3756              	.set CYREG_UDB_P0_ROUTE_HC1, 0x400f3101
 3757              	.set CYREG_UDB_P0_ROUTE_HC2, 0x400f3102
 3758              	.set CYREG_UDB_P0_ROUTE_HC3, 0x400f3103
 3759              	.set CYREG_UDB_P0_ROUTE_HC4, 0x400f3104
 3760              	.set CYREG_UDB_P0_ROUTE_HC5, 0x400f3105
 3761              	.set CYREG_UDB_P0_ROUTE_HC6, 0x400f3106
 3762              	.set CYREG_UDB_P0_ROUTE_HC7, 0x400f3107
 3763              	.set CYREG_UDB_P0_ROUTE_HC8, 0x400f3108
 3764              	.set CYREG_UDB_P0_ROUTE_HC9, 0x400f3109
 3765              	.set CYREG_UDB_P0_ROUTE_HC10, 0x400f310a
 3766              	.set CYREG_UDB_P0_ROUTE_HC11, 0x400f310b
 3767              	.set CYREG_UDB_P0_ROUTE_HC12, 0x400f310c
 3768              	.set CYREG_UDB_P0_ROUTE_HC13, 0x400f310d
 3769              	.set CYREG_UDB_P0_ROUTE_HC14, 0x400f310e
 3770              	.set CYREG_UDB_P0_ROUTE_HC15, 0x400f310f
 3771              	.set CYREG_UDB_P0_ROUTE_HC16, 0x400f3110
 3772              	.set CYREG_UDB_P0_ROUTE_HC17, 0x400f3111
 3773              	.set CYREG_UDB_P0_ROUTE_HC18, 0x400f3112
 3774              	.set CYREG_UDB_P0_ROUTE_HC19, 0x400f3113
 3775              	.set CYREG_UDB_P0_ROUTE_HC20, 0x400f3114
 3776              	.set CYREG_UDB_P0_ROUTE_HC21, 0x400f3115
 3777              	.set CYREG_UDB_P0_ROUTE_HC22, 0x400f3116
 3778              	.set CYREG_UDB_P0_ROUTE_HC23, 0x400f3117
 3779              	.set CYREG_UDB_P0_ROUTE_HC24, 0x400f3118
 3780              	.set CYREG_UDB_P0_ROUTE_HC25, 0x400f3119
 3781              	.set CYREG_UDB_P0_ROUTE_HC26, 0x400f311a
 3782              	.set CYREG_UDB_P0_ROUTE_HC27, 0x400f311b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3783              	.set CYREG_UDB_P0_ROUTE_HC28, 0x400f311c
 3784              	.set CYREG_UDB_P0_ROUTE_HC29, 0x400f311d
 3785              	.set CYREG_UDB_P0_ROUTE_HC30, 0x400f311e
 3786              	.set CYREG_UDB_P0_ROUTE_HC31, 0x400f311f
 3787              	.set CYREG_UDB_P0_ROUTE_HC32, 0x400f3120
 3788              	.set CYREG_UDB_P0_ROUTE_HC33, 0x400f3121
 3789              	.set CYREG_UDB_P0_ROUTE_HC34, 0x400f3122
 3790              	.set CYREG_UDB_P0_ROUTE_HC35, 0x400f3123
 3791              	.set CYREG_UDB_P0_ROUTE_HC36, 0x400f3124
 3792              	.set CYREG_UDB_P0_ROUTE_HC37, 0x400f3125
 3793              	.set CYREG_UDB_P0_ROUTE_HC38, 0x400f3126
 3794              	.set CYREG_UDB_P0_ROUTE_HC39, 0x400f3127
 3795              	.set CYREG_UDB_P0_ROUTE_HC40, 0x400f3128
 3796              	.set CYREG_UDB_P0_ROUTE_HC41, 0x400f3129
 3797              	.set CYREG_UDB_P0_ROUTE_HC42, 0x400f312a
 3798              	.set CYREG_UDB_P0_ROUTE_HC43, 0x400f312b
 3799              	.set CYREG_UDB_P0_ROUTE_HC44, 0x400f312c
 3800              	.set CYREG_UDB_P0_ROUTE_HC45, 0x400f312d
 3801              	.set CYREG_UDB_P0_ROUTE_HC46, 0x400f312e
 3802              	.set CYREG_UDB_P0_ROUTE_HC47, 0x400f312f
 3803              	.set CYREG_UDB_P0_ROUTE_HC48, 0x400f3130
 3804              	.set CYREG_UDB_P0_ROUTE_HC49, 0x400f3131
 3805              	.set CYREG_UDB_P0_ROUTE_HC50, 0x400f3132
 3806              	.set CYREG_UDB_P0_ROUTE_HC51, 0x400f3133
 3807              	.set CYREG_UDB_P0_ROUTE_HC52, 0x400f3134
 3808              	.set CYREG_UDB_P0_ROUTE_HC53, 0x400f3135
 3809              	.set CYREG_UDB_P0_ROUTE_HC54, 0x400f3136
 3810              	.set CYREG_UDB_P0_ROUTE_HC55, 0x400f3137
 3811              	.set CYREG_UDB_P0_ROUTE_HC56, 0x400f3138
 3812              	.set CYREG_UDB_P0_ROUTE_HC57, 0x400f3139
 3813              	.set CYREG_UDB_P0_ROUTE_HC58, 0x400f313a
 3814              	.set CYREG_UDB_P0_ROUTE_HC59, 0x400f313b
 3815              	.set CYREG_UDB_P0_ROUTE_HC60, 0x400f313c
 3816              	.set CYREG_UDB_P0_ROUTE_HC61, 0x400f313d
 3817              	.set CYREG_UDB_P0_ROUTE_HC62, 0x400f313e
 3818              	.set CYREG_UDB_P0_ROUTE_HC63, 0x400f313f
 3819              	.set CYREG_UDB_P0_ROUTE_HC64, 0x400f3140
 3820              	.set CYREG_UDB_P0_ROUTE_HC65, 0x400f3141
 3821              	.set CYREG_UDB_P0_ROUTE_HC66, 0x400f3142
 3822              	.set CYREG_UDB_P0_ROUTE_HC67, 0x400f3143
 3823              	.set CYREG_UDB_P0_ROUTE_HC68, 0x400f3144
 3824              	.set CYREG_UDB_P0_ROUTE_HC69, 0x400f3145
 3825              	.set CYREG_UDB_P0_ROUTE_HC70, 0x400f3146
 3826              	.set CYREG_UDB_P0_ROUTE_HC71, 0x400f3147
 3827              	.set CYREG_UDB_P0_ROUTE_HC72, 0x400f3148
 3828              	.set CYREG_UDB_P0_ROUTE_HC73, 0x400f3149
 3829              	.set CYREG_UDB_P0_ROUTE_HC74, 0x400f314a
 3830              	.set CYREG_UDB_P0_ROUTE_HC75, 0x400f314b
 3831              	.set CYREG_UDB_P0_ROUTE_HC76, 0x400f314c
 3832              	.set CYREG_UDB_P0_ROUTE_HC77, 0x400f314d
 3833              	.set CYREG_UDB_P0_ROUTE_HC78, 0x400f314e
 3834              	.set CYREG_UDB_P0_ROUTE_HC79, 0x400f314f
 3835              	.set CYREG_UDB_P0_ROUTE_HC80, 0x400f3150
 3836              	.set CYREG_UDB_P0_ROUTE_HC81, 0x400f3151
 3837              	.set CYREG_UDB_P0_ROUTE_HC82, 0x400f3152
 3838              	.set CYREG_UDB_P0_ROUTE_HC83, 0x400f3153
 3839              	.set CYREG_UDB_P0_ROUTE_HC84, 0x400f3154
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3840              	.set CYREG_UDB_P0_ROUTE_HC85, 0x400f3155
 3841              	.set CYREG_UDB_P0_ROUTE_HC86, 0x400f3156
 3842              	.set CYREG_UDB_P0_ROUTE_HC87, 0x400f3157
 3843              	.set CYREG_UDB_P0_ROUTE_HC88, 0x400f3158
 3844              	.set CYREG_UDB_P0_ROUTE_HC89, 0x400f3159
 3845              	.set CYREG_UDB_P0_ROUTE_HC90, 0x400f315a
 3846              	.set CYREG_UDB_P0_ROUTE_HC91, 0x400f315b
 3847              	.set CYREG_UDB_P0_ROUTE_HC92, 0x400f315c
 3848              	.set CYREG_UDB_P0_ROUTE_HC93, 0x400f315d
 3849              	.set CYREG_UDB_P0_ROUTE_HC94, 0x400f315e
 3850              	.set CYREG_UDB_P0_ROUTE_HC95, 0x400f315f
 3851              	.set CYREG_UDB_P0_ROUTE_HC96, 0x400f3160
 3852              	.set CYREG_UDB_P0_ROUTE_HC97, 0x400f3161
 3853              	.set CYREG_UDB_P0_ROUTE_HC98, 0x400f3162
 3854              	.set CYREG_UDB_P0_ROUTE_HC99, 0x400f3163
 3855              	.set CYREG_UDB_P0_ROUTE_HC100, 0x400f3164
 3856              	.set CYREG_UDB_P0_ROUTE_HC101, 0x400f3165
 3857              	.set CYREG_UDB_P0_ROUTE_HC102, 0x400f3166
 3858              	.set CYREG_UDB_P0_ROUTE_HC103, 0x400f3167
 3859              	.set CYREG_UDB_P0_ROUTE_HC104, 0x400f3168
 3860              	.set CYREG_UDB_P0_ROUTE_HC105, 0x400f3169
 3861              	.set CYREG_UDB_P0_ROUTE_HC106, 0x400f316a
 3862              	.set CYREG_UDB_P0_ROUTE_HC107, 0x400f316b
 3863              	.set CYREG_UDB_P0_ROUTE_HC108, 0x400f316c
 3864              	.set CYREG_UDB_P0_ROUTE_HC109, 0x400f316d
 3865              	.set CYREG_UDB_P0_ROUTE_HC110, 0x400f316e
 3866              	.set CYREG_UDB_P0_ROUTE_HC111, 0x400f316f
 3867              	.set CYREG_UDB_P0_ROUTE_HC112, 0x400f3170
 3868              	.set CYREG_UDB_P0_ROUTE_HC113, 0x400f3171
 3869              	.set CYREG_UDB_P0_ROUTE_HC114, 0x400f3172
 3870              	.set CYREG_UDB_P0_ROUTE_HC115, 0x400f3173
 3871              	.set CYREG_UDB_P0_ROUTE_HC116, 0x400f3174
 3872              	.set CYREG_UDB_P0_ROUTE_HC117, 0x400f3175
 3873              	.set CYREG_UDB_P0_ROUTE_HC118, 0x400f3176
 3874              	.set CYREG_UDB_P0_ROUTE_HC119, 0x400f3177
 3875              	.set CYREG_UDB_P0_ROUTE_HC120, 0x400f3178
 3876              	.set CYREG_UDB_P0_ROUTE_HC121, 0x400f3179
 3877              	.set CYREG_UDB_P0_ROUTE_HC122, 0x400f317a
 3878              	.set CYREG_UDB_P0_ROUTE_HC123, 0x400f317b
 3879              	.set CYREG_UDB_P0_ROUTE_HC124, 0x400f317c
 3880              	.set CYREG_UDB_P0_ROUTE_HC125, 0x400f317d
 3881              	.set CYREG_UDB_P0_ROUTE_HC126, 0x400f317e
 3882              	.set CYREG_UDB_P0_ROUTE_HC127, 0x400f317f
 3883              	.set CYREG_UDB_P0_ROUTE_HV_L0, 0x400f3180
 3884              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET, 0x00000000
 3885              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE, 0x00000008
 3886              	.set CYREG_UDB_P0_ROUTE_HV_L1, 0x400f3181
 3887              	.set CYREG_UDB_P0_ROUTE_HV_L2, 0x400f3182
 3888              	.set CYREG_UDB_P0_ROUTE_HV_L3, 0x400f3183
 3889              	.set CYREG_UDB_P0_ROUTE_HV_L4, 0x400f3184
 3890              	.set CYREG_UDB_P0_ROUTE_HV_L5, 0x400f3185
 3891              	.set CYREG_UDB_P0_ROUTE_HV_L6, 0x400f3186
 3892              	.set CYREG_UDB_P0_ROUTE_HV_L7, 0x400f3187
 3893              	.set CYREG_UDB_P0_ROUTE_HV_L8, 0x400f3188
 3894              	.set CYREG_UDB_P0_ROUTE_HV_L9, 0x400f3189
 3895              	.set CYREG_UDB_P0_ROUTE_HV_L10, 0x400f318a
 3896              	.set CYREG_UDB_P0_ROUTE_HV_L11, 0x400f318b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3897              	.set CYREG_UDB_P0_ROUTE_HV_L12, 0x400f318c
 3898              	.set CYREG_UDB_P0_ROUTE_HV_L13, 0x400f318d
 3899              	.set CYREG_UDB_P0_ROUTE_HV_L14, 0x400f318e
 3900              	.set CYREG_UDB_P0_ROUTE_HV_L15, 0x400f318f
 3901              	.set CYREG_UDB_P0_ROUTE_HS0, 0x400f3190
 3902              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET, 0x00000000
 3903              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE, 0x00000008
 3904              	.set CYREG_UDB_P0_ROUTE_HS1, 0x400f3191
 3905              	.set CYREG_UDB_P0_ROUTE_HS2, 0x400f3192
 3906              	.set CYREG_UDB_P0_ROUTE_HS3, 0x400f3193
 3907              	.set CYREG_UDB_P0_ROUTE_HS4, 0x400f3194
 3908              	.set CYREG_UDB_P0_ROUTE_HS5, 0x400f3195
 3909              	.set CYREG_UDB_P0_ROUTE_HS6, 0x400f3196
 3910              	.set CYREG_UDB_P0_ROUTE_HS7, 0x400f3197
 3911              	.set CYREG_UDB_P0_ROUTE_HS8, 0x400f3198
 3912              	.set CYREG_UDB_P0_ROUTE_HS9, 0x400f3199
 3913              	.set CYREG_UDB_P0_ROUTE_HS10, 0x400f319a
 3914              	.set CYREG_UDB_P0_ROUTE_HS11, 0x400f319b
 3915              	.set CYREG_UDB_P0_ROUTE_HS12, 0x400f319c
 3916              	.set CYREG_UDB_P0_ROUTE_HS13, 0x400f319d
 3917              	.set CYREG_UDB_P0_ROUTE_HS14, 0x400f319e
 3918              	.set CYREG_UDB_P0_ROUTE_HS15, 0x400f319f
 3919              	.set CYREG_UDB_P0_ROUTE_HS16, 0x400f31a0
 3920              	.set CYREG_UDB_P0_ROUTE_HS17, 0x400f31a1
 3921              	.set CYREG_UDB_P0_ROUTE_HS18, 0x400f31a2
 3922              	.set CYREG_UDB_P0_ROUTE_HS19, 0x400f31a3
 3923              	.set CYREG_UDB_P0_ROUTE_HS20, 0x400f31a4
 3924              	.set CYREG_UDB_P0_ROUTE_HS21, 0x400f31a5
 3925              	.set CYREG_UDB_P0_ROUTE_HS22, 0x400f31a6
 3926              	.set CYREG_UDB_P0_ROUTE_HS23, 0x400f31a7
 3927              	.set CYREG_UDB_P0_ROUTE_HV_R0, 0x400f31a8
 3928              	.set CYREG_UDB_P0_ROUTE_HV_R1, 0x400f31a9
 3929              	.set CYREG_UDB_P0_ROUTE_HV_R2, 0x400f31aa
 3930              	.set CYREG_UDB_P0_ROUTE_HV_R3, 0x400f31ab
 3931              	.set CYREG_UDB_P0_ROUTE_HV_R4, 0x400f31ac
 3932              	.set CYREG_UDB_P0_ROUTE_HV_R5, 0x400f31ad
 3933              	.set CYREG_UDB_P0_ROUTE_HV_R6, 0x400f31ae
 3934              	.set CYREG_UDB_P0_ROUTE_HV_R7, 0x400f31af
 3935              	.set CYREG_UDB_P0_ROUTE_HV_R8, 0x400f31b0
 3936              	.set CYREG_UDB_P0_ROUTE_HV_R9, 0x400f31b1
 3937              	.set CYREG_UDB_P0_ROUTE_HV_R10, 0x400f31b2
 3938              	.set CYREG_UDB_P0_ROUTE_HV_R11, 0x400f31b3
 3939              	.set CYREG_UDB_P0_ROUTE_HV_R12, 0x400f31b4
 3940              	.set CYREG_UDB_P0_ROUTE_HV_R13, 0x400f31b5
 3941              	.set CYREG_UDB_P0_ROUTE_HV_R14, 0x400f31b6
 3942              	.set CYREG_UDB_P0_ROUTE_HV_R15, 0x400f31b7
 3943              	.set CYREG_UDB_P0_ROUTE_PLD0IN0, 0x400f31c0
 3944              	.set CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET, 0x00000000
 3945              	.set CYFLD_UDB_P_ROUTE_PI_TOP__SIZE, 0x00000004
 3946              	.set CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET, 0x00000004
 3947              	.set CYFLD_UDB_P_ROUTE_PI_BOT__SIZE, 0x00000004
 3948              	.set CYREG_UDB_P0_ROUTE_PLD0IN1, 0x400f31c2
 3949              	.set CYREG_UDB_P0_ROUTE_PLD0IN2, 0x400f31c4
 3950              	.set CYREG_UDB_P0_ROUTE_PLD1IN0, 0x400f31ca
 3951              	.set CYREG_UDB_P0_ROUTE_PLD1IN1, 0x400f31cc
 3952              	.set CYREG_UDB_P0_ROUTE_PLD1IN2, 0x400f31ce
 3953              	.set CYREG_UDB_P0_ROUTE_DPIN0, 0x400f31d0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3954              	.set CYREG_UDB_P0_ROUTE_DPIN1, 0x400f31d2
 3955              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET, 0x00000002
 3956              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE, 0x00000002
 3957              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET, 0x00000004
 3958              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE, 0x00000002
 3959              	.set CYREG_UDB_P0_ROUTE_SCIN, 0x400f31d6
 3960              	.set CYREG_UDB_P0_ROUTE_SCIOIN, 0x400f31d8
 3961              	.set CYREG_UDB_P0_ROUTE_RCIN, 0x400f31de
 3962              	.set CYREG_UDB_P0_ROUTE_VS0, 0x400f31e0
 3963              	.set CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET, 0x00000000
 3964              	.set CYFLD_UDB_P_ROUTE_VS_TOP__SIZE, 0x00000004
 3965              	.set CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET, 0x00000004
 3966              	.set CYFLD_UDB_P_ROUTE_VS_BOT__SIZE, 0x00000004
 3967              	.set CYREG_UDB_P0_ROUTE_VS1, 0x400f31e2
 3968              	.set CYREG_UDB_P0_ROUTE_VS2, 0x400f31e4
 3969              	.set CYREG_UDB_P0_ROUTE_VS3, 0x400f31e6
 3970              	.set CYREG_UDB_P0_ROUTE_VS4, 0x400f31e8
 3971              	.set CYREG_UDB_P0_ROUTE_VS5, 0x400f31ea
 3972              	.set CYREG_UDB_P0_ROUTE_VS6, 0x400f31ec
 3973              	.set CYREG_UDB_P0_ROUTE_VS7, 0x400f31ee
 3974              	.set CYDEV_UDB_P1_BASE, 0x400f3200
 3975              	.set CYDEV_UDB_P1_SIZE, 0x00000200
 3976              	.set CYDEV_UDB_P1_U0_BASE, 0x400f3200
 3977              	.set CYDEV_UDB_P1_U0_SIZE, 0x00000080
 3978              	.set CYREG_UDB_P1_U0_PLD_IT0, 0x400f3200
 3979              	.set CYREG_UDB_P1_U0_PLD_IT1, 0x400f3204
 3980              	.set CYREG_UDB_P1_U0_PLD_IT2, 0x400f3208
 3981              	.set CYREG_UDB_P1_U0_PLD_IT3, 0x400f320c
 3982              	.set CYREG_UDB_P1_U0_PLD_IT4, 0x400f3210
 3983              	.set CYREG_UDB_P1_U0_PLD_IT5, 0x400f3214
 3984              	.set CYREG_UDB_P1_U0_PLD_IT6, 0x400f3218
 3985              	.set CYREG_UDB_P1_U0_PLD_IT7, 0x400f321c
 3986              	.set CYREG_UDB_P1_U0_PLD_IT8, 0x400f3220
 3987              	.set CYREG_UDB_P1_U0_PLD_IT9, 0x400f3224
 3988              	.set CYREG_UDB_P1_U0_PLD_IT10, 0x400f3228
 3989              	.set CYREG_UDB_P1_U0_PLD_IT11, 0x400f322c
 3990              	.set CYREG_UDB_P1_U0_PLD_ORT0, 0x400f3230
 3991              	.set CYREG_UDB_P1_U0_PLD_ORT1, 0x400f3232
 3992              	.set CYREG_UDB_P1_U0_PLD_ORT2, 0x400f3234
 3993              	.set CYREG_UDB_P1_U0_PLD_ORT3, 0x400f3236
 3994              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST, 0x400f3238
 3995              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB, 0x400f323a
 3996              	.set CYREG_UDB_P1_U0_PLD_MC_SET_RESET, 0x400f323c
 3997              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS, 0x400f323e
 3998              	.set CYREG_UDB_P1_U0_CFG0, 0x400f3240
 3999              	.set CYREG_UDB_P1_U0_CFG1, 0x400f3241
 4000              	.set CYREG_UDB_P1_U0_CFG2, 0x400f3242
 4001              	.set CYREG_UDB_P1_U0_CFG3, 0x400f3243
 4002              	.set CYREG_UDB_P1_U0_CFG4, 0x400f3244
 4003              	.set CYREG_UDB_P1_U0_CFG5, 0x400f3245
 4004              	.set CYREG_UDB_P1_U0_CFG6, 0x400f3246
 4005              	.set CYREG_UDB_P1_U0_CFG7, 0x400f3247
 4006              	.set CYREG_UDB_P1_U0_CFG8, 0x400f3248
 4007              	.set CYREG_UDB_P1_U0_CFG9, 0x400f3249
 4008              	.set CYREG_UDB_P1_U0_CFG10, 0x400f324a
 4009              	.set CYREG_UDB_P1_U0_CFG11, 0x400f324b
 4010              	.set CYREG_UDB_P1_U0_CFG12, 0x400f324c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4011              	.set CYREG_UDB_P1_U0_CFG13, 0x400f324d
 4012              	.set CYREG_UDB_P1_U0_CFG14, 0x400f324e
 4013              	.set CYREG_UDB_P1_U0_CFG15, 0x400f324f
 4014              	.set CYREG_UDB_P1_U0_CFG16, 0x400f3250
 4015              	.set CYREG_UDB_P1_U0_CFG17, 0x400f3251
 4016              	.set CYREG_UDB_P1_U0_CFG18, 0x400f3252
 4017              	.set CYREG_UDB_P1_U0_CFG19, 0x400f3253
 4018              	.set CYREG_UDB_P1_U0_CFG20, 0x400f3254
 4019              	.set CYREG_UDB_P1_U0_CFG21, 0x400f3255
 4020              	.set CYREG_UDB_P1_U0_CFG22, 0x400f3256
 4021              	.set CYREG_UDB_P1_U0_CFG23, 0x400f3257
 4022              	.set CYREG_UDB_P1_U0_CFG24, 0x400f3258
 4023              	.set CYREG_UDB_P1_U0_CFG25, 0x400f3259
 4024              	.set CYREG_UDB_P1_U0_CFG26, 0x400f325a
 4025              	.set CYREG_UDB_P1_U0_CFG27, 0x400f325b
 4026              	.set CYREG_UDB_P1_U0_CFG28, 0x400f325c
 4027              	.set CYREG_UDB_P1_U0_CFG29, 0x400f325d
 4028              	.set CYREG_UDB_P1_U0_CFG30, 0x400f325e
 4029              	.set CYREG_UDB_P1_U0_CFG31, 0x400f325f
 4030              	.set CYREG_UDB_P1_U0_DCFG0, 0x400f3260
 4031              	.set CYREG_UDB_P1_U0_DCFG1, 0x400f3262
 4032              	.set CYREG_UDB_P1_U0_DCFG2, 0x400f3264
 4033              	.set CYREG_UDB_P1_U0_DCFG3, 0x400f3266
 4034              	.set CYREG_UDB_P1_U0_DCFG4, 0x400f3268
 4035              	.set CYREG_UDB_P1_U0_DCFG5, 0x400f326a
 4036              	.set CYREG_UDB_P1_U0_DCFG6, 0x400f326c
 4037              	.set CYREG_UDB_P1_U0_DCFG7, 0x400f326e
 4038              	.set CYDEV_UDB_P1_U1_BASE, 0x400f3280
 4039              	.set CYDEV_UDB_P1_U1_SIZE, 0x00000080
 4040              	.set CYREG_UDB_P1_U1_PLD_IT0, 0x400f3280
 4041              	.set CYREG_UDB_P1_U1_PLD_IT1, 0x400f3284
 4042              	.set CYREG_UDB_P1_U1_PLD_IT2, 0x400f3288
 4043              	.set CYREG_UDB_P1_U1_PLD_IT3, 0x400f328c
 4044              	.set CYREG_UDB_P1_U1_PLD_IT4, 0x400f3290
 4045              	.set CYREG_UDB_P1_U1_PLD_IT5, 0x400f3294
 4046              	.set CYREG_UDB_P1_U1_PLD_IT6, 0x400f3298
 4047              	.set CYREG_UDB_P1_U1_PLD_IT7, 0x400f329c
 4048              	.set CYREG_UDB_P1_U1_PLD_IT8, 0x400f32a0
 4049              	.set CYREG_UDB_P1_U1_PLD_IT9, 0x400f32a4
 4050              	.set CYREG_UDB_P1_U1_PLD_IT10, 0x400f32a8
 4051              	.set CYREG_UDB_P1_U1_PLD_IT11, 0x400f32ac
 4052              	.set CYREG_UDB_P1_U1_PLD_ORT0, 0x400f32b0
 4053              	.set CYREG_UDB_P1_U1_PLD_ORT1, 0x400f32b2
 4054              	.set CYREG_UDB_P1_U1_PLD_ORT2, 0x400f32b4
 4055              	.set CYREG_UDB_P1_U1_PLD_ORT3, 0x400f32b6
 4056              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST, 0x400f32b8
 4057              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB, 0x400f32ba
 4058              	.set CYREG_UDB_P1_U1_PLD_MC_SET_RESET, 0x400f32bc
 4059              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS, 0x400f32be
 4060              	.set CYREG_UDB_P1_U1_CFG0, 0x400f32c0
 4061              	.set CYREG_UDB_P1_U1_CFG1, 0x400f32c1
 4062              	.set CYREG_UDB_P1_U1_CFG2, 0x400f32c2
 4063              	.set CYREG_UDB_P1_U1_CFG3, 0x400f32c3
 4064              	.set CYREG_UDB_P1_U1_CFG4, 0x400f32c4
 4065              	.set CYREG_UDB_P1_U1_CFG5, 0x400f32c5
 4066              	.set CYREG_UDB_P1_U1_CFG6, 0x400f32c6
 4067              	.set CYREG_UDB_P1_U1_CFG7, 0x400f32c7
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4068              	.set CYREG_UDB_P1_U1_CFG8, 0x400f32c8
 4069              	.set CYREG_UDB_P1_U1_CFG9, 0x400f32c9
 4070              	.set CYREG_UDB_P1_U1_CFG10, 0x400f32ca
 4071              	.set CYREG_UDB_P1_U1_CFG11, 0x400f32cb
 4072              	.set CYREG_UDB_P1_U1_CFG12, 0x400f32cc
 4073              	.set CYREG_UDB_P1_U1_CFG13, 0x400f32cd
 4074              	.set CYREG_UDB_P1_U1_CFG14, 0x400f32ce
 4075              	.set CYREG_UDB_P1_U1_CFG15, 0x400f32cf
 4076              	.set CYREG_UDB_P1_U1_CFG16, 0x400f32d0
 4077              	.set CYREG_UDB_P1_U1_CFG17, 0x400f32d1
 4078              	.set CYREG_UDB_P1_U1_CFG18, 0x400f32d2
 4079              	.set CYREG_UDB_P1_U1_CFG19, 0x400f32d3
 4080              	.set CYREG_UDB_P1_U1_CFG20, 0x400f32d4
 4081              	.set CYREG_UDB_P1_U1_CFG21, 0x400f32d5
 4082              	.set CYREG_UDB_P1_U1_CFG22, 0x400f32d6
 4083              	.set CYREG_UDB_P1_U1_CFG23, 0x400f32d7
 4084              	.set CYREG_UDB_P1_U1_CFG24, 0x400f32d8
 4085              	.set CYREG_UDB_P1_U1_CFG25, 0x400f32d9
 4086              	.set CYREG_UDB_P1_U1_CFG26, 0x400f32da
 4087              	.set CYREG_UDB_P1_U1_CFG27, 0x400f32db
 4088              	.set CYREG_UDB_P1_U1_CFG28, 0x400f32dc
 4089              	.set CYREG_UDB_P1_U1_CFG29, 0x400f32dd
 4090              	.set CYREG_UDB_P1_U1_CFG30, 0x400f32de
 4091              	.set CYREG_UDB_P1_U1_CFG31, 0x400f32df
 4092              	.set CYREG_UDB_P1_U1_DCFG0, 0x400f32e0
 4093              	.set CYREG_UDB_P1_U1_DCFG1, 0x400f32e2
 4094              	.set CYREG_UDB_P1_U1_DCFG2, 0x400f32e4
 4095              	.set CYREG_UDB_P1_U1_DCFG3, 0x400f32e6
 4096              	.set CYREG_UDB_P1_U1_DCFG4, 0x400f32e8
 4097              	.set CYREG_UDB_P1_U1_DCFG5, 0x400f32ea
 4098              	.set CYREG_UDB_P1_U1_DCFG6, 0x400f32ec
 4099              	.set CYREG_UDB_P1_U1_DCFG7, 0x400f32ee
 4100              	.set CYDEV_UDB_P1_ROUTE_BASE, 0x400f3300
 4101              	.set CYDEV_UDB_P1_ROUTE_SIZE, 0x00000100
 4102              	.set CYREG_UDB_P1_ROUTE_HC0, 0x400f3300
 4103              	.set CYREG_UDB_P1_ROUTE_HC1, 0x400f3301
 4104              	.set CYREG_UDB_P1_ROUTE_HC2, 0x400f3302
 4105              	.set CYREG_UDB_P1_ROUTE_HC3, 0x400f3303
 4106              	.set CYREG_UDB_P1_ROUTE_HC4, 0x400f3304
 4107              	.set CYREG_UDB_P1_ROUTE_HC5, 0x400f3305
 4108              	.set CYREG_UDB_P1_ROUTE_HC6, 0x400f3306
 4109              	.set CYREG_UDB_P1_ROUTE_HC7, 0x400f3307
 4110              	.set CYREG_UDB_P1_ROUTE_HC8, 0x400f3308
 4111              	.set CYREG_UDB_P1_ROUTE_HC9, 0x400f3309
 4112              	.set CYREG_UDB_P1_ROUTE_HC10, 0x400f330a
 4113              	.set CYREG_UDB_P1_ROUTE_HC11, 0x400f330b
 4114              	.set CYREG_UDB_P1_ROUTE_HC12, 0x400f330c
 4115              	.set CYREG_UDB_P1_ROUTE_HC13, 0x400f330d
 4116              	.set CYREG_UDB_P1_ROUTE_HC14, 0x400f330e
 4117              	.set CYREG_UDB_P1_ROUTE_HC15, 0x400f330f
 4118              	.set CYREG_UDB_P1_ROUTE_HC16, 0x400f3310
 4119              	.set CYREG_UDB_P1_ROUTE_HC17, 0x400f3311
 4120              	.set CYREG_UDB_P1_ROUTE_HC18, 0x400f3312
 4121              	.set CYREG_UDB_P1_ROUTE_HC19, 0x400f3313
 4122              	.set CYREG_UDB_P1_ROUTE_HC20, 0x400f3314
 4123              	.set CYREG_UDB_P1_ROUTE_HC21, 0x400f3315
 4124              	.set CYREG_UDB_P1_ROUTE_HC22, 0x400f3316
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4125              	.set CYREG_UDB_P1_ROUTE_HC23, 0x400f3317
 4126              	.set CYREG_UDB_P1_ROUTE_HC24, 0x400f3318
 4127              	.set CYREG_UDB_P1_ROUTE_HC25, 0x400f3319
 4128              	.set CYREG_UDB_P1_ROUTE_HC26, 0x400f331a
 4129              	.set CYREG_UDB_P1_ROUTE_HC27, 0x400f331b
 4130              	.set CYREG_UDB_P1_ROUTE_HC28, 0x400f331c
 4131              	.set CYREG_UDB_P1_ROUTE_HC29, 0x400f331d
 4132              	.set CYREG_UDB_P1_ROUTE_HC30, 0x400f331e
 4133              	.set CYREG_UDB_P1_ROUTE_HC31, 0x400f331f
 4134              	.set CYREG_UDB_P1_ROUTE_HC32, 0x400f3320
 4135              	.set CYREG_UDB_P1_ROUTE_HC33, 0x400f3321
 4136              	.set CYREG_UDB_P1_ROUTE_HC34, 0x400f3322
 4137              	.set CYREG_UDB_P1_ROUTE_HC35, 0x400f3323
 4138              	.set CYREG_UDB_P1_ROUTE_HC36, 0x400f3324
 4139              	.set CYREG_UDB_P1_ROUTE_HC37, 0x400f3325
 4140              	.set CYREG_UDB_P1_ROUTE_HC38, 0x400f3326
 4141              	.set CYREG_UDB_P1_ROUTE_HC39, 0x400f3327
 4142              	.set CYREG_UDB_P1_ROUTE_HC40, 0x400f3328
 4143              	.set CYREG_UDB_P1_ROUTE_HC41, 0x400f3329
 4144              	.set CYREG_UDB_P1_ROUTE_HC42, 0x400f332a
 4145              	.set CYREG_UDB_P1_ROUTE_HC43, 0x400f332b
 4146              	.set CYREG_UDB_P1_ROUTE_HC44, 0x400f332c
 4147              	.set CYREG_UDB_P1_ROUTE_HC45, 0x400f332d
 4148              	.set CYREG_UDB_P1_ROUTE_HC46, 0x400f332e
 4149              	.set CYREG_UDB_P1_ROUTE_HC47, 0x400f332f
 4150              	.set CYREG_UDB_P1_ROUTE_HC48, 0x400f3330
 4151              	.set CYREG_UDB_P1_ROUTE_HC49, 0x400f3331
 4152              	.set CYREG_UDB_P1_ROUTE_HC50, 0x400f3332
 4153              	.set CYREG_UDB_P1_ROUTE_HC51, 0x400f3333
 4154              	.set CYREG_UDB_P1_ROUTE_HC52, 0x400f3334
 4155              	.set CYREG_UDB_P1_ROUTE_HC53, 0x400f3335
 4156              	.set CYREG_UDB_P1_ROUTE_HC54, 0x400f3336
 4157              	.set CYREG_UDB_P1_ROUTE_HC55, 0x400f3337
 4158              	.set CYREG_UDB_P1_ROUTE_HC56, 0x400f3338
 4159              	.set CYREG_UDB_P1_ROUTE_HC57, 0x400f3339
 4160              	.set CYREG_UDB_P1_ROUTE_HC58, 0x400f333a
 4161              	.set CYREG_UDB_P1_ROUTE_HC59, 0x400f333b
 4162              	.set CYREG_UDB_P1_ROUTE_HC60, 0x400f333c
 4163              	.set CYREG_UDB_P1_ROUTE_HC61, 0x400f333d
 4164              	.set CYREG_UDB_P1_ROUTE_HC62, 0x400f333e
 4165              	.set CYREG_UDB_P1_ROUTE_HC63, 0x400f333f
 4166              	.set CYREG_UDB_P1_ROUTE_HC64, 0x400f3340
 4167              	.set CYREG_UDB_P1_ROUTE_HC65, 0x400f3341
 4168              	.set CYREG_UDB_P1_ROUTE_HC66, 0x400f3342
 4169              	.set CYREG_UDB_P1_ROUTE_HC67, 0x400f3343
 4170              	.set CYREG_UDB_P1_ROUTE_HC68, 0x400f3344
 4171              	.set CYREG_UDB_P1_ROUTE_HC69, 0x400f3345
 4172              	.set CYREG_UDB_P1_ROUTE_HC70, 0x400f3346
 4173              	.set CYREG_UDB_P1_ROUTE_HC71, 0x400f3347
 4174              	.set CYREG_UDB_P1_ROUTE_HC72, 0x400f3348
 4175              	.set CYREG_UDB_P1_ROUTE_HC73, 0x400f3349
 4176              	.set CYREG_UDB_P1_ROUTE_HC74, 0x400f334a
 4177              	.set CYREG_UDB_P1_ROUTE_HC75, 0x400f334b
 4178              	.set CYREG_UDB_P1_ROUTE_HC76, 0x400f334c
 4179              	.set CYREG_UDB_P1_ROUTE_HC77, 0x400f334d
 4180              	.set CYREG_UDB_P1_ROUTE_HC78, 0x400f334e
 4181              	.set CYREG_UDB_P1_ROUTE_HC79, 0x400f334f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4182              	.set CYREG_UDB_P1_ROUTE_HC80, 0x400f3350
 4183              	.set CYREG_UDB_P1_ROUTE_HC81, 0x400f3351
 4184              	.set CYREG_UDB_P1_ROUTE_HC82, 0x400f3352
 4185              	.set CYREG_UDB_P1_ROUTE_HC83, 0x400f3353
 4186              	.set CYREG_UDB_P1_ROUTE_HC84, 0x400f3354
 4187              	.set CYREG_UDB_P1_ROUTE_HC85, 0x400f3355
 4188              	.set CYREG_UDB_P1_ROUTE_HC86, 0x400f3356
 4189              	.set CYREG_UDB_P1_ROUTE_HC87, 0x400f3357
 4190              	.set CYREG_UDB_P1_ROUTE_HC88, 0x400f3358
 4191              	.set CYREG_UDB_P1_ROUTE_HC89, 0x400f3359
 4192              	.set CYREG_UDB_P1_ROUTE_HC90, 0x400f335a
 4193              	.set CYREG_UDB_P1_ROUTE_HC91, 0x400f335b
 4194              	.set CYREG_UDB_P1_ROUTE_HC92, 0x400f335c
 4195              	.set CYREG_UDB_P1_ROUTE_HC93, 0x400f335d
 4196              	.set CYREG_UDB_P1_ROUTE_HC94, 0x400f335e
 4197              	.set CYREG_UDB_P1_ROUTE_HC95, 0x400f335f
 4198              	.set CYREG_UDB_P1_ROUTE_HC96, 0x400f3360
 4199              	.set CYREG_UDB_P1_ROUTE_HC97, 0x400f3361
 4200              	.set CYREG_UDB_P1_ROUTE_HC98, 0x400f3362
 4201              	.set CYREG_UDB_P1_ROUTE_HC99, 0x400f3363
 4202              	.set CYREG_UDB_P1_ROUTE_HC100, 0x400f3364
 4203              	.set CYREG_UDB_P1_ROUTE_HC101, 0x400f3365
 4204              	.set CYREG_UDB_P1_ROUTE_HC102, 0x400f3366
 4205              	.set CYREG_UDB_P1_ROUTE_HC103, 0x400f3367
 4206              	.set CYREG_UDB_P1_ROUTE_HC104, 0x400f3368
 4207              	.set CYREG_UDB_P1_ROUTE_HC105, 0x400f3369
 4208              	.set CYREG_UDB_P1_ROUTE_HC106, 0x400f336a
 4209              	.set CYREG_UDB_P1_ROUTE_HC107, 0x400f336b
 4210              	.set CYREG_UDB_P1_ROUTE_HC108, 0x400f336c
 4211              	.set CYREG_UDB_P1_ROUTE_HC109, 0x400f336d
 4212              	.set CYREG_UDB_P1_ROUTE_HC110, 0x400f336e
 4213              	.set CYREG_UDB_P1_ROUTE_HC111, 0x400f336f
 4214              	.set CYREG_UDB_P1_ROUTE_HC112, 0x400f3370
 4215              	.set CYREG_UDB_P1_ROUTE_HC113, 0x400f3371
 4216              	.set CYREG_UDB_P1_ROUTE_HC114, 0x400f3372
 4217              	.set CYREG_UDB_P1_ROUTE_HC115, 0x400f3373
 4218              	.set CYREG_UDB_P1_ROUTE_HC116, 0x400f3374
 4219              	.set CYREG_UDB_P1_ROUTE_HC117, 0x400f3375
 4220              	.set CYREG_UDB_P1_ROUTE_HC118, 0x400f3376
 4221              	.set CYREG_UDB_P1_ROUTE_HC119, 0x400f3377
 4222              	.set CYREG_UDB_P1_ROUTE_HC120, 0x400f3378
 4223              	.set CYREG_UDB_P1_ROUTE_HC121, 0x400f3379
 4224              	.set CYREG_UDB_P1_ROUTE_HC122, 0x400f337a
 4225              	.set CYREG_UDB_P1_ROUTE_HC123, 0x400f337b
 4226              	.set CYREG_UDB_P1_ROUTE_HC124, 0x400f337c
 4227              	.set CYREG_UDB_P1_ROUTE_HC125, 0x400f337d
 4228              	.set CYREG_UDB_P1_ROUTE_HC126, 0x400f337e
 4229              	.set CYREG_UDB_P1_ROUTE_HC127, 0x400f337f
 4230              	.set CYREG_UDB_P1_ROUTE_HV_L0, 0x400f3380
 4231              	.set CYREG_UDB_P1_ROUTE_HV_L1, 0x400f3381
 4232              	.set CYREG_UDB_P1_ROUTE_HV_L2, 0x400f3382
 4233              	.set CYREG_UDB_P1_ROUTE_HV_L3, 0x400f3383
 4234              	.set CYREG_UDB_P1_ROUTE_HV_L4, 0x400f3384
 4235              	.set CYREG_UDB_P1_ROUTE_HV_L5, 0x400f3385
 4236              	.set CYREG_UDB_P1_ROUTE_HV_L6, 0x400f3386
 4237              	.set CYREG_UDB_P1_ROUTE_HV_L7, 0x400f3387
 4238              	.set CYREG_UDB_P1_ROUTE_HV_L8, 0x400f3388
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 4239              	.set CYREG_UDB_P1_ROUTE_HV_L9, 0x400f3389
 4240              	.set CYREG_UDB_P1_ROUTE_HV_L10, 0x400f338a
 4241              	.set CYREG_UDB_P1_ROUTE_HV_L11, 0x400f338b
 4242              	.set CYREG_UDB_P1_ROUTE_HV_L12, 0x400f338c
 4243              	.set CYREG_UDB_P1_ROUTE_HV_L13, 0x400f338d
 4244              	.set CYREG_UDB_P1_ROUTE_HV_L14, 0x400f338e
 4245              	.set CYREG_UDB_P1_ROUTE_HV_L15, 0x400f338f
 4246              	.set CYREG_UDB_P1_ROUTE_HS0, 0x400f3390
 4247              	.set CYREG_UDB_P1_ROUTE_HS1, 0x400f3391
 4248              	.set CYREG_UDB_P1_ROUTE_HS2, 0x400f3392
 4249              	.set CYREG_UDB_P1_ROUTE_HS3, 0x400f3393
 4250              	.set CYREG_UDB_P1_ROUTE_HS4, 0x400f3394
 4251              	.set CYREG_UDB_P1_ROUTE_HS5, 0x400f3395
 4252              	.set CYREG_UDB_P1_ROUTE_HS6, 0x400f3396
 4253              	.set CYREG_UDB_P1_ROUTE_HS7, 0x400f3397
 4254              	.set CYREG_UDB_P1_ROUTE_HS8, 0x400f3398
 4255              	.set CYREG_UDB_P1_ROUTE_HS9, 0x400f3399
 4256              	.set CYREG_UDB_P1_ROUTE_HS10, 0x400f339a
 4257              	.set CYREG_UDB_P1_ROUTE_HS11, 0x400f339b
 4258              	.set CYREG_UDB_P1_ROUTE_HS12, 0x400f339c
 4259              	.set CYREG_UDB_P1_ROUTE_HS13, 0x400f339d
 4260              	.set CYREG_UDB_P1_ROUTE_HS14, 0x400f339e
 4261              	.set CYREG_UDB_P1_ROUTE_HS15, 0x400f339f
 4262              	.set CYREG_UDB_P1_ROUTE_HS16, 0x400f33a0
 4263              	.set CYREG_UDB_P1_ROUTE_HS17, 0x400f33a1
 4264              	.set CYREG_UDB_P1_ROUTE_HS18, 0x400f33a2
 4265              	.set CYREG_UDB_P1_ROUTE_HS19, 0x400f33a3
 4266              	.set CYREG_UDB_P1_ROUTE_HS20, 0x400f33a4
 4267              	.set CYREG_UDB_P1_ROUTE_HS21, 0x400f33a5
 4268              	.set CYREG_UDB_P1_ROUTE_HS22, 0x400f33a6
 4269              	.set CYREG_UDB_P1_ROUTE_HS23, 0x400f33a7
 4270              	.set CYREG_UDB_P1_ROUTE_HV_R0, 0x400f33a8
 4271              	.set CYREG_UDB_P1_ROUTE_HV_R1, 0x400f33a9
 4272              	.set CYREG_UDB_P1_ROUTE_HV_R2, 0x400f33aa
 4273              	.set CYREG_UDB_P1_ROUTE_HV_R3, 0x400f33ab
 4274              	.set CYREG_UDB_P1_ROUTE_HV_R4, 0x400f33ac
 4275              	.set CYREG_UDB_P1_ROUTE_HV_R5, 0x400f33ad
 4276              	.set CYREG_UDB_P1_ROUTE_HV_R6, 0x400f33ae
 4277              	.set CYREG_UDB_P1_ROUTE_HV_R7, 0x400f33af
 4278              	.set CYREG_UDB_P1_ROUTE_HV_R8, 0x400f33b0
 4279              	.set CYREG_UDB_P1_ROUTE_HV_R9, 0x400f33b1
 4280              	.set CYREG_UDB_P1_ROUTE_HV_R10, 0x400f33b2
 4281              	.set CYREG_UDB_P1_ROUTE_HV_R11, 0x400f33b3
 4282              	.set CYREG_UDB_P1_ROUTE_HV_R12, 0x400f33b4
 4283              	.set CYREG_UDB_P1_ROUTE_HV_R13, 0x400f33b5
 4284              	.set CYREG_UDB_P1_ROUTE_HV_R14, 0x400f33b6
 4285              	.set CYREG_UDB_P1_ROUTE_HV_R15, 0x400f33b7
 4286              	.set CYREG_UDB_P1_ROUTE_PLD0IN0, 0x400f33c0
 4287              	.set CYREG_UDB_P1_ROUTE_PLD0IN1, 0x400f33c2
 4288              	.set CYREG_UDB_P1_ROUTE_PLD0IN2, 0x400f33c4
 4289              	.set CYREG_UDB_P1_ROUTE_PLD1IN0, 0x400f33ca
 4290              	.set CYREG_UDB_P1_ROUTE_PLD1IN1, 0x400f33cc
 4291              	.set CYREG_UDB_P1_ROUTE_PLD1IN2, 0x400f33ce
 4292              	.set CYREG_UDB_P1_ROUTE_DPIN0, 0x400f33d0
 4293              	.set CYREG_UDB_P1_ROUTE_DPIN1, 0x400f33d2
 4294              	.set CYREG_UDB_P1_ROUTE_SCIN, 0x400f33d6
 4295              	.set CYREG_UDB_P1_ROUTE_SCIOIN, 0x400f33d8
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 4296              	.set CYREG_UDB_P1_ROUTE_RCIN, 0x400f33de
 4297              	.set CYREG_UDB_P1_ROUTE_VS0, 0x400f33e0
 4298              	.set CYREG_UDB_P1_ROUTE_VS1, 0x400f33e2
 4299              	.set CYREG_UDB_P1_ROUTE_VS2, 0x400f33e4
 4300              	.set CYREG_UDB_P1_ROUTE_VS3, 0x400f33e6
 4301              	.set CYREG_UDB_P1_ROUTE_VS4, 0x400f33e8
 4302              	.set CYREG_UDB_P1_ROUTE_VS5, 0x400f33ea
 4303              	.set CYREG_UDB_P1_ROUTE_VS6, 0x400f33ec
 4304              	.set CYREG_UDB_P1_ROUTE_VS7, 0x400f33ee
 4305              	.set CYDEV_UDB_DSI0_BASE, 0x400f4000
 4306              	.set CYDEV_UDB_DSI0_SIZE, 0x00000100
 4307              	.set CYREG_UDB_DSI0_HC0, 0x400f4000
 4308              	.set CYFLD_UDB_DSI_HC_BYTE__OFFSET, 0x00000000
 4309              	.set CYFLD_UDB_DSI_HC_BYTE__SIZE, 0x00000008
 4310              	.set CYREG_UDB_DSI0_HC1, 0x400f4001
 4311              	.set CYREG_UDB_DSI0_HC2, 0x400f4002
 4312              	.set CYREG_UDB_DSI0_HC3, 0x400f4003
 4313              	.set CYREG_UDB_DSI0_HC4, 0x400f4004
 4314              	.set CYREG_UDB_DSI0_HC5, 0x400f4005
 4315              	.set CYREG_UDB_DSI0_HC6, 0x400f4006
 4316              	.set CYREG_UDB_DSI0_HC7, 0x400f4007
 4317              	.set CYREG_UDB_DSI0_HC8, 0x400f4008
 4318              	.set CYREG_UDB_DSI0_HC9, 0x400f4009
 4319              	.set CYREG_UDB_DSI0_HC10, 0x400f400a
 4320              	.set CYREG_UDB_DSI0_HC11, 0x400f400b
 4321              	.set CYREG_UDB_DSI0_HC12, 0x400f400c
 4322              	.set CYREG_UDB_DSI0_HC13, 0x400f400d
 4323              	.set CYREG_UDB_DSI0_HC14, 0x400f400e
 4324              	.set CYREG_UDB_DSI0_HC15, 0x400f400f
 4325              	.set CYREG_UDB_DSI0_HC16, 0x400f4010
 4326              	.set CYREG_UDB_DSI0_HC17, 0x400f4011
 4327              	.set CYREG_UDB_DSI0_HC18, 0x400f4012
 4328              	.set CYREG_UDB_DSI0_HC19, 0x400f4013
 4329              	.set CYREG_UDB_DSI0_HC20, 0x400f4014
 4330              	.set CYREG_UDB_DSI0_HC21, 0x400f4015
 4331              	.set CYREG_UDB_DSI0_HC22, 0x400f4016
 4332              	.set CYREG_UDB_DSI0_HC23, 0x400f4017
 4333              	.set CYREG_UDB_DSI0_HC24, 0x400f4018
 4334              	.set CYREG_UDB_DSI0_HC25, 0x400f4019
 4335              	.set CYREG_UDB_DSI0_HC26, 0x400f401a
 4336              	.set CYREG_UDB_DSI0_HC27, 0x400f401b
 4337              	.set CYREG_UDB_DSI0_HC28, 0x400f401c
 4338              	.set CYREG_UDB_DSI0_HC29, 0x400f401d
 4339              	.set CYREG_UDB_DSI0_HC30, 0x400f401e
 4340              	.set CYREG_UDB_DSI0_HC31, 0x400f401f
 4341              	.set CYREG_UDB_DSI0_HC32, 0x400f4020
 4342              	.set CYREG_UDB_DSI0_HC33, 0x400f4021
 4343              	.set CYREG_UDB_DSI0_HC34, 0x400f4022
 4344              	.set CYREG_UDB_DSI0_HC35, 0x400f4023
 4345              	.set CYREG_UDB_DSI0_HC36, 0x400f4024
 4346              	.set CYREG_UDB_DSI0_HC37, 0x400f4025
 4347              	.set CYREG_UDB_DSI0_HC38, 0x400f4026
 4348              	.set CYREG_UDB_DSI0_HC39, 0x400f4027
 4349              	.set CYREG_UDB_DSI0_HC40, 0x400f4028
 4350              	.set CYREG_UDB_DSI0_HC41, 0x400f4029
 4351              	.set CYREG_UDB_DSI0_HC42, 0x400f402a
 4352              	.set CYREG_UDB_DSI0_HC43, 0x400f402b
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 4353              	.set CYREG_UDB_DSI0_HC44, 0x400f402c
 4354              	.set CYREG_UDB_DSI0_HC45, 0x400f402d
 4355              	.set CYREG_UDB_DSI0_HC46, 0x400f402e
 4356              	.set CYREG_UDB_DSI0_HC47, 0x400f402f
 4357              	.set CYREG_UDB_DSI0_HC48, 0x400f4030
 4358              	.set CYREG_UDB_DSI0_HC49, 0x400f4031
 4359              	.set CYREG_UDB_DSI0_HC50, 0x400f4032
 4360              	.set CYREG_UDB_DSI0_HC51, 0x400f4033
 4361              	.set CYREG_UDB_DSI0_HC52, 0x400f4034
 4362              	.set CYREG_UDB_DSI0_HC53, 0x400f4035
 4363              	.set CYREG_UDB_DSI0_HC54, 0x400f4036
 4364              	.set CYREG_UDB_DSI0_HC55, 0x400f4037
 4365              	.set CYREG_UDB_DSI0_HC56, 0x400f4038
 4366              	.set CYREG_UDB_DSI0_HC57, 0x400f4039
 4367              	.set CYREG_UDB_DSI0_HC58, 0x400f403a
 4368              	.set CYREG_UDB_DSI0_HC59, 0x400f403b
 4369              	.set CYREG_UDB_DSI0_HC60, 0x400f403c
 4370              	.set CYREG_UDB_DSI0_HC61, 0x400f403d
 4371              	.set CYREG_UDB_DSI0_HC62, 0x400f403e
 4372              	.set CYREG_UDB_DSI0_HC63, 0x400f403f
 4373              	.set CYREG_UDB_DSI0_HC64, 0x400f4040
 4374              	.set CYREG_UDB_DSI0_HC65, 0x400f4041
 4375              	.set CYREG_UDB_DSI0_HC66, 0x400f4042
 4376              	.set CYREG_UDB_DSI0_HC67, 0x400f4043
 4377              	.set CYREG_UDB_DSI0_HC68, 0x400f4044
 4378              	.set CYREG_UDB_DSI0_HC69, 0x400f4045
 4379              	.set CYREG_UDB_DSI0_HC70, 0x400f4046
 4380              	.set CYREG_UDB_DSI0_HC71, 0x400f4047
 4381              	.set CYREG_UDB_DSI0_HC72, 0x400f4048
 4382              	.set CYREG_UDB_DSI0_HC73, 0x400f4049
 4383              	.set CYREG_UDB_DSI0_HC74, 0x400f404a
 4384              	.set CYREG_UDB_DSI0_HC75, 0x400f404b
 4385              	.set CYREG_UDB_DSI0_HC76, 0x400f404c
 4386              	.set CYREG_UDB_DSI0_HC77, 0x400f404d
 4387              	.set CYREG_UDB_DSI0_HC78, 0x400f404e
 4388              	.set CYREG_UDB_DSI0_HC79, 0x400f404f
 4389              	.set CYREG_UDB_DSI0_HC80, 0x400f4050
 4390              	.set CYREG_UDB_DSI0_HC81, 0x400f4051
 4391              	.set CYREG_UDB_DSI0_HC82, 0x400f4052
 4392              	.set CYREG_UDB_DSI0_HC83, 0x400f4053
 4393              	.set CYREG_UDB_DSI0_HC84, 0x400f4054
 4394              	.set CYREG_UDB_DSI0_HC85, 0x400f4055
 4395              	.set CYREG_UDB_DSI0_HC86, 0x400f4056
 4396              	.set CYREG_UDB_DSI0_HC87, 0x400f4057
 4397              	.set CYREG_UDB_DSI0_HC88, 0x400f4058
 4398              	.set CYREG_UDB_DSI0_HC89, 0x400f4059
 4399              	.set CYREG_UDB_DSI0_HC90, 0x400f405a
 4400              	.set CYREG_UDB_DSI0_HC91, 0x400f405b
 4401              	.set CYREG_UDB_DSI0_HC92, 0x400f405c
 4402              	.set CYREG_UDB_DSI0_HC93, 0x400f405d
 4403              	.set CYREG_UDB_DSI0_HC94, 0x400f405e
 4404              	.set CYREG_UDB_DSI0_HC95, 0x400f405f
 4405              	.set CYREG_UDB_DSI0_HC96, 0x400f4060
 4406              	.set CYREG_UDB_DSI0_HC97, 0x400f4061
 4407              	.set CYREG_UDB_DSI0_HC98, 0x400f4062
 4408              	.set CYREG_UDB_DSI0_HC99, 0x400f4063
 4409              	.set CYREG_UDB_DSI0_HC100, 0x400f4064
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 4410              	.set CYREG_UDB_DSI0_HC101, 0x400f4065
 4411              	.set CYREG_UDB_DSI0_HC102, 0x400f4066
 4412              	.set CYREG_UDB_DSI0_HC103, 0x400f4067
 4413              	.set CYREG_UDB_DSI0_HC104, 0x400f4068
 4414              	.set CYREG_UDB_DSI0_HC105, 0x400f4069
 4415              	.set CYREG_UDB_DSI0_HC106, 0x400f406a
 4416              	.set CYREG_UDB_DSI0_HC107, 0x400f406b
 4417              	.set CYREG_UDB_DSI0_HC108, 0x400f406c
 4418              	.set CYREG_UDB_DSI0_HC109, 0x400f406d
 4419              	.set CYREG_UDB_DSI0_HC110, 0x400f406e
 4420              	.set CYREG_UDB_DSI0_HC111, 0x400f406f
 4421              	.set CYREG_UDB_DSI0_HC112, 0x400f4070
 4422              	.set CYREG_UDB_DSI0_HC113, 0x400f4071
 4423              	.set CYREG_UDB_DSI0_HC114, 0x400f4072
 4424              	.set CYREG_UDB_DSI0_HC115, 0x400f4073
 4425              	.set CYREG_UDB_DSI0_HC116, 0x400f4074
 4426              	.set CYREG_UDB_DSI0_HC117, 0x400f4075
 4427              	.set CYREG_UDB_DSI0_HC118, 0x400f4076
 4428              	.set CYREG_UDB_DSI0_HC119, 0x400f4077
 4429              	.set CYREG_UDB_DSI0_HC120, 0x400f4078
 4430              	.set CYREG_UDB_DSI0_HC121, 0x400f4079
 4431              	.set CYREG_UDB_DSI0_HC122, 0x400f407a
 4432              	.set CYREG_UDB_DSI0_HC123, 0x400f407b
 4433              	.set CYREG_UDB_DSI0_HC124, 0x400f407c
 4434              	.set CYREG_UDB_DSI0_HC125, 0x400f407d
 4435              	.set CYREG_UDB_DSI0_HC126, 0x400f407e
 4436              	.set CYREG_UDB_DSI0_HC127, 0x400f407f
 4437              	.set CYREG_UDB_DSI0_HV_L0, 0x400f4080
 4438              	.set CYFLD_UDB_DSI_HV_BYTE__OFFSET, 0x00000000
 4439              	.set CYFLD_UDB_DSI_HV_BYTE__SIZE, 0x00000008
 4440              	.set CYREG_UDB_DSI0_HV_L1, 0x400f4081
 4441              	.set CYREG_UDB_DSI0_HV_L2, 0x400f4082
 4442              	.set CYREG_UDB_DSI0_HV_L3, 0x400f4083
 4443              	.set CYREG_UDB_DSI0_HV_L4, 0x400f4084
 4444              	.set CYREG_UDB_DSI0_HV_L5, 0x400f4085
 4445              	.set CYREG_UDB_DSI0_HV_L6, 0x400f4086
 4446              	.set CYREG_UDB_DSI0_HV_L7, 0x400f4087
 4447              	.set CYREG_UDB_DSI0_HV_L8, 0x400f4088
 4448              	.set CYREG_UDB_DSI0_HV_L9, 0x400f4089
 4449              	.set CYREG_UDB_DSI0_HV_L10, 0x400f408a
 4450              	.set CYREG_UDB_DSI0_HV_L11, 0x400f408b
 4451              	.set CYREG_UDB_DSI0_HV_L12, 0x400f408c
 4452              	.set CYREG_UDB_DSI0_HV_L13, 0x400f408d
 4453              	.set CYREG_UDB_DSI0_HV_L14, 0x400f408e
 4454              	.set CYREG_UDB_DSI0_HV_L15, 0x400f408f
 4455              	.set CYREG_UDB_DSI0_HS0, 0x400f4090
 4456              	.set CYFLD_UDB_DSI_HS_BYTE__OFFSET, 0x00000000
 4457              	.set CYFLD_UDB_DSI_HS_BYTE__SIZE, 0x00000008
 4458              	.set CYREG_UDB_DSI0_HS1, 0x400f4091
 4459              	.set CYREG_UDB_DSI0_HS2, 0x400f4092
 4460              	.set CYREG_UDB_DSI0_HS3, 0x400f4093
 4461              	.set CYREG_UDB_DSI0_HS4, 0x400f4094
 4462              	.set CYREG_UDB_DSI0_HS5, 0x400f4095
 4463              	.set CYREG_UDB_DSI0_HS6, 0x400f4096
 4464              	.set CYREG_UDB_DSI0_HS7, 0x400f4097
 4465              	.set CYREG_UDB_DSI0_HS8, 0x400f4098
 4466              	.set CYREG_UDB_DSI0_HS9, 0x400f4099
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 4467              	.set CYREG_UDB_DSI0_HS10, 0x400f409a
 4468              	.set CYREG_UDB_DSI0_HS11, 0x400f409b
 4469              	.set CYREG_UDB_DSI0_HS12, 0x400f409c
 4470              	.set CYREG_UDB_DSI0_HS13, 0x400f409d
 4471              	.set CYREG_UDB_DSI0_HS14, 0x400f409e
 4472              	.set CYREG_UDB_DSI0_HS15, 0x400f409f
 4473              	.set CYREG_UDB_DSI0_HS16, 0x400f40a0
 4474              	.set CYREG_UDB_DSI0_HS17, 0x400f40a1
 4475              	.set CYREG_UDB_DSI0_HS18, 0x400f40a2
 4476              	.set CYREG_UDB_DSI0_HS19, 0x400f40a3
 4477              	.set CYREG_UDB_DSI0_HS20, 0x400f40a4
 4478              	.set CYREG_UDB_DSI0_HS21, 0x400f40a5
 4479              	.set CYREG_UDB_DSI0_HS22, 0x400f40a6
 4480              	.set CYREG_UDB_DSI0_HS23, 0x400f40a7
 4481              	.set CYREG_UDB_DSI0_HV_R0, 0x400f40a8
 4482              	.set CYREG_UDB_DSI0_HV_R1, 0x400f40a9
 4483              	.set CYREG_UDB_DSI0_HV_R2, 0x400f40aa
 4484              	.set CYREG_UDB_DSI0_HV_R3, 0x400f40ab
 4485              	.set CYREG_UDB_DSI0_HV_R4, 0x400f40ac
 4486              	.set CYREG_UDB_DSI0_HV_R5, 0x400f40ad
 4487              	.set CYREG_UDB_DSI0_HV_R6, 0x400f40ae
 4488              	.set CYREG_UDB_DSI0_HV_R7, 0x400f40af
 4489              	.set CYREG_UDB_DSI0_HV_R8, 0x400f40b0
 4490              	.set CYREG_UDB_DSI0_HV_R9, 0x400f40b1
 4491              	.set CYREG_UDB_DSI0_HV_R10, 0x400f40b2
 4492              	.set CYREG_UDB_DSI0_HV_R11, 0x400f40b3
 4493              	.set CYREG_UDB_DSI0_HV_R12, 0x400f40b4
 4494              	.set CYREG_UDB_DSI0_HV_R13, 0x400f40b5
 4495              	.set CYREG_UDB_DSI0_HV_R14, 0x400f40b6
 4496              	.set CYREG_UDB_DSI0_HV_R15, 0x400f40b7
 4497              	.set CYREG_UDB_DSI0_DSIINP0, 0x400f40c0
 4498              	.set CYFLD_UDB_DSI_PI_TOP__OFFSET, 0x00000000
 4499              	.set CYFLD_UDB_DSI_PI_TOP__SIZE, 0x00000004
 4500              	.set CYFLD_UDB_DSI_PI_BOT__OFFSET, 0x00000004
 4501              	.set CYFLD_UDB_DSI_PI_BOT__SIZE, 0x00000004
 4502              	.set CYREG_UDB_DSI0_DSIINP1, 0x400f40c2
 4503              	.set CYREG_UDB_DSI0_DSIINP2, 0x400f40c4
 4504              	.set CYREG_UDB_DSI0_DSIINP3, 0x400f40c6
 4505              	.set CYREG_UDB_DSI0_DSIINP4, 0x400f40c8
 4506              	.set CYREG_UDB_DSI0_DSIINP5, 0x400f40ca
 4507              	.set CYREG_UDB_DSI0_DSIOUTP0, 0x400f40cc
 4508              	.set CYREG_UDB_DSI0_DSIOUTP1, 0x400f40ce
 4509              	.set CYREG_UDB_DSI0_DSIOUTP2, 0x400f40d0
 4510              	.set CYREG_UDB_DSI0_DSIOUTP3, 0x400f40d2
 4511              	.set CYREG_UDB_DSI0_DSIOUTT0, 0x400f40d4
 4512              	.set CYREG_UDB_DSI0_DSIOUTT1, 0x400f40d6
 4513              	.set CYREG_UDB_DSI0_DSIOUTT2, 0x400f40d8
 4514              	.set CYREG_UDB_DSI0_DSIOUTT3, 0x400f40da
 4515              	.set CYREG_UDB_DSI0_DSIOUTT4, 0x400f40dc
 4516              	.set CYREG_UDB_DSI0_DSIOUTT5, 0x400f40de
 4517              	.set CYREG_UDB_DSI0_VS0, 0x400f40e0
 4518              	.set CYFLD_UDB_DSI_VS_TOP__OFFSET, 0x00000000
 4519              	.set CYFLD_UDB_DSI_VS_TOP__SIZE, 0x00000004
 4520              	.set CYFLD_UDB_DSI_VS_BOT__OFFSET, 0x00000004
 4521              	.set CYFLD_UDB_DSI_VS_BOT__SIZE, 0x00000004
 4522              	.set CYREG_UDB_DSI0_VS1, 0x400f40e2
 4523              	.set CYREG_UDB_DSI0_VS2, 0x400f40e4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 4524              	.set CYREG_UDB_DSI0_VS3, 0x400f40e6
 4525              	.set CYREG_UDB_DSI0_VS4, 0x400f40e8
 4526              	.set CYREG_UDB_DSI0_VS5, 0x400f40ea
 4527              	.set CYREG_UDB_DSI0_VS6, 0x400f40ec
 4528              	.set CYREG_UDB_DSI0_VS7, 0x400f40ee
 4529              	.set CYDEV_UDB_DSI1_BASE, 0x400f4100
 4530              	.set CYDEV_UDB_DSI1_SIZE, 0x00000100
 4531              	.set CYREG_UDB_DSI1_HC0, 0x400f4100
 4532              	.set CYREG_UDB_DSI1_HC1, 0x400f4101
 4533              	.set CYREG_UDB_DSI1_HC2, 0x400f4102
 4534              	.set CYREG_UDB_DSI1_HC3, 0x400f4103
 4535              	.set CYREG_UDB_DSI1_HC4, 0x400f4104
 4536              	.set CYREG_UDB_DSI1_HC5, 0x400f4105
 4537              	.set CYREG_UDB_DSI1_HC6, 0x400f4106
 4538              	.set CYREG_UDB_DSI1_HC7, 0x400f4107
 4539              	.set CYREG_UDB_DSI1_HC8, 0x400f4108
 4540              	.set CYREG_UDB_DSI1_HC9, 0x400f4109
 4541              	.set CYREG_UDB_DSI1_HC10, 0x400f410a
 4542              	.set CYREG_UDB_DSI1_HC11, 0x400f410b
 4543              	.set CYREG_UDB_DSI1_HC12, 0x400f410c
 4544              	.set CYREG_UDB_DSI1_HC13, 0x400f410d
 4545              	.set CYREG_UDB_DSI1_HC14, 0x400f410e
 4546              	.set CYREG_UDB_DSI1_HC15, 0x400f410f
 4547              	.set CYREG_UDB_DSI1_HC16, 0x400f4110
 4548              	.set CYREG_UDB_DSI1_HC17, 0x400f4111
 4549              	.set CYREG_UDB_DSI1_HC18, 0x400f4112
 4550              	.set CYREG_UDB_DSI1_HC19, 0x400f4113
 4551              	.set CYREG_UDB_DSI1_HC20, 0x400f4114
 4552              	.set CYREG_UDB_DSI1_HC21, 0x400f4115
 4553              	.set CYREG_UDB_DSI1_HC22, 0x400f4116
 4554              	.set CYREG_UDB_DSI1_HC23, 0x400f4117
 4555              	.set CYREG_UDB_DSI1_HC24, 0x400f4118
 4556              	.set CYREG_UDB_DSI1_HC25, 0x400f4119
 4557              	.set CYREG_UDB_DSI1_HC26, 0x400f411a
 4558              	.set CYREG_UDB_DSI1_HC27, 0x400f411b
 4559              	.set CYREG_UDB_DSI1_HC28, 0x400f411c
 4560              	.set CYREG_UDB_DSI1_HC29, 0x400f411d
 4561              	.set CYREG_UDB_DSI1_HC30, 0x400f411e
 4562              	.set CYREG_UDB_DSI1_HC31, 0x400f411f
 4563              	.set CYREG_UDB_DSI1_HC32, 0x400f4120
 4564              	.set CYREG_UDB_DSI1_HC33, 0x400f4121
 4565              	.set CYREG_UDB_DSI1_HC34, 0x400f4122
 4566              	.set CYREG_UDB_DSI1_HC35, 0x400f4123
 4567              	.set CYREG_UDB_DSI1_HC36, 0x400f4124
 4568              	.set CYREG_UDB_DSI1_HC37, 0x400f4125
 4569              	.set CYREG_UDB_DSI1_HC38, 0x400f4126
 4570              	.set CYREG_UDB_DSI1_HC39, 0x400f4127
 4571              	.set CYREG_UDB_DSI1_HC40, 0x400f4128
 4572              	.set CYREG_UDB_DSI1_HC41, 0x400f4129
 4573              	.set CYREG_UDB_DSI1_HC42, 0x400f412a
 4574              	.set CYREG_UDB_DSI1_HC43, 0x400f412b
 4575              	.set CYREG_UDB_DSI1_HC44, 0x400f412c
 4576              	.set CYREG_UDB_DSI1_HC45, 0x400f412d
 4577              	.set CYREG_UDB_DSI1_HC46, 0x400f412e
 4578              	.set CYREG_UDB_DSI1_HC47, 0x400f412f
 4579              	.set CYREG_UDB_DSI1_HC48, 0x400f4130
 4580              	.set CYREG_UDB_DSI1_HC49, 0x400f4131
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 4581              	.set CYREG_UDB_DSI1_HC50, 0x400f4132
 4582              	.set CYREG_UDB_DSI1_HC51, 0x400f4133
 4583              	.set CYREG_UDB_DSI1_HC52, 0x400f4134
 4584              	.set CYREG_UDB_DSI1_HC53, 0x400f4135
 4585              	.set CYREG_UDB_DSI1_HC54, 0x400f4136
 4586              	.set CYREG_UDB_DSI1_HC55, 0x400f4137
 4587              	.set CYREG_UDB_DSI1_HC56, 0x400f4138
 4588              	.set CYREG_UDB_DSI1_HC57, 0x400f4139
 4589              	.set CYREG_UDB_DSI1_HC58, 0x400f413a
 4590              	.set CYREG_UDB_DSI1_HC59, 0x400f413b
 4591              	.set CYREG_UDB_DSI1_HC60, 0x400f413c
 4592              	.set CYREG_UDB_DSI1_HC61, 0x400f413d
 4593              	.set CYREG_UDB_DSI1_HC62, 0x400f413e
 4594              	.set CYREG_UDB_DSI1_HC63, 0x400f413f
 4595              	.set CYREG_UDB_DSI1_HC64, 0x400f4140
 4596              	.set CYREG_UDB_DSI1_HC65, 0x400f4141
 4597              	.set CYREG_UDB_DSI1_HC66, 0x400f4142
 4598              	.set CYREG_UDB_DSI1_HC67, 0x400f4143
 4599              	.set CYREG_UDB_DSI1_HC68, 0x400f4144
 4600              	.set CYREG_UDB_DSI1_HC69, 0x400f4145
 4601              	.set CYREG_UDB_DSI1_HC70, 0x400f4146
 4602              	.set CYREG_UDB_DSI1_HC71, 0x400f4147
 4603              	.set CYREG_UDB_DSI1_HC72, 0x400f4148
 4604              	.set CYREG_UDB_DSI1_HC73, 0x400f4149
 4605              	.set CYREG_UDB_DSI1_HC74, 0x400f414a
 4606              	.set CYREG_UDB_DSI1_HC75, 0x400f414b
 4607              	.set CYREG_UDB_DSI1_HC76, 0x400f414c
 4608              	.set CYREG_UDB_DSI1_HC77, 0x400f414d
 4609              	.set CYREG_UDB_DSI1_HC78, 0x400f414e
 4610              	.set CYREG_UDB_DSI1_HC79, 0x400f414f
 4611              	.set CYREG_UDB_DSI1_HC80, 0x400f4150
 4612              	.set CYREG_UDB_DSI1_HC81, 0x400f4151
 4613              	.set CYREG_UDB_DSI1_HC82, 0x400f4152
 4614              	.set CYREG_UDB_DSI1_HC83, 0x400f4153
 4615              	.set CYREG_UDB_DSI1_HC84, 0x400f4154
 4616              	.set CYREG_UDB_DSI1_HC85, 0x400f4155
 4617              	.set CYREG_UDB_DSI1_HC86, 0x400f4156
 4618              	.set CYREG_UDB_DSI1_HC87, 0x400f4157
 4619              	.set CYREG_UDB_DSI1_HC88, 0x400f4158
 4620              	.set CYREG_UDB_DSI1_HC89, 0x400f4159
 4621              	.set CYREG_UDB_DSI1_HC90, 0x400f415a
 4622              	.set CYREG_UDB_DSI1_HC91, 0x400f415b
 4623              	.set CYREG_UDB_DSI1_HC92, 0x400f415c
 4624              	.set CYREG_UDB_DSI1_HC93, 0x400f415d
 4625              	.set CYREG_UDB_DSI1_HC94, 0x400f415e
 4626              	.set CYREG_UDB_DSI1_HC95, 0x400f415f
 4627              	.set CYREG_UDB_DSI1_HC96, 0x400f4160
 4628              	.set CYREG_UDB_DSI1_HC97, 0x400f4161
 4629              	.set CYREG_UDB_DSI1_HC98, 0x400f4162
 4630              	.set CYREG_UDB_DSI1_HC99, 0x400f4163
 4631              	.set CYREG_UDB_DSI1_HC100, 0x400f4164
 4632              	.set CYREG_UDB_DSI1_HC101, 0x400f4165
 4633              	.set CYREG_UDB_DSI1_HC102, 0x400f4166
 4634              	.set CYREG_UDB_DSI1_HC103, 0x400f4167
 4635              	.set CYREG_UDB_DSI1_HC104, 0x400f4168
 4636              	.set CYREG_UDB_DSI1_HC105, 0x400f4169
 4637              	.set CYREG_UDB_DSI1_HC106, 0x400f416a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 4638              	.set CYREG_UDB_DSI1_HC107, 0x400f416b
 4639              	.set CYREG_UDB_DSI1_HC108, 0x400f416c
 4640              	.set CYREG_UDB_DSI1_HC109, 0x400f416d
 4641              	.set CYREG_UDB_DSI1_HC110, 0x400f416e
 4642              	.set CYREG_UDB_DSI1_HC111, 0x400f416f
 4643              	.set CYREG_UDB_DSI1_HC112, 0x400f4170
 4644              	.set CYREG_UDB_DSI1_HC113, 0x400f4171
 4645              	.set CYREG_UDB_DSI1_HC114, 0x400f4172
 4646              	.set CYREG_UDB_DSI1_HC115, 0x400f4173
 4647              	.set CYREG_UDB_DSI1_HC116, 0x400f4174
 4648              	.set CYREG_UDB_DSI1_HC117, 0x400f4175
 4649              	.set CYREG_UDB_DSI1_HC118, 0x400f4176
 4650              	.set CYREG_UDB_DSI1_HC119, 0x400f4177
 4651              	.set CYREG_UDB_DSI1_HC120, 0x400f4178
 4652              	.set CYREG_UDB_DSI1_HC121, 0x400f4179
 4653              	.set CYREG_UDB_DSI1_HC122, 0x400f417a
 4654              	.set CYREG_UDB_DSI1_HC123, 0x400f417b
 4655              	.set CYREG_UDB_DSI1_HC124, 0x400f417c
 4656              	.set CYREG_UDB_DSI1_HC125, 0x400f417d
 4657              	.set CYREG_UDB_DSI1_HC126, 0x400f417e
 4658              	.set CYREG_UDB_DSI1_HC127, 0x400f417f
 4659              	.set CYREG_UDB_DSI1_HV_L0, 0x400f4180
 4660              	.set CYREG_UDB_DSI1_HV_L1, 0x400f4181
 4661              	.set CYREG_UDB_DSI1_HV_L2, 0x400f4182
 4662              	.set CYREG_UDB_DSI1_HV_L3, 0x400f4183
 4663              	.set CYREG_UDB_DSI1_HV_L4, 0x400f4184
 4664              	.set CYREG_UDB_DSI1_HV_L5, 0x400f4185
 4665              	.set CYREG_UDB_DSI1_HV_L6, 0x400f4186
 4666              	.set CYREG_UDB_DSI1_HV_L7, 0x400f4187
 4667              	.set CYREG_UDB_DSI1_HV_L8, 0x400f4188
 4668              	.set CYREG_UDB_DSI1_HV_L9, 0x400f4189
 4669              	.set CYREG_UDB_DSI1_HV_L10, 0x400f418a
 4670              	.set CYREG_UDB_DSI1_HV_L11, 0x400f418b
 4671              	.set CYREG_UDB_DSI1_HV_L12, 0x400f418c
 4672              	.set CYREG_UDB_DSI1_HV_L13, 0x400f418d
 4673              	.set CYREG_UDB_DSI1_HV_L14, 0x400f418e
 4674              	.set CYREG_UDB_DSI1_HV_L15, 0x400f418f
 4675              	.set CYREG_UDB_DSI1_HS0, 0x400f4190
 4676              	.set CYREG_UDB_DSI1_HS1, 0x400f4191
 4677              	.set CYREG_UDB_DSI1_HS2, 0x400f4192
 4678              	.set CYREG_UDB_DSI1_HS3, 0x400f4193
 4679              	.set CYREG_UDB_DSI1_HS4, 0x400f4194
 4680              	.set CYREG_UDB_DSI1_HS5, 0x400f4195
 4681              	.set CYREG_UDB_DSI1_HS6, 0x400f4196
 4682              	.set CYREG_UDB_DSI1_HS7, 0x400f4197
 4683              	.set CYREG_UDB_DSI1_HS8, 0x400f4198
 4684              	.set CYREG_UDB_DSI1_HS9, 0x400f4199
 4685              	.set CYREG_UDB_DSI1_HS10, 0x400f419a
 4686              	.set CYREG_UDB_DSI1_HS11, 0x400f419b
 4687              	.set CYREG_UDB_DSI1_HS12, 0x400f419c
 4688              	.set CYREG_UDB_DSI1_HS13, 0x400f419d
 4689              	.set CYREG_UDB_DSI1_HS14, 0x400f419e
 4690              	.set CYREG_UDB_DSI1_HS15, 0x400f419f
 4691              	.set CYREG_UDB_DSI1_HS16, 0x400f41a0
 4692              	.set CYREG_UDB_DSI1_HS17, 0x400f41a1
 4693              	.set CYREG_UDB_DSI1_HS18, 0x400f41a2
 4694              	.set CYREG_UDB_DSI1_HS19, 0x400f41a3
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 4695              	.set CYREG_UDB_DSI1_HS20, 0x400f41a4
 4696              	.set CYREG_UDB_DSI1_HS21, 0x400f41a5
 4697              	.set CYREG_UDB_DSI1_HS22, 0x400f41a6
 4698              	.set CYREG_UDB_DSI1_HS23, 0x400f41a7
 4699              	.set CYREG_UDB_DSI1_HV_R0, 0x400f41a8
 4700              	.set CYREG_UDB_DSI1_HV_R1, 0x400f41a9
 4701              	.set CYREG_UDB_DSI1_HV_R2, 0x400f41aa
 4702              	.set CYREG_UDB_DSI1_HV_R3, 0x400f41ab
 4703              	.set CYREG_UDB_DSI1_HV_R4, 0x400f41ac
 4704              	.set CYREG_UDB_DSI1_HV_R5, 0x400f41ad
 4705              	.set CYREG_UDB_DSI1_HV_R6, 0x400f41ae
 4706              	.set CYREG_UDB_DSI1_HV_R7, 0x400f41af
 4707              	.set CYREG_UDB_DSI1_HV_R8, 0x400f41b0
 4708              	.set CYREG_UDB_DSI1_HV_R9, 0x400f41b1
 4709              	.set CYREG_UDB_DSI1_HV_R10, 0x400f41b2
 4710              	.set CYREG_UDB_DSI1_HV_R11, 0x400f41b3
 4711              	.set CYREG_UDB_DSI1_HV_R12, 0x400f41b4
 4712              	.set CYREG_UDB_DSI1_HV_R13, 0x400f41b5
 4713              	.set CYREG_UDB_DSI1_HV_R14, 0x400f41b6
 4714              	.set CYREG_UDB_DSI1_HV_R15, 0x400f41b7
 4715              	.set CYREG_UDB_DSI1_DSIINP0, 0x400f41c0
 4716              	.set CYREG_UDB_DSI1_DSIINP1, 0x400f41c2
 4717              	.set CYREG_UDB_DSI1_DSIINP2, 0x400f41c4
 4718              	.set CYREG_UDB_DSI1_DSIINP3, 0x400f41c6
 4719              	.set CYREG_UDB_DSI1_DSIINP4, 0x400f41c8
 4720              	.set CYREG_UDB_DSI1_DSIINP5, 0x400f41ca
 4721              	.set CYREG_UDB_DSI1_DSIOUTP0, 0x400f41cc
 4722              	.set CYREG_UDB_DSI1_DSIOUTP1, 0x400f41ce
 4723              	.set CYREG_UDB_DSI1_DSIOUTP2, 0x400f41d0
 4724              	.set CYREG_UDB_DSI1_DSIOUTP3, 0x400f41d2
 4725              	.set CYREG_UDB_DSI1_DSIOUTT0, 0x400f41d4
 4726              	.set CYREG_UDB_DSI1_DSIOUTT1, 0x400f41d6
 4727              	.set CYREG_UDB_DSI1_DSIOUTT2, 0x400f41d8
 4728              	.set CYREG_UDB_DSI1_DSIOUTT3, 0x400f41da
 4729              	.set CYREG_UDB_DSI1_DSIOUTT4, 0x400f41dc
 4730              	.set CYREG_UDB_DSI1_DSIOUTT5, 0x400f41de
 4731              	.set CYREG_UDB_DSI1_VS0, 0x400f41e0
 4732              	.set CYREG_UDB_DSI1_VS1, 0x400f41e2
 4733              	.set CYREG_UDB_DSI1_VS2, 0x400f41e4
 4734              	.set CYREG_UDB_DSI1_VS3, 0x400f41e6
 4735              	.set CYREG_UDB_DSI1_VS4, 0x400f41e8
 4736              	.set CYREG_UDB_DSI1_VS5, 0x400f41ea
 4737              	.set CYREG_UDB_DSI1_VS6, 0x400f41ec
 4738              	.set CYREG_UDB_DSI1_VS7, 0x400f41ee
 4739              	.set CYDEV_UDB_DSI2_BASE, 0x400f4200
 4740              	.set CYDEV_UDB_DSI2_SIZE, 0x00000100
 4741              	.set CYREG_UDB_DSI2_HC0, 0x400f4200
 4742              	.set CYREG_UDB_DSI2_HC1, 0x400f4201
 4743              	.set CYREG_UDB_DSI2_HC2, 0x400f4202
 4744              	.set CYREG_UDB_DSI2_HC3, 0x400f4203
 4745              	.set CYREG_UDB_DSI2_HC4, 0x400f4204
 4746              	.set CYREG_UDB_DSI2_HC5, 0x400f4205
 4747              	.set CYREG_UDB_DSI2_HC6, 0x400f4206
 4748              	.set CYREG_UDB_DSI2_HC7, 0x400f4207
 4749              	.set CYREG_UDB_DSI2_HC8, 0x400f4208
 4750              	.set CYREG_UDB_DSI2_HC9, 0x400f4209
 4751              	.set CYREG_UDB_DSI2_HC10, 0x400f420a
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 4752              	.set CYREG_UDB_DSI2_HC11, 0x400f420b
 4753              	.set CYREG_UDB_DSI2_HC12, 0x400f420c
 4754              	.set CYREG_UDB_DSI2_HC13, 0x400f420d
 4755              	.set CYREG_UDB_DSI2_HC14, 0x400f420e
 4756              	.set CYREG_UDB_DSI2_HC15, 0x400f420f
 4757              	.set CYREG_UDB_DSI2_HC16, 0x400f4210
 4758              	.set CYREG_UDB_DSI2_HC17, 0x400f4211
 4759              	.set CYREG_UDB_DSI2_HC18, 0x400f4212
 4760              	.set CYREG_UDB_DSI2_HC19, 0x400f4213
 4761              	.set CYREG_UDB_DSI2_HC20, 0x400f4214
 4762              	.set CYREG_UDB_DSI2_HC21, 0x400f4215
 4763              	.set CYREG_UDB_DSI2_HC22, 0x400f4216
 4764              	.set CYREG_UDB_DSI2_HC23, 0x400f4217
 4765              	.set CYREG_UDB_DSI2_HC24, 0x400f4218
 4766              	.set CYREG_UDB_DSI2_HC25, 0x400f4219
 4767              	.set CYREG_UDB_DSI2_HC26, 0x400f421a
 4768              	.set CYREG_UDB_DSI2_HC27, 0x400f421b
 4769              	.set CYREG_UDB_DSI2_HC28, 0x400f421c
 4770              	.set CYREG_UDB_DSI2_HC29, 0x400f421d
 4771              	.set CYREG_UDB_DSI2_HC30, 0x400f421e
 4772              	.set CYREG_UDB_DSI2_HC31, 0x400f421f
 4773              	.set CYREG_UDB_DSI2_HC32, 0x400f4220
 4774              	.set CYREG_UDB_DSI2_HC33, 0x400f4221
 4775              	.set CYREG_UDB_DSI2_HC34, 0x400f4222
 4776              	.set CYREG_UDB_DSI2_HC35, 0x400f4223
 4777              	.set CYREG_UDB_DSI2_HC36, 0x400f4224
 4778              	.set CYREG_UDB_DSI2_HC37, 0x400f4225
 4779              	.set CYREG_UDB_DSI2_HC38, 0x400f4226
 4780              	.set CYREG_UDB_DSI2_HC39, 0x400f4227
 4781              	.set CYREG_UDB_DSI2_HC40, 0x400f4228
 4782              	.set CYREG_UDB_DSI2_HC41, 0x400f4229
 4783              	.set CYREG_UDB_DSI2_HC42, 0x400f422a
 4784              	.set CYREG_UDB_DSI2_HC43, 0x400f422b
 4785              	.set CYREG_UDB_DSI2_HC44, 0x400f422c
 4786              	.set CYREG_UDB_DSI2_HC45, 0x400f422d
 4787              	.set CYREG_UDB_DSI2_HC46, 0x400f422e
 4788              	.set CYREG_UDB_DSI2_HC47, 0x400f422f
 4789              	.set CYREG_UDB_DSI2_HC48, 0x400f4230
 4790              	.set CYREG_UDB_DSI2_HC49, 0x400f4231
 4791              	.set CYREG_UDB_DSI2_HC50, 0x400f4232
 4792              	.set CYREG_UDB_DSI2_HC51, 0x400f4233
 4793              	.set CYREG_UDB_DSI2_HC52, 0x400f4234
 4794              	.set CYREG_UDB_DSI2_HC53, 0x400f4235
 4795              	.set CYREG_UDB_DSI2_HC54, 0x400f4236
 4796              	.set CYREG_UDB_DSI2_HC55, 0x400f4237
 4797              	.set CYREG_UDB_DSI2_HC56, 0x400f4238
 4798              	.set CYREG_UDB_DSI2_HC57, 0x400f4239
 4799              	.set CYREG_UDB_DSI2_HC58, 0x400f423a
 4800              	.set CYREG_UDB_DSI2_HC59, 0x400f423b
 4801              	.set CYREG_UDB_DSI2_HC60, 0x400f423c
 4802              	.set CYREG_UDB_DSI2_HC61, 0x400f423d
 4803              	.set CYREG_UDB_DSI2_HC62, 0x400f423e
 4804              	.set CYREG_UDB_DSI2_HC63, 0x400f423f
 4805              	.set CYREG_UDB_DSI2_HC64, 0x400f4240
 4806              	.set CYREG_UDB_DSI2_HC65, 0x400f4241
 4807              	.set CYREG_UDB_DSI2_HC66, 0x400f4242
 4808              	.set CYREG_UDB_DSI2_HC67, 0x400f4243
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


 4809              	.set CYREG_UDB_DSI2_HC68, 0x400f4244
 4810              	.set CYREG_UDB_DSI2_HC69, 0x400f4245
 4811              	.set CYREG_UDB_DSI2_HC70, 0x400f4246
 4812              	.set CYREG_UDB_DSI2_HC71, 0x400f4247
 4813              	.set CYREG_UDB_DSI2_HC72, 0x400f4248
 4814              	.set CYREG_UDB_DSI2_HC73, 0x400f4249
 4815              	.set CYREG_UDB_DSI2_HC74, 0x400f424a
 4816              	.set CYREG_UDB_DSI2_HC75, 0x400f424b
 4817              	.set CYREG_UDB_DSI2_HC76, 0x400f424c
 4818              	.set CYREG_UDB_DSI2_HC77, 0x400f424d
 4819              	.set CYREG_UDB_DSI2_HC78, 0x400f424e
 4820              	.set CYREG_UDB_DSI2_HC79, 0x400f424f
 4821              	.set CYREG_UDB_DSI2_HC80, 0x400f4250
 4822              	.set CYREG_UDB_DSI2_HC81, 0x400f4251
 4823              	.set CYREG_UDB_DSI2_HC82, 0x400f4252
 4824              	.set CYREG_UDB_DSI2_HC83, 0x400f4253
 4825              	.set CYREG_UDB_DSI2_HC84, 0x400f4254
 4826              	.set CYREG_UDB_DSI2_HC85, 0x400f4255
 4827              	.set CYREG_UDB_DSI2_HC86, 0x400f4256
 4828              	.set CYREG_UDB_DSI2_HC87, 0x400f4257
 4829              	.set CYREG_UDB_DSI2_HC88, 0x400f4258
 4830              	.set CYREG_UDB_DSI2_HC89, 0x400f4259
 4831              	.set CYREG_UDB_DSI2_HC90, 0x400f425a
 4832              	.set CYREG_UDB_DSI2_HC91, 0x400f425b
 4833              	.set CYREG_UDB_DSI2_HC92, 0x400f425c
 4834              	.set CYREG_UDB_DSI2_HC93, 0x400f425d
 4835              	.set CYREG_UDB_DSI2_HC94, 0x400f425e
 4836              	.set CYREG_UDB_DSI2_HC95, 0x400f425f
 4837              	.set CYREG_UDB_DSI2_HC96, 0x400f4260
 4838              	.set CYREG_UDB_DSI2_HC97, 0x400f4261
 4839              	.set CYREG_UDB_DSI2_HC98, 0x400f4262
 4840              	.set CYREG_UDB_DSI2_HC99, 0x400f4263
 4841              	.set CYREG_UDB_DSI2_HC100, 0x400f4264
 4842              	.set CYREG_UDB_DSI2_HC101, 0x400f4265
 4843              	.set CYREG_UDB_DSI2_HC102, 0x400f4266
 4844              	.set CYREG_UDB_DSI2_HC103, 0x400f4267
 4845              	.set CYREG_UDB_DSI2_HC104, 0x400f4268
 4846              	.set CYREG_UDB_DSI2_HC105, 0x400f4269
 4847              	.set CYREG_UDB_DSI2_HC106, 0x400f426a
 4848              	.set CYREG_UDB_DSI2_HC107, 0x400f426b
 4849              	.set CYREG_UDB_DSI2_HC108, 0x400f426c
 4850              	.set CYREG_UDB_DSI2_HC109, 0x400f426d
 4851              	.set CYREG_UDB_DSI2_HC110, 0x400f426e
 4852              	.set CYREG_UDB_DSI2_HC111, 0x400f426f
 4853              	.set CYREG_UDB_DSI2_HC112, 0x400f4270
 4854              	.set CYREG_UDB_DSI2_HC113, 0x400f4271
 4855              	.set CYREG_UDB_DSI2_HC114, 0x400f4272
 4856              	.set CYREG_UDB_DSI2_HC115, 0x400f4273
 4857              	.set CYREG_UDB_DSI2_HC116, 0x400f4274
 4858              	.set CYREG_UDB_DSI2_HC117, 0x400f4275
 4859              	.set CYREG_UDB_DSI2_HC118, 0x400f4276
 4860              	.set CYREG_UDB_DSI2_HC119, 0x400f4277
 4861              	.set CYREG_UDB_DSI2_HC120, 0x400f4278
 4862              	.set CYREG_UDB_DSI2_HC121, 0x400f4279
 4863              	.set CYREG_UDB_DSI2_HC122, 0x400f427a
 4864              	.set CYREG_UDB_DSI2_HC123, 0x400f427b
 4865              	.set CYREG_UDB_DSI2_HC124, 0x400f427c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


 4866              	.set CYREG_UDB_DSI2_HC125, 0x400f427d
 4867              	.set CYREG_UDB_DSI2_HC126, 0x400f427e
 4868              	.set CYREG_UDB_DSI2_HC127, 0x400f427f
 4869              	.set CYREG_UDB_DSI2_HV_L0, 0x400f4280
 4870              	.set CYREG_UDB_DSI2_HV_L1, 0x400f4281
 4871              	.set CYREG_UDB_DSI2_HV_L2, 0x400f4282
 4872              	.set CYREG_UDB_DSI2_HV_L3, 0x400f4283
 4873              	.set CYREG_UDB_DSI2_HV_L4, 0x400f4284
 4874              	.set CYREG_UDB_DSI2_HV_L5, 0x400f4285
 4875              	.set CYREG_UDB_DSI2_HV_L6, 0x400f4286
 4876              	.set CYREG_UDB_DSI2_HV_L7, 0x400f4287
 4877              	.set CYREG_UDB_DSI2_HV_L8, 0x400f4288
 4878              	.set CYREG_UDB_DSI2_HV_L9, 0x400f4289
 4879              	.set CYREG_UDB_DSI2_HV_L10, 0x400f428a
 4880              	.set CYREG_UDB_DSI2_HV_L11, 0x400f428b
 4881              	.set CYREG_UDB_DSI2_HV_L12, 0x400f428c
 4882              	.set CYREG_UDB_DSI2_HV_L13, 0x400f428d
 4883              	.set CYREG_UDB_DSI2_HV_L14, 0x400f428e
 4884              	.set CYREG_UDB_DSI2_HV_L15, 0x400f428f
 4885              	.set CYREG_UDB_DSI2_HS0, 0x400f4290
 4886              	.set CYREG_UDB_DSI2_HS1, 0x400f4291
 4887              	.set CYREG_UDB_DSI2_HS2, 0x400f4292
 4888              	.set CYREG_UDB_DSI2_HS3, 0x400f4293
 4889              	.set CYREG_UDB_DSI2_HS4, 0x400f4294
 4890              	.set CYREG_UDB_DSI2_HS5, 0x400f4295
 4891              	.set CYREG_UDB_DSI2_HS6, 0x400f4296
 4892              	.set CYREG_UDB_DSI2_HS7, 0x400f4297
 4893              	.set CYREG_UDB_DSI2_HS8, 0x400f4298
 4894              	.set CYREG_UDB_DSI2_HS9, 0x400f4299
 4895              	.set CYREG_UDB_DSI2_HS10, 0x400f429a
 4896              	.set CYREG_UDB_DSI2_HS11, 0x400f429b
 4897              	.set CYREG_UDB_DSI2_HS12, 0x400f429c
 4898              	.set CYREG_UDB_DSI2_HS13, 0x400f429d
 4899              	.set CYREG_UDB_DSI2_HS14, 0x400f429e
 4900              	.set CYREG_UDB_DSI2_HS15, 0x400f429f
 4901              	.set CYREG_UDB_DSI2_HS16, 0x400f42a0
 4902              	.set CYREG_UDB_DSI2_HS17, 0x400f42a1
 4903              	.set CYREG_UDB_DSI2_HS18, 0x400f42a2
 4904              	.set CYREG_UDB_DSI2_HS19, 0x400f42a3
 4905              	.set CYREG_UDB_DSI2_HS20, 0x400f42a4
 4906              	.set CYREG_UDB_DSI2_HS21, 0x400f42a5
 4907              	.set CYREG_UDB_DSI2_HS22, 0x400f42a6
 4908              	.set CYREG_UDB_DSI2_HS23, 0x400f42a7
 4909              	.set CYREG_UDB_DSI2_HV_R0, 0x400f42a8
 4910              	.set CYREG_UDB_DSI2_HV_R1, 0x400f42a9
 4911              	.set CYREG_UDB_DSI2_HV_R2, 0x400f42aa
 4912              	.set CYREG_UDB_DSI2_HV_R3, 0x400f42ab
 4913              	.set CYREG_UDB_DSI2_HV_R4, 0x400f42ac
 4914              	.set CYREG_UDB_DSI2_HV_R5, 0x400f42ad
 4915              	.set CYREG_UDB_DSI2_HV_R6, 0x400f42ae
 4916              	.set CYREG_UDB_DSI2_HV_R7, 0x400f42af
 4917              	.set CYREG_UDB_DSI2_HV_R8, 0x400f42b0
 4918              	.set CYREG_UDB_DSI2_HV_R9, 0x400f42b1
 4919              	.set CYREG_UDB_DSI2_HV_R10, 0x400f42b2
 4920              	.set CYREG_UDB_DSI2_HV_R11, 0x400f42b3
 4921              	.set CYREG_UDB_DSI2_HV_R12, 0x400f42b4
 4922              	.set CYREG_UDB_DSI2_HV_R13, 0x400f42b5
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 4923              	.set CYREG_UDB_DSI2_HV_R14, 0x400f42b6
 4924              	.set CYREG_UDB_DSI2_HV_R15, 0x400f42b7
 4925              	.set CYREG_UDB_DSI2_DSIINP0, 0x400f42c0
 4926              	.set CYREG_UDB_DSI2_DSIINP1, 0x400f42c2
 4927              	.set CYREG_UDB_DSI2_DSIINP2, 0x400f42c4
 4928              	.set CYREG_UDB_DSI2_DSIINP3, 0x400f42c6
 4929              	.set CYREG_UDB_DSI2_DSIINP4, 0x400f42c8
 4930              	.set CYREG_UDB_DSI2_DSIINP5, 0x400f42ca
 4931              	.set CYREG_UDB_DSI2_DSIOUTP0, 0x400f42cc
 4932              	.set CYREG_UDB_DSI2_DSIOUTP1, 0x400f42ce
 4933              	.set CYREG_UDB_DSI2_DSIOUTP2, 0x400f42d0
 4934              	.set CYREG_UDB_DSI2_DSIOUTP3, 0x400f42d2
 4935              	.set CYREG_UDB_DSI2_DSIOUTT0, 0x400f42d4
 4936              	.set CYREG_UDB_DSI2_DSIOUTT1, 0x400f42d6
 4937              	.set CYREG_UDB_DSI2_DSIOUTT2, 0x400f42d8
 4938              	.set CYREG_UDB_DSI2_DSIOUTT3, 0x400f42da
 4939              	.set CYREG_UDB_DSI2_DSIOUTT4, 0x400f42dc
 4940              	.set CYREG_UDB_DSI2_DSIOUTT5, 0x400f42de
 4941              	.set CYREG_UDB_DSI2_VS0, 0x400f42e0
 4942              	.set CYREG_UDB_DSI2_VS1, 0x400f42e2
 4943              	.set CYREG_UDB_DSI2_VS2, 0x400f42e4
 4944              	.set CYREG_UDB_DSI2_VS3, 0x400f42e6
 4945              	.set CYREG_UDB_DSI2_VS4, 0x400f42e8
 4946              	.set CYREG_UDB_DSI2_VS5, 0x400f42ea
 4947              	.set CYREG_UDB_DSI2_VS6, 0x400f42ec
 4948              	.set CYREG_UDB_DSI2_VS7, 0x400f42ee
 4949              	.set CYDEV_UDB_DSI3_BASE, 0x400f4300
 4950              	.set CYDEV_UDB_DSI3_SIZE, 0x00000100
 4951              	.set CYREG_UDB_DSI3_HC0, 0x400f4300
 4952              	.set CYREG_UDB_DSI3_HC1, 0x400f4301
 4953              	.set CYREG_UDB_DSI3_HC2, 0x400f4302
 4954              	.set CYREG_UDB_DSI3_HC3, 0x400f4303
 4955              	.set CYREG_UDB_DSI3_HC4, 0x400f4304
 4956              	.set CYREG_UDB_DSI3_HC5, 0x400f4305
 4957              	.set CYREG_UDB_DSI3_HC6, 0x400f4306
 4958              	.set CYREG_UDB_DSI3_HC7, 0x400f4307
 4959              	.set CYREG_UDB_DSI3_HC8, 0x400f4308
 4960              	.set CYREG_UDB_DSI3_HC9, 0x400f4309
 4961              	.set CYREG_UDB_DSI3_HC10, 0x400f430a
 4962              	.set CYREG_UDB_DSI3_HC11, 0x400f430b
 4963              	.set CYREG_UDB_DSI3_HC12, 0x400f430c
 4964              	.set CYREG_UDB_DSI3_HC13, 0x400f430d
 4965              	.set CYREG_UDB_DSI3_HC14, 0x400f430e
 4966              	.set CYREG_UDB_DSI3_HC15, 0x400f430f
 4967              	.set CYREG_UDB_DSI3_HC16, 0x400f4310
 4968              	.set CYREG_UDB_DSI3_HC17, 0x400f4311
 4969              	.set CYREG_UDB_DSI3_HC18, 0x400f4312
 4970              	.set CYREG_UDB_DSI3_HC19, 0x400f4313
 4971              	.set CYREG_UDB_DSI3_HC20, 0x400f4314
 4972              	.set CYREG_UDB_DSI3_HC21, 0x400f4315
 4973              	.set CYREG_UDB_DSI3_HC22, 0x400f4316
 4974              	.set CYREG_UDB_DSI3_HC23, 0x400f4317
 4975              	.set CYREG_UDB_DSI3_HC24, 0x400f4318
 4976              	.set CYREG_UDB_DSI3_HC25, 0x400f4319
 4977              	.set CYREG_UDB_DSI3_HC26, 0x400f431a
 4978              	.set CYREG_UDB_DSI3_HC27, 0x400f431b
 4979              	.set CYREG_UDB_DSI3_HC28, 0x400f431c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 4980              	.set CYREG_UDB_DSI3_HC29, 0x400f431d
 4981              	.set CYREG_UDB_DSI3_HC30, 0x400f431e
 4982              	.set CYREG_UDB_DSI3_HC31, 0x400f431f
 4983              	.set CYREG_UDB_DSI3_HC32, 0x400f4320
 4984              	.set CYREG_UDB_DSI3_HC33, 0x400f4321
 4985              	.set CYREG_UDB_DSI3_HC34, 0x400f4322
 4986              	.set CYREG_UDB_DSI3_HC35, 0x400f4323
 4987              	.set CYREG_UDB_DSI3_HC36, 0x400f4324
 4988              	.set CYREG_UDB_DSI3_HC37, 0x400f4325
 4989              	.set CYREG_UDB_DSI3_HC38, 0x400f4326
 4990              	.set CYREG_UDB_DSI3_HC39, 0x400f4327
 4991              	.set CYREG_UDB_DSI3_HC40, 0x400f4328
 4992              	.set CYREG_UDB_DSI3_HC41, 0x400f4329
 4993              	.set CYREG_UDB_DSI3_HC42, 0x400f432a
 4994              	.set CYREG_UDB_DSI3_HC43, 0x400f432b
 4995              	.set CYREG_UDB_DSI3_HC44, 0x400f432c
 4996              	.set CYREG_UDB_DSI3_HC45, 0x400f432d
 4997              	.set CYREG_UDB_DSI3_HC46, 0x400f432e
 4998              	.set CYREG_UDB_DSI3_HC47, 0x400f432f
 4999              	.set CYREG_UDB_DSI3_HC48, 0x400f4330
 5000              	.set CYREG_UDB_DSI3_HC49, 0x400f4331
 5001              	.set CYREG_UDB_DSI3_HC50, 0x400f4332
 5002              	.set CYREG_UDB_DSI3_HC51, 0x400f4333
 5003              	.set CYREG_UDB_DSI3_HC52, 0x400f4334
 5004              	.set CYREG_UDB_DSI3_HC53, 0x400f4335
 5005              	.set CYREG_UDB_DSI3_HC54, 0x400f4336
 5006              	.set CYREG_UDB_DSI3_HC55, 0x400f4337
 5007              	.set CYREG_UDB_DSI3_HC56, 0x400f4338
 5008              	.set CYREG_UDB_DSI3_HC57, 0x400f4339
 5009              	.set CYREG_UDB_DSI3_HC58, 0x400f433a
 5010              	.set CYREG_UDB_DSI3_HC59, 0x400f433b
 5011              	.set CYREG_UDB_DSI3_HC60, 0x400f433c
 5012              	.set CYREG_UDB_DSI3_HC61, 0x400f433d
 5013              	.set CYREG_UDB_DSI3_HC62, 0x400f433e
 5014              	.set CYREG_UDB_DSI3_HC63, 0x400f433f
 5015              	.set CYREG_UDB_DSI3_HC64, 0x400f4340
 5016              	.set CYREG_UDB_DSI3_HC65, 0x400f4341
 5017              	.set CYREG_UDB_DSI3_HC66, 0x400f4342
 5018              	.set CYREG_UDB_DSI3_HC67, 0x400f4343
 5019              	.set CYREG_UDB_DSI3_HC68, 0x400f4344
 5020              	.set CYREG_UDB_DSI3_HC69, 0x400f4345
 5021              	.set CYREG_UDB_DSI3_HC70, 0x400f4346
 5022              	.set CYREG_UDB_DSI3_HC71, 0x400f4347
 5023              	.set CYREG_UDB_DSI3_HC72, 0x400f4348
 5024              	.set CYREG_UDB_DSI3_HC73, 0x400f4349
 5025              	.set CYREG_UDB_DSI3_HC74, 0x400f434a
 5026              	.set CYREG_UDB_DSI3_HC75, 0x400f434b
 5027              	.set CYREG_UDB_DSI3_HC76, 0x400f434c
 5028              	.set CYREG_UDB_DSI3_HC77, 0x400f434d
 5029              	.set CYREG_UDB_DSI3_HC78, 0x400f434e
 5030              	.set CYREG_UDB_DSI3_HC79, 0x400f434f
 5031              	.set CYREG_UDB_DSI3_HC80, 0x400f4350
 5032              	.set CYREG_UDB_DSI3_HC81, 0x400f4351
 5033              	.set CYREG_UDB_DSI3_HC82, 0x400f4352
 5034              	.set CYREG_UDB_DSI3_HC83, 0x400f4353
 5035              	.set CYREG_UDB_DSI3_HC84, 0x400f4354
 5036              	.set CYREG_UDB_DSI3_HC85, 0x400f4355
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 5037              	.set CYREG_UDB_DSI3_HC86, 0x400f4356
 5038              	.set CYREG_UDB_DSI3_HC87, 0x400f4357
 5039              	.set CYREG_UDB_DSI3_HC88, 0x400f4358
 5040              	.set CYREG_UDB_DSI3_HC89, 0x400f4359
 5041              	.set CYREG_UDB_DSI3_HC90, 0x400f435a
 5042              	.set CYREG_UDB_DSI3_HC91, 0x400f435b
 5043              	.set CYREG_UDB_DSI3_HC92, 0x400f435c
 5044              	.set CYREG_UDB_DSI3_HC93, 0x400f435d
 5045              	.set CYREG_UDB_DSI3_HC94, 0x400f435e
 5046              	.set CYREG_UDB_DSI3_HC95, 0x400f435f
 5047              	.set CYREG_UDB_DSI3_HC96, 0x400f4360
 5048              	.set CYREG_UDB_DSI3_HC97, 0x400f4361
 5049              	.set CYREG_UDB_DSI3_HC98, 0x400f4362
 5050              	.set CYREG_UDB_DSI3_HC99, 0x400f4363
 5051              	.set CYREG_UDB_DSI3_HC100, 0x400f4364
 5052              	.set CYREG_UDB_DSI3_HC101, 0x400f4365
 5053              	.set CYREG_UDB_DSI3_HC102, 0x400f4366
 5054              	.set CYREG_UDB_DSI3_HC103, 0x400f4367
 5055              	.set CYREG_UDB_DSI3_HC104, 0x400f4368
 5056              	.set CYREG_UDB_DSI3_HC105, 0x400f4369
 5057              	.set CYREG_UDB_DSI3_HC106, 0x400f436a
 5058              	.set CYREG_UDB_DSI3_HC107, 0x400f436b
 5059              	.set CYREG_UDB_DSI3_HC108, 0x400f436c
 5060              	.set CYREG_UDB_DSI3_HC109, 0x400f436d
 5061              	.set CYREG_UDB_DSI3_HC110, 0x400f436e
 5062              	.set CYREG_UDB_DSI3_HC111, 0x400f436f
 5063              	.set CYREG_UDB_DSI3_HC112, 0x400f4370
 5064              	.set CYREG_UDB_DSI3_HC113, 0x400f4371
 5065              	.set CYREG_UDB_DSI3_HC114, 0x400f4372
 5066              	.set CYREG_UDB_DSI3_HC115, 0x400f4373
 5067              	.set CYREG_UDB_DSI3_HC116, 0x400f4374
 5068              	.set CYREG_UDB_DSI3_HC117, 0x400f4375
 5069              	.set CYREG_UDB_DSI3_HC118, 0x400f4376
 5070              	.set CYREG_UDB_DSI3_HC119, 0x400f4377
 5071              	.set CYREG_UDB_DSI3_HC120, 0x400f4378
 5072              	.set CYREG_UDB_DSI3_HC121, 0x400f4379
 5073              	.set CYREG_UDB_DSI3_HC122, 0x400f437a
 5074              	.set CYREG_UDB_DSI3_HC123, 0x400f437b
 5075              	.set CYREG_UDB_DSI3_HC124, 0x400f437c
 5076              	.set CYREG_UDB_DSI3_HC125, 0x400f437d
 5077              	.set CYREG_UDB_DSI3_HC126, 0x400f437e
 5078              	.set CYREG_UDB_DSI3_HC127, 0x400f437f
 5079              	.set CYREG_UDB_DSI3_HV_L0, 0x400f4380
 5080              	.set CYREG_UDB_DSI3_HV_L1, 0x400f4381
 5081              	.set CYREG_UDB_DSI3_HV_L2, 0x400f4382
 5082              	.set CYREG_UDB_DSI3_HV_L3, 0x400f4383
 5083              	.set CYREG_UDB_DSI3_HV_L4, 0x400f4384
 5084              	.set CYREG_UDB_DSI3_HV_L5, 0x400f4385
 5085              	.set CYREG_UDB_DSI3_HV_L6, 0x400f4386
 5086              	.set CYREG_UDB_DSI3_HV_L7, 0x400f4387
 5087              	.set CYREG_UDB_DSI3_HV_L8, 0x400f4388
 5088              	.set CYREG_UDB_DSI3_HV_L9, 0x400f4389
 5089              	.set CYREG_UDB_DSI3_HV_L10, 0x400f438a
 5090              	.set CYREG_UDB_DSI3_HV_L11, 0x400f438b
 5091              	.set CYREG_UDB_DSI3_HV_L12, 0x400f438c
 5092              	.set CYREG_UDB_DSI3_HV_L13, 0x400f438d
 5093              	.set CYREG_UDB_DSI3_HV_L14, 0x400f438e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 5094              	.set CYREG_UDB_DSI3_HV_L15, 0x400f438f
 5095              	.set CYREG_UDB_DSI3_HS0, 0x400f4390
 5096              	.set CYREG_UDB_DSI3_HS1, 0x400f4391
 5097              	.set CYREG_UDB_DSI3_HS2, 0x400f4392
 5098              	.set CYREG_UDB_DSI3_HS3, 0x400f4393
 5099              	.set CYREG_UDB_DSI3_HS4, 0x400f4394
 5100              	.set CYREG_UDB_DSI3_HS5, 0x400f4395
 5101              	.set CYREG_UDB_DSI3_HS6, 0x400f4396
 5102              	.set CYREG_UDB_DSI3_HS7, 0x400f4397
 5103              	.set CYREG_UDB_DSI3_HS8, 0x400f4398
 5104              	.set CYREG_UDB_DSI3_HS9, 0x400f4399
 5105              	.set CYREG_UDB_DSI3_HS10, 0x400f439a
 5106              	.set CYREG_UDB_DSI3_HS11, 0x400f439b
 5107              	.set CYREG_UDB_DSI3_HS12, 0x400f439c
 5108              	.set CYREG_UDB_DSI3_HS13, 0x400f439d
 5109              	.set CYREG_UDB_DSI3_HS14, 0x400f439e
 5110              	.set CYREG_UDB_DSI3_HS15, 0x400f439f
 5111              	.set CYREG_UDB_DSI3_HS16, 0x400f43a0
 5112              	.set CYREG_UDB_DSI3_HS17, 0x400f43a1
 5113              	.set CYREG_UDB_DSI3_HS18, 0x400f43a2
 5114              	.set CYREG_UDB_DSI3_HS19, 0x400f43a3
 5115              	.set CYREG_UDB_DSI3_HS20, 0x400f43a4
 5116              	.set CYREG_UDB_DSI3_HS21, 0x400f43a5
 5117              	.set CYREG_UDB_DSI3_HS22, 0x400f43a6
 5118              	.set CYREG_UDB_DSI3_HS23, 0x400f43a7
 5119              	.set CYREG_UDB_DSI3_HV_R0, 0x400f43a8
 5120              	.set CYREG_UDB_DSI3_HV_R1, 0x400f43a9
 5121              	.set CYREG_UDB_DSI3_HV_R2, 0x400f43aa
 5122              	.set CYREG_UDB_DSI3_HV_R3, 0x400f43ab
 5123              	.set CYREG_UDB_DSI3_HV_R4, 0x400f43ac
 5124              	.set CYREG_UDB_DSI3_HV_R5, 0x400f43ad
 5125              	.set CYREG_UDB_DSI3_HV_R6, 0x400f43ae
 5126              	.set CYREG_UDB_DSI3_HV_R7, 0x400f43af
 5127              	.set CYREG_UDB_DSI3_HV_R8, 0x400f43b0
 5128              	.set CYREG_UDB_DSI3_HV_R9, 0x400f43b1
 5129              	.set CYREG_UDB_DSI3_HV_R10, 0x400f43b2
 5130              	.set CYREG_UDB_DSI3_HV_R11, 0x400f43b3
 5131              	.set CYREG_UDB_DSI3_HV_R12, 0x400f43b4
 5132              	.set CYREG_UDB_DSI3_HV_R13, 0x400f43b5
 5133              	.set CYREG_UDB_DSI3_HV_R14, 0x400f43b6
 5134              	.set CYREG_UDB_DSI3_HV_R15, 0x400f43b7
 5135              	.set CYREG_UDB_DSI3_DSIINP0, 0x400f43c0
 5136              	.set CYREG_UDB_DSI3_DSIINP1, 0x400f43c2
 5137              	.set CYREG_UDB_DSI3_DSIINP2, 0x400f43c4
 5138              	.set CYREG_UDB_DSI3_DSIINP3, 0x400f43c6
 5139              	.set CYREG_UDB_DSI3_DSIINP4, 0x400f43c8
 5140              	.set CYREG_UDB_DSI3_DSIINP5, 0x400f43ca
 5141              	.set CYREG_UDB_DSI3_DSIOUTP0, 0x400f43cc
 5142              	.set CYREG_UDB_DSI3_DSIOUTP1, 0x400f43ce
 5143              	.set CYREG_UDB_DSI3_DSIOUTP2, 0x400f43d0
 5144              	.set CYREG_UDB_DSI3_DSIOUTP3, 0x400f43d2
 5145              	.set CYREG_UDB_DSI3_DSIOUTT0, 0x400f43d4
 5146              	.set CYREG_UDB_DSI3_DSIOUTT1, 0x400f43d6
 5147              	.set CYREG_UDB_DSI3_DSIOUTT2, 0x400f43d8
 5148              	.set CYREG_UDB_DSI3_DSIOUTT3, 0x400f43da
 5149              	.set CYREG_UDB_DSI3_DSIOUTT4, 0x400f43dc
 5150              	.set CYREG_UDB_DSI3_DSIOUTT5, 0x400f43de
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 5151              	.set CYREG_UDB_DSI3_VS0, 0x400f43e0
 5152              	.set CYREG_UDB_DSI3_VS1, 0x400f43e2
 5153              	.set CYREG_UDB_DSI3_VS2, 0x400f43e4
 5154              	.set CYREG_UDB_DSI3_VS3, 0x400f43e6
 5155              	.set CYREG_UDB_DSI3_VS4, 0x400f43e8
 5156              	.set CYREG_UDB_DSI3_VS5, 0x400f43ea
 5157              	.set CYREG_UDB_DSI3_VS6, 0x400f43ec
 5158              	.set CYREG_UDB_DSI3_VS7, 0x400f43ee
 5159              	.set CYDEV_UDB_PA0_BASE, 0x400f5000
 5160              	.set CYDEV_UDB_PA0_SIZE, 0x00000010
 5161              	.set CYREG_UDB_PA0_CFG0, 0x400f5000
 5162              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET, 0x00000000
 5163              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE, 0x00000002
 5164              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC, 0x00000000
 5165              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0, 0x00000001
 5166              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1, 0x00000002
 5167              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2, 0x00000003
 5168              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET, 0x00000002
 5169              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE, 0x00000002
 5170              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_OFF, 0x00000000
 5171              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_ON, 0x00000001
 5172              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE, 0x00000002
 5173              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL, 0x00000003
 5174              	.set CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET, 0x00000004
 5175              	.set CYFLD_UDB_PA_CLKIN_EN_INV__SIZE, 0x00000001
 5176              	.set CYVAL_UDB_PA_CLKIN_EN_INV_NOINV, 0x00000000
 5177              	.set CYVAL_UDB_PA_CLKIN_EN_INV_INV, 0x00000001
 5178              	.set CYFLD_UDB_PA_CLKIN_INV__OFFSET, 0x00000005
 5179              	.set CYFLD_UDB_PA_CLKIN_INV__SIZE, 0x00000001
 5180              	.set CYVAL_UDB_PA_CLKIN_INV_NOINV, 0x00000000
 5181              	.set CYVAL_UDB_PA_CLKIN_INV_INV, 0x00000001
 5182              	.set CYFLD_UDB_PA_NC__OFFSET, 0x00000006
 5183              	.set CYFLD_UDB_PA_NC__SIZE, 0x00000002
 5184              	.set CYREG_UDB_PA0_CFG1, 0x400f5001
 5185              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET, 0x00000000
 5186              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE, 0x00000002
 5187              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC, 0x00000000
 5188              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0, 0x00000001
 5189              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1, 0x00000002
 5190              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2, 0x00000003
 5191              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET, 0x00000002
 5192              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE, 0x00000002
 5193              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF, 0x00000000
 5194              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_ON, 0x00000001
 5195              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE, 0x00000002
 5196              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL, 0x00000003
 5197              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET, 0x00000004
 5198              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE, 0x00000001
 5199              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV, 0x00000000
 5200              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_INV, 0x00000001
 5201              	.set CYFLD_UDB_PA_CLKOUT_INV__OFFSET, 0x00000005
 5202              	.set CYFLD_UDB_PA_CLKOUT_INV__SIZE, 0x00000001
 5203              	.set CYVAL_UDB_PA_CLKOUT_INV_NOINV, 0x00000000
 5204              	.set CYVAL_UDB_PA_CLKOUT_INV_INV, 0x00000001
 5205              	.set CYREG_UDB_PA0_CFG2, 0x400f5002
 5206              	.set CYFLD_UDB_PA_CLKIN_SEL__OFFSET, 0x00000000
 5207              	.set CYFLD_UDB_PA_CLKIN_SEL__SIZE, 0x00000004
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 5208              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK0, 0x00000000
 5209              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK1, 0x00000001
 5210              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK2, 0x00000002
 5211              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK3, 0x00000003
 5212              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK4, 0x00000004
 5213              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK5, 0x00000005
 5214              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK6, 0x00000006
 5215              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK7, 0x00000007
 5216              	.set CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP, 0x00000009
 5217              	.set CYVAL_UDB_PA_CLKIN_SEL_PIN_RC, 0x0000000c
 5218              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0, 0x0000000d
 5219              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1, 0x0000000e
 5220              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2, 0x0000000f
 5221              	.set CYFLD_UDB_PA_CLKOUT_SEL__OFFSET, 0x00000004
 5222              	.set CYFLD_UDB_PA_CLKOUT_SEL__SIZE, 0x00000004
 5223              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK0, 0x00000000
 5224              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK1, 0x00000001
 5225              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK2, 0x00000002
 5226              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK3, 0x00000003
 5227              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK4, 0x00000004
 5228              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK5, 0x00000005
 5229              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK6, 0x00000006
 5230              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK7, 0x00000007
 5231              	.set CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP, 0x00000009
 5232              	.set CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC, 0x0000000c
 5233              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0, 0x0000000d
 5234              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1, 0x0000000e
 5235              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2, 0x0000000f
 5236              	.set CYREG_UDB_PA0_CFG3, 0x400f5003
 5237              	.set CYFLD_UDB_PA_RES_IN_SEL__OFFSET, 0x00000000
 5238              	.set CYFLD_UDB_PA_RES_IN_SEL__SIZE, 0x00000002
 5239              	.set CYVAL_UDB_PA_RES_IN_SEL_PIN_RC, 0x00000000
 5240              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0, 0x00000001
 5241              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1, 0x00000002
 5242              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2, 0x00000003
 5243              	.set CYFLD_UDB_PA_RES_IN_INV__OFFSET, 0x00000002
 5244              	.set CYFLD_UDB_PA_RES_IN_INV__SIZE, 0x00000001
 5245              	.set CYVAL_UDB_PA_RES_IN_INV_NOINV, 0x00000000
 5246              	.set CYVAL_UDB_PA_RES_IN_INV_INV, 0x00000001
 5247              	.set CYFLD_UDB_PA_NC0__OFFSET, 0x00000003
 5248              	.set CYFLD_UDB_PA_NC0__SIZE, 0x00000001
 5249              	.set CYFLD_UDB_PA_RES_OUT_SEL__OFFSET, 0x00000004
 5250              	.set CYFLD_UDB_PA_RES_OUT_SEL__SIZE, 0x00000002
 5251              	.set CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC, 0x00000000
 5252              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0, 0x00000001
 5253              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1, 0x00000002
 5254              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2, 0x00000003
 5255              	.set CYFLD_UDB_PA_RES_OUT_INV__OFFSET, 0x00000006
 5256              	.set CYFLD_UDB_PA_RES_OUT_INV__SIZE, 0x00000001
 5257              	.set CYVAL_UDB_PA_RES_OUT_INV_NOINV, 0x00000000
 5258              	.set CYVAL_UDB_PA_RES_OUT_INV_INV, 0x00000001
 5259              	.set CYFLD_UDB_PA_NC7__OFFSET, 0x00000007
 5260              	.set CYFLD_UDB_PA_NC7__SIZE, 0x00000001
 5261              	.set CYREG_UDB_PA0_CFG4, 0x400f5004
 5262              	.set CYFLD_UDB_PA_RES_IN_EN__OFFSET, 0x00000000
 5263              	.set CYFLD_UDB_PA_RES_IN_EN__SIZE, 0x00000001
 5264              	.set CYVAL_UDB_PA_RES_IN_EN_DISABLE, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 5265              	.set CYVAL_UDB_PA_RES_IN_EN_ENABLE, 0x00000001
 5266              	.set CYFLD_UDB_PA_RES_OUT_EN__OFFSET, 0x00000001
 5267              	.set CYFLD_UDB_PA_RES_OUT_EN__SIZE, 0x00000001
 5268              	.set CYVAL_UDB_PA_RES_OUT_EN_DISABLE, 0x00000000
 5269              	.set CYVAL_UDB_PA_RES_OUT_EN_ENABLE, 0x00000001
 5270              	.set CYFLD_UDB_PA_RES_OE_EN__OFFSET, 0x00000002
 5271              	.set CYFLD_UDB_PA_RES_OE_EN__SIZE, 0x00000001
 5272              	.set CYVAL_UDB_PA_RES_OE_EN_DISABLE, 0x00000000
 5273              	.set CYVAL_UDB_PA_RES_OE_EN_ENABLE, 0x00000001
 5274              	.set CYFLD_UDB_PA_NC7654__OFFSET, 0x00000003
 5275              	.set CYFLD_UDB_PA_NC7654__SIZE, 0x00000005
 5276              	.set CYREG_UDB_PA0_CFG5, 0x400f5005
 5277              	.set CYFLD_UDB_PA_PIN_SEL__OFFSET, 0x00000000
 5278              	.set CYFLD_UDB_PA_PIN_SEL__SIZE, 0x00000001
 5279              	.set CYVAL_UDB_PA_PIN_SEL_PIN0, 0x00000000
 5280              	.set CYVAL_UDB_PA_PIN_SEL_PIN1, 0x00000001
 5281              	.set CYVAL_UDB_PA_PIN_SEL_PIN2, 0x00000002
 5282              	.set CYVAL_UDB_PA_PIN_SEL_PIN3, 0x00000003
 5283              	.set CYVAL_UDB_PA_PIN_SEL_PIN4, 0x00000004
 5284              	.set CYVAL_UDB_PA_PIN_SEL_PIN5, 0x00000005
 5285              	.set CYVAL_UDB_PA_PIN_SEL_PIN6, 0x00000006
 5286              	.set CYVAL_UDB_PA_PIN_SEL_PIN7, 0x00000007
 5287              	.set CYREG_UDB_PA0_CFG6, 0x400f5006
 5288              	.set CYFLD_UDB_PA_IN_SYNC0__OFFSET, 0x00000000
 5289              	.set CYFLD_UDB_PA_IN_SYNC0__SIZE, 0x00000002
 5290              	.set CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT, 0x00000000
 5291              	.set CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC, 0x00000001
 5292              	.set CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC, 0x00000002
 5293              	.set CYVAL_UDB_PA_IN_SYNC0_RSVD, 0x00000003
 5294              	.set CYFLD_UDB_PA_IN_SYNC1__OFFSET, 0x00000002
 5295              	.set CYFLD_UDB_PA_IN_SYNC1__SIZE, 0x00000002
 5296              	.set CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT, 0x00000000
 5297              	.set CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC, 0x00000001
 5298              	.set CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC, 0x00000002
 5299              	.set CYVAL_UDB_PA_IN_SYNC1_RSVD, 0x00000003
 5300              	.set CYFLD_UDB_PA_IN_SYNC2__OFFSET, 0x00000004
 5301              	.set CYFLD_UDB_PA_IN_SYNC2__SIZE, 0x00000002
 5302              	.set CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT, 0x00000000
 5303              	.set CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC, 0x00000001
 5304              	.set CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC, 0x00000002
 5305              	.set CYVAL_UDB_PA_IN_SYNC2_RSVD, 0x00000003
 5306              	.set CYFLD_UDB_PA_IN_SYNC3__OFFSET, 0x00000006
 5307              	.set CYFLD_UDB_PA_IN_SYNC3__SIZE, 0x00000002
 5308              	.set CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT, 0x00000000
 5309              	.set CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC, 0x00000001
 5310              	.set CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC, 0x00000002
 5311              	.set CYVAL_UDB_PA_IN_SYNC3_RSVD, 0x00000003
 5312              	.set CYREG_UDB_PA0_CFG7, 0x400f5007
 5313              	.set CYFLD_UDB_PA_IN_SYNC4__OFFSET, 0x00000000
 5314              	.set CYFLD_UDB_PA_IN_SYNC4__SIZE, 0x00000002
 5315              	.set CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT, 0x00000000
 5316              	.set CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC, 0x00000001
 5317              	.set CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC, 0x00000002
 5318              	.set CYVAL_UDB_PA_IN_SYNC4_RSVD, 0x00000003
 5319              	.set CYFLD_UDB_PA_IN_SYNC5__OFFSET, 0x00000002
 5320              	.set CYFLD_UDB_PA_IN_SYNC5__SIZE, 0x00000002
 5321              	.set CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


 5322              	.set CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC, 0x00000001
 5323              	.set CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC, 0x00000002
 5324              	.set CYVAL_UDB_PA_IN_SYNC5_RSVD, 0x00000003
 5325              	.set CYFLD_UDB_PA_IN_SYNC6__OFFSET, 0x00000004
 5326              	.set CYFLD_UDB_PA_IN_SYNC6__SIZE, 0x00000002
 5327              	.set CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT, 0x00000000
 5328              	.set CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC, 0x00000001
 5329              	.set CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC, 0x00000002
 5330              	.set CYVAL_UDB_PA_IN_SYNC6_RSVD, 0x00000003
 5331              	.set CYFLD_UDB_PA_IN_SYNC7__OFFSET, 0x00000006
 5332              	.set CYFLD_UDB_PA_IN_SYNC7__SIZE, 0x00000002
 5333              	.set CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT, 0x00000000
 5334              	.set CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC, 0x00000001
 5335              	.set CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC, 0x00000002
 5336              	.set CYVAL_UDB_PA_IN_SYNC7_RSVD, 0x00000003
 5337              	.set CYREG_UDB_PA0_CFG8, 0x400f5008
 5338              	.set CYFLD_UDB_PA_OUT_SYNC0__OFFSET, 0x00000000
 5339              	.set CYFLD_UDB_PA_OUT_SYNC0__SIZE, 0x00000002
 5340              	.set CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT, 0x00000000
 5341              	.set CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC, 0x00000001
 5342              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCK, 0x00000002
 5343              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV, 0x00000003
 5344              	.set CYFLD_UDB_PA_OUT_SYNC1__OFFSET, 0x00000002
 5345              	.set CYFLD_UDB_PA_OUT_SYNC1__SIZE, 0x00000002
 5346              	.set CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT, 0x00000000
 5347              	.set CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC, 0x00000001
 5348              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCK, 0x00000002
 5349              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV, 0x00000003
 5350              	.set CYFLD_UDB_PA_OUT_SYNC2__OFFSET, 0x00000004
 5351              	.set CYFLD_UDB_PA_OUT_SYNC2__SIZE, 0x00000002
 5352              	.set CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT, 0x00000000
 5353              	.set CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC, 0x00000001
 5354              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCK, 0x00000002
 5355              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV, 0x00000003
 5356              	.set CYFLD_UDB_PA_OUT_SYNC3__OFFSET, 0x00000006
 5357              	.set CYFLD_UDB_PA_OUT_SYNC3__SIZE, 0x00000002
 5358              	.set CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT, 0x00000000
 5359              	.set CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC, 0x00000001
 5360              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCK, 0x00000002
 5361              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV, 0x00000003
 5362              	.set CYREG_UDB_PA0_CFG9, 0x400f5009
 5363              	.set CYFLD_UDB_PA_OUT_SYNC4__OFFSET, 0x00000000
 5364              	.set CYFLD_UDB_PA_OUT_SYNC4__SIZE, 0x00000002
 5365              	.set CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT, 0x00000000
 5366              	.set CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC, 0x00000001
 5367              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCK, 0x00000002
 5368              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV, 0x00000003
 5369              	.set CYFLD_UDB_PA_OUT_SYNC5__OFFSET, 0x00000002
 5370              	.set CYFLD_UDB_PA_OUT_SYNC5__SIZE, 0x00000002
 5371              	.set CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT, 0x00000000
 5372              	.set CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC, 0x00000001
 5373              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCK, 0x00000002
 5374              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV, 0x00000003
 5375              	.set CYFLD_UDB_PA_OUT_SYNC6__OFFSET, 0x00000004
 5376              	.set CYFLD_UDB_PA_OUT_SYNC6__SIZE, 0x00000002
 5377              	.set CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT, 0x00000000
 5378              	.set CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 5379              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCK, 0x00000002
 5380              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV, 0x00000003
 5381              	.set CYFLD_UDB_PA_OUT_SYNC7__OFFSET, 0x00000006
 5382              	.set CYFLD_UDB_PA_OUT_SYNC7__SIZE, 0x00000002
 5383              	.set CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT, 0x00000000
 5384              	.set CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC, 0x00000001
 5385              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCK, 0x00000002
 5386              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV, 0x00000003
 5387              	.set CYREG_UDB_PA0_CFG10, 0x400f500a
 5388              	.set CYFLD_UDB_PA_DATA_SEL0__OFFSET, 0x00000000
 5389              	.set CYFLD_UDB_PA_DATA_SEL0__SIZE, 0x00000002
 5390              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0, 0x00000000
 5391              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1, 0x00000001
 5392              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2, 0x00000002
 5393              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3, 0x00000003
 5394              	.set CYFLD_UDB_PA_DATA_SEL1__OFFSET, 0x00000002
 5395              	.set CYFLD_UDB_PA_DATA_SEL1__SIZE, 0x00000002
 5396              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0, 0x00000000
 5397              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1, 0x00000001
 5398              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2, 0x00000002
 5399              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3, 0x00000003
 5400              	.set CYFLD_UDB_PA_DATA_SEL2__OFFSET, 0x00000004
 5401              	.set CYFLD_UDB_PA_DATA_SEL2__SIZE, 0x00000002
 5402              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0, 0x00000000
 5403              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1, 0x00000001
 5404              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2, 0x00000002
 5405              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3, 0x00000003
 5406              	.set CYFLD_UDB_PA_DATA_SEL3__OFFSET, 0x00000006
 5407              	.set CYFLD_UDB_PA_DATA_SEL3__SIZE, 0x00000002
 5408              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0, 0x00000000
 5409              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1, 0x00000001
 5410              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2, 0x00000002
 5411              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3, 0x00000003
 5412              	.set CYREG_UDB_PA0_CFG11, 0x400f500b
 5413              	.set CYFLD_UDB_PA_DATA_SEL4__OFFSET, 0x00000000
 5414              	.set CYFLD_UDB_PA_DATA_SEL4__SIZE, 0x00000002
 5415              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0, 0x00000000
 5416              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1, 0x00000001
 5417              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2, 0x00000002
 5418              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3, 0x00000003
 5419              	.set CYFLD_UDB_PA_DATA_SEL5__OFFSET, 0x00000002
 5420              	.set CYFLD_UDB_PA_DATA_SEL5__SIZE, 0x00000002
 5421              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0, 0x00000000
 5422              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1, 0x00000001
 5423              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2, 0x00000002
 5424              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3, 0x00000003
 5425              	.set CYFLD_UDB_PA_DATA_SEL6__OFFSET, 0x00000004
 5426              	.set CYFLD_UDB_PA_DATA_SEL6__SIZE, 0x00000002
 5427              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0, 0x00000000
 5428              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1, 0x00000001
 5429              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2, 0x00000002
 5430              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3, 0x00000003
 5431              	.set CYFLD_UDB_PA_DATA_SEL7__OFFSET, 0x00000006
 5432              	.set CYFLD_UDB_PA_DATA_SEL7__SIZE, 0x00000002
 5433              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0, 0x00000000
 5434              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1, 0x00000001
 5435              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 97


 5436              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3, 0x00000003
 5437              	.set CYREG_UDB_PA0_CFG12, 0x400f500c
 5438              	.set CYFLD_UDB_PA_OE_SEL0__OFFSET, 0x00000000
 5439              	.set CYFLD_UDB_PA_OE_SEL0__SIZE, 0x00000002
 5440              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0, 0x00000000
 5441              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1, 0x00000001
 5442              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2, 0x00000002
 5443              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3, 0x00000003
 5444              	.set CYFLD_UDB_PA_OE_SEL1__OFFSET, 0x00000002
 5445              	.set CYFLD_UDB_PA_OE_SEL1__SIZE, 0x00000002
 5446              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0, 0x00000000
 5447              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1, 0x00000001
 5448              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2, 0x00000002
 5449              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3, 0x00000003
 5450              	.set CYFLD_UDB_PA_OE_SEL2__OFFSET, 0x00000004
 5451              	.set CYFLD_UDB_PA_OE_SEL2__SIZE, 0x00000002
 5452              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0, 0x00000000
 5453              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1, 0x00000001
 5454              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2, 0x00000002
 5455              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3, 0x00000003
 5456              	.set CYFLD_UDB_PA_OE_SEL3__OFFSET, 0x00000006
 5457              	.set CYFLD_UDB_PA_OE_SEL3__SIZE, 0x00000002
 5458              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0, 0x00000000
 5459              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1, 0x00000001
 5460              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2, 0x00000002
 5461              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3, 0x00000003
 5462              	.set CYREG_UDB_PA0_CFG13, 0x400f500d
 5463              	.set CYFLD_UDB_PA_OE_SEL4__OFFSET, 0x00000000
 5464              	.set CYFLD_UDB_PA_OE_SEL4__SIZE, 0x00000002
 5465              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0, 0x00000000
 5466              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1, 0x00000001
 5467              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2, 0x00000002
 5468              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3, 0x00000003
 5469              	.set CYFLD_UDB_PA_OE_SEL5__OFFSET, 0x00000002
 5470              	.set CYFLD_UDB_PA_OE_SEL5__SIZE, 0x00000002
 5471              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0, 0x00000000
 5472              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1, 0x00000001
 5473              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2, 0x00000002
 5474              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3, 0x00000003
 5475              	.set CYFLD_UDB_PA_OE_SEL6__OFFSET, 0x00000004
 5476              	.set CYFLD_UDB_PA_OE_SEL6__SIZE, 0x00000002
 5477              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0, 0x00000000
 5478              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1, 0x00000001
 5479              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2, 0x00000002
 5480              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3, 0x00000003
 5481              	.set CYFLD_UDB_PA_OE_SEL7__OFFSET, 0x00000006
 5482              	.set CYFLD_UDB_PA_OE_SEL7__SIZE, 0x00000002
 5483              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0, 0x00000000
 5484              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1, 0x00000001
 5485              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2, 0x00000002
 5486              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3, 0x00000003
 5487              	.set CYREG_UDB_PA0_CFG14, 0x400f500e
 5488              	.set CYFLD_UDB_PA_OE_SYNC0__OFFSET, 0x00000000
 5489              	.set CYFLD_UDB_PA_OE_SYNC0__SIZE, 0x00000002
 5490              	.set CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT, 0x00000000
 5491              	.set CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC, 0x00000001
 5492              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT1, 0x00000002
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 98


 5493              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT0, 0x00000003
 5494              	.set CYFLD_UDB_PA_OE_SYNC1__OFFSET, 0x00000002
 5495              	.set CYFLD_UDB_PA_OE_SYNC1__SIZE, 0x00000002
 5496              	.set CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT, 0x00000000
 5497              	.set CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC, 0x00000001
 5498              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT1, 0x00000002
 5499              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT0, 0x00000003
 5500              	.set CYFLD_UDB_PA_OE_SYNC2__OFFSET, 0x00000004
 5501              	.set CYFLD_UDB_PA_OE_SYNC2__SIZE, 0x00000002
 5502              	.set CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT, 0x00000000
 5503              	.set CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC, 0x00000001
 5504              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT1, 0x00000002
 5505              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT0, 0x00000003
 5506              	.set CYFLD_UDB_PA_OE_SYNC3__OFFSET, 0x00000006
 5507              	.set CYFLD_UDB_PA_OE_SYNC3__SIZE, 0x00000002
 5508              	.set CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT, 0x00000000
 5509              	.set CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC, 0x00000001
 5510              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT1, 0x00000002
 5511              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT0, 0x00000003
 5512              	.set CYDEV_UDB_PA1_BASE, 0x400f5010
 5513              	.set CYDEV_UDB_PA1_SIZE, 0x00000010
 5514              	.set CYREG_UDB_PA1_CFG0, 0x400f5010
 5515              	.set CYREG_UDB_PA1_CFG1, 0x400f5011
 5516              	.set CYREG_UDB_PA1_CFG2, 0x400f5012
 5517              	.set CYREG_UDB_PA1_CFG3, 0x400f5013
 5518              	.set CYREG_UDB_PA1_CFG4, 0x400f5014
 5519              	.set CYREG_UDB_PA1_CFG5, 0x400f5015
 5520              	.set CYREG_UDB_PA1_CFG6, 0x400f5016
 5521              	.set CYREG_UDB_PA1_CFG7, 0x400f5017
 5522              	.set CYREG_UDB_PA1_CFG8, 0x400f5018
 5523              	.set CYREG_UDB_PA1_CFG9, 0x400f5019
 5524              	.set CYREG_UDB_PA1_CFG10, 0x400f501a
 5525              	.set CYREG_UDB_PA1_CFG11, 0x400f501b
 5526              	.set CYREG_UDB_PA1_CFG12, 0x400f501c
 5527              	.set CYREG_UDB_PA1_CFG13, 0x400f501d
 5528              	.set CYREG_UDB_PA1_CFG14, 0x400f501e
 5529              	.set CYDEV_UDB_PA2_BASE, 0x400f5020
 5530              	.set CYDEV_UDB_PA2_SIZE, 0x00000010
 5531              	.set CYREG_UDB_PA2_CFG0, 0x400f5020
 5532              	.set CYREG_UDB_PA2_CFG1, 0x400f5021
 5533              	.set CYREG_UDB_PA2_CFG2, 0x400f5022
 5534              	.set CYREG_UDB_PA2_CFG3, 0x400f5023
 5535              	.set CYREG_UDB_PA2_CFG4, 0x400f5024
 5536              	.set CYREG_UDB_PA2_CFG5, 0x400f5025
 5537              	.set CYREG_UDB_PA2_CFG6, 0x400f5026
 5538              	.set CYREG_UDB_PA2_CFG7, 0x400f5027
 5539              	.set CYREG_UDB_PA2_CFG8, 0x400f5028
 5540              	.set CYREG_UDB_PA2_CFG9, 0x400f5029
 5541              	.set CYREG_UDB_PA2_CFG10, 0x400f502a
 5542              	.set CYREG_UDB_PA2_CFG11, 0x400f502b
 5543              	.set CYREG_UDB_PA2_CFG12, 0x400f502c
 5544              	.set CYREG_UDB_PA2_CFG13, 0x400f502d
 5545              	.set CYREG_UDB_PA2_CFG14, 0x400f502e
 5546              	.set CYDEV_UDB_PA3_BASE, 0x400f5030
 5547              	.set CYDEV_UDB_PA3_SIZE, 0x00000010
 5548              	.set CYREG_UDB_PA3_CFG0, 0x400f5030
 5549              	.set CYREG_UDB_PA3_CFG1, 0x400f5031
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 99


 5550              	.set CYREG_UDB_PA3_CFG2, 0x400f5032
 5551              	.set CYREG_UDB_PA3_CFG3, 0x400f5033
 5552              	.set CYREG_UDB_PA3_CFG4, 0x400f5034
 5553              	.set CYREG_UDB_PA3_CFG5, 0x400f5035
 5554              	.set CYREG_UDB_PA3_CFG6, 0x400f5036
 5555              	.set CYREG_UDB_PA3_CFG7, 0x400f5037
 5556              	.set CYREG_UDB_PA3_CFG8, 0x400f5038
 5557              	.set CYREG_UDB_PA3_CFG9, 0x400f5039
 5558              	.set CYREG_UDB_PA3_CFG10, 0x400f503a
 5559              	.set CYREG_UDB_PA3_CFG11, 0x400f503b
 5560              	.set CYREG_UDB_PA3_CFG12, 0x400f503c
 5561              	.set CYREG_UDB_PA3_CFG13, 0x400f503d
 5562              	.set CYREG_UDB_PA3_CFG14, 0x400f503e
 5563              	.set CYDEV_UDB_BCTL0_BASE, 0x400f6000
 5564              	.set CYDEV_UDB_BCTL0_SIZE, 0x00001000
 5565              	.set CYREG_UDB_BCTL0_DRV, 0x400f6000
 5566              	.set CYFLD_UDB_BCTL0_DRV__OFFSET, 0x00000000
 5567              	.set CYFLD_UDB_BCTL0_DRV__SIZE, 0x00000008
 5568              	.set CYVAL_UDB_BCTL0_DRV_DISABLE, 0x00000000
 5569              	.set CYVAL_UDB_BCTL0_DRV_ENABLE, 0x00000001
 5570              	.set CYREG_UDB_BCTL0_MDCLK_EN, 0x400f6001
 5571              	.set CYFLD_UDB_BCTL0_DCEN__OFFSET, 0x00000000
 5572              	.set CYFLD_UDB_BCTL0_DCEN__SIZE, 0x00000008
 5573              	.set CYVAL_UDB_BCTL0_DCEN_DISABLE, 0x00000000
 5574              	.set CYVAL_UDB_BCTL0_DCEN_ENABLE, 0x00000001
 5575              	.set CYREG_UDB_BCTL0_MBCLK_EN, 0x400f6002
 5576              	.set CYFLD_UDB_BCTL0_BCEN__OFFSET, 0x00000000
 5577              	.set CYFLD_UDB_BCTL0_BCEN__SIZE, 0x00000001
 5578              	.set CYVAL_UDB_BCTL0_BCEN_DISABLE, 0x00000000
 5579              	.set CYVAL_UDB_BCTL0_BCEN_ENABLE, 0x00000001
 5580              	.set CYREG_UDB_BCTL0_BOTSEL_L, 0x400f6008
 5581              	.set CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET, 0x00000000
 5582              	.set CYFLD_UDB_BCTL0_CLK_SEL0__SIZE, 0x00000002
 5583              	.set CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES, 0x00000000
 5584              	.set CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT, 0x00000001
 5585              	.set CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT, 0x00000002
 5586              	.set CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT, 0x00000003
 5587              	.set CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET, 0x00000002
 5588              	.set CYFLD_UDB_BCTL0_CLK_SEL1__SIZE, 0x00000002
 5589              	.set CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES, 0x00000000
 5590              	.set CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT, 0x00000001
 5591              	.set CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT, 0x00000002
 5592              	.set CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT, 0x00000003
 5593              	.set CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET, 0x00000004
 5594              	.set CYFLD_UDB_BCTL0_CLK_SEL2__SIZE, 0x00000002
 5595              	.set CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES, 0x00000000
 5596              	.set CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT, 0x00000001
 5597              	.set CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT, 0x00000002
 5598              	.set CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT, 0x00000003
 5599              	.set CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET, 0x00000006
 5600              	.set CYFLD_UDB_BCTL0_CLK_SEL3__SIZE, 0x00000002
 5601              	.set CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES, 0x00000000
 5602              	.set CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT, 0x00000001
 5603              	.set CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT, 0x00000002
 5604              	.set CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT, 0x00000003
 5605              	.set CYREG_UDB_BCTL0_BOTSEL_U, 0x400f6009
 5606              	.set CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 100


 5607              	.set CYFLD_UDB_BCTL0_CLK_SEL4__SIZE, 0x00000002
 5608              	.set CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES, 0x00000000
 5609              	.set CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT, 0x00000001
 5610              	.set CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT, 0x00000002
 5611              	.set CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT, 0x00000003
 5612              	.set CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET, 0x00000002
 5613              	.set CYFLD_UDB_BCTL0_CLK_SEL5__SIZE, 0x00000002
 5614              	.set CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES, 0x00000000
 5615              	.set CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT, 0x00000001
 5616              	.set CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT, 0x00000002
 5617              	.set CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT, 0x00000003
 5618              	.set CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET, 0x00000004
 5619              	.set CYFLD_UDB_BCTL0_CLK_SEL6__SIZE, 0x00000002
 5620              	.set CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES, 0x00000000
 5621              	.set CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT, 0x00000001
 5622              	.set CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT, 0x00000002
 5623              	.set CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT, 0x00000003
 5624              	.set CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET, 0x00000006
 5625              	.set CYFLD_UDB_BCTL0_CLK_SEL7__SIZE, 0x00000002
 5626              	.set CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES, 0x00000000
 5627              	.set CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT, 0x00000001
 5628              	.set CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT, 0x00000002
 5629              	.set CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT, 0x00000003
 5630              	.set CYREG_UDB_BCTL0_TOPSEL_L, 0x400f600a
 5631              	.set CYREG_UDB_BCTL0_TOPSEL_U, 0x400f600b
 5632              	.set CYREG_UDB_BCTL0_QCLK_EN0, 0x400f6010
 5633              	.set CYFLD_UDB_BCTL0_DCEN_Q__OFFSET, 0x00000000
 5634              	.set CYFLD_UDB_BCTL0_DCEN_Q__SIZE, 0x00000008
 5635              	.set CYVAL_UDB_BCTL0_DCEN_Q_DISABLE, 0x00000000
 5636              	.set CYVAL_UDB_BCTL0_DCEN_Q_ENABLE, 0x00000001
 5637              	.set CYFLD_UDB_BCTL0_BCEN_Q__OFFSET, 0x00000008
 5638              	.set CYFLD_UDB_BCTL0_BCEN_Q__SIZE, 0x00000001
 5639              	.set CYVAL_UDB_BCTL0_BCEN_Q_DISABLE, 0x00000000
 5640              	.set CYVAL_UDB_BCTL0_BCEN_Q_ENABLE, 0x00000001
 5641              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET, 0x00000009
 5642              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE, 0x00000001
 5643              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE, 0x00000000
 5644              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE, 0x00000001
 5645              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET, 0x0000000a
 5646              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE, 0x00000001
 5647              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE, 0x00000000
 5648              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE, 0x00000001
 5649              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET, 0x0000000b
 5650              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE, 0x00000001
 5651              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE, 0x00000000
 5652              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE, 0x00000001
 5653              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET, 0x0000000c
 5654              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE, 0x00000001
 5655              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE, 0x00000000
 5656              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE, 0x00000001
 5657              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET, 0x0000000d
 5658              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE, 0x00000001
 5659              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB, 0x00000000
 5660              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB, 0x00000001
 5661              	.set CYFLD_UDB_BCTL0_NC0__OFFSET, 0x0000000e
 5662              	.set CYFLD_UDB_BCTL0_NC0__SIZE, 0x00000001
 5663              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET, 0x0000000f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 101


 5664              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE, 0x00000001
 5665              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE, 0x00000000
 5666              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE, 0x00000001
 5667              	.set CYREG_UDB_BCTL0_QCLK_EN1, 0x400f6012
 5668              	.set CYDEV_UDB_UDBIF_BASE, 0x400f7000
 5669              	.set CYDEV_UDB_UDBIF_SIZE, 0x00001000
 5670              	.set CYREG_UDB_UDBIF_BANK_CTL, 0x400f7000
 5671              	.set CYFLD_UDB_UDBIF_DIS_COR__OFFSET, 0x00000000
 5672              	.set CYFLD_UDB_UDBIF_DIS_COR__SIZE, 0x00000001
 5673              	.set CYVAL_UDB_UDBIF_DIS_COR_NORMAL, 0x00000000
 5674              	.set CYVAL_UDB_UDBIF_DIS_COR_DISABLE, 0x00000001
 5675              	.set CYFLD_UDB_UDBIF_ROUTE_EN__OFFSET, 0x00000001
 5676              	.set CYFLD_UDB_UDBIF_ROUTE_EN__SIZE, 0x00000001
 5677              	.set CYVAL_UDB_UDBIF_ROUTE_EN_DISABLE, 0x00000000
 5678              	.set CYVAL_UDB_UDBIF_ROUTE_EN_ENABLE, 0x00000001
 5679              	.set CYFLD_UDB_UDBIF_BANK_EN__OFFSET, 0x00000002
 5680              	.set CYFLD_UDB_UDBIF_BANK_EN__SIZE, 0x00000001
 5681              	.set CYVAL_UDB_UDBIF_BANK_EN_DISABLE, 0x00000000
 5682              	.set CYVAL_UDB_UDBIF_BANK_EN_ENABLE, 0x00000001
 5683              	.set CYFLD_UDB_UDBIF_LOCK__OFFSET, 0x00000003
 5684              	.set CYFLD_UDB_UDBIF_LOCK__SIZE, 0x00000001
 5685              	.set CYVAL_UDB_UDBIF_LOCK_MUTABLE, 0x00000000
 5686              	.set CYVAL_UDB_UDBIF_LOCK_LOCKED, 0x00000001
 5687              	.set CYFLD_UDB_UDBIF_PIPE__OFFSET, 0x00000004
 5688              	.set CYFLD_UDB_UDBIF_PIPE__SIZE, 0x00000001
 5689              	.set CYVAL_UDB_UDBIF_PIPE_BYPASS, 0x00000000
 5690              	.set CYVAL_UDB_UDBIF_PIPE_PIPELINED, 0x00000001
 5691              	.set CYFLD_UDB_UDBIF_GLBL_WR__OFFSET, 0x00000007
 5692              	.set CYFLD_UDB_UDBIF_GLBL_WR__SIZE, 0x00000001
 5693              	.set CYVAL_UDB_UDBIF_GLBL_WR_DISABLE, 0x00000000
 5694              	.set CYVAL_UDB_UDBIF_GLBL_WR_ENABLE, 0x00000001
 5695              	.set CYREG_UDB_UDBIF_WAIT_CFG, 0x400f7001
 5696              	.set CYFLD_UDB_UDBIF_RD_CFG_WAIT__OFFSET, 0x00000000
 5697              	.set CYFLD_UDB_UDBIF_RD_CFG_WAIT__SIZE, 0x00000002
 5698              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_FIVE_WAITS, 0x00000000
 5699              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_FOUR_WAITS, 0x00000001
 5700              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_THREE_WAITS, 0x00000002
 5701              	.set CYVAL_UDB_UDBIF_RD_CFG_WAIT_ONE_WAIT, 0x00000003
 5702              	.set CYFLD_UDB_UDBIF_WR_CFG_WAIT__OFFSET, 0x00000002
 5703              	.set CYFLD_UDB_UDBIF_WR_CFG_WAIT__SIZE, 0x00000002
 5704              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_ONE_WAIT, 0x00000000
 5705              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_TWO_WAITS, 0x00000001
 5706              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_THREE_WAITS, 0x00000002
 5707              	.set CYVAL_UDB_UDBIF_WR_CFG_WAIT_ZERO_WAITS, 0x00000003
 5708              	.set CYFLD_UDB_UDBIF_RD_WRK_WAIT__OFFSET, 0x00000004
 5709              	.set CYFLD_UDB_UDBIF_RD_WRK_WAIT__SIZE, 0x00000002
 5710              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_ONE_WAIT, 0x00000000
 5711              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_TWO_WAITS, 0x00000001
 5712              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_THREE_WAITS, 0x00000002
 5713              	.set CYVAL_UDB_UDBIF_RD_WRK_WAIT_ZERO_WAITS, 0x00000003
 5714              	.set CYFLD_UDB_UDBIF_WR_WRK_WAIT__OFFSET, 0x00000006
 5715              	.set CYFLD_UDB_UDBIF_WR_WRK_WAIT__SIZE, 0x00000002
 5716              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_ONE_WAIT, 0x00000000
 5717              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_TWO_WAITS, 0x00000001
 5718              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_THREE_WAITS, 0x00000002
 5719              	.set CYVAL_UDB_UDBIF_WR_WRK_WAIT_ZERO_WAITS, 0x00000003
 5720              	.set CYREG_UDB_UDBIF_INT_CLK_CTL, 0x400f701c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 102


 5721              	.set CYFLD_UDB_UDBIF_EN_HFCLK__OFFSET, 0x00000000
 5722              	.set CYFLD_UDB_UDBIF_EN_HFCLK__SIZE, 0x00000001
 5723              	.set CYREG_UDB_INT_CFG, 0x400f8000
 5724              	.set CYFLD_UDB_INT_MODE_CFG__OFFSET, 0x00000000
 5725              	.set CYFLD_UDB_INT_MODE_CFG__SIZE, 0x00000020
 5726              	.set CYVAL_UDB_INT_MODE_CFG_LEVEL, 0x00000000
 5727              	.set CYVAL_UDB_INT_MODE_CFG_PULSE, 0x00000001
 5728              	.set CYDEV_CTBM_BASE, 0x40100000
 5729              	.set CYDEV_CTBM_SIZE, 0x00010000
 5730              	.set CYREG_CTBM_CTB_CTRL, 0x40100000
 5731              	.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
 5732              	.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
 5733              	.set CYREG_CTBM_OA_RES0_CTRL, 0x40100004
 5734              	.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
 5735              	.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
 5736              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 5737              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 5738              	.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
 5739              	.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
 5740              	.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
 5741              	.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
 5742              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 5743              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
 5744              	.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
 5745              	.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
 5746              	.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
 5747              	.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
 5748              	.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
 5749              	.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
 5750              	.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
 5751              	.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
 5752              	.set CYREG_CTBM_OA_RES1_CTRL, 0x40100008
 5753              	.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
 5754              	.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
 5755              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 5756              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 5757              	.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
 5758              	.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
 5759              	.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
 5760              	.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
 5761              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 5762              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
 5763              	.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
 5764              	.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
 5765              	.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
 5766              	.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
 5767              	.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
 5768              	.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
 5769              	.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
 5770              	.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
 5771              	.set CYREG_CTBM_COMP_STAT, 0x4010000c
 5772              	.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
 5773              	.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
 5774              	.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
 5775              	.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
 5776              	.set CYREG_CTBM_INTR, 0x40100020
 5777              	.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 103


 5778              	.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
 5779              	.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
 5780              	.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
 5781              	.set CYREG_CTBM_INTR_SET, 0x40100024
 5782              	.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
 5783              	.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
 5784              	.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
 5785              	.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
 5786              	.set CYREG_CTBM_INTR_MASK, 0x40100028
 5787              	.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
 5788              	.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
 5789              	.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
 5790              	.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
 5791              	.set CYREG_CTBM_INTR_MASKED, 0x4010002c
 5792              	.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
 5793              	.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
 5794              	.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
 5795              	.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
 5796              	.set CYREG_CTBM_DFT_CTRL, 0x40100030
 5797              	.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
 5798              	.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
 5799              	.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
 5800              	.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
 5801              	.set CYREG_CTBM_OA0_SW, 0x40100080
 5802              	.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
 5803              	.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
 5804              	.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
 5805              	.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
 5806              	.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
 5807              	.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
 5808              	.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
 5809              	.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
 5810              	.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
 5811              	.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
 5812              	.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
 5813              	.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
 5814              	.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
 5815              	.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
 5816              	.set CYREG_CTBM_OA0_SW_CLEAR, 0x40100084
 5817              	.set CYREG_CTBM_OA1_SW, 0x40100088
 5818              	.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
 5819              	.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
 5820              	.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
 5821              	.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
 5822              	.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
 5823              	.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
 5824              	.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
 5825              	.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
 5826              	.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
 5827              	.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
 5828              	.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
 5829              	.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
 5830              	.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
 5831              	.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
 5832              	.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
 5833              	.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
 5834              	.set CYREG_CTBM_OA1_SW_CLEAR, 0x4010008c
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 104


 5835              	.set CYREG_CTBM_CTB_SW_HW_CTRL, 0x401000c0
 5836              	.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
 5837              	.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
 5838              	.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
 5839              	.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
 5840              	.set CYREG_CTBM_CTB_SW_STATUS, 0x401000c4
 5841              	.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
 5842              	.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
 5843              	.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
 5844              	.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
 5845              	.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
 5846              	.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
 5847              	.set CYREG_CTBM_OA0_OFFSET_TRIM, 0x40100f00
 5848              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 5849              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
 5850              	.set CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM, 0x40100f04
 5851              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 5852              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 5853              	.set CYREG_CTBM_OA0_COMP_TRIM, 0x40100f08
 5854              	.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
 5855              	.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
 5856              	.set CYREG_CTBM_OA1_OFFSET_TRIM, 0x40100f0c
 5857              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 5858              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
 5859              	.set CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM, 0x40100f10
 5860              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 5861              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 5862              	.set CYREG_CTBM_OA1_COMP_TRIM, 0x40100f14
 5863              	.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
 5864              	.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
 5865              	.set CYDEV_SAR_BASE, 0x401a0000
 5866              	.set CYDEV_SAR_SIZE, 0x00010000
 5867              	.set CYREG_SAR_CTRL, 0x401a0000
 5868              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 5869              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 5870              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 5871              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 5872              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 5873              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 5874              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 5875              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
 5876              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 5877              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 5878              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 5879              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 5880              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 5881              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 5882              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 5883              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 5884              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 5885              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 5886              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 5887              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 5888              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
 5889              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 5890              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 5891              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 105


 5892              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 5893              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 5894              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 5895              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 5896              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 5897              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 5898              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 5899              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 5900              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 5901              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 5902              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
 5903              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 5904              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 5905              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 5906              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 5907              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 5908              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
 5909              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 5910              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 5911              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 5912              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 5913              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 5914              	.set CYREG_SAR_SAMPLE_CTRL, 0x401a0004
 5915              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
 5916              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 5917              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 5918              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 5919              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 5920              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 5921              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 5922              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 5923              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 5924              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 5925              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 5926              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
 5927              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 5928              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 5929              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 5930              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 5931              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 5932              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 5933              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 5934              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 5935              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 5936              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 5937              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 5938              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 5939              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 5940              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 5941              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
 5942              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 5943              	.set CYREG_SAR_SAMPLE_TIME01, 0x401a0010
 5944              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 5945              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 5946              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 5947              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 5948              	.set CYREG_SAR_SAMPLE_TIME23, 0x401a0014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 106


 5949              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 5950              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 5951              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 5952              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 5953              	.set CYREG_SAR_RANGE_THRES, 0x401a0018
 5954              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 5955              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 5956              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 5957              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
 5958              	.set CYREG_SAR_RANGE_COND, 0x401a001c
 5959              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 5960              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 5961              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 5962              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 5963              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 5964              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 5965              	.set CYREG_SAR_CHAN_EN, 0x401a0020
 5966              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 5967              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 5968              	.set CYREG_SAR_START_CTRL, 0x401a0024
 5969              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 5970              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 5971              	.set CYREG_SAR_DFT_CTRL, 0x401a0030
 5972              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
 5973              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 5974              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 5975              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 5976              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 5977              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 5978              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 5979              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 5980              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 5981              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 5982              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 5983              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 5984              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 5985              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 5986              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 5987              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 5988              	.set CYREG_SAR_CHAN_CONFIG00, 0x401a0080
 5989              	.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
 5990              	.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
 5991              	.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
 5992              	.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
 5993              	.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
 5994              	.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
 5995              	.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
 5996              	.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
 5997              	.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
 5998              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT, 0x00000006
 5999              	.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
 6000              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 6001              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 6002              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 6003              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 6004              	.set CYVAL_SAR_RESOLUTION_12B, 0x00000000
 6005              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 107


 6006              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 6007              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 6008              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 6009              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 6010              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 6011              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
 6012              	.set CYREG_SAR_CHAN_CONFIG01, 0x401a0084
 6013              	.set CYREG_SAR_CHAN_CONFIG02, 0x401a0088
 6014              	.set CYREG_SAR_CHAN_CONFIG03, 0x401a008c
 6015              	.set CYREG_SAR_CHAN_CONFIG04, 0x401a0090
 6016              	.set CYREG_SAR_CHAN_CONFIG05, 0x401a0094
 6017              	.set CYREG_SAR_CHAN_CONFIG06, 0x401a0098
 6018              	.set CYREG_SAR_CHAN_CONFIG07, 0x401a009c
 6019              	.set CYREG_SAR_CHAN_WORK00, 0x401a0100
 6020              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
 6021              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 6022              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
 6023              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
 6024              	.set CYREG_SAR_CHAN_WORK01, 0x401a0104
 6025              	.set CYREG_SAR_CHAN_WORK02, 0x401a0108
 6026              	.set CYREG_SAR_CHAN_WORK03, 0x401a010c
 6027              	.set CYREG_SAR_CHAN_WORK04, 0x401a0110
 6028              	.set CYREG_SAR_CHAN_WORK05, 0x401a0114
 6029              	.set CYREG_SAR_CHAN_WORK06, 0x401a0118
 6030              	.set CYREG_SAR_CHAN_WORK07, 0x401a011c
 6031              	.set CYREG_SAR_CHAN_RESULT00, 0x401a0180
 6032              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 6033              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 6034              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 6035              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 6036              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 6037              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 6038              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
 6039              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
 6040              	.set CYREG_SAR_CHAN_RESULT01, 0x401a0184
 6041              	.set CYREG_SAR_CHAN_RESULT02, 0x401a0188
 6042              	.set CYREG_SAR_CHAN_RESULT03, 0x401a018c
 6043              	.set CYREG_SAR_CHAN_RESULT04, 0x401a0190
 6044              	.set CYREG_SAR_CHAN_RESULT05, 0x401a0194
 6045              	.set CYREG_SAR_CHAN_RESULT06, 0x401a0198
 6046              	.set CYREG_SAR_CHAN_RESULT07, 0x401a019c
 6047              	.set CYREG_SAR_CHAN_WORK_VALID, 0x401a0200
 6048              	.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
 6049              	.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
 6050              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x401a0204
 6051              	.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
 6052              	.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
 6053              	.set CYREG_SAR_STATUS, 0x401a0208
 6054              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
 6055              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 6056              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 6057              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 6058              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 6059              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 6060              	.set CYREG_SAR_AVG_STAT, 0x401a020c
 6061              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
 6062              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 108


 6063              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 6064              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 6065              	.set CYREG_SAR_INTR, 0x401a0210
 6066              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 6067              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 6068              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 6069              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 6070              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 6071              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 6072              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 6073              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 6074              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 6075              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 6076              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 6077              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 6078              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 6079              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 6080              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 6081              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 6082              	.set CYREG_SAR_INTR_SET, 0x401a0214
 6083              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 6084              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 6085              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 6086              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 6087              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
 6088              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 6089              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 6090              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 6091              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 6092              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 6093              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 6094              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 6095              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 6096              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 6097              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 6098              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 6099              	.set CYREG_SAR_INTR_MASK, 0x401a0218
 6100              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 6101              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 6102              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 6103              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
 6104              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 6105              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 6106              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 6107              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 6108              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 6109              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 6110              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 6111              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
 6112              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 6113              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 6114              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 6115              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 6116              	.set CYREG_SAR_INTR_MASKED, 0x401a021c
 6117              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 6118              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
 6119              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 109


 6120              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 6121              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 6122              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 6123              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 6124              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 6125              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 6126              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 6127              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 6128              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 6129              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 6130              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 6131              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 6132              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 6133              	.set CYREG_SAR_SATURATE_INTR, 0x401a0220
 6134              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 6135              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 6136              	.set CYREG_SAR_SATURATE_INTR_SET, 0x401a0224
 6137              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 6138              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 6139              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x401a0228
 6140              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 6141              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 6142              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x401a022c
 6143              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 6144              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
 6145              	.set CYREG_SAR_RANGE_INTR, 0x401a0230
 6146              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 6147              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 6148              	.set CYREG_SAR_RANGE_INTR_SET, 0x401a0234
 6149              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 6150              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 6151              	.set CYREG_SAR_RANGE_INTR_MASK, 0x401a0238
 6152              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 6153              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 6154              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x401a023c
 6155              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 6156              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 6157              	.set CYREG_SAR_INTR_CAUSE, 0x401a0240
 6158              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 6159              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 6160              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
 6161              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 6162              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 6163              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 6164              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 6165              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 6166              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 6167              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 6168              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
 6169              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 6170              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 6171              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 6172              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 6173              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 6174              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 6175              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
 6176              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 110


 6177              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 6178              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x401a0280
 6179              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 6180              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 6181              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 6182              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 6183              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 6184              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 6185              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 6186              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 6187              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 6188              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 6189              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 6190              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 6191              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 6192              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 6193              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 6194              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 6195              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 6196              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 6197              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 6198              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 6199              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 6200              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 6201              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
 6202              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 6203              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 6204              	.set CYREG_SAR_INJ_RESULT, 0x401a0290
 6205              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 6206              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 6207              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 6208              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 6209              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 6210              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 6211              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 6212              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 6213              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 6214              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 6215              	.set CYREG_SAR_MUX_SWITCH0, 0x401a0300
 6216              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 6217              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
 6218              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 6219              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 6220              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 6221              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 6222              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 6223              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 6224              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 6225              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
 6226              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 6227              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 6228              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 6229              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 6230              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 6231              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 6232              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
 6233              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 111


 6234              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 6235              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 6236              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 6237              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 6238              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 6239              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 6240              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 6241              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 6242              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 6243              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 6244              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 6245              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 6246              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 6247              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 6248              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 6249              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 6250              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 6251              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 6252              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 6253              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 6254              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 6255              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 6256              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 6257              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 6258              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
 6259              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 6260              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 6261              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 6262              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 6263              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 6264              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 6265              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 6266              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 6267              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 6268              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 6269              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 6270              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 6271              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 6272              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 6273              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 6274              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
 6275              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 6276              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x401a0304
 6277              	.set CYREG_SAR_MUX_SWITCH1, 0x401a0308
 6278              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 6279              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 6280              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 6281              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 6282              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
 6283              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 6284              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 6285              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 6286              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x401a030c
 6287              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x401a0340
 6288              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 6289              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
 6290              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 112


 6291              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 6292              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 6293              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 6294              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 6295              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 6296              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 6297              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 6298              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 6299              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 6300              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 6301              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 6302              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 6303              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 6304              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 6305              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 6306              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 6307              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 6308              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 6309              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 6310              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 6311              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 6312              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 6313              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 6314              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 6315              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
 6316              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x401a0348
 6317              	.set CYREG_SAR_PUMP_CTRL, 0x401a0380
 6318              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 6319              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 6320              	.set CYREG_SAR_ANA_TRIM, 0x401a0f00
 6321              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 6322              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 6323              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 6324              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 6325              	.set CYREG_SAR_WOUNDING, 0x401a0f04
 6326              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 6327              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 6328              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 6329              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 6330              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 6331              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
 6332              	.set CYDEV_CM0_BASE, 0xe0000000
 6333              	.set CYDEV_CM0_SIZE, 0x00100000
 6334              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 6335              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 6336              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 6337              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 6338              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 6339              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 6340              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 6341              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 6342              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 6343              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 6344              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 6345              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 6346              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 6347              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 113


 6348              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 6349              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 6350              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 6351              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 6352              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 6353              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 6354              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 6355              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 6356              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
 6357              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 6358              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 6359              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 6360              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 6361              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 6362              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 6363              	.set CYREG_CM0_SYST_RVR, 0xe000e014
 6364              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 6365              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 6366              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 6367              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 6368              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 6369              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 6370              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 6371              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 6372              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 6373              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 6374              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 6375              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 6376              	.set CYREG_CM0_ISER, 0xe000e100
 6377              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 6378              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 6379              	.set CYREG_CM0_ICER, 0xe000e180
 6380              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
 6381              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 6382              	.set CYREG_CM0_ISPR, 0xe000e200
 6383              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 6384              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 6385              	.set CYREG_CM0_ICPR, 0xe000e280
 6386              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 6387              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 6388              	.set CYREG_CM0_IPR0, 0xe000e400
 6389              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 6390              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 6391              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 6392              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 6393              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 6394              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 6395              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 6396              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 6397              	.set CYREG_CM0_IPR1, 0xe000e404
 6398              	.set CYREG_CM0_IPR2, 0xe000e408
 6399              	.set CYREG_CM0_IPR3, 0xe000e40c
 6400              	.set CYREG_CM0_IPR4, 0xe000e410
 6401              	.set CYREG_CM0_IPR5, 0xe000e414
 6402              	.set CYREG_CM0_IPR6, 0xe000e418
 6403              	.set CYREG_CM0_IPR7, 0xe000e41c
 6404              	.set CYREG_CM0_CPUID, 0xe000ed00
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 114


 6405              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 6406              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 6407              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 6408              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 6409              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 6410              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 6411              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 6412              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 6413              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
 6414              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 6415              	.set CYREG_CM0_ICSR, 0xe000ed04
 6416              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 6417              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 6418              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 6419              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 6420              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
 6421              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 6422              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 6423              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
 6424              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 6425              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 6426              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 6427              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 6428              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 6429              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 6430              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 6431              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 6432              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 6433              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 6434              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 6435              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 6436              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 6437              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
 6438              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 6439              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 6440              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 6441              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 6442              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 6443              	.set CYREG_CM0_SCR, 0xe000ed10
 6444              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 6445              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 6446              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 6447              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 6448              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 6449              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 6450              	.set CYREG_CM0_CCR, 0xe000ed14
 6451              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 6452              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 6453              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 6454              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 6455              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 6456              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 6457              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 6458              	.set CYREG_CM0_SHPR3, 0xe000ed20
 6459              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 6460              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 6461              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 115


 6462              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 6463              	.set CYREG_CM0_SHCSR, 0xe000ed24
 6464              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 6465              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 6466              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 6467              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 6468              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 6469              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 6470              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 6471              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 6472              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 6473              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 6474              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 6475              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 6476              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 6477              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
 6478              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 6479              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 6480              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 6481              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 6482              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 6483              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 6484              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 6485              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 6486              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 6487              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 6488              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 6489              	.set CYDEV_CoreSightTable_BASE, 0xf0000000
 6490              	.set CYDEV_CoreSightTable_SIZE, 0x00001000
 6491              	.set CYREG_CoreSightTable_DATA_MBASE, 0xf0000000
 6492              	.set CYREG_CoreSightTable_DATA_MSIZE, 0x00001000
 6493              	.set CYDEV_FLS_SECTOR_SIZE, 0x00008000
 6494              	.set CYDEV_FLS_ROW_SIZE, 0x00000080
  20              	
  21              	/* PWM */
  22              	.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
  23              	.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
  24              	.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
  25              	.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
  26              	.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
  27              	.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
  28              	.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
  29              	.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
  30              	.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
  31              	.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
  32              	.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
  33              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
  34              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
  35              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
  36              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
  37              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
  38              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
  39              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
  40              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
  41              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
  42              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
  43              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 116


  44              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
  45              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
  46              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
  47              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
  48              	.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
  49              	.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
  50              	.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
  51              	.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
  52              	
  53              	/* err */
  54              	.set err__0__DM__MASK, 0xE00
  55              	.set err__0__DM__SHIFT, 9
  56              	.set err__0__DR, CYREG_PRT3_DR
  57              	.set err__0__HSIOM, CYREG_HSIOM_PORT_SEL3
  58              	.set err__0__HSIOM_MASK, 0x0000F000
  59              	.set err__0__HSIOM_SHIFT, 12
  60              	.set err__0__INTCFG, CYREG_PRT3_INTCFG
  61              	.set err__0__INTSTAT, CYREG_PRT3_INTSTAT
  62              	.set err__0__MASK, 0x08
  63              	.set err__0__OUT_SEL, CYREG_UDB_PA3_CFG10
  64              	.set err__0__OUT_SEL_SHIFT, 6
  65              	.set err__0__OUT_SEL_VAL, -1
  66              	.set err__0__PA__CFG0, CYREG_UDB_PA3_CFG0
  67              	.set err__0__PA__CFG1, CYREG_UDB_PA3_CFG1
  68              	.set err__0__PA__CFG10, CYREG_UDB_PA3_CFG10
  69              	.set err__0__PA__CFG11, CYREG_UDB_PA3_CFG11
  70              	.set err__0__PA__CFG12, CYREG_UDB_PA3_CFG12
  71              	.set err__0__PA__CFG13, CYREG_UDB_PA3_CFG13
  72              	.set err__0__PA__CFG14, CYREG_UDB_PA3_CFG14
  73              	.set err__0__PA__CFG2, CYREG_UDB_PA3_CFG2
  74              	.set err__0__PA__CFG3, CYREG_UDB_PA3_CFG3
  75              	.set err__0__PA__CFG4, CYREG_UDB_PA3_CFG4
  76              	.set err__0__PA__CFG5, CYREG_UDB_PA3_CFG5
  77              	.set err__0__PA__CFG6, CYREG_UDB_PA3_CFG6
  78              	.set err__0__PA__CFG7, CYREG_UDB_PA3_CFG7
  79              	.set err__0__PA__CFG8, CYREG_UDB_PA3_CFG8
  80              	.set err__0__PA__CFG9, CYREG_UDB_PA3_CFG9
  81              	.set err__0__PC, CYREG_PRT3_PC
  82              	.set err__0__PC2, CYREG_PRT3_PC2
  83              	.set err__0__PORT, 3
  84              	.set err__0__PS, CYREG_PRT3_PS
  85              	.set err__0__SHIFT, 3
  86              	.set err__DR, CYREG_PRT3_DR
  87              	.set err__INTCFG, CYREG_PRT3_INTCFG
  88              	.set err__INTSTAT, CYREG_PRT3_INTSTAT
  89              	.set err__MASK, 0x08
  90              	.set err__PA__CFG0, CYREG_UDB_PA3_CFG0
  91              	.set err__PA__CFG1, CYREG_UDB_PA3_CFG1
  92              	.set err__PA__CFG10, CYREG_UDB_PA3_CFG10
  93              	.set err__PA__CFG11, CYREG_UDB_PA3_CFG11
  94              	.set err__PA__CFG12, CYREG_UDB_PA3_CFG12
  95              	.set err__PA__CFG13, CYREG_UDB_PA3_CFG13
  96              	.set err__PA__CFG14, CYREG_UDB_PA3_CFG14
  97              	.set err__PA__CFG2, CYREG_UDB_PA3_CFG2
  98              	.set err__PA__CFG3, CYREG_UDB_PA3_CFG3
  99              	.set err__PA__CFG4, CYREG_UDB_PA3_CFG4
 100              	.set err__PA__CFG5, CYREG_UDB_PA3_CFG5
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 117


 101              	.set err__PA__CFG6, CYREG_UDB_PA3_CFG6
 102              	.set err__PA__CFG7, CYREG_UDB_PA3_CFG7
 103              	.set err__PA__CFG8, CYREG_UDB_PA3_CFG8
 104              	.set err__PA__CFG9, CYREG_UDB_PA3_CFG9
 105              	.set err__PC, CYREG_PRT3_PC
 106              	.set err__PC2, CYREG_PRT3_PC2
 107              	.set err__PORT, 3
 108              	.set err__PS, CYREG_PRT3_PS
 109              	.set err__SHIFT, 3
 110              	
 111              	/* vin */
 112              	.set vin__0__DM__MASK, 0x1C0
 113              	.set vin__0__DM__SHIFT, 6
 114              	.set vin__0__DR, CYREG_PRT3_DR
 115              	.set vin__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 116              	.set vin__0__HSIOM_MASK, 0x00000F00
 117              	.set vin__0__HSIOM_SHIFT, 8
 118              	.set vin__0__INTCFG, CYREG_PRT3_INTCFG
 119              	.set vin__0__INTSTAT, CYREG_PRT3_INTSTAT
 120              	.set vin__0__MASK, 0x04
 121              	.set vin__0__OUT_SEL, CYREG_UDB_PA3_CFG10
 122              	.set vin__0__OUT_SEL_SHIFT, 4
 123              	.set vin__0__OUT_SEL_VAL, -1
 124              	.set vin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 125              	.set vin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 126              	.set vin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 127              	.set vin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 128              	.set vin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 129              	.set vin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 130              	.set vin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 131              	.set vin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 132              	.set vin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 133              	.set vin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 134              	.set vin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 135              	.set vin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 136              	.set vin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 137              	.set vin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 138              	.set vin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 139              	.set vin__0__PC, CYREG_PRT3_PC
 140              	.set vin__0__PC2, CYREG_PRT3_PC2
 141              	.set vin__0__PORT, 3
 142              	.set vin__0__PS, CYREG_PRT3_PS
 143              	.set vin__0__SHIFT, 2
 144              	.set vin__DR, CYREG_PRT3_DR
 145              	.set vin__INTCFG, CYREG_PRT3_INTCFG
 146              	.set vin__INTSTAT, CYREG_PRT3_INTSTAT
 147              	.set vin__MASK, 0x04
 148              	.set vin__PA__CFG0, CYREG_UDB_PA3_CFG0
 149              	.set vin__PA__CFG1, CYREG_UDB_PA3_CFG1
 150              	.set vin__PA__CFG10, CYREG_UDB_PA3_CFG10
 151              	.set vin__PA__CFG11, CYREG_UDB_PA3_CFG11
 152              	.set vin__PA__CFG12, CYREG_UDB_PA3_CFG12
 153              	.set vin__PA__CFG13, CYREG_UDB_PA3_CFG13
 154              	.set vin__PA__CFG14, CYREG_UDB_PA3_CFG14
 155              	.set vin__PA__CFG2, CYREG_UDB_PA3_CFG2
 156              	.set vin__PA__CFG3, CYREG_UDB_PA3_CFG3
 157              	.set vin__PA__CFG4, CYREG_UDB_PA3_CFG4
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 118


 158              	.set vin__PA__CFG5, CYREG_UDB_PA3_CFG5
 159              	.set vin__PA__CFG6, CYREG_UDB_PA3_CFG6
 160              	.set vin__PA__CFG7, CYREG_UDB_PA3_CFG7
 161              	.set vin__PA__CFG8, CYREG_UDB_PA3_CFG8
 162              	.set vin__PA__CFG9, CYREG_UDB_PA3_CFG9
 163              	.set vin__PC, CYREG_PRT3_PC
 164              	.set vin__PC2, CYREG_PRT3_PC2
 165              	.set vin__PORT, 3
 166              	.set vin__PS, CYREG_PRT3_PS
 167              	.set vin__SHIFT, 2
 168              	
 169              	/* UART */
 170              	.set UART_rx__0__DM__MASK, 0x07
 171              	.set UART_rx__0__DM__SHIFT, 0
 172              	.set UART_rx__0__DR, CYREG_PRT3_DR
 173              	.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 174              	.set UART_rx__0__HSIOM_GPIO, 0
 175              	.set UART_rx__0__HSIOM_I2C, 14
 176              	.set UART_rx__0__HSIOM_I2C_SCL, 14
 177              	.set UART_rx__0__HSIOM_MASK, 0x0000000F
 178              	.set UART_rx__0__HSIOM_SHIFT, 0
 179              	.set UART_rx__0__HSIOM_SPI, 15
 180              	.set UART_rx__0__HSIOM_SPI_MOSI, 15
 181              	.set UART_rx__0__HSIOM_UART, 9
 182              	.set UART_rx__0__HSIOM_UART_RX, 9
 183              	.set UART_rx__0__INTCFG, CYREG_PRT3_INTCFG
 184              	.set UART_rx__0__INTSTAT, CYREG_PRT3_INTSTAT
 185              	.set UART_rx__0__MASK, 0x01
 186              	.set UART_rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 187              	.set UART_rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 188              	.set UART_rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 189              	.set UART_rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 190              	.set UART_rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 191              	.set UART_rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 192              	.set UART_rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 193              	.set UART_rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 194              	.set UART_rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 195              	.set UART_rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 196              	.set UART_rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 197              	.set UART_rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 198              	.set UART_rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 199              	.set UART_rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 200              	.set UART_rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 201              	.set UART_rx__0__PC, CYREG_PRT3_PC
 202              	.set UART_rx__0__PC2, CYREG_PRT3_PC2
 203              	.set UART_rx__0__PORT, 3
 204              	.set UART_rx__0__PS, CYREG_PRT3_PS
 205              	.set UART_rx__0__SHIFT, 0
 206              	.set UART_rx__DR, CYREG_PRT3_DR
 207              	.set UART_rx__INTCFG, CYREG_PRT3_INTCFG
 208              	.set UART_rx__INTSTAT, CYREG_PRT3_INTSTAT
 209              	.set UART_rx__MASK, 0x01
 210              	.set UART_rx__PA__CFG0, CYREG_UDB_PA3_CFG0
 211              	.set UART_rx__PA__CFG1, CYREG_UDB_PA3_CFG1
 212              	.set UART_rx__PA__CFG10, CYREG_UDB_PA3_CFG10
 213              	.set UART_rx__PA__CFG11, CYREG_UDB_PA3_CFG11
 214              	.set UART_rx__PA__CFG12, CYREG_UDB_PA3_CFG12
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 119


 215              	.set UART_rx__PA__CFG13, CYREG_UDB_PA3_CFG13
 216              	.set UART_rx__PA__CFG14, CYREG_UDB_PA3_CFG14
 217              	.set UART_rx__PA__CFG2, CYREG_UDB_PA3_CFG2
 218              	.set UART_rx__PA__CFG3, CYREG_UDB_PA3_CFG3
 219              	.set UART_rx__PA__CFG4, CYREG_UDB_PA3_CFG4
 220              	.set UART_rx__PA__CFG5, CYREG_UDB_PA3_CFG5
 221              	.set UART_rx__PA__CFG6, CYREG_UDB_PA3_CFG6
 222              	.set UART_rx__PA__CFG7, CYREG_UDB_PA3_CFG7
 223              	.set UART_rx__PA__CFG8, CYREG_UDB_PA3_CFG8
 224              	.set UART_rx__PA__CFG9, CYREG_UDB_PA3_CFG9
 225              	.set UART_rx__PC, CYREG_PRT3_PC
 226              	.set UART_rx__PC2, CYREG_PRT3_PC2
 227              	.set UART_rx__PORT, 3
 228              	.set UART_rx__PS, CYREG_PRT3_PS
 229              	.set UART_rx__SHIFT, 0
 230              	.set UART_SCB__BIST_CONTROL, CYREG_SCB1_BIST_CONTROL
 231              	.set UART_SCB__BIST_DATA, CYREG_SCB1_BIST_DATA
 232              	.set UART_SCB__CTRL, CYREG_SCB1_CTRL
 233              	.set UART_SCB__EZ_DATA00, CYREG_SCB1_EZ_DATA00
 234              	.set UART_SCB__EZ_DATA01, CYREG_SCB1_EZ_DATA01
 235              	.set UART_SCB__EZ_DATA02, CYREG_SCB1_EZ_DATA02
 236              	.set UART_SCB__EZ_DATA03, CYREG_SCB1_EZ_DATA03
 237              	.set UART_SCB__EZ_DATA04, CYREG_SCB1_EZ_DATA04
 238              	.set UART_SCB__EZ_DATA05, CYREG_SCB1_EZ_DATA05
 239              	.set UART_SCB__EZ_DATA06, CYREG_SCB1_EZ_DATA06
 240              	.set UART_SCB__EZ_DATA07, CYREG_SCB1_EZ_DATA07
 241              	.set UART_SCB__EZ_DATA08, CYREG_SCB1_EZ_DATA08
 242              	.set UART_SCB__EZ_DATA09, CYREG_SCB1_EZ_DATA09
 243              	.set UART_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
 244              	.set UART_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
 245              	.set UART_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
 246              	.set UART_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
 247              	.set UART_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
 248              	.set UART_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
 249              	.set UART_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
 250              	.set UART_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
 251              	.set UART_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
 252              	.set UART_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
 253              	.set UART_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
 254              	.set UART_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
 255              	.set UART_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
 256              	.set UART_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
 257              	.set UART_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
 258              	.set UART_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
 259              	.set UART_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
 260              	.set UART_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
 261              	.set UART_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
 262              	.set UART_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
 263              	.set UART_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
 264              	.set UART_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
 265              	.set UART_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
 266              	.set UART_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
 267              	.set UART_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
 268              	.set UART_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
 269              	.set UART_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
 270              	.set UART_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
 271              	.set UART_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 120


 272              	.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
 273              	.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
 274              	.set UART_SCB__INTR_M, CYREG_SCB1_INTR_M
 275              	.set UART_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
 276              	.set UART_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
 277              	.set UART_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
 278              	.set UART_SCB__INTR_RX, CYREG_SCB1_INTR_RX
 279              	.set UART_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
 280              	.set UART_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
 281              	.set UART_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
 282              	.set UART_SCB__INTR_S, CYREG_SCB1_INTR_S
 283              	.set UART_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
 284              	.set UART_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
 285              	.set UART_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
 286              	.set UART_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
 287              	.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
 288              	.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
 289              	.set UART_SCB__INTR_TX, CYREG_SCB1_INTR_TX
 290              	.set UART_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
 291              	.set UART_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
 292              	.set UART_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
 293              	.set UART_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
 294              	.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
 295              	.set UART_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
 296              	.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
 297              	.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
 298              	.set UART_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
 299              	.set UART_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
 300              	.set UART_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
 301              	.set UART_SCB__SS0_POSISTION, 0
 302              	.set UART_SCB__SS1_POSISTION, 1
 303              	.set UART_SCB__SS2_POSISTION, 2
 304              	.set UART_SCB__SS3_POSISTION, 3
 305              	.set UART_SCB__STATUS, CYREG_SCB1_STATUS
 306              	.set UART_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
 307              	.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
 308              	.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
 309              	.set UART_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
 310              	.set UART_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
 311              	.set UART_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
 312              	.set UART_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
 313              	.set UART_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
 314              	.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 315              	.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 316              	.set UART_SCB_IRQ__INTC_MASK, 0x800
 317              	.set UART_SCB_IRQ__INTC_NUMBER, 11
 318              	.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
 319              	.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
 320              	.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
 321              	.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 322              	.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 323              	.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
 324              	.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
 325              	.set UART_SCBCLK__ENABLE_MASK, 0x80000000
 326              	.set UART_SCBCLK__MASK, 0x80000000
 327              	.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00
 328              	.set UART_tx__0__DM__MASK, 0x38
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 121


 329              	.set UART_tx__0__DM__SHIFT, 3
 330              	.set UART_tx__0__DR, CYREG_PRT3_DR
 331              	.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 332              	.set UART_tx__0__HSIOM_GPIO, 0
 333              	.set UART_tx__0__HSIOM_I2C, 14
 334              	.set UART_tx__0__HSIOM_I2C_SDA, 14
 335              	.set UART_tx__0__HSIOM_MASK, 0x000000F0
 336              	.set UART_tx__0__HSIOM_SHIFT, 4
 337              	.set UART_tx__0__HSIOM_SPI, 15
 338              	.set UART_tx__0__HSIOM_SPI_MISO, 15
 339              	.set UART_tx__0__HSIOM_UART, 9
 340              	.set UART_tx__0__HSIOM_UART_TX, 9
 341              	.set UART_tx__0__INTCFG, CYREG_PRT3_INTCFG
 342              	.set UART_tx__0__INTSTAT, CYREG_PRT3_INTSTAT
 343              	.set UART_tx__0__MASK, 0x02
 344              	.set UART_tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
 345              	.set UART_tx__0__OUT_SEL_SHIFT, 2
 346              	.set UART_tx__0__OUT_SEL_VAL, -1
 347              	.set UART_tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 348              	.set UART_tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 349              	.set UART_tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 350              	.set UART_tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 351              	.set UART_tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 352              	.set UART_tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 353              	.set UART_tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 354              	.set UART_tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 355              	.set UART_tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 356              	.set UART_tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 357              	.set UART_tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 358              	.set UART_tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 359              	.set UART_tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 360              	.set UART_tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 361              	.set UART_tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 362              	.set UART_tx__0__PC, CYREG_PRT3_PC
 363              	.set UART_tx__0__PC2, CYREG_PRT3_PC2
 364              	.set UART_tx__0__PORT, 3
 365              	.set UART_tx__0__PS, CYREG_PRT3_PS
 366              	.set UART_tx__0__SHIFT, 1
 367              	.set UART_tx__DR, CYREG_PRT3_DR
 368              	.set UART_tx__INTCFG, CYREG_PRT3_INTCFG
 369              	.set UART_tx__INTSTAT, CYREG_PRT3_INTSTAT
 370              	.set UART_tx__MASK, 0x02
 371              	.set UART_tx__PA__CFG0, CYREG_UDB_PA3_CFG0
 372              	.set UART_tx__PA__CFG1, CYREG_UDB_PA3_CFG1
 373              	.set UART_tx__PA__CFG10, CYREG_UDB_PA3_CFG10
 374              	.set UART_tx__PA__CFG11, CYREG_UDB_PA3_CFG11
 375              	.set UART_tx__PA__CFG12, CYREG_UDB_PA3_CFG12
 376              	.set UART_tx__PA__CFG13, CYREG_UDB_PA3_CFG13
 377              	.set UART_tx__PA__CFG14, CYREG_UDB_PA3_CFG14
 378              	.set UART_tx__PA__CFG2, CYREG_UDB_PA3_CFG2
 379              	.set UART_tx__PA__CFG3, CYREG_UDB_PA3_CFG3
 380              	.set UART_tx__PA__CFG4, CYREG_UDB_PA3_CFG4
 381              	.set UART_tx__PA__CFG5, CYREG_UDB_PA3_CFG5
 382              	.set UART_tx__PA__CFG6, CYREG_UDB_PA3_CFG6
 383              	.set UART_tx__PA__CFG7, CYREG_UDB_PA3_CFG7
 384              	.set UART_tx__PA__CFG8, CYREG_UDB_PA3_CFG8
 385              	.set UART_tx__PA__CFG9, CYREG_UDB_PA3_CFG9
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 122


 386              	.set UART_tx__PC, CYREG_PRT3_PC
 387              	.set UART_tx__PC2, CYREG_PRT3_PC2
 388              	.set UART_tx__PORT, 3
 389              	.set UART_tx__PS, CYREG_PRT3_PS
 390              	.set UART_tx__SHIFT, 1
 391              	
 392              	/* Clock_1 */
 393              	.set Clock_1__DIVIDER_MASK, 0x0000FFFF
 394              	.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_A00
 395              	.set Clock_1__ENABLE_MASK, 0x80000000
 396              	.set Clock_1__MASK, 0x80000000
 397              	.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_A00
 398              	
 399              	/* Miscellaneous */
 400              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 401              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 402              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 403              	.set CYDEV_BCLK__SYSCLK__HZ, 48000000
 404              	.set CYDEV_BCLK__SYSCLK__KHZ, 48000
 405              	.set CYDEV_BCLK__SYSCLK__MHZ, 48
 406              	.set CYDEV_BOOTLOADER_APPLICATIONS, 1
 407              	.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
 408              	.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
 409              	.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
 410              	.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
 411              	.set CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY, 1
 412              	.set CyBtldr_LAUNCHER_ONLY, CYDEV_BOOTLOADER_IO_COMP_LAUNCHER_ONLY
 413              	.set CYDEV_BOOTLOADER_IO_COMP_UART, 2
 414              	.set CyBtldr_UART, CYDEV_BOOTLOADER_IO_COMP_UART
 415              	.set CYDEV_BOOTLOADER_IO_COMP, CYDEV_BOOTLOADER_IO_COMP_UART
 416              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 417              	.set CYDEV_CHIP_DIE_PSOC4A, 18
 418              	.set CYDEV_CHIP_DIE_PSOC5LP, 2
 419              	.set CYDEV_CHIP_DIE_PSOC5TM, 3
 420              	.set CYDEV_CHIP_DIE_TMA4, 4
 421              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 422              	.set CYDEV_CHIP_FAMILY_FM0P, 5
 423              	.set CYDEV_CHIP_FAMILY_FM3, 6
 424              	.set CYDEV_CHIP_FAMILY_FM4, 7
 425              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
 426              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 427              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 428              	.set CYDEV_CHIP_FAMILY_PSOC6, 4
 429              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 430              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 431              	.set CYDEV_CHIP_JTAG_ID, 0x04A61193
 432              	.set CYDEV_CHIP_MEMBER_3A, 1
 433              	.set CYDEV_CHIP_MEMBER_4A, 18
 434              	.set CYDEV_CHIP_MEMBER_4D, 13
 435              	.set CYDEV_CHIP_MEMBER_4E, 6
 436              	.set CYDEV_CHIP_MEMBER_4F, 19
 437              	.set CYDEV_CHIP_MEMBER_4G, 4
 438              	.set CYDEV_CHIP_MEMBER_4H, 17
 439              	.set CYDEV_CHIP_MEMBER_4I, 23
 440              	.set CYDEV_CHIP_MEMBER_4J, 14
 441              	.set CYDEV_CHIP_MEMBER_4K, 15
 442              	.set CYDEV_CHIP_MEMBER_4L, 22
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 123


 443              	.set CYDEV_CHIP_MEMBER_4M, 21
 444              	.set CYDEV_CHIP_MEMBER_4N, 10
 445              	.set CYDEV_CHIP_MEMBER_4O, 7
 446              	.set CYDEV_CHIP_MEMBER_4P, 20
 447              	.set CYDEV_CHIP_MEMBER_4Q, 12
 448              	.set CYDEV_CHIP_MEMBER_4R, 8
 449              	.set CYDEV_CHIP_MEMBER_4S, 11
 450              	.set CYDEV_CHIP_MEMBER_4T, 9
 451              	.set CYDEV_CHIP_MEMBER_4U, 5
 452              	.set CYDEV_CHIP_MEMBER_4V, 16
 453              	.set CYDEV_CHIP_MEMBER_5A, 3
 454              	.set CYDEV_CHIP_MEMBER_5B, 2
 455              	.set CYDEV_CHIP_MEMBER_6A, 24
 456              	.set CYDEV_CHIP_MEMBER_FM3, 28
 457              	.set CYDEV_CHIP_MEMBER_FM4, 29
 458              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
 459              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
 460              	.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
 461              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 462              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
 463              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 464              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 465              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 466              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 467              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 468              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 469              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 470              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 471              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 472              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 473              	.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
 474              	.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
 475              	.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
 476              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 477              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 478              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 479              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 480              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 481              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 482              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 483              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 484              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 485              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 486              	.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
 487              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 488              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 489              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 490              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 491              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 492              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 493              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 494              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 495              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
 496              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 497              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 498              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 499              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 124


 500              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 501              	.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
 502              	.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
 503              	.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
 504              	.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
 505              	.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
 506              	.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
 507              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 508              	.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
 509              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 510              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 511              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 512              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 513              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 514              	.set CYDEV_CHIP_REVISION_6A_ES, 17
 515              	.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
 516              	.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
 517              	.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
 518              	.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
 519              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
 520              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
 521              	.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
 522              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
 523              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 524              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 525              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 526              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 527              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 528              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 529              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 530              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 531              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 532              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 533              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 534              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 535              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 536              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 537              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 538              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 539              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
 540              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 541              	.set CYDEV_DEBUGGING_ENABLE, 0
 542              	.set CYDEV_DFT_SELECT_CLK0, 1
 543              	.set CYDEV_DFT_SELECT_CLK1, 2
 544              	.set CYDEV_HEAP_SIZE, 0x80
 545              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 546              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 547              	.set CYDEV_IS_EXPORTING_CODE, 0
 548              	.set CYDEV_IS_IMPORTING_CODE, 0
 549              	.set CYDEV_PROJ_TYPE, 1
 550              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 551              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 552              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 553              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 554              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 555              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 556              	.set CYDEV_STACK_SIZE, 0x0400
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 125


 557              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 558              	.set CYDEV_VARIABLE_VDDA, 1
 559              	.set CYDEV_VDD_MV, 3300
 560              	.set CYDEV_WDT_GENERATE_ISR, 1
 561              	.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
 562              	.set CYIPBLOCK_m0s8cpuss_VERSION, 0
 563              	.set CYIPBLOCK_m0s8csd_VERSION, 0
 564              	.set CYIPBLOCK_m0s8gpio2_VERSION, 0
 565              	.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
 566              	.set CYIPBLOCK_m0s8lcd_VERSION, 0
 567              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
 568              	.set CYIPBLOCK_m0s8pclk_VERSION, 0
 569              	.set CYIPBLOCK_m0s8sar_VERSION, 0
 570              	.set CYIPBLOCK_m0s8scb_VERSION, 0
 571              	.set CYIPBLOCK_m0s8srssv2_VERSION, 1
 572              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
 573              	.set CYIPBLOCK_m0s8udbif_VERSION, 0
 574              	.set CYIPBLOCK_S8_GPIO_VERSION, 2
 575              	.set CYDEV_BOOTLOADER_ENABLE, 1
 576              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	****************************************************************************//**
  24              	*
  25              	*  Delays for the specified number of cycles.
  26              	*
  27              	*  \param uint32 cycles: number of cycles to delay.
  28              	*
  29              	* \return
  30              	*  None
  31              	*
  32              	*******************************************************************************/
  33              	/* void CyDelayCycles(uint32 cycles) */
  34              	.align 3                    /* Align to 8 byte boundary (2^n) */
  35              	.global CyDelayCycles
  36              	.func CyDelayCycles, CyDelayCycles
  37              	.type CyDelayCycles, %function
  38              	.thumb_func
  39              	CyDelayCycles:              /* cycles bytes */
  40 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  41 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  42 0004 04D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  43              	.IFDEF CYIPBLOCK_m0s8cpuss_VERSION
  44 0006 C046     	    NOP                     /*    1    2    Loop alignment padding */
  45              	.ELSE
  46              	    .IFDEF CYIPBLOCK_s8srsslt_VERSION
  47              	        .IFDEF CYIPBLOCK_m0s8cpussv2_VERSION
  48              	            NOP             /*    1    2    Loop alignment padding */
  49              	        .ENDIF
  50              	    .ENDIF
  51              	    /* Leave loop unaligned */
  52              	.ENDIF
  53              	CyDelayCycles_loop:
  54              	/* For CM0+ branch instruction takes 2 CPU cycles, for CM0 it takes 3 cycles */
  55              	.IFDEF CYDEV_CM0P_BASE
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 126


  56              	    ADDS r0, r0, #1         /*    1    2    Increment counter */
  57              	    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
  58              	    BNE CyDelayCycles_loop  /*    2    2    2 CPU cycles (if branche is taken)*/
  59              	    NOP                     /*    1    2    Loop alignment padding */	
  60              	.ELSE
  61 0008 0138     	    SUBS r0, r0, #1         /*    1    2    Decrement counter */
  62 000a FDD1     	    BNE CyDelayCycles_loop  /*    3    2    3 CPU cycles (if branche is taken)*/
  63 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  64 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  65              	.ENDIF
  66              	CyDelayCycles_done:
  67 0010 C046     	    NOP                     /*    1    2    Loop alignment padding */
  68 0012 7047     	    BX lr                   /*    3    2 */
  69              	.endfunc
  70              	
  71              	
  72              	/*******************************************************************************
  73              	* Function Name: CyEnterCriticalSection
  74              	****************************************************************************//**
  75              	*
  76              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  77              	*  whether interrupts were previously enabled (the actual value depends on
  78              	*  whether the device is PSoC 3 or PSoC 5).
  79              	*
  80              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  81              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  82              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  83              	*  corrupting processor state, it must be the policy that all interrupt routines
  84              	*  restore the interrupt enable bits as they were found on entry.
  85              	*
  86              	* \return
  87              	*  uint8
  88              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  89              	*   were previously disabled.
  90              	*
  91              	*******************************************************************************/
  92              	/* uint8 CyEnterCriticalSection(void) */
  93              	.global CyEnterCriticalSection
  94              	.func CyEnterCriticalSection, CyEnterCriticalSection
  95              	.type CyEnterCriticalSection, %function
  96              	.thumb_func
  97              	CyEnterCriticalSection:
  98 0014 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  99 0018 72B6     	    CPSID I                 /* Disable interrupts */
 100 001a 7047     	    BX lr
 101              	.endfunc
 102              	
 103              	
 104              	/*******************************************************************************
 105              	* Function Name: CyExitCriticalSection
 106              	****************************************************************************//**
 107              	*
 108              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 109              	*  CyEnterCriticalSection was called. The argument should be the value returned
 110              	*  from CyEnterCriticalSection.
 111              	*
 112              	*  \param uint8 savedIntrStatus:
ARM GAS  Generated_Source\PSoC4\CyBootAsmGnu.s 			page 127


 113              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 114              	*
 115              	* \return
 116              	*  None
 117              	*
 118              	*******************************************************************************/
 119              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 120              	.global CyExitCriticalSection
 121              	.func CyExitCriticalSection, CyExitCriticalSection
 122              	.type CyExitCriticalSection, %function
 123              	.thumb_func
 124              	CyExitCriticalSection:
 125 001c 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 126 0020 7047     	    BX lr
 127              	.endfunc
 128              	
 129 0022 C046     	.end
