
===========================================================================
report_checks -unconstrained
============================================================================

======================= Slowest Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ss

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.36    0.26    5.26 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.36    0.00    5.26 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  1.04    1.03    6.29 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.13                           BLOCK[0].RAM128.A_buf[5] (net)
                  1.04    0.02    6.31 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.36    0.76    7.08 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.36    0.00    7.08 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/S0 (sky130_fd_sc_hd__mux4_1)
                  1.03    2.31    9.39 v BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux4_1)
     2    0.10                           BLOCK[0].RAM128.Do[9] (net)
                  1.03    0.01    9.40 v DoMUX.M[1].MUX[1]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.47    1.51   10.91 v DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[9] (net)
                  0.47    0.01   10.92 v Do[9] (out)
                                 10.92   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                -10.92   data arrival time
-----------------------------------------------------------------------------
                                  9.08   slack (MET)



======================= Typical Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[9] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.23    0.16    5.16 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.23    0.00    5.16 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.67    0.61    5.77 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.13                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.67    0.02    5.79 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.24    0.39    6.18 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[1]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[1] (net)
                  0.24    0.00    6.18 ^ BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.52    1.08    7.27 v BLOCK[0].RAM128.DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux4_1)
     2    0.10                           BLOCK[0].RAM128.Do[9] (net)
                  0.52    0.01    7.27 v DoMUX.M[1].MUX[1]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.25    0.71    7.98 v DoMUX.M[1].MUX[1]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[9] (net)
                  0.25    0.01    7.99 v Do[9] (out)
                                  7.99   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 12.01   slack (MET)



======================= Fastest Corner ===================================

Startpoint: A[5] (input port clocked by CLK)
Endpoint: Do[30] (output port clocked by CLK)
Path Group: CLK
Path Type: max
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 ^ input external delay
                  0.17    0.12    5.12 ^ A[5] (in)
     4    0.05                           A[5] (net)
                  0.17    0.00    5.12 ^ BLOCK[0].RAM128.ABUF[5]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.51    0.43    5.55 ^ BLOCK[0].RAM128.ABUF[5]/X (sky130_fd_sc_hd__clkbuf_2)
    16    0.13                           BLOCK[0].RAM128.A_buf[5] (net)
                  0.51    0.02    5.57 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/A (sky130_fd_sc_hd__clkbuf_2)
                  0.18    0.22    5.79 ^ BLOCK[0].RAM128.DoMUX.SEL0BUF[3]/X (sky130_fd_sc_hd__clkbuf_2)
     8    0.04                           BLOCK[0].RAM128.DoMUX.SEL0[3] (net)
                  0.18    0.00    5.79 ^ BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/S0 (sky130_fd_sc_hd__mux4_1)
                  0.30    0.58    6.37 v BLOCK[0].RAM128.DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux4_1)
     2    0.08                           BLOCK[0].RAM128.Do[30] (net)
                  0.31    0.01    6.37 v DoMUX.M[3].MUX[6]/A0 (sky130_fd_sc_hd__mux2_1)
                  0.28    0.49    6.86 v DoMUX.M[3].MUX[6]/X (sky130_fd_sc_hd__mux2_1)
     1    0.03                           Do[30] (net)
                  0.28    0.01    6.87 v Do[30] (out)
                                  6.87   data arrival time

                         25.00   25.00   clock CLK (rise edge)
                          0.00   25.00   clock network delay (propagated)
                          0.00   25.00   clock reconvergence pessimism
                         -5.00   20.00   output external delay
                                 20.00   data required time
-----------------------------------------------------------------------------
                                 20.00   data required time
                                 -6.87   data arrival time
-----------------------------------------------------------------------------
                                 13.13   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.

======================= Fastest Corner ===================================

No paths found.
