module: 6.0_POST_SYNTHESIS_LEC_CHECK
stage: Initial
generated_at: 2025-12-23T18:43:03
check_items: 
  IMP-6-0-0-00: 
    executed: true
    status: pass
    description: Confirm conformal constraints have been peer reviewed and approved?
    warnings: 
      - index: 1
        detail: 'Command: add_pin_constraints 0 {cmnda_scanmode} -golden'
        source_line: 32
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Need to be peer reviewed
      - index: 2
        detail: 'Command: add_pin_constraints 0 {cmnda_scanen} -golden'
        source_line: 34
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Need to be peer reviewed
      - index: 3
        detail: 'Command: add_pin_constraints 0 {cmnda_scanen_cg} -golden'
        source_line: 36
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Need to be peer reviewed
  IMP-6-0-0-01: 
    executed: true
    status: pass
    description: Confirm conformal log file has been peer reviewed and all warnings have a waiver/explanation?
    warnings: 
      - index: 1
        detail: "Warning: 'test_so1' is not a primary output in module 'phy_cmn_phase_align_digtop' in Golden"
        source_line: 39
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
      - index: 2
        detail: 'Warning: No ignored pin is added in Golden'
        source_line: 40
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
      - index: 3
        detail: "Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:210)"
        source_line: 46
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
      - index: 4
        detail: 'Warning: (RTL9.21) Liberty cell with interface_timing attribute set to true was not an empty cell (occurrence:2)'
        source_line: 47
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
      - index: 5
        detail: 'Warning: (LIB_LINT_068) PG_PIN direction is changed to "input", which is compatible with the defined PG_TYPE. (occurrence:1)'
        source_line: 51
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
      - index: 6
        detail: 'Warning: (LIB_LINT_121) Data pin of cell has antenna_diode_related_power_pins attribute or antenna_diode_related_ground_pins attribute, but also has related_power_pin or related_ground_pin (occurrence:6)'
        source_line: 52
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\logs\map_to_final.log'
        reason: Review and confirm expected
  IMP-6-0-0-02: 
    executed: true
    status: fail
    description: Confirm all listed black boxes are intended?
    failures: 
      - index: 1
        detail: 'SYSTEM: (R) ANTENNA_DX_L_S6P25TR_C54L06'
        source_line: 1
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt'
        reason: Black box found
      - index: 2
        detail: 'SYSTEM: (G R) xcvr_ana'
        source_line: 2
        source_file: 'C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\post_lec\black_box.rpt'
        reason: Black box found
  IMP-6-0-0-03: 
    executed: true
    status: pass
    description: Confirm all user defined black boxes have port definitions declared?   (.lib or verilog stub file)
    infos: 
      - index: 1
        detail: No black boxes defined in requirements
        source_line: N/A
        source_file: N/A
        reason: N/A
  IMP-6-0-0-04: 
    executed: true
    status: pass
    description: Confirm no aborted compare points exist in log files or reports?
    infos: 
      - index: 1
        detail: No aborted points found
        source_line: N/A
        source_file: N/A
        reason: LEC completed successfully
  IMP-6-0-0-05: 
    executed: true
    status: pass
    description: Confirm no non-equivalent points exist?
    infos: 
      - index: 1
        detail: No non-equivalent points found
        source_line: N/A
        source_file: N/A
        reason: LEC passed - design is equivalent
  IMP-6-0-0-06: 
    executed: true
    status: pass
    description: Confirm all unmapped compare points have been peer reviewed and annotated with a waiver/explanation?
    infos: 
      - index: 1
        detail: No unmapped points found
        source_line: N/A
        source_file: N/A
        reason: All points mapped successfully
  IMP-6-0-0-07: 
    executed: true
    status: fail
    description: 'Confirm "set flatten model -library_pin_verification" in LEC flow.'
    failures: 
      - index: 1
        detail: "Missing 'set flatten model -library_pin_verification'"
        source_line: N/A
        source_file: N/A
        reason: "'set flatten model -library_pin_verification' isn't found in C:\\Users\\yuyin\\OneDrive - Cadence Design Systems Inc\\2025\\Checklist\\AAI\\CHECKLIST_V3\\CHECKLIST\\IP_project_folder\\logs\\map_to_final.log"
