// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include "iree/hal/drivers/amdgpu/host_queue_memory.h"

#include <string.h>

#include "iree/hal/drivers/amdgpu/host_queue_profile.h"
#include "iree/hal/drivers/amdgpu/logical_device.h"
#include "iree/hal/drivers/amdgpu/transient_buffer.h"

static void iree_hal_amdgpu_host_queue_populate_memory_event_pool_stats(
    iree_hal_pool_t* pool, iree_hal_profile_memory_event_t* event) {
  if (!pool) return;
  iree_hal_pool_stats_t stats;
  iree_hal_pool_query_stats(pool, &stats);
  event->flags |= IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_POOL_STATS;
  event->pool_bytes_reserved = stats.bytes_reserved;
  event->pool_bytes_free = stats.bytes_free;
  event->pool_bytes_committed = stats.bytes_committed;
  event->pool_budget_limit = stats.budget_limit;
  event->pool_reservation_count = stats.reservation_count;
  event->pool_slab_count = stats.slab_count;
}

static uint64_t iree_hal_amdgpu_host_queue_memory_profile_allocation_id(
    iree_hal_buffer_t* buffer) {
  return iree_hal_amdgpu_transient_buffer_profile_allocation_id(buffer);
}

static uint64_t iree_hal_amdgpu_host_queue_memory_profile_session_id(
    iree_hal_buffer_t* buffer) {
  return iree_hal_amdgpu_transient_buffer_profile_session_id(buffer);
}

static void iree_hal_amdgpu_host_queue_record_memory_event(
    iree_hal_amdgpu_host_queue_t* queue,
    iree_hal_profile_memory_event_type_t type,
    iree_hal_profile_memory_event_flags_t flags, uint32_t result,
    iree_hal_pool_t* pool, iree_hal_buffer_params_t params,
    iree_hal_buffer_t* buffer, const iree_hal_pool_reservation_t* reservation,
    iree_device_size_t length, uint64_t submission_id,
    uint32_t frontier_entry_count) {
  if (!iree_hal_amdgpu_logical_device_should_record_profile_memory_events(
          queue->logical_device)) {
    return;
  }

  iree_hal_profile_memory_event_t event =
      iree_hal_profile_memory_event_default();
  event.type = type;
  event.flags = flags;
  event.result = result;
  event.allocation_id =
      iree_hal_amdgpu_host_queue_memory_profile_allocation_id(buffer);
  event.pool_id = (uint64_t)(uintptr_t)pool;
  event.submission_id = submission_id;
  event.physical_device_ordinal =
      iree_hal_amdgpu_host_queue_profile_device_ordinal(queue);
  event.queue_ordinal = iree_hal_amdgpu_host_queue_profile_queue_ordinal(queue);
  event.frontier_entry_count = frontier_entry_count;
  event.memory_type = params.type;
  event.buffer_usage = params.usage;
  event.length = length;
  event.alignment = params.min_alignment ? params.min_alignment : 1;
  if (reservation) {
    event.flags |= IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_POOL_RESERVATION;
    event.backing_id = reservation->block_handle;
    event.offset = reservation->offset;
    if (type != IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_QUEUE_ALLOCA &&
        type != IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_QUEUE_DEALLOCA) {
      event.length = reservation->byte_length;
    }
  }
  iree_hal_amdgpu_host_queue_populate_memory_event_pool_stats(pool, &event);
  iree_hal_amdgpu_logical_device_record_profile_memory_event_for_session(
      queue->logical_device,
      iree_hal_amdgpu_host_queue_memory_profile_session_id(buffer), &event);
}

static uint32_t iree_hal_amdgpu_host_size_saturate_u32(iree_host_size_t value) {
  return value > UINT32_MAX ? UINT32_MAX : (uint32_t)value;
}

static iree_device_size_t iree_hal_amdgpu_alloca_transaction_total_length(
    const iree_hal_amdgpu_alloca_transaction_t* transaction) {
  iree_device_size_t total_length = 0;
  for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
    const iree_device_size_t length = transaction->requests[i].allocation_size;
    if (length > UINT64_MAX - total_length) return UINT64_MAX;
    total_length += length;
  }
  return total_length;
}

static iree_device_size_t iree_hal_amdgpu_dealloca_transaction_total_length(
    const iree_hal_amdgpu_dealloca_transaction_t* transaction) {
  iree_device_size_t total_length = 0;
  for (iree_host_size_t i = 0; i < transaction->buffer_count; ++i) {
    const iree_device_size_t length =
        iree_hal_buffer_byte_length(transaction->buffers[i]);
    if (length > UINT64_MAX - total_length) return UINT64_MAX;
    total_length += length;
  }
  return total_length;
}

static iree_hal_amdgpu_host_queue_profile_event_info_t
iree_hal_amdgpu_host_queue_alloca_profile_event_info(
    const iree_hal_amdgpu_alloca_transaction_t* transaction) {
  return (iree_hal_amdgpu_host_queue_profile_event_info_t){
      .type = IREE_HAL_PROFILE_QUEUE_EVENT_TYPE_ALLOCA,
      .allocation_id =
          transaction->request_count == 1
              ? iree_hal_amdgpu_host_queue_memory_profile_allocation_id(
                    transaction->buffers[0])
              : 0,
      .payload_length =
          iree_hal_amdgpu_alloca_transaction_total_length(transaction),
      .operation_count =
          iree_hal_amdgpu_host_size_saturate_u32(transaction->request_count),
  };
}

static iree_hal_amdgpu_host_queue_profile_event_info_t
iree_hal_amdgpu_host_queue_dealloca_profile_event_info(
    const iree_hal_amdgpu_dealloca_transaction_t* transaction) {
  return (iree_hal_amdgpu_host_queue_profile_event_info_t){
      .type = IREE_HAL_PROFILE_QUEUE_EVENT_TYPE_DEALLOCA,
      .allocation_id =
          transaction->buffer_count == 1
              ? iree_hal_amdgpu_host_queue_memory_profile_allocation_id(
                    transaction->buffers[0])
              : 0,
      .payload_length =
          iree_hal_amdgpu_dealloca_transaction_total_length(transaction),
      .operation_count =
          iree_hal_amdgpu_host_size_saturate_u32(transaction->buffer_count),
  };
}

static void iree_hal_amdgpu_host_queue_commit_transient_buffers(
    iree_hal_amdgpu_reclaim_entry_t* entry, void* user_data,
    const iree_status_t status) {
  (void)user_data;
  if (!iree_status_is_ok(status)) return;
  for (uint16_t i = entry->signal_semaphore_count; i < entry->count; ++i) {
    iree_hal_amdgpu_transient_buffer_commit(
        (iree_hal_buffer_t*)entry->resources[i]);
  }
}

static void iree_hal_amdgpu_host_queue_decommit_transient_buffers(
    iree_hal_amdgpu_reclaim_entry_t* entry, void* user_data,
    const iree_status_t status) {
  (void)user_data;
  if (!iree_status_is_ok(status)) return;
  for (uint16_t i = entry->signal_semaphore_count; i < entry->count; ++i) {
    iree_hal_amdgpu_transient_buffer_decommit(
        (iree_hal_buffer_t*)entry->resources[i]);
  }
}

static void iree_hal_amdgpu_host_queue_apply_pool_optimal_memory_type(
    const iree_hal_pool_capabilities_t* capabilities,
    iree_hal_buffer_params_t* params) {
  if (iree_any_bit_set(params->type, IREE_HAL_MEMORY_TYPE_OPTIMAL)) {
    params->type &= ~IREE_HAL_MEMORY_TYPE_OPTIMAL;
    params->type |= capabilities->memory_type;
  }
}

static bool iree_hal_amdgpu_pool_supports_queue_families(
    iree_hal_queue_family_affinity_t supported_affinity,
    iree_hal_queue_family_affinity_t requested_affinity) {
  if (iree_hal_queue_family_affinity_is_any(supported_affinity)) return true;
  return !iree_hal_queue_family_affinity_is_any(requested_affinity) &&
         iree_all_bits_set(supported_affinity, requested_affinity);
}

static iree_status_t iree_hal_amdgpu_host_queue_validate_alloca_request(
    const iree_hal_pool_capabilities_t* capabilities, iree_host_size_t index,
    iree_hal_pool_reservation_request_t* request) {
  iree_hal_buffer_params_canonicalize(&request->params);
  iree_hal_amdgpu_host_queue_apply_pool_optimal_memory_type(capabilities,
                                                            &request->params);
  if (IREE_UNLIKELY(!iree_all_bits_set(capabilities->memory_type,
                                       request->params.type))) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "allocation request %" PRIhsz
                            " memory type is not supported by the source pool",
                            index);
  }
  if (IREE_UNLIKELY(!iree_all_bits_set(capabilities->supported_usage,
                                       request->params.usage))) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "allocation request %" PRIhsz
                            " usage is not supported by the source pool",
                            index);
  }
  if (IREE_UNLIKELY(!iree_hal_amdgpu_pool_supports_queue_families(
          capabilities->queue_family_affinity,
          request->params.queue_family_affinity))) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocation request %" PRIhsz
        " queue family affinity is not supported by the source pool",
        index);
  }
  if (IREE_UNLIKELY(capabilities->max_allocation_size != 0 &&
                    request->allocation_size >
                        capabilities->max_allocation_size)) {
    return iree_make_status(IREE_STATUS_RESOURCE_EXHAUSTED,
                            "allocation request %" PRIhsz " size %" PRIdsz
                            " exceeds source pool maximum %" PRIdsz,
                            index, request->allocation_size,
                            capabilities->max_allocation_size);
  }
  return iree_ok_status();
}

iree_status_t iree_hal_amdgpu_host_queue_prepare_alloca_buffers(
    iree_hal_amdgpu_host_queue_t* queue, iree_hal_pool_t* pool,
    iree_host_size_t request_count,
    const iree_hal_pool_reservation_request_t* requests,
    iree_hal_pool_reservation_request_t* out_canonical_requests,
    iree_hal_buffer_t** out_buffers) {
  iree_hal_pool_capabilities_t capabilities;
  iree_hal_pool_query_capabilities(pool, &capabilities);

  iree_status_t status = iree_ok_status();
  iree_host_size_t prepared_count = 0;
  while (prepared_count < request_count && iree_status_is_ok(status)) {
    out_canonical_requests[prepared_count] = requests[prepared_count];
    status = iree_hal_amdgpu_host_queue_validate_alloca_request(
        &capabilities, prepared_count, &out_canonical_requests[prepared_count]);
    if (!iree_status_is_ok(status)) break;

    const iree_hal_buffer_placement_t placement = {
        .device = queue->logical_device,
        .queue_family_affinity =
            out_canonical_requests[prepared_count].params.queue_family_affinity,
        .flags = IREE_HAL_BUFFER_PLACEMENT_FLAG_ASYNCHRONOUS,
    };
    status = iree_hal_amdgpu_transient_buffer_create(
        placement, out_canonical_requests[prepared_count].params,
        out_canonical_requests[prepared_count].allocation_size,
        out_canonical_requests[prepared_count].allocation_size, pool,
        queue->transient_buffer_pool, &out_buffers[prepared_count]);
    if (iree_status_is_ok(status)) {
      uint64_t session_id = 0;
      const uint64_t allocation_id =
          iree_hal_amdgpu_logical_device_allocate_profile_memory_allocation_id(
              queue->logical_device, &session_id);
      if (allocation_id != 0) {
        iree_hal_amdgpu_transient_buffer_set_profile_allocation(
            out_buffers[prepared_count], session_id, allocation_id);
      }
      ++prepared_count;
    }
  }
  if (!iree_status_is_ok(status)) {
    for (iree_host_size_t i = 0; i < prepared_count; ++i) {
      iree_hal_buffer_release(out_buffers[i]);
      out_buffers[i] = NULL;
    }
  }
  return status;
}

static bool iree_hal_amdgpu_alloca_transaction_has_growth_request(
    const iree_hal_amdgpu_alloca_transaction_t* transaction) {
  for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
    if (iree_all_bits_set(transaction->acquire_infos[i].flags,
                          IREE_HAL_POOL_ACQUIRE_FLAG_GROWTH_REQUIRED)) {
      return true;
    }
  }
  return false;
}

// Records one event per allocation while using the exact source pool supplied
// separately. Kept distinct from the generic helper above so profiling never
// has to recover policy objects from transient buffer state.
static void iree_hal_amdgpu_host_queue_record_alloca_pool_events(
    iree_hal_amdgpu_host_queue_t* queue, iree_hal_pool_t* pool,
    const iree_hal_amdgpu_alloca_transaction_t* transaction,
    iree_hal_profile_memory_event_type_t type,
    iree_hal_profile_memory_event_flags_t flags, uint64_t submission_id,
    bool has_reservations) {
  for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
    const iree_async_frontier_t* item_frontier =
        transaction->acquire_infos[i].wait_frontier;
    iree_hal_amdgpu_host_queue_record_memory_event(
        queue, type, flags, transaction->acquire_result, pool,
        transaction->requests[i].params, transaction->buffers[i],
        has_reservations ? &transaction->reservations[i] : NULL,
        transaction->requests[i].allocation_size, submission_id,
        item_frontier ? item_frontier->entry_count : 0);
  }
}

iree_status_t iree_hal_amdgpu_host_queue_acquire_alloca_transaction(
    iree_hal_amdgpu_host_queue_t* queue,
    const iree_hal_amdgpu_wait_resolution_t* resolution,
    const iree_async_frontier_t* requester_frontier,
    iree_hal_pool_t* allocation_pool,
    iree_hal_pool_reserve_flags_t reserve_flags,
    iree_hal_amdgpu_alloca_transaction_t* transaction) {
  transaction->readiness = IREE_HAL_AMDGPU_ALLOCA_RESERVATION_READY;
  transaction->acquire_result = IREE_HAL_POOL_ACQUIRE_EXHAUSTED;
  transaction->wait_resolution = *resolution;
  transaction->reservations_held = false;
  transaction->backing_buffers_held = false;
  transaction->submission_id = 0;
  iree_async_frontier_initialize(transaction->wait_frontier, 0);
  memset(transaction->acquire_infos, 0,
         transaction->request_count * sizeof(*transaction->acquire_infos));

  IREE_RETURN_IF_ERROR(iree_hal_pool_acquire_reservations(
      allocation_pool, transaction->request_count, transaction->requests,
      requester_frontier, reserve_flags, transaction->reservations,
      transaction->acquire_infos, &transaction->acquire_result));

  transaction->reservations_held =
      transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OK ||
      transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OK_FRESH ||
      transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OK_NEEDS_WAIT;
  iree_hal_profile_memory_event_flags_t reserve_event_flags =
      IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION;
  if (transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OK_NEEDS_WAIT) {
    reserve_event_flags |= IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_WAIT_FRONTIER;
  } else if (transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_EXHAUSTED ||
             transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OVER_BUDGET) {
    reserve_event_flags |= IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_WAIT_NOTIFICATION;
  }
  iree_hal_amdgpu_host_queue_record_alloca_pool_events(
      queue, allocation_pool, transaction,
      IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_POOL_RESERVE, reserve_event_flags,
      /*submission_id=*/0, transaction->reservations_held);

  switch (transaction->acquire_result) {
    case IREE_HAL_POOL_ACQUIRE_OK:
    case IREE_HAL_POOL_ACQUIRE_OK_FRESH:
      return iree_ok_status();
    case IREE_HAL_POOL_ACQUIRE_OK_NEEDS_WAIT: {
      for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
        const iree_async_frontier_t* wait_frontier =
            transaction->acquire_infos[i].wait_frontier;
        if (transaction->acquire_infos[i].result !=
            IREE_HAL_POOL_ACQUIRE_OK_NEEDS_WAIT) {
          continue;
        }
        if (IREE_UNLIKELY(!wait_frontier || wait_frontier->entry_count == 0)) {
          // Preserve each reservation's original frontier while rolling back
          // the malformed transaction.
          for (iree_host_size_t j = 0; j < transaction->request_count; ++j) {
            iree_hal_pool_release_reservations(
                allocation_pool, 1, &transaction->reservations[j],
                transaction->acquire_infos[j].wait_frontier);
          }
          transaction->reservations_held = false;
          return iree_make_status(IREE_STATUS_INTERNAL,
                                  "waitable pool reservation %" PRIhsz
                                  " has no dependency edge",
                                  i);
        }
        if (!iree_async_frontier_merge(transaction->wait_frontier, UINT8_MAX,
                                       wait_frontier)) {
          // A transaction-wide dependency is not representable. Preserve each
          // reservation's original frontier while rolling back the rejected
          // transaction.
          for (iree_host_size_t j = 0; j < transaction->request_count; ++j) {
            iree_hal_pool_release_reservations(
                allocation_pool, 1, &transaction->reservations[j],
                transaction->acquire_infos[j].wait_frontier);
          }
          transaction->reservations_held = false;
          return iree_make_status(
              IREE_STATUS_RESOURCE_EXHAUSTED,
              "allocation transaction wait frontier exceeds 255 axes");
        }
      }
      // Queue epoch-table lookup and barrier integration require
      // submission_mutex and are performed after the pool callback returns.
      transaction->readiness =
          IREE_HAL_AMDGPU_ALLOCA_RESERVATION_NEEDS_FRONTIER_WAIT;
      iree_hal_amdgpu_host_queue_record_alloca_pool_events(
          queue, allocation_pool, transaction,
          IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_POOL_WAIT,
          IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION |
              IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_WAIT_FRONTIER,
          /*submission_id=*/0, /*has_reservations=*/true);
      return iree_ok_status();
    }
    case IREE_HAL_POOL_ACQUIRE_EXHAUSTED:
    case IREE_HAL_POOL_ACQUIRE_OVER_BUDGET:
      transaction->readiness =
          transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_EXHAUSTED &&
                  iree_hal_amdgpu_alloca_transaction_has_growth_request(
                      transaction)
              ? IREE_HAL_AMDGPU_ALLOCA_RESERVATION_NEEDS_POOL_GROWTH
              : IREE_HAL_AMDGPU_ALLOCA_RESERVATION_NEEDS_POOL_NOTIFICATION;
      iree_hal_amdgpu_host_queue_record_alloca_pool_events(
          queue, allocation_pool, transaction,
          IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_POOL_WAIT,
          IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION |
              IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_WAIT_NOTIFICATION,
          /*submission_id=*/0, /*has_reservations=*/false);
      return iree_ok_status();
    default:
      return iree_make_status(IREE_STATUS_INTERNAL,
                              "unrecognized pool acquire result %u",
                              transaction->acquire_result);
  }
}

iree_status_t iree_hal_amdgpu_host_queue_materialize_alloca_transaction(
    iree_hal_amdgpu_host_queue_t* queue, iree_hal_pool_t* allocation_pool,
    iree_hal_amdgpu_alloca_transaction_t* transaction) {
  memset(transaction->backing_buffers, 0,
         transaction->request_count * sizeof(*transaction->backing_buffers));
  IREE_RETURN_IF_ERROR(iree_hal_pool_materialize_reservations(
      allocation_pool, transaction->request_count, transaction->requests,
      transaction->reservations, IREE_HAL_POOL_MATERIALIZE_FLAG_NONE,
      transaction->backing_buffers));
  transaction->backing_buffers_held = true;
  iree_hal_amdgpu_host_queue_record_alloca_pool_events(
      queue, allocation_pool, transaction,
      IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_POOL_MATERIALIZE,
      IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION,
      /*submission_id=*/0, /*has_reservations=*/true);
  return iree_ok_status();
}

void iree_hal_amdgpu_host_queue_release_alloca_transaction(
    iree_hal_pool_t* allocation_pool,
    iree_hal_amdgpu_alloca_transaction_t* transaction) {
  if (!transaction) return;
  if (transaction->backing_buffers_held) {
    for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
      iree_hal_buffer_release(transaction->backing_buffers[i]);
      transaction->backing_buffers[i] = NULL;
    }
    transaction->backing_buffers_held = false;
  }
  if (transaction->reservations_held) {
    const iree_async_frontier_t* failure_frontier =
        transaction->acquire_result == IREE_HAL_POOL_ACQUIRE_OK_NEEDS_WAIT
            ? transaction->wait_frontier
            : NULL;
    iree_hal_pool_release_reservations(
        allocation_pool, transaction->request_count, transaction->reservations,
        failure_frontier);
    transaction->reservations_held = false;
  }
}

static uint64_t iree_hal_amdgpu_host_queue_finish_alloca_materialization(
    iree_hal_amdgpu_host_queue_t* queue,
    iree_hal_amdgpu_alloca_transaction_t* transaction,
    const iree_hal_semaphore_list_t signal_semaphore_list,
    iree_hal_pool_t* allocation_pool,
    iree_hal_amdgpu_host_queue_submission_flags_t submission_flags,
    iree_hal_amdgpu_host_queue_barrier_submission_t* submission) {
  for (iree_host_size_t i = 0; i < transaction->request_count; ++i) {
    iree_hal_amdgpu_transient_buffer_attach_reservation(
        transaction->buffers[i], allocation_pool,
        &transaction->reservations[i]);
    iree_hal_amdgpu_transient_buffer_stage_backing(
        transaction->buffers[i], transaction->backing_buffers[i]);
    transaction->backing_buffers[i] = NULL;
  }
  transaction->reservations_held = false;
  transaction->backing_buffers_held = false;

  iree_hal_amdgpu_host_queue_profile_event_info_t profile_event_info =
      iree_hal_amdgpu_host_queue_alloca_profile_event_info(transaction);
  const uint64_t submission_epoch =
      iree_hal_amdgpu_host_queue_finish_barrier_submission(
          queue, &transaction->wait_resolution, signal_semaphore_list,
          (iree_hal_amdgpu_reclaim_action_t){
              .fn = iree_hal_amdgpu_host_queue_commit_transient_buffers,
          },
          (iree_hal_resource_t* const*)transaction->buffers,
          transaction->request_count, &profile_event_info,
          iree_hal_amdgpu_host_queue_post_commit_callback_null(),
          /*resource_set=*/NULL, submission_flags, submission);
  profile_event_info.submission_id = submission_epoch;
  iree_hal_amdgpu_host_queue_record_profile_queue_event(
      queue, &transaction->wait_resolution, signal_semaphore_list,
      &profile_event_info);
  transaction->submission_id = submission_epoch;
  return submission_epoch;
}

iree_status_t iree_hal_amdgpu_host_queue_submit_alloca_materialization(
    iree_hal_amdgpu_host_queue_t* queue,
    iree_hal_amdgpu_alloca_transaction_t* transaction,
    const iree_hal_semaphore_list_t signal_semaphore_list,
    iree_hal_pool_t* allocation_pool,
    iree_hal_amdgpu_host_queue_submission_flags_t submission_flags,
    bool* out_ready) {
  *out_ready = false;
  iree_hal_amdgpu_host_queue_profile_event_info_t profile_event_info =
      iree_hal_amdgpu_host_queue_alloca_profile_event_info(transaction);
  iree_hal_amdgpu_host_queue_barrier_submission_t submission;
  iree_status_t status =
      iree_hal_amdgpu_host_queue_try_begin_barrier_submission(
          queue, &transaction->wait_resolution, signal_semaphore_list,
          transaction->request_count, &profile_event_info, out_ready,
          &submission);
  if (!iree_status_is_ok(status) || !*out_ready) {
    return status;
  }
  iree_hal_amdgpu_host_queue_finish_alloca_materialization(
      queue, transaction, signal_semaphore_list, allocation_pool,
      submission_flags, &submission);
  return iree_ok_status();
}

void iree_hal_amdgpu_host_queue_record_committed_alloca(
    iree_hal_amdgpu_host_queue_t* queue, iree_hal_pool_t* allocation_pool,
    const iree_hal_amdgpu_alloca_transaction_t* transaction) {
  IREE_ASSERT_NE(transaction->submission_id, 0u);
  iree_hal_amdgpu_host_queue_record_alloca_pool_events(
      queue, allocation_pool, transaction,
      IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_QUEUE_ALLOCA,
      IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION,
      transaction->submission_id,
      /*has_reservations=*/true);
}

iree_status_t iree_hal_amdgpu_host_queue_submit_dealloca(
    iree_hal_amdgpu_host_queue_t* queue,
    const iree_hal_amdgpu_wait_resolution_t* resolution,
    const iree_hal_semaphore_list_t signal_semaphore_list,
    iree_hal_amdgpu_dealloca_transaction_t* transaction,
    iree_hal_amdgpu_host_queue_submission_flags_t submission_flags,
    bool* out_ready) {
  *out_ready = false;
  iree_hal_amdgpu_host_queue_profile_event_info_t profile_event_info =
      iree_hal_amdgpu_host_queue_dealloca_profile_event_info(transaction);
  iree_hal_amdgpu_host_queue_barrier_submission_t submission;
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_host_queue_try_begin_barrier_submission(
      queue, resolution, signal_semaphore_list, transaction->buffer_count,
      &profile_event_info, out_ready, &submission));
  if (!*out_ready) return iree_ok_status();

  for (iree_host_size_t i = 0; i < transaction->buffer_count; ++i) {
    iree_hal_pool_t* source_pool = NULL;
    iree_hal_amdgpu_transient_buffer_take_dealloca_reservation(
        transaction->buffers[i], &source_pool, &transaction->reservations[i]);
    IREE_ASSERT_TRUE(source_pool == transaction->pool);
  }
  const uint64_t submission_epoch =
      iree_hal_amdgpu_host_queue_finish_barrier_submission(
          queue, resolution, signal_semaphore_list,
          (iree_hal_amdgpu_reclaim_action_t){
              .fn = iree_hal_amdgpu_host_queue_decommit_transient_buffers,
          },
          (iree_hal_resource_t* const*)transaction->buffers,
          transaction->buffer_count, &profile_event_info,
          iree_hal_amdgpu_host_queue_post_commit_callback_null(),
          /*resource_set=*/NULL, submission_flags, &submission);
  profile_event_info.submission_id = submission_epoch;
  iree_hal_amdgpu_host_queue_record_profile_queue_event(
      queue, resolution, signal_semaphore_list, &profile_event_info);
  memcpy(&transaction->release_frontier, &queue->frontier,
         sizeof(transaction->release_frontier));
  transaction->submission_id = submission_epoch;
  transaction->reservations_detached = true;
  return iree_ok_status();
}

void iree_hal_amdgpu_host_queue_release_dealloca_transaction(
    iree_hal_amdgpu_host_queue_t* queue,
    iree_hal_amdgpu_dealloca_transaction_t* transaction) {
  if (!transaction->reservations_detached) return;
  const iree_async_frontier_t* release_frontier =
      iree_hal_amdgpu_fixed_frontier_as_frontier(
          &transaction->release_frontier);
  iree_hal_pool_release_reservations(
      transaction->pool, transaction->buffer_count, transaction->reservations,
      release_frontier);
  for (iree_host_size_t i = 0; i < transaction->buffer_count; ++i) {
    iree_hal_buffer_t* buffer = transaction->buffers[i];
    const iree_hal_buffer_params_t params = {
        .type = iree_hal_buffer_memory_type(buffer),
        .access = iree_hal_buffer_allowed_access(buffer),
        .usage = iree_hal_buffer_allowed_usage(buffer),
    };
    iree_hal_amdgpu_host_queue_record_memory_event(
        queue, IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_POOL_RELEASE,
        IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION, UINT32_MAX,
        transaction->pool, params, buffer, &transaction->reservations[i],
        iree_hal_buffer_byte_length(buffer), transaction->submission_id,
        release_frontier->entry_count);
  }
  for (iree_host_size_t i = 0; i < transaction->buffer_count; ++i) {
    iree_hal_buffer_t* buffer = transaction->buffers[i];
    const iree_hal_buffer_params_t params = {
        .type = iree_hal_buffer_memory_type(buffer),
        .access = iree_hal_buffer_allowed_access(buffer),
        .usage = iree_hal_buffer_allowed_usage(buffer),
    };
    iree_hal_amdgpu_host_queue_record_memory_event(
        queue, IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_QUEUE_DEALLOCA,
        IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_QUEUE_OPERATION, UINT32_MAX,
        transaction->pool, params, buffer, &transaction->reservations[i],
        iree_hal_buffer_byte_length(buffer), transaction->submission_id,
        release_frontier->entry_count);
  }
  transaction->reservations_detached = false;
}
