--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    2.725(R)|    0.663(R)|mclk_BUFGP        |   0.000|
sw<7>       |    3.343(R)|   -0.450(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sw<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<7>       |    1.865(R)|    1.918(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sw<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<7>       |    1.566(R)|    2.239(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    5.776(R)|mclk_BUFGP        |   0.000|
Led<1>      |    5.760(R)|mclk_BUFGP        |   0.000|
Led<2>      |    5.775(R)|mclk_BUFGP        |   0.000|
Led<3>      |    5.775(R)|mclk_BUFGP        |   0.000|
Led<4>      |    5.776(R)|mclk_BUFGP        |   0.000|
Led<5>      |    5.763(R)|mclk_BUFGP        |   0.000|
Led<6>      |    5.774(R)|mclk_BUFGP        |   0.000|
Led<7>      |    5.750(R)|mclk_BUFGP        |   0.000|
seg<0>      |    5.755(R)|mclk_BUFGP        |   0.000|
seg<1>      |    5.751(R)|mclk_BUFGP        |   0.000|
seg<2>      |    5.762(R)|mclk_BUFGP        |   0.000|
seg<3>      |    5.760(R)|mclk_BUFGP        |   0.000|
seg<4>      |    5.761(R)|mclk_BUFGP        |   0.000|
seg<6>      |    5.759(R)|mclk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    3.622|         |         |         |
sw<0>          |    7.896|         |         |         |
sw<1>          |    7.896|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    4.012|         |         |         |
sw<1>          |    4.012|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sw<0>          |    4.012|         |         |         |
sw<1>          |    4.012|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 24 10:04:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



