# vsim -c -do "run.do" work.riscv_mpsoc 
# Start time: 14:02:04 on Sep 26,2019
# Loading sv_std.std
# Loading work.riscv_mpsoc
# Loading work.riscv_noc_mesh
# Loading work.riscv_soc
# Loading work.riscv_noc_router
# Loading work.riscv_misd
# Loading work.riscv_interconnect
# Loading work.riscv_noc_adapter
# Loading work.riscv_bridge
# Loading work.riscv_gpio
# Loading work.riscv_mpram
# Loading work.riscv_spram
# Loading work.riscv_debug_misd_expand
# Loading work.riscv_simd
# Loading work.riscv_debug_simd_expand
# Loading work.riscv_master_port
# Loading work.riscv_slave_port
# Loading work.riscv_pu
# Loading work.riscv_core
# Loading work.riscv_if
# Loading work.riscv_rf
# Loading work.riscv_imem_ctrl
# Loading work.riscv_mux
# Loading work.riscv_dmem_ctrl
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.riscv_mpsoc_pkg
# Loading work.riscv_noc_pkg
# Loading work.riscv_noc_channel_mux(rtl)
# Loading work.riscv_arb_rr(rtl)
# Loading work.riscv_noc_router_input(rtl)
# Loading work.riscv_noc_buffer(rtl)
# Loading work.riscv_noc_router_lookup(rtl)
# Loading work.riscv_noc_router_lookup_slice(rtl)
# Loading work.riscv_noc_router_output(rtl)
# Loading work.riscv_noc_inputs_mux(rtl)
# Loading work.riscv_noc_vchannel_mux(rtl)
# Loading work.riscv_dbg_pkg
# Loading work.riscv_debug_interface(rtl)
# Loading work.riscv_ring_router_gateway(rtl)
# Loading work.riscv_ring_router_gateway_demux(rtl)
# Loading work.riscv_ring_router_mux_rr(rtl)
# Loading work.riscv_ring_router_gateway_mux(rtl)
# Loading work.riscv_dii_buffer(rtl)
# Loading work.riscv_osd_him(rtl)
# Loading work.riscv_osd_scm(rtl)
# Loading work.riscv_osd_regaccess(rtl)
# Loading work.riscv_id(rtl)
# Loading work.riscv_execution(rtl)
# Loading work.riscv_alu(rtl)
# Loading work.riscv_lsu(rtl)
# Loading work.riscv_bu(rtl)
# Loading work.riscv_memory(rtl)
# Loading work.riscv_wb(rtl)
# Loading work.riscv_state(rtl)
# Loading work.riscv_bp(rtl)
# Loading work.riscv_ram_1r1w(rtl)
# Loading work.riscv_ram_1r1w_generic(rtl)
# Loading work.riscv_du(rtl)
# Loading work.riscv_membuf(rtl)
# Loading work.riscv_ram_queue(rtl)
# Loading work.riscv_memmisaligned(rtl)
# Loading work.riscv_mmu(rtl)
# Loading work.riscv_pmachk(rtl)
# Loading work.riscv_pmpchk(rtl)
# Loading work.riscv_dext(rtl)
# Loading work.riscv_biu(rtl)
# Loading work.riscv_dma_pkg
# Loading work.riscv_dma(rtl)
# Loading work.riscv_dma_interface(rtl)
# Loading work.riscv_dma_transfer_table(rtl)
# Loading work.riscv_dma_initiator(rtl)
# Loading work.riscv_dma_initiator_interface(rtl)
# Loading work.riscv_dma_initiator_request(rtl)
# Loading work.riscv_dma_arb_rr(rtl)
# Loading work.riscv_dma_initiator_response(rtl)
# Loading work.riscv_dma_buffer(rtl)
# Loading work.riscv_dma_transfer_target(rtl)
# Loading work.riscv_mpb(rtl)
# Loading work.riscv_mpb_endpoint(rtl)
# Loading work.riscv_noc_channels_mux(rtl)
# Loading work.riscv_noc_demux(rtl)
# Loading work.riscv_ring_router(rtl)
# Loading work.riscv_ring_router_demux(rtl)
# Loading work.riscv_ring_router_mux(rtl)
# Loading work.riscv_osd_ctm_template(rtl)
# Loading work.riscv_osd_ctm(rtl)
# Loading work.riscv_osd_regaccess_layer(rtl)
# Loading work.riscv_osd_regaccess_demux(rtl)
# Loading work.riscv_osd_tracesample(rtl)
# Loading work.riscv_osd_fifo(rtl)
# Loading work.riscv_osd_event_packetization_fixedwidth(rtl)
# Loading work.riscv_osd_event_packetization(rtl)
# Loading work.riscv_osd_stm_template(rtl)
# Loading work.riscv_osd_stm(rtl)
# ** Warning: Design size of 546406 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# do run.do
# End time: 14:02:18 on Sep 26,2019, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
