T_1 int F_1 ( void )\r\n{\r\nint V_1 , V_2 = 0 ;\r\nF_2 () ;\r\n#if V_3\r\nF_3 ( & V_4 ) ;\r\n#endif\r\nF_4 ( & V_5 ) ;\r\nF_4 ( & V_6 ) ;\r\nF_4 ( & V_7 ) ;\r\nF_5 () ;\r\nV_1 = F_6 () ;\r\nif ( V_1 )\r\nreturn V_1 ;\r\nV_1 = F_7 () ;\r\nif ( V_1 )\r\nreturn V_1 ;\r\nV_2 = 1 ;\r\nV_1 = F_8 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 2 ;\r\nV_1 = F_9 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 3 ;\r\nV_9 = V_10 ;\r\nV_1 = F_10 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 4 ;\r\nV_1 = F_11 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 5 ;\r\nV_1 = F_12 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 7 ;\r\nV_1 = F_13 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nV_2 = 8 ;\r\nV_1 = F_14 () ;\r\nif ( V_1 )\r\nGOTO ( V_8 , V_1 ) ;\r\nreturn 0 ;\r\nV_8:\r\nswitch( V_2 ) {\r\ncase 8 :\r\nF_15 () ;\r\ncase 7 :\r\nF_16 () ;\r\ncase 5 :\r\nF_17 () ;\r\ncase 4 :\r\nF_18 () ;\r\ncase 3 :\r\nF_19 () ;\r\ncase 2 :\r\nF_20 () ;\r\ncase 1 :\r\nF_21 () ;\r\nF_22 () ;\r\ndefault: ;\r\n}\r\nreturn V_1 ;\r\n}\r\nstatic void T_2 F_23 ( void )\r\n{\r\nF_24 () ;\r\nF_15 () ;\r\nF_16 () ;\r\nF_17 () ;\r\nF_18 () ;\r\nF_20 () ;\r\nF_21 () ;\r\nF_19 () ;\r\n}
