

================================================================
== Vivado HLS Report for 'example_stream_plus1_32_256_s'
================================================================
* Date:           Thu Dec  9 11:54:37 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        prj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.590 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                         |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |         Module         |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_read_stream_32_256_s_fu_70           |read_stream_32_256_s    |        7|        7| 70.000 ns | 70.000 ns |    8|    8| function |
        |call_ln100_write_stream_256_256_s_fu_81  |write_stream_256_256_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +-----------------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         9|          9|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      316|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|     2093|      224|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       80|    -|
|Register             |        -|      -|      268|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     2361|      620|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------+---------+-------+------+-----+-----+
    |                 Instance                |         Module         | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-----------------------------------------+------------------------+---------+-------+------+-----+-----+
    |grp_read_stream_32_256_s_fu_70           |read_stream_32_256_s    |        0|      0|  2092|  215|    0|
    |call_ln100_write_stream_256_256_s_fu_81  |write_stream_256_256_s  |        0|      0|     1|    9|    0|
    +-----------------------------------------+------------------------+---------+-------+------+-----+-----+
    |Total                                    |                        |        0|      0|  2093|  224|    0|
    +-----------------------------------------+------------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln215_1_fu_132_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_2_fu_148_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_3_fu_164_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_4_fu_180_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_5_fu_196_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_6_fu_212_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_7_fu_228_p2                                  |     +    |      0|  0|  39|           1|          32|
    |add_ln215_fu_116_p2                                    |     +    |      0|  0|  39|           1|          32|
    |call_ln100_write_stream_256_256_s_fu_81_axis00_TREADY  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10                                       |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                  |          |      0|  0| 316|          10|         258|
    +-------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  53|         12|    1|         12|
    |axis00_TDATA_blk_n  |   9|          2|    1|          2|
    |axis01_TDATA_blk_n  |   9|          2|    1|          2|
    |axis01_TREADY       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  80|         18|    4|         18|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+-----+----+-----+-----------+
    |                     Name                    |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------+-----+----+-----+-----------+
    |acc_data_V_2_fu_66                           |  256|   0|  256|          0|
    |ap_CS_fsm                                    |   11|   0|   11|          0|
    |grp_read_stream_32_256_s_fu_70_ap_start_reg  |    1|   0|    1|          0|
    +---------------------------------------------+-----+----+-----+-----------+
    |Total                                        |  268|   0|  268|          0|
    +---------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|ap_done        | out |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | example_stream_plus1<32, 256> | return value |
|axis01_TDATA   |  in |   32|    axis    |        s_axis_V_data_V        |    pointer   |
|axis01_TVALID  |  in |    1|    axis    |        s_axis_V_last_V        |    pointer   |
|axis01_TREADY  | out |    1|    axis    |        s_axis_V_last_V        |    pointer   |
|axis01_TLAST   |  in |    1|    axis    |        s_axis_V_last_V        |    pointer   |
|axis01_TKEEP   |  in |    4|    axis    |        s_axis_V_keep_V        |    pointer   |
|axis00_TDATA   | out |  256|    axis    |        m_axis_V_data_V        |    pointer   |
|axis00_TVALID  | out |    1|    axis    |        m_axis_V_last_V        |    pointer   |
|axis00_TREADY  |  in |    1|    axis    |        m_axis_V_last_V        |    pointer   |
|axis00_TLAST   | out |    1|    axis    |        m_axis_V_last_V        |    pointer   |
|axis00_TKEEP   | out |   32|    axis    |        m_axis_V_keep_V        |    pointer   |
+---------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_data_V_2 = alloca i256"   --->   Operation 12 'alloca' 'acc_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%acc_data_V_2_load = load i256* %acc_data_V_2" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 16 'load' 'acc_data_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [8/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 18 [7/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 19 [6/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 19 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 20 [5/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 20 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 21 [4/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 21 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 22 [3/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.70>
ST_9 : Operation 23 [2/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str79)"   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/8] (0.70ns)   --->   "%call_ret = call fastcc { i256, i32, i1 } @"read_stream<32, 256>"(i32* %s_axis_V_data_V, i4* %s_axis_V_keep_V, i1* %s_axis_V_last_V, i256 %acc_data_V_2_load)" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 25 'call' 'call_ret' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "%acc_data_V_1 = extractvalue { i256, i32, i1 } %call_ret, 0" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 26 'extractvalue' 'acc_data_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "%acc_keep_V = extractvalue { i256, i32, i1 } %call_ret, 1" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 27 'extractvalue' 'acc_keep_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%acc_last_V = extractvalue { i256, i32, i1 } %call_ret, 2" [../finn_rtl_krnl_final_cmodel.cpp:98]   --->   Operation 28 'extractvalue' 'acc_last_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i256 %acc_data_V_1 to i32" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 29 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln215 = add i32 1, %trunc_ln647" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 30 'add' 'add_ln215' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4_1_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 32, i32 63)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 31 'partselect' 'p_Result_4_1_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln215_1 = add i32 1, %p_Result_4_1_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 32 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_4_2_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 64, i32 95)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 33 'partselect' 'p_Result_4_2_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln215_2 = add i32 1, %p_Result_4_2_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 34 'add' 'add_ln215_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_4_3_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 96, i32 127)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 35 'partselect' 'p_Result_4_3_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln215_3 = add i32 1, %p_Result_4_3_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 36 'add' 'add_ln215_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_4_4_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 128, i32 159)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 37 'partselect' 'p_Result_4_4_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.88ns)   --->   "%add_ln215_4 = add i32 1, %p_Result_4_4_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 38 'add' 'add_ln215_4' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_4_5_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 160, i32 191)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 39 'partselect' 'p_Result_4_5_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.88ns)   --->   "%add_ln215_5 = add i32 1, %p_Result_4_5_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 40 'add' 'add_ln215_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_4_6_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 192, i32 223)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 41 'partselect' 'p_Result_4_6_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln215_6 = add i32 1, %p_Result_4_6_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 42 'add' 'add_ln215_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_4_7_i = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %acc_data_V_1, i32 224, i32 255)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 43 'partselect' 'p_Result_4_7_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.88ns)   --->   "%add_ln215_7 = add i32 1, %p_Result_4_7_i" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 44 'add' 'add_ln215_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%acc_data_V = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %add_ln215_7, i32 %add_ln215_6, i32 %add_ln215_5, i32 %add_ln215_4, i32 %add_ln215_3, i32 %add_ln215_2, i32 %add_ln215_1, i32 %add_ln215)" [../finn_rtl_krnl_final_cmodel.cpp:81->../finn_rtl_krnl_final_cmodel.cpp:99]   --->   Operation 45 'bitconcatenate' 'acc_data_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call fastcc void @"write_stream<256, 256>"(i256 %acc_data_V, i32 %acc_keep_V, i1 %acc_last_V, i256* %m_axis_V_data_V, i32* %m_axis_V_keep_V, i1* %m_axis_V_last_V)" [../finn_rtl_krnl_final_cmodel.cpp:100]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "store i256 %acc_data_V, i256* %acc_data_V_2" [../finn_rtl_krnl_final_cmodel.cpp:95]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %acc_last_V, label %0, label %._crit_edge" [../finn_rtl_krnl_final_cmodel.cpp:95]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [../finn_rtl_krnl_final_cmodel.cpp:104]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_data_V_2      (alloca        ) [ 001111111110]
specinterface_ln0 (specinterface ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
br_ln0            (br            ) [ 000000000000]
acc_data_V_2_load (load          ) [ 000010000000]
specpipeline_ln0  (specpipeline  ) [ 000000000000]
call_ret          (call          ) [ 000000000000]
acc_data_V_1      (extractvalue  ) [ 000000000000]
acc_keep_V        (extractvalue  ) [ 000000000000]
acc_last_V        (extractvalue  ) [ 001111111110]
trunc_ln647       (trunc         ) [ 000000000000]
add_ln215         (add           ) [ 000000000000]
p_Result_4_1_i    (partselect    ) [ 000000000000]
add_ln215_1       (add           ) [ 000000000000]
p_Result_4_2_i    (partselect    ) [ 000000000000]
add_ln215_2       (add           ) [ 000000000000]
p_Result_4_3_i    (partselect    ) [ 000000000000]
add_ln215_3       (add           ) [ 000000000000]
p_Result_4_4_i    (partselect    ) [ 000000000000]
add_ln215_4       (add           ) [ 000000000000]
p_Result_4_5_i    (partselect    ) [ 000000000000]
add_ln215_5       (add           ) [ 000000000000]
p_Result_4_6_i    (partselect    ) [ 000000000000]
add_ln215_6       (add           ) [ 000000000000]
p_Result_4_7_i    (partselect    ) [ 000000000000]
add_ln215_7       (add           ) [ 000000000000]
acc_data_V        (bitconcatenate) [ 000000000000]
call_ln100        (call          ) [ 000000000000]
store_ln95        (store         ) [ 000000000000]
br_ln95           (br            ) [ 000000000000]
ret_ln104         (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_stream<32, 256>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_stream<256, 256>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="acc_data_V_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_data_V_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_stream_32_256_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="289" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="256" slack="0"/>
<pin id="76" dir="1" index="5" bw="289" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="call_ln100_write_stream_256_256_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="256" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="0" index="3" bw="1" slack="0"/>
<pin id="86" dir="0" index="4" bw="256" slack="0"/>
<pin id="87" dir="0" index="5" bw="32" slack="0"/>
<pin id="88" dir="0" index="6" bw="1" slack="0"/>
<pin id="89" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln100/10 "/>
</bind>
</comp>

<comp id="94" class="1004" name="acc_data_V_2_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="2"/>
<pin id="96" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_data_V_2_load/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="acc_data_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="289" slack="0"/>
<pin id="100" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="acc_data_V_1/10 "/>
</bind>
</comp>

<comp id="102" class="1004" name="acc_keep_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="289" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="acc_keep_V/10 "/>
</bind>
</comp>

<comp id="107" class="1004" name="acc_last_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="289" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="acc_last_V/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln647_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="256" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln215_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Result_4_1_i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="256" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="0" index="3" bw="7" slack="0"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_1_i/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln215_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/10 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_Result_4_2_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="256" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_2_i/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln215_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_4_3_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="256" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="8" slack="0"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_3_i/10 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln215_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_Result_4_4_i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="256" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="0" index="3" bw="9" slack="0"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_4_i/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln215_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_4_5_i_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="0" index="3" bw="9" slack="0"/>
<pin id="191" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_5_i/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln215_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_5/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Result_4_6_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="256" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="0" index="3" bw="9" slack="0"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_6_i/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln215_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_6/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_4_7_i_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="256" slack="0"/>
<pin id="221" dir="0" index="2" bw="9" slack="0"/>
<pin id="222" dir="0" index="3" bw="9" slack="0"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_7_i/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln215_7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_7/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="acc_data_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="256" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="0"/>
<pin id="242" dir="0" index="7" bw="32" slack="0"/>
<pin id="243" dir="0" index="8" bw="32" slack="0"/>
<pin id="244" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="acc_data_V/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln95_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="256" slack="0"/>
<pin id="257" dir="0" index="1" bw="256" slack="9"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/10 "/>
</bind>
</comp>

<comp id="260" class="1005" name="acc_data_V_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="256" slack="2"/>
<pin id="262" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="acc_data_V_2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="acc_data_V_2_load_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="256" slack="1"/>
<pin id="268" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="acc_data_V_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="90"><net_src comp="64" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="81" pin=5"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="81" pin=6"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="101"><net_src comp="70" pin="5"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="70" pin="5"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="110"><net_src comp="70" pin="5"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="115"><net_src comp="98" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="98" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="122" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="98" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="138" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="98" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="170" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="98" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="52" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="186" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="98" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="202" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="98" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="218" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="247"><net_src comp="212" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="196" pin="2"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="180" pin="2"/><net_sink comp="234" pin=4"/></net>

<net id="250"><net_src comp="164" pin="2"/><net_sink comp="234" pin=5"/></net>

<net id="251"><net_src comp="148" pin="2"/><net_sink comp="234" pin=6"/></net>

<net id="252"><net_src comp="132" pin="2"/><net_sink comp="234" pin=7"/></net>

<net id="253"><net_src comp="116" pin="2"/><net_sink comp="234" pin=8"/></net>

<net id="254"><net_src comp="234" pin="9"/><net_sink comp="81" pin=1"/></net>

<net id="259"><net_src comp="234" pin="9"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="66" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="269"><net_src comp="94" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="70" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_V_data_V | {}
	Port: s_axis_V_keep_V | {}
	Port: s_axis_V_last_V | {}
	Port: m_axis_V_data_V | {10 }
	Port: m_axis_V_keep_V | {10 }
	Port: m_axis_V_last_V | {10 }
 - Input state : 
	Port: example_stream_plus1<32, 256> : s_axis_V_data_V | {3 4 5 6 7 8 9 10 }
	Port: example_stream_plus1<32, 256> : s_axis_V_keep_V | {3 4 5 6 7 8 9 10 }
	Port: example_stream_plus1<32, 256> : s_axis_V_last_V | {3 4 5 6 7 8 9 10 }
	Port: example_stream_plus1<32, 256> : m_axis_V_data_V | {}
	Port: example_stream_plus1<32, 256> : m_axis_V_keep_V | {}
	Port: example_stream_plus1<32, 256> : m_axis_V_last_V | {}
  - Chain level:
	State 1
	State 2
	State 3
		call_ret : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		acc_data_V_1 : 1
		acc_keep_V : 1
		acc_last_V : 1
		trunc_ln647 : 2
		add_ln215 : 3
		p_Result_4_1_i : 2
		add_ln215_1 : 3
		p_Result_4_2_i : 2
		add_ln215_2 : 3
		p_Result_4_3_i : 2
		add_ln215_3 : 3
		p_Result_4_4_i : 2
		add_ln215_4 : 3
		p_Result_4_5_i : 2
		add_ln215_5 : 3
		p_Result_4_6_i : 2
		add_ln215_6 : 3
		p_Result_4_7_i : 2
		add_ln215_7 : 3
		acc_data_V : 4
		call_ln100 : 5
		store_ln95 : 5
		br_ln95 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   call   |      grp_read_stream_32_256_s_fu_70     |   2564  |    0    |
|          | call_ln100_write_stream_256_256_s_fu_81 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             add_ln215_fu_116            |    0    |    39   |
|          |            add_ln215_1_fu_132           |    0    |    39   |
|          |            add_ln215_2_fu_148           |    0    |    39   |
|    add   |            add_ln215_3_fu_164           |    0    |    39   |
|          |            add_ln215_4_fu_180           |    0    |    39   |
|          |            add_ln215_5_fu_196           |    0    |    39   |
|          |            add_ln215_6_fu_212           |    0    |    39   |
|          |            add_ln215_7_fu_228           |    0    |    39   |
|----------|-----------------------------------------|---------|---------|
|          |            acc_data_V_1_fu_98           |    0    |    0    |
|extractvalue|            acc_keep_V_fu_102            |    0    |    0    |
|          |            acc_last_V_fu_107            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln647_fu_112           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |          p_Result_4_1_i_fu_122          |    0    |    0    |
|          |          p_Result_4_2_i_fu_138          |    0    |    0    |
|          |          p_Result_4_3_i_fu_154          |    0    |    0    |
|partselect|          p_Result_4_4_i_fu_170          |    0    |    0    |
|          |          p_Result_4_5_i_fu_186          |    0    |    0    |
|          |          p_Result_4_6_i_fu_202          |    0    |    0    |
|          |          p_Result_4_7_i_fu_218          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|            acc_data_V_fu_234            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |   2564  |   312   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|acc_data_V_2_load_reg_266|   256  |
|   acc_data_V_2_reg_260  |   256  |
+-------------------------+--------+
|          Total          |   512  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_read_stream_32_256_s_fu_70 |  p4  |   2  |  256 |   512  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   512  ||  0.603  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  2564  |   312  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   512  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3076  |   321  |
+-----------+--------+--------+--------+
