{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 17:41:01 2024 " "Info: Processing started: Tue Mar 05 17:41:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/lpm_counter0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutor3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tutor3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tutor3 " "Info: Found entity 1: tutor3" {  } { { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutor3 " "Info: Elaborating entity \"tutor3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst1 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst1\"" {  } { { "tutor3.bdf" "inst1" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 328 70 414 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst2 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst2\"" {  } { { "tutor3.bdf" "inst2" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { -32 424 568 80 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/lpm_counter0.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/lpm_counter0.vhd" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/lpm_counter0.vhd" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state. " "Warning: Assertion warning: Counter will power up to an undefined state.  An asynchronous signal should be asserted before the counter reaches a known state." {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 130 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ph.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ph " "Info: Found entity 1: cntr_4ph" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ph lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated " "Info: Elaborating entity \"cntr_4ph\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst3 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst3\"" {  } { { "tutor3.bdf" "inst3" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 8 112 296 104 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "tutor3.bdf" "inst" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 136 120 304 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 44 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 536 504 680 552 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 592 504 680 608 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Info: Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "203 " "Info: Implemented 203 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 17:41:10 2024 " "Info: Processing ended: Tue Mar 05 17:41:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 17:41:12 2024 " "Info: Processing started: Tue Mar 05 17:41:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tutor3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tutor3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_50Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Khz_reg " "Info: Destination node clk_div:inst\|clock_1Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Khz_reg " "Info: Destination node clk_div:inst\|clock_10Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Khz_reg " "Info: Destination node clk_div:inst\|clock_100Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Mhz_reg " "Info: Destination node clk_div:inst\|clock_1Mhz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_50Mhz } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50Mhz" } } } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:inst1\|CLK_400HZ  " "Info: Automatically promoted node LCD_Display:inst1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ~0 " "Info: Destination node LCD_Display:inst1\|CLK_400HZ~0" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Hz  " "Info: Automatically promoted node clk_div:inst\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst3\|pb_debounced " "Info: Destination node debounce:inst3\|pb_debounced" {  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst3|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst3\|pb_debounced  " "Info: Automatically promoted node debounce:inst3\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst3|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst7\|pb_debounced  " "Info: Automatically promoted node debounce:inst7\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux5~0 " "Info: Destination node LCD_Display:inst1\|Mux5~0" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux5~2 " "Info: Destination node LCD_Display:inst1\|Mux5~2" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux5~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0 " "Info: Destination node lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 94 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|safe_q[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux4~0 " "Info: Destination node LCD_Display:inst1\|Mux4~0" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux4~5 " "Info: Destination node LCD_Display:inst1\|Mux4~5" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux4~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux3~3 " "Info: Destination node LCD_Display:inst1\|Mux3~3" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux3~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux3~5 " "Info: Destination node LCD_Display:inst1\|Mux3~5" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux3~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux6~0 " "Info: Destination node LCD_Display:inst1\|Mux6~0" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux6~3 " "Info: Destination node LCD_Display:inst1\|Mux6~3" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux6~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst7|pb_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Mhz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[3\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[0\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[0\]" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[1\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[1\]" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[2\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[2\]" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[4\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[4\]" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~54 " "Info: Destination node LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~54" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 101 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux5~3 " "Info: Destination node LCD_Display:inst1\|Mux5~3" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux5~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0 " "Info: Destination node lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 94 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|safe_q[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux4~0 " "Info: Destination node LCD_Display:inst1\|Mux4~0" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { KEY3_ACLR } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY3_ACLR" } } } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0  " "Info: Automatically promoted node lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|safe_q\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|Mux4~3 " "Info: Destination node LCD_Display:inst1\|Mux4~3" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|Mux4~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 94 8 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|safe_q[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Proyecto_Megafunciones/Practica_Tarea_3/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.646 ns register register " "Info: Estimated most critical path is register to register delay of 6.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst7\|pb_debounced 1 REG LAB_X63_Y22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X63_Y22; Fanout = 10; REG Node = 'debounce:inst7\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst7|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.000 ns) 1.288 ns debounce:inst7\|pb_debounced~clkctrl 2 COMB CLKCTRL_G4 16 " "Info: 2: + IC(1.288 ns) + CELL(0.000 ns) = 1.288 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'debounce:inst7\|pb_debounced~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { debounce:inst7|pb_debounced debounce:inst7|pb_debounced~clkctrl } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.220 ns) 2.508 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15 3 COMB LOOP LAB_X45_Y25 3 " "Info: 3: + IC(0.000 ns) + CELL(1.220 ns) = 2.508 ns; Loc. = LAB_X45_Y25; Fanout = 3; COMB LOOP Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15'" { { "Info" "ITDB_PART_OF_SCC" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15 LAB_X45_Y25 " "Info: Loc. = LAB_X45_Y25; Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15 } "NODE_NAME" } } { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { debounce:inst7|pb_debounced~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.073 ns LCD_Display:inst1\|Mux6~3 4 COMB LAB_X45_Y25 1 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 3.073 ns; Loc. = LAB_X45_Y25; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Mux6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15 LCD_Display:inst1|Mux6~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.416 ns) 4.111 ns LCD_Display:inst1\|Mux6~5 5 COMB LAB_X45_Y26 2 " "Info: 5: + IC(0.622 ns) + CELL(0.416 ns) = 4.111 ns; Loc. = LAB_X45_Y26; Fanout = 2; COMB Node = 'LCD_Display:inst1\|Mux6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { LCD_Display:inst1|Mux6~3 LCD_Display:inst1|Mux6~5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.676 ns LCD_Display:inst1\|Mux6~6 6 COMB LAB_X45_Y26 4 " "Info: 6: + IC(0.290 ns) + CELL(0.275 ns) = 4.676 ns; Loc. = LAB_X45_Y26; Fanout = 4; COMB Node = 'LCD_Display:inst1\|Mux6~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Mux6~5 LCD_Display:inst1|Mux6~6 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 5.432 ns LCD_Display:inst1\|Selector6~3 7 COMB LAB_X44_Y26 1 " "Info: 7: + IC(0.318 ns) + CELL(0.438 ns) = 5.432 ns; Loc. = LAB_X44_Y26; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { LCD_Display:inst1|Mux6~6 LCD_Display:inst1|Selector6~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.997 ns LCD_Display:inst1\|Selector6~4 8 COMB LAB_X44_Y26 1 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 5.997 ns; Loc. = LAB_X44_Y26; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Selector6~3 LCD_Display:inst1|Selector6~4 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.562 ns LCD_Display:inst1\|Selector6~5 9 COMB LAB_X44_Y26 1 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 6.562 ns; Loc. = LAB_X44_Y26; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Selector6~4 LCD_Display:inst1|Selector6~5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.646 ns LCD_Display:inst1\|DATA_BUS_VALUE\[3\] 10 REG LAB_X44_Y26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 6.646 ns; Loc. = LAB_X44_Y26; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|Selector6~5 LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.008 ns ( 45.26 % ) " "Info: Total cell delay = 3.008 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.638 ns ( 54.74 % ) " "Info: Total interconnect delay = 3.638 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.646 ns" { debounce:inst7|pb_debounced debounce:inst7|pb_debounced~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4ph:auto_generated|latch_signal[0]~15 LCD_Display:inst1|Mux6~3 LCD_Display:inst1|Mux6~5 LCD_Display:inst1|Mux6~6 LCD_Display:inst1|Selector6~3 LCD_Display:inst1|Selector6~4 LCD_Display:inst1|Selector6~5 LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 17:41:22 2024 " "Info: Processing ended: Tue Mar 05 17:41:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 17:41:24 2024 " "Info: Processing started: Tue Mar 05 17:41:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 17:41:33 2024 " "Info: Processing ended: Tue Mar 05 17:41:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 17:41:35 2024 " "Info: Processing started: Tue Mar 05 17:41:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[6\]~11 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[6\]~11\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[2\]~10 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[2\]~10\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[7\]~13 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[7\]~13\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[3\]~12 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[3\]~12\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[5\]~9 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[5\]~9\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[1\]~8 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[1\]~8\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[4\]~14 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[4\]~14\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15\" is a latch" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[4\]~14 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[4\]~14\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[0\]~15\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[6\]~11 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[6\]~11\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[2\]~10 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[2\]~10\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[5\]~9 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[5\]~9\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[1\]~8 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[1\]~8\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[7\]~13 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[7\]~13\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[3\]~12 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4ph:auto_generated\|latch_signal\[3\]~12\"" {  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4ph.tdf" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/db/cntr_4ph.tdf" 90 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50Mhz " "Info: Assuming node \"CLK_50Mhz\" is an undefined clock" {  } { { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst3\|pb_debounced " "Info: Detected ripple clock \"debounce:inst3\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst3\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50Mhz register LCD_Display:inst1\|CHAR_COUNT\[1\] register LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 203.17 MHz 4.922 ns Internal " "Info: Clock \"CLK_50Mhz\" has Internal fmax of 203.17 MHz between source register \"LCD_Display:inst1\|CHAR_COUNT\[1\]\" and destination register \"LCD_Display:inst1\|DATA_BUS_VALUE\[2\]\" (period= 4.922 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest register register " "Info: + Longest register to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|CHAR_COUNT\[1\] 1 REG LCFF_X45_Y25_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y25_N11; Fanout = 17; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.436 ns) 1.275 ns LCD_Display:inst1\|Mux4~7 2 COMB LCCOMB_X46_Y26_N2 2 " "Info: 2: + IC(0.839 ns) + CELL(0.436 ns) = 1.275 ns; Loc. = LCCOMB_X46_Y26_N2; Fanout = 2; COMB Node = 'LCD_Display:inst1\|Mux4~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { LCD_Display:inst1|CHAR_COUNT[1] LCD_Display:inst1|Mux4~7 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.420 ns) 1.966 ns LCD_Display:inst1\|Mux4~9 3 COMB LCCOMB_X46_Y26_N24 1 " "Info: 3: + IC(0.271 ns) + CELL(0.420 ns) = 1.966 ns; Loc. = LCCOMB_X46_Y26_N24; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Mux4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { LCD_Display:inst1|Mux4~7 LCD_Display:inst1|Mux4~9 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 2.675 ns LCD_Display:inst1\|Mux4~10 4 COMB LCCOMB_X46_Y26_N26 2 " "Info: 4: + IC(0.271 ns) + CELL(0.438 ns) = 2.675 ns; Loc. = LCCOMB_X46_Y26_N26; Fanout = 2; COMB Node = 'LCD_Display:inst1\|Mux4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { LCD_Display:inst1|Mux4~9 LCD_Display:inst1|Mux4~10 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.438 ns) 3.795 ns LCD_Display:inst1\|Add1~0 5 COMB LCCOMB_X44_Y26_N30 1 " "Info: 5: + IC(0.682 ns) + CELL(0.438 ns) = 3.795 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.120 ns" { LCD_Display:inst1|Mux4~10 LCD_Display:inst1|Add1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.420 ns) 4.616 ns LCD_Display:inst1\|Selector7~2 6 COMB LCCOMB_X43_Y26_N12 1 " "Info: 6: + IC(0.401 ns) + CELL(0.420 ns) = 4.616 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { LCD_Display:inst1|Add1~0 LCD_Display:inst1|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.700 ns LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 7 REG LCFF_X43_Y26_N13 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.700 ns; Loc. = LCFF_X43_Y26_N13; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|Selector7~2 LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 47.57 % ) " "Info: Total cell delay = 2.236 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 52.43 % ) " "Info: Total interconnect delay = 2.464 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { LCD_Display:inst1|CHAR_COUNT[1] LCD_Display:inst1|Mux4~7 LCD_Display:inst1|Mux4~9 LCD_Display:inst1|Mux4~10 LCD_Display:inst1|Add1~0 LCD_Display:inst1|Selector7~2 LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { LCD_Display:inst1|CHAR_COUNT[1] {} LCD_Display:inst1|Mux4~7 {} LCD_Display:inst1|Mux4~9 {} LCD_Display:inst1|Mux4~10 {} LCD_Display:inst1|Add1~0 {} LCD_Display:inst1|Selector7~2 {} LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.839ns 0.271ns 0.271ns 0.682ns 0.401ns 0.000ns } { 0.000ns 0.436ns 0.420ns 0.438ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 7.765 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50Mhz\" to destination register is 7.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X34_Y1_N31 2 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.000 ns) 6.244 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 39 " "Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 7.765 ns LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X43_Y26_N13 2 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 7.765 ns; Loc. = LCFF_X43_Y26_N13; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.92 % ) " "Info: Total cell delay = 2.323 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 70.08 % ) " "Info: Total interconnect delay = 5.442 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 7.773 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50Mhz\" to source register is 7.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X34_Y1_N31 2 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.000 ns) 6.244 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 39 " "Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 7.773 ns LCD_Display:inst1\|CHAR_COUNT\[1\] 4 REG LCFF_X45_Y25_N11 17 " "Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 7.773 ns; Loc. = LCFF_X45_Y25_N11; Fanout = 17; REG Node = 'LCD_Display:inst1\|CHAR_COUNT\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.89 % ) " "Info: Total cell delay = 2.323 ns ( 29.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 70.11 % ) " "Info: Total interconnect delay = 5.450 ns ( 70.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { LCD_Display:inst1|CHAR_COUNT[1] LCD_Display:inst1|Mux4~7 LCD_Display:inst1|Mux4~9 LCD_Display:inst1|Mux4~10 LCD_Display:inst1|Add1~0 LCD_Display:inst1|Selector7~2 LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { LCD_Display:inst1|CHAR_COUNT[1] {} LCD_Display:inst1|Mux4~7 {} LCD_Display:inst1|Mux4~9 {} LCD_Display:inst1|Mux4~10 {} LCD_Display:inst1|Add1~0 {} LCD_Display:inst1|Selector7~2 {} LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.839ns 0.271ns 0.271ns 0.682ns 0.401ns 0.000ns } { 0.000ns 0.436ns 0.420ns 0.438ns 0.438ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.773 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.773 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|CHAR_COUNT[1] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_50Mhz 5.822 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_50Mhz\") is 5.822 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.535 ns + Longest pin register " "Info: + Longest pin to register delay is 8.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 31 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 31; PIN Node = 'KEY3_ACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.031 ns) + CELL(0.438 ns) 7.331 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~54 2 COMB LCCOMB_X36_Y3_N22 20 " "Info: 2: + IC(6.031 ns) + CELL(0.438 ns) = 7.331 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.510 ns) 8.535 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X36_Y4_N31 3 " "Info: 3: + IC(0.694 ns) + CELL(0.510 ns) = 8.535 ns; Loc. = LCFF_X36_Y4_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 21.21 % ) " "Info: Total cell delay = 1.810 ns ( 21.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.725 ns ( 78.79 % ) " "Info: Total interconnect delay = 6.725 ns ( 78.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.535 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.535 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.031ns 0.694ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50Mhz\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50Mhz CLK_50Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X36_Y4_N31 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X36_Y4_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.535 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.535 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.031ns 0.694ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50Mhz DATA_BUS\[5\] LCD_Display:inst1\|DATA_BUS_VALUE\[5\] 14.487 ns register " "Info: tco from clock \"CLK_50Mhz\" to destination pin \"DATA_BUS\[5\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[5\]\" is 14.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 7.765 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to source register is 7.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.906 ns) + CELL(0.787 ns) 3.692 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X34_Y1_N31 2 " "Info: 2: + IC(1.906 ns) + CELL(0.787 ns) = 3.692 ns; Loc. = LCFF_X34_Y1_N31; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.000 ns) 6.244 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G14 39 " "Info: 3: + IC(2.552 ns) + CELL(0.000 ns) = 6.244 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.552 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 7.765 ns LCD_Display:inst1\|DATA_BUS_VALUE\[5\] 4 REG LCFF_X45_Y26_N11 1 " "Info: 4: + IC(0.984 ns) + CELL(0.537 ns) = 7.765 ns; Loc. = LCFF_X45_Y26_N11; Fanout = 1; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 29.92 % ) " "Info: Total cell delay = 2.323 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.442 ns ( 70.08 % ) " "Info: Total interconnect delay = 5.442 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.472 ns + Longest register pin " "Info: + Longest register to pin delay is 6.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[5\] 1 REG LCFF_X45_Y26_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y26_N11; Fanout = 1; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/LCD_Display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.830 ns) + CELL(2.642 ns) 6.472 ns DATA_BUS\[5\] 2 PIN PIN_J3 0 " "Info: 2: + IC(3.830 ns) + CELL(2.642 ns) = 6.472 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'DATA_BUS\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { LCD_Display:inst1|DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 40.82 % ) " "Info: Total cell delay = 2.642 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.830 ns ( 59.18 % ) " "Info: Total interconnect delay = 3.830 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { LCD_Display:inst1|DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { LCD_Display:inst1|DATA_BUS_VALUE[5] {} DATA_BUS[5] {} } { 0.000ns 3.830ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.765 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.765 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[5] {} } { 0.000ns 0.000ns 1.906ns 2.552ns 0.984ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.472 ns" { LCD_Display:inst1|DATA_BUS_VALUE[5] DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.472 ns" { LCD_Display:inst1|DATA_BUS_VALUE[5] {} DATA_BUS[5] {} } { 0.000ns 3.830ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst3\|SHIFT_PB\[3\] SW0_PULSE CLK_50Mhz 5.003 ns register " "Info: th for register \"debounce:inst3\|SHIFT_PB\[3\]\" (data pin = \"SW0_PULSE\", clock pin = \"CLK_50Mhz\") is 5.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 6.451 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to destination register is 6.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.787 ns) 3.201 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y18_N5 2 " "Info: 2: + IC(1.415 ns) + CELL(0.787 ns) = 3.201 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { CLK_50Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.000 ns) 4.891 ns clk_div:inst\|clock_100Hz~clkctrl 3 COMB CLKCTRL_G12 9 " "Info: 3: + IC(1.690 ns) + CELL(0.000 ns) = 4.891 ns; Loc. = CLKCTRL_G12; Fanout = 9; COMB Node = 'clk_div:inst\|clock_100Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.451 ns debounce:inst3\|SHIFT_PB\[3\] 4 REG LCFF_X64_Y19_N25 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.451 ns; Loc. = LCFF_X64_Y19_N25; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.01 % ) " "Info: Total cell delay = 2.323 ns ( 36.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.128 ns ( 63.99 % ) " "Info: Total interconnect delay = 4.128 ns ( 63.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.415ns 1.690ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.714 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/Proyecto_Megafunciones/Practica_Tarea_3/tutor3.bdf" { { 32 -144 24 48 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.275 ns) 1.630 ns debounce:inst3\|SHIFT_PB\[3\]~0 2 COMB LCCOMB_X64_Y19_N24 1 " "Info: 2: + IC(0.356 ns) + CELL(0.275 ns) = 1.630 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 1; COMB Node = 'debounce:inst3\|SHIFT_PB\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.714 ns debounce:inst3\|SHIFT_PB\[3\] 3 REG LCFF_X64_Y19_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.714 ns; Loc. = LCFF_X64_Y19_N25; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/Proyecto_Megafunciones/Practica_Tarea_3/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 79.23 % ) " "Info: Total cell delay = 1.358 ns ( 79.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.356 ns ( 20.77 % ) " "Info: Total interconnect delay = 0.356 ns ( 20.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.714 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~0 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.356ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.415ns 1.690ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.714 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~0 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.356ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 17:41:37 2024 " "Info: Processing ended: Tue Mar 05 17:41:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info: Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
