
ADXL335_demo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cd0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000096  00800060  00000cd0  00000d64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000013d  008000f6  008000f6  00000dfa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000dfa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000e58  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000e94  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f1e  00000000  00000000  00000f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008ac  00000000  00000000  00001e6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000865  00000000  00000000  00002716  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000230  00000000  00000000  00002f7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004cd  00000000  00000000  000031ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000704  00000000  00000000  00003679  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000098  00000000  00000000  00003d7d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 9f 01 	jmp	0x33e	; 0x33e <__vector_13>
  38:	0c 94 18 02 	jmp	0x430	; 0x430 <__vector_14>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 ed       	ldi	r30, 0xD0	; 208
  68:	fc e0       	ldi	r31, 0x0C	; 12
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 3f       	cpi	r26, 0xF6	; 246
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	22 e0       	ldi	r18, 0x02	; 2
  78:	a6 ef       	ldi	r26, 0xF6	; 246
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a3 33       	cpi	r26, 0x33	; 51
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 17 01 	call	0x22e	; 0x22e <main>
  8a:	0c 94 66 06 	jmp	0xccc	; 0xccc <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <PWM_init>:

// Initialize Timer1
void Timer1_init() {
	TCCR1A = 0x00; // Normal mode
	TCCR1B = (1 << CS11); // Prescaler = 8
	TCNT1 = 0; // Initialize counter to 0
  92:	81 b3       	in	r24, 0x11	; 17
  94:	80 68       	ori	r24, 0x80	; 128
  96:	81 bb       	out	0x11, r24	; 17
  98:	85 b5       	in	r24, 0x25	; 37
  9a:	88 64       	ori	r24, 0x48	; 72
  9c:	85 bd       	out	0x25, r24	; 37
  9e:	85 b5       	in	r24, 0x25	; 37
  a0:	80 62       	ori	r24, 0x20	; 32
  a2:	85 bd       	out	0x25, r24	; 37
  a4:	85 b5       	in	r24, 0x25	; 37
  a6:	82 60       	ori	r24, 0x02	; 2
  a8:	85 bd       	out	0x25, r24	; 37
  aa:	08 95       	ret

000000ac <Init_ADCxyz>:

//------------- I n i t _A D C x y z () ------------------------------------------------
void Init_ADCxyz(uint8_t channel)
{   
    // Right adjust result and use AREF as reference
    ADMUX  = (channel & 0x07);  // ADCx and x = channel 0..7, Creates mask for ADC ports
  ac:	87 70       	andi	r24, 0x07	; 7
  ae:	87 b9       	out	0x07, r24	; 7
    //ADCSRA  = 0b11010100;    // Start ADC, prescaler = 16 
    ADCSRA = 0b11010100;
  b0:	84 ed       	ldi	r24, 0xD4	; 212
  b2:	86 b9       	out	0x06, r24	; 6
  b4:	08 95       	ret

000000b6 <ADXL335_logger>:
void ADXL335_logger()
{
    static int state = 0;  // Note! Static variables keep the value even after return
    int Zpos;
    
    switch (state)
  b6:	80 91 f6 00 	lds	r24, 0x00F6	; 0x8000f6 <__data_end>
  ba:	90 91 f7 00 	lds	r25, 0x00F7	; 0x8000f7 <__data_end+0x1>
  be:	82 30       	cpi	r24, 0x02	; 2
  c0:	91 05       	cpc	r25, r1
  c2:	49 f1       	breq	.+82     	; 0x116 <ADXL335_logger+0x60>
  c4:	2c f4       	brge	.+10     	; 0xd0 <ADXL335_logger+0x1a>
  c6:	00 97       	sbiw	r24, 0x00	; 0
  c8:	51 f0       	breq	.+20     	; 0xde <ADXL335_logger+0x28>
  ca:	01 97       	sbiw	r24, 0x01	; 1
  cc:	91 f0       	breq	.+36     	; 0xf2 <ADXL335_logger+0x3c>
  ce:	08 95       	ret
  d0:	83 30       	cpi	r24, 0x03	; 3
  d2:	91 05       	cpc	r25, r1
  d4:	91 f1       	breq	.+100    	; 0x13a <ADXL335_logger+0x84>
  d6:	04 97       	sbiw	r24, 0x04	; 4
  d8:	09 f4       	brne	.+2      	; 0xdc <ADXL335_logger+0x26>
  da:	41 c0       	rjmp	.+130    	; 0x15e <ADXL335_logger+0xa8>
  dc:	08 95       	ret
    {   
        case 0: {
            Init_ADCxyz(0); // Set Mux to PA1 and start ADC
  de:	80 e0       	ldi	r24, 0x00	; 0
  e0:	0e 94 56 00 	call	0xac	; 0xac <Init_ADCxyz>
            state = 1; 
  e4:	81 e0       	ldi	r24, 0x01	; 1
  e6:	90 e0       	ldi	r25, 0x00	; 0
  e8:	90 93 f7 00 	sts	0x00F7, r25	; 0x8000f7 <__data_end+0x1>
  ec:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__data_end>
            break;
  f0:	08 95       	ret
        }
        case 1: {
            if (ADCSRA & 0x10)    // if ADC done
  f2:	34 9b       	sbis	0x06, 4	; 6
  f4:	8a c0       	rjmp	.+276    	; 0x20a <ADXL335_logger+0x154>
            {   
                Z = ADC;          // Read a 10bit value
  f6:	84 b1       	in	r24, 0x04	; 4
  f8:	95 b1       	in	r25, 0x05	; 5
  fa:	90 93 ca 01 	sts	0x01CA, r25	; 0x8001ca <Z+0x1>
  fe:	80 93 c9 01 	sts	0x01C9, r24	; 0x8001c9 <Z>
                Init_ADCxyz(2);   // Set Mux to PA2 and start ADC
 102:	82 e0       	ldi	r24, 0x02	; 2
 104:	0e 94 56 00 	call	0xac	; 0xac <Init_ADCxyz>
                state = 2;
 108:	82 e0       	ldi	r24, 0x02	; 2
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	90 93 f7 00 	sts	0x00F7, r25	; 0x8000f7 <__data_end+0x1>
 110:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__data_end>
 114:	08 95       	ret
            } 
            break;
        }
        case 2: {
            if (ADCSRA & 0x10)     // if ADC done
 116:	34 9b       	sbis	0x06, 4	; 6
 118:	78 c0       	rjmp	.+240    	; 0x20a <ADXL335_logger+0x154>
            {   
                Y = ADC;           // Read a 10bit value
 11a:	84 b1       	in	r24, 0x04	; 4
 11c:	95 b1       	in	r25, 0x05	; 5
 11e:	90 93 2a 01 	sts	0x012A, r25	; 0x80012a <Y+0x1>
 122:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <Y>
                Init_ADCxyz(3);    // Set Mux to PA3 and start ADC
 126:	83 e0       	ldi	r24, 0x03	; 3
 128:	0e 94 56 00 	call	0xac	; 0xac <Init_ADCxyz>
                state = 3;
 12c:	83 e0       	ldi	r24, 0x03	; 3
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	90 93 f7 00 	sts	0x00F7, r25	; 0x8000f7 <__data_end+0x1>
 134:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__data_end>
 138:	08 95       	ret
            }   
            break;
        }
        case 3: {
            if (ADCSRA & 0x10)    // if ADC done
 13a:	34 9b       	sbis	0x06, 4	; 6
 13c:	66 c0       	rjmp	.+204    	; 0x20a <ADXL335_logger+0x154>
            {   
                X = ADC;          // Read a 10bit value   
 13e:	84 b1       	in	r24, 0x04	; 4
 140:	95 b1       	in	r25, 0x05	; 5
 142:	90 93 32 02 	sts	0x0232, r25	; 0x800232 <X+0x1>
 146:	80 93 31 02 	sts	0x0231, r24	; 0x800231 <X>
                Init_ADCxyz(0);   // Set Mux to PA1 and start ADC        
 14a:	80 e0       	ldi	r24, 0x00	; 0
 14c:	0e 94 56 00 	call	0xac	; 0xac <Init_ADCxyz>
                state = 4;        // Next state writes values on screen
 150:	84 e0       	ldi	r24, 0x04	; 4
 152:	90 e0       	ldi	r25, 0x00	; 0
 154:	90 93 f7 00 	sts	0x00F7, r25	; 0x8000f7 <__data_end+0x1>
 158:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__data_end>
 15c:	08 95       	ret
            }  
            break;
        }
        case 4: {
            if (FIFO_out.count == 0) // "Wait" if the FIFO buffer is not empty
 15e:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <FIFO_out>
 162:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <FIFO_out+0x1>
 166:	89 2b       	or	r24, r25
 168:	09 f0       	breq	.+2      	; 0x16c <ADXL335_logger+0xb6>
 16a:	4f c0       	rjmp	.+158    	; 0x20a <ADXL335_logger+0x154>
            {    
                sprintf(str, "%3d %3d %3d", X/4, Y/4, Z/4);
 16c:	80 91 c9 01 	lds	r24, 0x01C9	; 0x8001c9 <Z>
 170:	90 91 ca 01 	lds	r25, 0x01CA	; 0x8001ca <Z+0x1>
 174:	99 23       	and	r25, r25
 176:	0c f4       	brge	.+2      	; 0x17a <ADXL335_logger+0xc4>
 178:	03 96       	adiw	r24, 0x03	; 3
 17a:	95 95       	asr	r25
 17c:	87 95       	ror	r24
 17e:	95 95       	asr	r25
 180:	87 95       	ror	r24
 182:	9f 93       	push	r25
 184:	8f 93       	push	r24
 186:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Y>
 18a:	90 91 2a 01 	lds	r25, 0x012A	; 0x80012a <Y+0x1>
 18e:	99 23       	and	r25, r25
 190:	0c f4       	brge	.+2      	; 0x194 <ADXL335_logger+0xde>
 192:	03 96       	adiw	r24, 0x03	; 3
 194:	95 95       	asr	r25
 196:	87 95       	ror	r24
 198:	95 95       	asr	r25
 19a:	87 95       	ror	r24
 19c:	9f 93       	push	r25
 19e:	8f 93       	push	r24
 1a0:	80 91 31 02 	lds	r24, 0x0231	; 0x800231 <X>
 1a4:	90 91 32 02 	lds	r25, 0x0232	; 0x800232 <X+0x1>
 1a8:	99 23       	and	r25, r25
 1aa:	0c f4       	brge	.+2      	; 0x1ae <ADXL335_logger+0xf8>
 1ac:	03 96       	adiw	r24, 0x03	; 3
 1ae:	95 95       	asr	r25
 1b0:	87 95       	ror	r24
 1b2:	95 95       	asr	r25
 1b4:	87 95       	ror	r24
 1b6:	9f 93       	push	r25
 1b8:	8f 93       	push	r24
 1ba:	81 e6       	ldi	r24, 0x61	; 97
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	9f 93       	push	r25
 1c0:	8f 93       	push	r24
 1c2:	8d ec       	ldi	r24, 0xCD	; 205
 1c4:	91 e0       	ldi	r25, 0x01	; 1
 1c6:	9f 93       	push	r25
 1c8:	8f 93       	push	r24
 1ca:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <sprintf>
                    Zpos = Z/7;
                else
                    Zpos = 79;
                str[ Zpos] = 'z';
                */
                if (CR_LF)
 1ce:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 1d2:	2d b7       	in	r18, 0x3d	; 61
 1d4:	3e b7       	in	r19, 0x3e	; 62
 1d6:	26 5f       	subi	r18, 0xF6	; 246
 1d8:	3f 4f       	sbci	r19, 0xFF	; 255
 1da:	0f b6       	in	r0, 0x3f	; 63
 1dc:	f8 94       	cli
 1de:	3e bf       	out	0x3e, r19	; 62
 1e0:	0f be       	out	0x3f, r0	; 63
 1e2:	2d bf       	out	0x3d, r18	; 61
 1e4:	88 23       	and	r24, r24
 1e6:	31 f0       	breq	.+12     	; 0x1f4 <ADXL335_logger+0x13e>
                    writestr(str, CR+LF);
 1e8:	67 e1       	ldi	r22, 0x17	; 23
 1ea:	8d ec       	ldi	r24, 0xCD	; 205
 1ec:	91 e0       	ldi	r25, 0x01	; 1
 1ee:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
 1f2:	05 c0       	rjmp	.+10     	; 0x1fe <ADXL335_logger+0x148>
                else
                    writestr(str, CR);
 1f4:	6d e0       	ldi	r22, 0x0D	; 13
 1f6:	8d ec       	ldi	r24, 0xCD	; 205
 1f8:	91 e0       	ldi	r25, 0x01	; 1
 1fa:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
                state = 1;
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	90 93 f7 00 	sts	0x00F7, r25	; 0x8000f7 <__data_end+0x1>
 206:	80 93 f6 00 	sts	0x00F6, r24	; 0x8000f6 <__data_end>
 20a:	08 95       	ret

0000020c <Port_init>:
} // end Init_ADCxyz

//----------------- P o r t _ i n i t () -----------------------------------------------
void Port_init()
{
    DDRD  = DDRD & ~(0x44);   // setup PORTD, bit6 and bit2 as input
 20c:	81 b3       	in	r24, 0x11	; 17
 20e:	8b 7b       	andi	r24, 0xBB	; 187
 210:	81 bb       	out	0x11, r24	; 17
    DDRC  = 0;                // PORTC as input
 212:	14 ba       	out	0x14, r1	; 20
    PORTC = 0xFF;             // With internal pull-up resistors
 214:	8f ef       	ldi	r24, 0xFF	; 255
 216:	85 bb       	out	0x15, r24	; 21
    DDRB  = 0xFF;             // setup PORTB as output
 218:	87 bb       	out	0x17, r24	; 23
    PORTB = 0xFF;             // and turn LEDs off
 21a:	88 bb       	out	0x18, r24	; 24
    DDRA  = 0x00;             // setup PORTA as input
 21c:	1a ba       	out	0x1a, r1	; 26
    
    //------------------ Default setup for ADC - overruled with Init_ADCxyz() ------
    ADMUX = 0x20;             // Select ADC0, Left adjust result and use AREF as reference
 21e:	80 e2       	ldi	r24, 0x20	; 32
 220:	87 b9       	out	0x07, r24	; 7
    SFIOR &= 0b00011111;      // Select Free Running mode by clearing bit [7-5] in SFIOR register
 222:	80 b7       	in	r24, 0x30	; 48
 224:	8f 71       	andi	r24, 0x1F	; 31
 226:	80 bf       	out	0x30, r24	; 48
    ADCSRA = 0xE4;            // Start ADC, Auto trigger enabled, pre_scale = 16
 228:	84 ee       	ldi	r24, 0xE4	; 228
 22a:	86 b9       	out	0x06, r24	; 6
 22c:	08 95       	ret

0000022e <main>:
    uint8_t MainState = 0;
    uint8_t setSpeed = 0;         // set-point for desired speed, starts at 0
    uint8_t CMD_Latch;
    uint8_t ReadDone;

    PWM_init();
 22e:	0e 94 49 00 	call	0x92	; 0x92 <PWM_init>
    Port_init();
 232:	0e 94 06 01 	call	0x20c	; 0x20c <Port_init>
    Init_Serial_Port_and_FIFO(9600);  // 9600, 14400, 19200, 38400, 57600, 115200 standards
 236:	60 e8       	ldi	r22, 0x80	; 128
 238:	75 e2       	ldi	r23, 0x25	; 37
 23a:	80 e0       	ldi	r24, 0x00	; 0
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	0e 94 f0 02 	call	0x5e0	; 0x5e0 <Init_Serial_Port_and_FIFO>
    sei();                            // Enable Global Interrupt
 242:	78 94       	sei
    writestr("Tryk shift + Z for at indtast commando", CR+LF);
 244:	67 e1       	ldi	r22, 0x17	; 23
 246:	8d e6       	ldi	r24, 0x6D	; 109
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
    writestr("", CR+LF);
 24e:	67 e1       	ldi	r22, 0x17	; 23
 250:	8c ec       	ldi	r24, 0xCC	; 204
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
int main(void)
{
    char ch;
    char EchoVar[8];
    uint8_t MainState = 0;
    uint8_t setSpeed = 0;         // set-point for desired speed, starts at 0
 258:	c0 e0       	ldi	r28, 0x00	; 0
// stop at wait for something to happen.
int main(void)
{
    char ch;
    char EchoVar[8];
    uint8_t MainState = 0;
 25a:	d0 e0       	ldi	r29, 0x00	; 0
    }
    */
    
    while (1) {
	    // Læs et tegn fra UART
	    ch = read();
 25c:	0e 94 dd 01 	call	0x3ba	; 0x3ba <read>

	    // Tjek for gyldige kommandoer, ellers spring iterationen over
	    if (ch == 'z') {
 260:	8a 37       	cpi	r24, 0x7A	; 122
 262:	29 f0       	breq	.+10     	; 0x26e <main+0x40>
		    MainState = 1;
		    } else if (ch == 'd') {
 264:	84 36       	cpi	r24, 0x64	; 100
 266:	29 f0       	breq	.+10     	; 0x272 <main+0x44>
		    MainState = 3;
		    } else if (ch == 'b') {
 268:	82 36       	cpi	r24, 0x62	; 98
 26a:	31 f4       	brne	.+12     	; 0x278 <main+0x4a>
 26c:	04 c0       	rjmp	.+8      	; 0x276 <main+0x48>
	    // Læs et tegn fra UART
	    ch = read();

	    // Tjek for gyldige kommandoer, ellers spring iterationen over
	    if (ch == 'z') {
		    MainState = 1;
 26e:	d1 e0       	ldi	r29, 0x01	; 1
 270:	03 c0       	rjmp	.+6      	; 0x278 <main+0x4a>
		    } else if (ch == 'd') {
		    MainState = 3;
 272:	d3 e0       	ldi	r29, 0x03	; 3
 274:	01 c0       	rjmp	.+2      	; 0x278 <main+0x4a>
		    } else if (ch == 'b') {
		    MainState = 4;
 276:	d4 e0       	ldi	r29, 0x04	; 4
		    }

	    // Switch-case, der udfører handling baseret på den modtagne kommando
	    switch (MainState) {
 278:	d2 30       	cpi	r29, 0x02	; 2
 27a:	41 f1       	breq	.+80     	; 0x2cc <main+0x9e>
 27c:	18 f4       	brcc	.+6      	; 0x284 <main+0x56>
 27e:	d1 30       	cpi	r29, 0x01	; 1
 280:	39 f0       	breq	.+14     	; 0x290 <main+0x62>
 282:	ec cf       	rjmp	.-40     	; 0x25c <main+0x2e>
 284:	d3 30       	cpi	r29, 0x03	; 3
 286:	41 f1       	breq	.+80     	; 0x2d8 <main+0xaa>
 288:	d4 30       	cpi	r29, 0x04	; 4
 28a:	09 f4       	brne	.+2      	; 0x28e <main+0x60>
 28c:	41 c0       	rjmp	.+130    	; 0x310 <main+0xe2>
 28e:	e6 cf       	rjmp	.-52     	; 0x25c <main+0x2e>
			 // SET SPEED
			    case 1:{
				    CMD_Latch = 1;
				    writestr("Format ...A123...", CR+LF);
 290:	67 e1       	ldi	r22, 0x17	; 23
 292:	84 e9       	ldi	r24, 0x94	; 148
 294:	90 e0       	ldi	r25, 0x00	; 0
 296:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>

	    // Switch-case, der udfører handling baseret på den modtagne kommando
	    switch (MainState) {
			 // SET SPEED
			    case 1:{
				    CMD_Latch = 1;
 29a:	d1 e0       	ldi	r29, 0x01	; 1
				    writestr("Format ...A123...", CR+LF);


			    while(CMD_Latch == 1) {
 29c:	13 c0       	rjmp	.+38     	; 0x2c4 <main+0x96>
				    setSpeed = readint();
 29e:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <readint>
 2a2:	c8 2f       	mov	r28, r24
				    char output = bin(setSpeed);
 2a4:	0e 94 a7 02 	call	0x54e	; 0x54e <bin>
 2a8:	18 2f       	mov	r17, r24
				    if(setSpeed > 1){
 2aa:	c2 30       	cpi	r28, 0x02	; 2
 2ac:	58 f0       	brcs	.+22     	; 0x2c4 <main+0x96>
					    writestr( "write done", CR+LF);
 2ae:	67 e1       	ldi	r22, 0x17	; 23
 2b0:	86 ea       	ldi	r24, 0xA6	; 166
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
					    CMD_Latch = 0;
					    writestr( output, CR+LF);
 2b8:	67 e1       	ldi	r22, 0x17	; 23
 2ba:	81 2f       	mov	r24, r17
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
			    while(CMD_Latch == 1) {
				    setSpeed = readint();
				    char output = bin(setSpeed);
				    if(setSpeed > 1){
					    writestr( "write done", CR+LF);
					    CMD_Latch = 0;
 2c2:	d0 e0       	ldi	r29, 0x00	; 0
			    case 1:{
				    CMD_Latch = 1;
				    writestr("Format ...A123...", CR+LF);


			    while(CMD_Latch == 1) {
 2c4:	d1 30       	cpi	r29, 0x01	; 1
 2c6:	59 f3       	breq	.-42     	; 0x29e <main+0x70>
					    writestr( "write done", CR+LF);
					    CMD_Latch = 0;
					    writestr( output, CR+LF);
				    }
			    }
			    MainState = 2;
 2c8:	d2 e0       	ldi	r29, 0x02	; 2
 2ca:	c8 cf       	rjmp	.-112    	; 0x25c <main+0x2e>
			    break;

		    }
		    
		    case 2: {
			    OCR2 = (255 / 10) * setSpeed;  // Beregner duty cycle ud fra setSpeed
 2cc:	89 e1       	ldi	r24, 0x19	; 25
 2ce:	c8 9f       	mul	r28, r24
 2d0:	80 2d       	mov	r24, r0
 2d2:	11 24       	eor	r1, r1
 2d4:	83 bd       	out	0x23, r24	; 35
			    break;
 2d6:	c2 cf       	rjmp	.-124    	; 0x25c <main+0x2e>
		    }
		    
		    case 3: {
			    writestr("ADC maaling start", CR+LF);
 2d8:	67 e1       	ldi	r22, 0x17	; 23
 2da:	81 eb       	ldi	r24, 0xB1	; 177
 2dc:	90 e0       	ldi	r25, 0x00	; 0
 2de:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
			    writestr("X= Y= Z= ", CR+LF);
 2e2:	67 e1       	ldi	r22, 0x17	; 23
 2e4:	83 ec       	ldi	r24, 0xC3	; 195
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
			    while (1) {
				    ADXL335_logger();
 2ec:	0e 94 5b 00 	call	0xb6	; 0xb6 <ADXL335_logger>
				    if (FIFO_out.count <= 2) {
 2f0:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <FIFO_out>
 2f4:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <FIFO_out+0x1>
 2f8:	03 97       	sbiw	r24, 0x03	; 3
 2fa:	28 f4       	brcc	.+10     	; 0x306 <main+0xd8>
					    writestr("Buffer underflow - data tabt", CR+LF);
 2fc:	67 e1       	ldi	r22, 0x17	; 23
 2fe:	8d ec       	ldi	r24, 0xCD	; 205
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
				    }
				    // Afslut måling, hvis der modtages 'd' igen
				    if (read() == 'd') {
 306:	0e 94 dd 01 	call	0x3ba	; 0x3ba <read>
 30a:	84 36       	cpi	r24, 0x64	; 100
 30c:	79 f7       	brne	.-34     	; 0x2ec <main+0xbe>
 30e:	a6 cf       	rjmp	.-180    	; 0x25c <main+0x2e>
			    }
			    break;
		    }
		    
		    case 4: {
			    writestr("Brems", CR+LF);
 310:	67 e1       	ldi	r22, 0x17	; 23
 312:	8a ee       	ldi	r24, 0xEA	; 234
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
			    PORTB = 0b00000001;
 31a:	81 e0       	ldi	r24, 0x01	; 1
 31c:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 31e:	2f e7       	ldi	r18, 0x7F	; 127
 320:	88 e3       	ldi	r24, 0x38	; 56
 322:	91 e0       	ldi	r25, 0x01	; 1
 324:	21 50       	subi	r18, 0x01	; 1
 326:	80 40       	sbci	r24, 0x00	; 0
 328:	90 40       	sbci	r25, 0x00	; 0
 32a:	e1 f7       	brne	.-8      	; 0x324 <main+0xf6>
 32c:	00 c0       	rjmp	.+0      	; 0x32e <main+0x100>
 32e:	00 00       	nop
			    _delay_ms(200);
			    PORTB = 0b00000000;
 330:	18 ba       	out	0x18, r1	; 24
			    writestr("Koer", CR+LF);
 332:	67 e1       	ldi	r22, 0x17	; 23
 334:	80 ef       	ldi	r24, 0xF0	; 240
 336:	90 e0       	ldi	r25, 0x00	; 0
 338:	0e 94 7d 02 	call	0x4fa	; 0x4fa <writestr>
			    break;
 33c:	8f cf       	rjmp	.-226    	; 0x25c <main+0x2e>

0000033e <__vector_13>:
	else
	{   tal = -tal;
		sprintf(str[x], "-%d.%04d",(int)tal,(int)((tal-(int)tal)*10000));
	}
	return str[x];
}
 33e:	1f 92       	push	r1
 340:	0f 92       	push	r0
 342:	0f b6       	in	r0, 0x3f	; 63
 344:	0f 92       	push	r0
 346:	11 24       	eor	r1, r1
 348:	2f 93       	push	r18
 34a:	3f 93       	push	r19
 34c:	4f 93       	push	r20
 34e:	8f 93       	push	r24
 350:	9f 93       	push	r25
 352:	ef 93       	push	r30
 354:	ff 93       	push	r31
 356:	80 e0       	ldi	r24, 0x00	; 0
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	0c c0       	rjmp	.+24     	; 0x374 <__vector_13+0x36>
 35c:	9c 01       	movw	r18, r24
 35e:	2f 5f       	subi	r18, 0xFF	; 255
 360:	3f 4f       	sbci	r19, 0xFF	; 255
 362:	f9 01       	movw	r30, r18
 364:	e2 5e       	subi	r30, 0xE2	; 226
 366:	fe 4f       	sbci	r31, 0xFE	; 254
 368:	40 81       	ld	r20, Z
 36a:	fc 01       	movw	r30, r24
 36c:	e2 5e       	subi	r30, 0xE2	; 226
 36e:	fe 4f       	sbci	r31, 0xFE	; 254
 370:	40 83       	st	Z, r20
 372:	c9 01       	movw	r24, r18
 374:	88 30       	cpi	r24, 0x08	; 8
 376:	91 05       	cpc	r25, r1
 378:	8c f3       	brlt	.-30     	; 0x35c <__vector_13+0x1e>
 37a:	8c b1       	in	r24, 0x0c	; 12
 37c:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <inbuf+0x7>
 380:	8d 30       	cpi	r24, 0x0D	; 13
 382:	19 f4       	brne	.+6      	; 0x38a <__vector_13+0x4c>
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <CRflag>
 38a:	80 91 c7 01 	lds	r24, 0x01C7	; 0x8001c7 <incnt>
 38e:	90 91 c8 01 	lds	r25, 0x01C8	; 0x8001c8 <incnt+0x1>
 392:	88 30       	cpi	r24, 0x08	; 8
 394:	91 05       	cpc	r25, r1
 396:	2c f4       	brge	.+10     	; 0x3a2 <__vector_13+0x64>
 398:	01 96       	adiw	r24, 0x01	; 1
 39a:	90 93 c8 01 	sts	0x01C8, r25	; 0x8001c8 <incnt+0x1>
 39e:	80 93 c7 01 	sts	0x01C7, r24	; 0x8001c7 <incnt>
 3a2:	ff 91       	pop	r31
 3a4:	ef 91       	pop	r30
 3a6:	9f 91       	pop	r25
 3a8:	8f 91       	pop	r24
 3aa:	4f 91       	pop	r20
 3ac:	3f 91       	pop	r19
 3ae:	2f 91       	pop	r18
 3b0:	0f 90       	pop	r0
 3b2:	0f be       	out	0x3f, r0	; 63
 3b4:	0f 90       	pop	r0
 3b6:	1f 90       	pop	r1
 3b8:	18 95       	reti

000003ba <read>:
 3ba:	80 91 c7 01 	lds	r24, 0x01C7	; 0x8001c7 <incnt>
 3be:	90 91 c8 01 	lds	r25, 0x01C8	; 0x8001c8 <incnt+0x1>
 3c2:	00 97       	sbiw	r24, 0x00	; 0
 3c4:	79 f0       	breq	.+30     	; 0x3e4 <read+0x2a>
 3c6:	9c 01       	movw	r18, r24
 3c8:	21 50       	subi	r18, 0x01	; 1
 3ca:	31 09       	sbc	r19, r1
 3cc:	30 93 c8 01 	sts	0x01C8, r19	; 0x8001c8 <incnt+0x1>
 3d0:	20 93 c7 01 	sts	0x01C7, r18	; 0x8001c7 <incnt>
 3d4:	e8 e0       	ldi	r30, 0x08	; 8
 3d6:	f0 e0       	ldi	r31, 0x00	; 0
 3d8:	e8 1b       	sub	r30, r24
 3da:	f9 0b       	sbc	r31, r25
 3dc:	e2 5e       	subi	r30, 0xE2	; 226
 3de:	fe 4f       	sbci	r31, 0xFE	; 254
 3e0:	80 81       	ld	r24, Z
 3e2:	08 95       	ret
 3e4:	80 e0       	ldi	r24, 0x00	; 0
 3e6:	08 95       	ret

000003e8 <readint>:
 3e8:	87 e0       	ldi	r24, 0x07	; 7
 3ea:	90 e0       	ldi	r25, 0x00	; 0
 3ec:	01 c0       	rjmp	.+2      	; 0x3f0 <readint+0x8>
 3ee:	01 97       	sbiw	r24, 0x01	; 1
 3f0:	fc 01       	movw	r30, r24
 3f2:	e2 5e       	subi	r30, 0xE2	; 226
 3f4:	fe 4f       	sbci	r31, 0xFE	; 254
 3f6:	20 81       	ld	r18, Z
 3f8:	30 ed       	ldi	r19, 0xD0	; 208
 3fa:	32 0f       	add	r19, r18
 3fc:	3a 30       	cpi	r19, 0x0A	; 10
 3fe:	20 f0       	brcs	.+8      	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 400:	2d 32       	cpi	r18, 0x2D	; 45
 402:	11 f0       	breq	.+4      	; 0x408 <__EEPROM_REGION_LENGTH__+0x8>
 404:	2d 30       	cpi	r18, 0x0D	; 13
 406:	19 f4       	brne	.+6      	; 0x40e <__EEPROM_REGION_LENGTH__+0xe>
 408:	18 16       	cp	r1, r24
 40a:	19 06       	cpc	r1, r25
 40c:	84 f3       	brlt	.-32     	; 0x3ee <readint+0x6>
 40e:	20 93 28 01 	sts	0x0128, r18	; 0x800128 <command>
 412:	81 5e       	subi	r24, 0xE1	; 225
 414:	9e 4f       	sbci	r25, 0xFE	; 254
 416:	0e 94 56 03 	call	0x6ac	; 0x6ac <atoi>
 41a:	90 93 cc 01 	sts	0x01CC, r25	; 0x8001cc <indtal+0x1>
 41e:	80 93 cb 01 	sts	0x01CB, r24	; 0x8001cb <indtal>
 422:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <CRflag>
 426:	10 92 c8 01 	sts	0x01C8, r1	; 0x8001c8 <incnt+0x1>
 42a:	10 92 c7 01 	sts	0x01C7, r1	; 0x8001c7 <incnt>
 42e:	08 95       	ret

00000430 <__vector_14>:
 430:	1f 92       	push	r1
 432:	0f 92       	push	r0
 434:	0f b6       	in	r0, 0x3f	; 63
 436:	0f 92       	push	r0
 438:	11 24       	eor	r1, r1
 43a:	2f 93       	push	r18
 43c:	3f 93       	push	r19
 43e:	8f 93       	push	r24
 440:	9f 93       	push	r25
 442:	ef 93       	push	r30
 444:	ff 93       	push	r31
 446:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <FIFO_out>
 44a:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <FIFO_out+0x1>
 44e:	00 97       	sbiw	r24, 0x00	; 0
 450:	c1 f0       	breq	.+48     	; 0x482 <__vector_14+0x52>
 452:	eb e2       	ldi	r30, 0x2B	; 43
 454:	f1 e0       	ldi	r31, 0x01	; 1
 456:	01 97       	sbiw	r24, 0x01	; 1
 458:	91 83       	std	Z+1, r25	; 0x01
 45a:	80 83       	st	Z, r24
 45c:	84 81       	ldd	r24, Z+4	; 0x04
 45e:	95 81       	ldd	r25, Z+5	; 0x05
 460:	9c 01       	movw	r18, r24
 462:	2f 5f       	subi	r18, 0xFF	; 255
 464:	3f 4f       	sbci	r19, 0xFF	; 255
 466:	35 83       	std	Z+5, r19	; 0x05
 468:	24 83       	std	Z+4, r18	; 0x04
 46a:	fc 01       	movw	r30, r24
 46c:	e5 5d       	subi	r30, 0xD5	; 213
 46e:	fe 4f       	sbci	r31, 0xFE	; 254
 470:	86 81       	ldd	r24, Z+6	; 0x06
 472:	8c b9       	out	0x0c, r24	; 12
 474:	26 39       	cpi	r18, 0x96	; 150
 476:	31 05       	cpc	r19, r1
 478:	20 f0       	brcs	.+8      	; 0x482 <__vector_14+0x52>
 47a:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <FIFO_out+0x5>
 47e:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <FIFO_out+0x4>
 482:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <FIFO_out>
 486:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <FIFO_out+0x1>
 48a:	89 2b       	or	r24, r25
 48c:	19 f4       	brne	.+6      	; 0x494 <__vector_14+0x64>
 48e:	8a b1       	in	r24, 0x0a	; 10
 490:	8f 7d       	andi	r24, 0xDF	; 223
 492:	8a b9       	out	0x0a, r24	; 10
 494:	ff 91       	pop	r31
 496:	ef 91       	pop	r30
 498:	9f 91       	pop	r25
 49a:	8f 91       	pop	r24
 49c:	3f 91       	pop	r19
 49e:	2f 91       	pop	r18
 4a0:	0f 90       	pop	r0
 4a2:	0f be       	out	0x3f, r0	; 63
 4a4:	0f 90       	pop	r0
 4a6:	1f 90       	pop	r1
 4a8:	18 95       	reti

000004aa <write>:
 4aa:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <FIFO_out>
 4ae:	30 91 2c 01 	lds	r19, 0x012C	; 0x80012c <FIFO_out+0x1>
 4b2:	26 39       	cpi	r18, 0x96	; 150
 4b4:	31 05       	cpc	r19, r1
 4b6:	c9 f3       	breq	.-14     	; 0x4aa <write>
 4b8:	9a b1       	in	r25, 0x0a	; 10
 4ba:	9f 7d       	andi	r25, 0xDF	; 223
 4bc:	9a b9       	out	0x0a, r25	; 10
 4be:	eb e2       	ldi	r30, 0x2B	; 43
 4c0:	f1 e0       	ldi	r31, 0x01	; 1
 4c2:	20 81       	ld	r18, Z
 4c4:	31 81       	ldd	r19, Z+1	; 0x01
 4c6:	2f 5f       	subi	r18, 0xFF	; 255
 4c8:	3f 4f       	sbci	r19, 0xFF	; 255
 4ca:	31 83       	std	Z+1, r19	; 0x01
 4cc:	20 83       	st	Z, r18
 4ce:	22 81       	ldd	r18, Z+2	; 0x02
 4d0:	33 81       	ldd	r19, Z+3	; 0x03
 4d2:	a9 01       	movw	r20, r18
 4d4:	4f 5f       	subi	r20, 0xFF	; 255
 4d6:	5f 4f       	sbci	r21, 0xFF	; 255
 4d8:	53 83       	std	Z+3, r21	; 0x03
 4da:	42 83       	std	Z+2, r20	; 0x02
 4dc:	f9 01       	movw	r30, r18
 4de:	e5 5d       	subi	r30, 0xD5	; 213
 4e0:	fe 4f       	sbci	r31, 0xFE	; 254
 4e2:	86 83       	std	Z+6, r24	; 0x06
 4e4:	46 39       	cpi	r20, 0x96	; 150
 4e6:	51 05       	cpc	r21, r1
 4e8:	20 f0       	brcs	.+8      	; 0x4f2 <write+0x48>
 4ea:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <FIFO_out+0x3>
 4ee:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <FIFO_out+0x2>
 4f2:	8a b1       	in	r24, 0x0a	; 10
 4f4:	80 62       	ori	r24, 0x20	; 32
 4f6:	8a b9       	out	0x0a, r24	; 10
 4f8:	08 95       	ret

000004fa <writestr>:
 4fa:	0f 93       	push	r16
 4fc:	1f 93       	push	r17
 4fe:	cf 93       	push	r28
 500:	df 93       	push	r29
 502:	8c 01       	movw	r16, r24
 504:	d6 2f       	mov	r29, r22
 506:	c0 e0       	ldi	r28, 0x00	; 0
 508:	03 c0       	rjmp	.+6      	; 0x510 <writestr+0x16>
 50a:	cf 5f       	subi	r28, 0xFF	; 255
 50c:	0e 94 55 02 	call	0x4aa	; 0x4aa <write>
 510:	f8 01       	movw	r30, r16
 512:	ec 0f       	add	r30, r28
 514:	f1 1d       	adc	r31, r1
 516:	80 81       	ld	r24, Z
 518:	81 11       	cpse	r24, r1
 51a:	f7 cf       	rjmp	.-18     	; 0x50a <writestr+0x10>
 51c:	dd 30       	cpi	r29, 0x0D	; 13
 51e:	21 f4       	brne	.+8      	; 0x528 <writestr+0x2e>
 520:	8d e0       	ldi	r24, 0x0D	; 13
 522:	0e 94 55 02 	call	0x4aa	; 0x4aa <write>
 526:	0e c0       	rjmp	.+28     	; 0x544 <writestr+0x4a>
 528:	da 30       	cpi	r29, 0x0A	; 10
 52a:	21 f4       	brne	.+8      	; 0x534 <writestr+0x3a>
 52c:	8a e0       	ldi	r24, 0x0A	; 10
 52e:	0e 94 55 02 	call	0x4aa	; 0x4aa <write>
 532:	08 c0       	rjmp	.+16     	; 0x544 <writestr+0x4a>
 534:	d7 31       	cpi	r29, 0x17	; 23
 536:	31 f4       	brne	.+12     	; 0x544 <writestr+0x4a>
 538:	8d e0       	ldi	r24, 0x0D	; 13
 53a:	0e 94 55 02 	call	0x4aa	; 0x4aa <write>
 53e:	8a e0       	ldi	r24, 0x0A	; 10
 540:	0e 94 55 02 	call	0x4aa	; 0x4aa <write>
 544:	df 91       	pop	r29
 546:	cf 91       	pop	r28
 548:	1f 91       	pop	r17
 54a:	0f 91       	pop	r16
 54c:	08 95       	ret

0000054e <bin>:
 54e:	60 91 1c 01 	lds	r22, 0x011C	; 0x80011c <x.2162>
 552:	70 91 1d 01 	lds	r23, 0x011D	; 0x80011d <x.2162+0x1>
 556:	6f 5f       	subi	r22, 0xFF	; 255
 558:	7f 4f       	sbci	r23, 0xFF	; 255
 55a:	63 70       	andi	r22, 0x03	; 3
 55c:	77 27       	eor	r23, r23
 55e:	70 93 1d 01 	sts	0x011D, r23	; 0x80011d <x.2162+0x1>
 562:	60 93 1c 01 	sts	0x011C, r22	; 0x80011c <x.2162>
 566:	fb 01       	movw	r30, r22
 568:	ee 0f       	add	r30, r30
 56a:	ff 1f       	adc	r31, r31
 56c:	ee 0f       	add	r30, r30
 56e:	ff 1f       	adc	r31, r31
 570:	ee 0f       	add	r30, r30
 572:	ff 1f       	adc	r31, r31
 574:	e6 0f       	add	r30, r22
 576:	f7 1f       	adc	r31, r23
 578:	e8 50       	subi	r30, 0x08	; 8
 57a:	ff 4f       	sbci	r31, 0xFF	; 255
 57c:	10 86       	std	Z+8, r1	; 0x08
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	21 c0       	rjmp	.+66     	; 0x5c4 <bin+0x76>
 582:	e7 e0       	ldi	r30, 0x07	; 7
 584:	f0 e0       	ldi	r31, 0x00	; 0
 586:	9f 01       	movw	r18, r30
 588:	29 1b       	sub	r18, r25
 58a:	31 09       	sbc	r19, r1
 58c:	48 2f       	mov	r20, r24
 58e:	50 e0       	ldi	r21, 0x00	; 0
 590:	09 2e       	mov	r0, r25
 592:	02 c0       	rjmp	.+4      	; 0x598 <bin+0x4a>
 594:	55 95       	asr	r21
 596:	47 95       	ror	r20
 598:	0a 94       	dec	r0
 59a:	e2 f7       	brpl	.-8      	; 0x594 <bin+0x46>
 59c:	40 ff       	sbrs	r20, 0
 59e:	02 c0       	rjmp	.+4      	; 0x5a4 <bin+0x56>
 5a0:	41 e3       	ldi	r20, 0x31	; 49
 5a2:	01 c0       	rjmp	.+2      	; 0x5a6 <bin+0x58>
 5a4:	40 e3       	ldi	r20, 0x30	; 48
 5a6:	fb 01       	movw	r30, r22
 5a8:	ee 0f       	add	r30, r30
 5aa:	ff 1f       	adc	r31, r31
 5ac:	ee 0f       	add	r30, r30
 5ae:	ff 1f       	adc	r31, r31
 5b0:	ee 0f       	add	r30, r30
 5b2:	ff 1f       	adc	r31, r31
 5b4:	e6 0f       	add	r30, r22
 5b6:	f7 1f       	adc	r31, r23
 5b8:	e8 50       	subi	r30, 0x08	; 8
 5ba:	ff 4f       	sbci	r31, 0xFF	; 255
 5bc:	e2 0f       	add	r30, r18
 5be:	f3 1f       	adc	r31, r19
 5c0:	40 83       	st	Z, r20
 5c2:	9f 5f       	subi	r25, 0xFF	; 255
 5c4:	98 30       	cpi	r25, 0x08	; 8
 5c6:	e8 f2       	brcs	.-70     	; 0x582 <bin+0x34>
 5c8:	cb 01       	movw	r24, r22
 5ca:	88 0f       	add	r24, r24
 5cc:	99 1f       	adc	r25, r25
 5ce:	88 0f       	add	r24, r24
 5d0:	99 1f       	adc	r25, r25
 5d2:	88 0f       	add	r24, r24
 5d4:	99 1f       	adc	r25, r25
 5d6:	86 0f       	add	r24, r22
 5d8:	97 1f       	adc	r25, r23
 5da:	88 50       	subi	r24, 0x08	; 8
 5dc:	9f 4f       	sbci	r25, 0xFF	; 255
 5de:	08 95       	ret

000005e0 <Init_Serial_Port_and_FIFO>:
//-----------------------------------------------------------------------------
// This subroutine will initialize the FIFO buffers and the UART registers
void Init_Serial_Port_and_FIFO(long USART_BAUDRATE)
{   incnt  =0;
 5e0:	10 92 c8 01 	sts	0x01C8, r1	; 0x8001c8 <incnt+0x1>
 5e4:	10 92 c7 01 	sts	0x01C7, r1	; 0x8001c7 <incnt>
	CRflag =0;
 5e8:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <CRflag>
	inbuf[8]=0;
 5ec:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <inbuf+0x8>
	FIFO_out.count = 0;
 5f0:	eb e2       	ldi	r30, 0x2B	; 43
 5f2:	f1 e0       	ldi	r31, 0x01	; 1
 5f4:	11 82       	std	Z+1, r1	; 0x01
 5f6:	10 82       	st	Z, r1
	FIFO_out.inx  = 0;
 5f8:	13 82       	std	Z+3, r1	; 0x03
 5fa:	12 82       	std	Z+2, r1	; 0x02
	FIFO_out.outx = 0;
 5fc:	15 82       	std	Z+5, r1	; 0x05
 5fe:	14 82       	std	Z+4, r1	; 0x04
		
	if (U2x==2)	UCSRA  = 0x02;    // U2x=2 => Double speed
 600:	22 e0       	ldi	r18, 0x02	; 2
 602:	2b b9       	out	0x0b, r18	; 11
	else        UCSRA  = 0x00;    // U2x=1 => Single speed
	UCSRB  = 0x18;                // async_mode, 8 data, 1 stop, no parity
 604:	28 e1       	ldi	r18, 0x18	; 24
 606:	2a b9       	out	0x0a, r18	; 10
	// Enable Transmitter with TXEN=1, but no need for interrupt yet
	UCSRB |= (1<<TXEN); // |(1<<UDRIE)
 608:	2a b1       	in	r18, 0x0a	; 10
 60a:	28 60       	ori	r18, 0x08	; 8
 60c:	2a b9       	out	0x0a, r18	; 10
	// Enable Receiver with RXEN=1 and the interrupt with RXCIE=1
	UCSRB |= (1<<RXEN)|(1<<RXCIE);
 60e:	2a b1       	in	r18, 0x0a	; 10
 610:	20 69       	ori	r18, 0x90	; 144
 612:	2a b9       	out	0x0a, r18	; 10
	// URSEL=1 to be able to write UCSRC
	UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0); // 8 data bit
 614:	26 e8       	ldi	r18, 0x86	; 134
 616:	20 bd       	out	0x20, r18	; 32
	UBRRL = BAUD_PRESCALE;			   /* Load lower 8-bits of the baud rate */
 618:	dc 01       	movw	r26, r24
 61a:	cb 01       	movw	r24, r22
 61c:	88 0f       	add	r24, r24
 61e:	99 1f       	adc	r25, r25
 620:	aa 1f       	adc	r26, r26
 622:	bb 1f       	adc	r27, r27
 624:	88 0f       	add	r24, r24
 626:	99 1f       	adc	r25, r25
 628:	aa 1f       	adc	r26, r26
 62a:	bb 1f       	adc	r27, r27
 62c:	9c 01       	movw	r18, r24
 62e:	ad 01       	movw	r20, r26
 630:	22 0f       	add	r18, r18
 632:	33 1f       	adc	r19, r19
 634:	44 1f       	adc	r20, r20
 636:	55 1f       	adc	r21, r21
 638:	22 0f       	add	r18, r18
 63a:	33 1f       	adc	r19, r19
 63c:	44 1f       	adc	r20, r20
 63e:	55 1f       	adc	r21, r21
 640:	60 e0       	ldi	r22, 0x00	; 0
 642:	79 e0       	ldi	r23, 0x09	; 9
 644:	8d e3       	ldi	r24, 0x3D	; 61
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	0e 94 34 03 	call	0x668	; 0x668 <__udivmodsi4>
 64c:	8f ef       	ldi	r24, 0xFF	; 255
 64e:	82 0f       	add	r24, r18
 650:	89 b9       	out	0x09, r24	; 9
	UBRRH = (BAUD_PRESCALE >> 8);		/* Load upper 8-bits*/
 652:	da 01       	movw	r26, r20
 654:	c9 01       	movw	r24, r18
 656:	01 97       	sbiw	r24, 0x01	; 1
 658:	a1 09       	sbc	r26, r1
 65a:	b1 09       	sbc	r27, r1
 65c:	89 2f       	mov	r24, r25
 65e:	9a 2f       	mov	r25, r26
 660:	ab 2f       	mov	r26, r27
 662:	bb 27       	eor	r27, r27
 664:	80 bd       	out	0x20, r24	; 32
 666:	08 95       	ret

00000668 <__udivmodsi4>:
 668:	a1 e2       	ldi	r26, 0x21	; 33
 66a:	1a 2e       	mov	r1, r26
 66c:	aa 1b       	sub	r26, r26
 66e:	bb 1b       	sub	r27, r27
 670:	fd 01       	movw	r30, r26
 672:	0d c0       	rjmp	.+26     	; 0x68e <__udivmodsi4_ep>

00000674 <__udivmodsi4_loop>:
 674:	aa 1f       	adc	r26, r26
 676:	bb 1f       	adc	r27, r27
 678:	ee 1f       	adc	r30, r30
 67a:	ff 1f       	adc	r31, r31
 67c:	a2 17       	cp	r26, r18
 67e:	b3 07       	cpc	r27, r19
 680:	e4 07       	cpc	r30, r20
 682:	f5 07       	cpc	r31, r21
 684:	20 f0       	brcs	.+8      	; 0x68e <__udivmodsi4_ep>
 686:	a2 1b       	sub	r26, r18
 688:	b3 0b       	sbc	r27, r19
 68a:	e4 0b       	sbc	r30, r20
 68c:	f5 0b       	sbc	r31, r21

0000068e <__udivmodsi4_ep>:
 68e:	66 1f       	adc	r22, r22
 690:	77 1f       	adc	r23, r23
 692:	88 1f       	adc	r24, r24
 694:	99 1f       	adc	r25, r25
 696:	1a 94       	dec	r1
 698:	69 f7       	brne	.-38     	; 0x674 <__udivmodsi4_loop>
 69a:	60 95       	com	r22
 69c:	70 95       	com	r23
 69e:	80 95       	com	r24
 6a0:	90 95       	com	r25
 6a2:	9b 01       	movw	r18, r22
 6a4:	ac 01       	movw	r20, r24
 6a6:	bd 01       	movw	r22, r26
 6a8:	cf 01       	movw	r24, r30
 6aa:	08 95       	ret

000006ac <atoi>:
 6ac:	fc 01       	movw	r30, r24
 6ae:	88 27       	eor	r24, r24
 6b0:	99 27       	eor	r25, r25
 6b2:	e8 94       	clt
 6b4:	21 91       	ld	r18, Z+
 6b6:	20 32       	cpi	r18, 0x20	; 32
 6b8:	e9 f3       	breq	.-6      	; 0x6b4 <atoi+0x8>
 6ba:	29 30       	cpi	r18, 0x09	; 9
 6bc:	10 f0       	brcs	.+4      	; 0x6c2 <atoi+0x16>
 6be:	2e 30       	cpi	r18, 0x0E	; 14
 6c0:	c8 f3       	brcs	.-14     	; 0x6b4 <atoi+0x8>
 6c2:	2b 32       	cpi	r18, 0x2B	; 43
 6c4:	41 f0       	breq	.+16     	; 0x6d6 <atoi+0x2a>
 6c6:	2d 32       	cpi	r18, 0x2D	; 45
 6c8:	39 f4       	brne	.+14     	; 0x6d8 <atoi+0x2c>
 6ca:	68 94       	set
 6cc:	04 c0       	rjmp	.+8      	; 0x6d6 <atoi+0x2a>
 6ce:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__mulhi_const_10>
 6d2:	82 0f       	add	r24, r18
 6d4:	91 1d       	adc	r25, r1
 6d6:	21 91       	ld	r18, Z+
 6d8:	20 53       	subi	r18, 0x30	; 48
 6da:	2a 30       	cpi	r18, 0x0A	; 10
 6dc:	c0 f3       	brcs	.-16     	; 0x6ce <atoi+0x22>
 6de:	1e f4       	brtc	.+6      	; 0x6e6 <atoi+0x3a>
 6e0:	90 95       	com	r25
 6e2:	81 95       	neg	r24
 6e4:	9f 4f       	sbci	r25, 0xFF	; 255
 6e6:	08 95       	ret

000006e8 <__mulhi_const_10>:
 6e8:	7a e0       	ldi	r23, 0x0A	; 10
 6ea:	97 9f       	mul	r25, r23
 6ec:	90 2d       	mov	r25, r0
 6ee:	87 9f       	mul	r24, r23
 6f0:	80 2d       	mov	r24, r0
 6f2:	91 0d       	add	r25, r1
 6f4:	11 24       	eor	r1, r1
 6f6:	08 95       	ret

000006f8 <sprintf>:
 6f8:	ae e0       	ldi	r26, 0x0E	; 14
 6fa:	b0 e0       	ldi	r27, 0x00	; 0
 6fc:	e2 e8       	ldi	r30, 0x82	; 130
 6fe:	f3 e0       	ldi	r31, 0x03	; 3
 700:	0c 94 3d 06 	jmp	0xc7a	; 0xc7a <__prologue_saves__+0x1c>
 704:	0d 89       	ldd	r16, Y+21	; 0x15
 706:	1e 89       	ldd	r17, Y+22	; 0x16
 708:	86 e0       	ldi	r24, 0x06	; 6
 70a:	8c 83       	std	Y+4, r24	; 0x04
 70c:	1a 83       	std	Y+2, r17	; 0x02
 70e:	09 83       	std	Y+1, r16	; 0x01
 710:	8f ef       	ldi	r24, 0xFF	; 255
 712:	9f e7       	ldi	r25, 0x7F	; 127
 714:	9e 83       	std	Y+6, r25	; 0x06
 716:	8d 83       	std	Y+5, r24	; 0x05
 718:	ae 01       	movw	r20, r28
 71a:	47 5e       	subi	r20, 0xE7	; 231
 71c:	5f 4f       	sbci	r21, 0xFF	; 255
 71e:	6f 89       	ldd	r22, Y+23	; 0x17
 720:	78 8d       	ldd	r23, Y+24	; 0x18
 722:	ce 01       	movw	r24, r28
 724:	01 96       	adiw	r24, 0x01	; 1
 726:	0e 94 9e 03 	call	0x73c	; 0x73c <vfprintf>
 72a:	ef 81       	ldd	r30, Y+7	; 0x07
 72c:	f8 85       	ldd	r31, Y+8	; 0x08
 72e:	e0 0f       	add	r30, r16
 730:	f1 1f       	adc	r31, r17
 732:	10 82       	st	Z, r1
 734:	2e 96       	adiw	r28, 0x0e	; 14
 736:	e4 e0       	ldi	r30, 0x04	; 4
 738:	0c 94 59 06 	jmp	0xcb2	; 0xcb2 <__epilogue_restores__+0x1c>

0000073c <vfprintf>:
 73c:	ab e0       	ldi	r26, 0x0B	; 11
 73e:	b0 e0       	ldi	r27, 0x00	; 0
 740:	e4 ea       	ldi	r30, 0xA4	; 164
 742:	f3 e0       	ldi	r31, 0x03	; 3
 744:	0c 94 2f 06 	jmp	0xc5e	; 0xc5e <__prologue_saves__>
 748:	6c 01       	movw	r12, r24
 74a:	7b 01       	movw	r14, r22
 74c:	8a 01       	movw	r16, r20
 74e:	fc 01       	movw	r30, r24
 750:	17 82       	std	Z+7, r1	; 0x07
 752:	16 82       	std	Z+6, r1	; 0x06
 754:	83 81       	ldd	r24, Z+3	; 0x03
 756:	81 ff       	sbrs	r24, 1
 758:	cc c1       	rjmp	.+920    	; 0xaf2 <__stack+0x293>
 75a:	ce 01       	movw	r24, r28
 75c:	01 96       	adiw	r24, 0x01	; 1
 75e:	3c 01       	movw	r6, r24
 760:	f6 01       	movw	r30, r12
 762:	93 81       	ldd	r25, Z+3	; 0x03
 764:	f7 01       	movw	r30, r14
 766:	93 fd       	sbrc	r25, 3
 768:	85 91       	lpm	r24, Z+
 76a:	93 ff       	sbrs	r25, 3
 76c:	81 91       	ld	r24, Z+
 76e:	7f 01       	movw	r14, r30
 770:	88 23       	and	r24, r24
 772:	09 f4       	brne	.+2      	; 0x776 <vfprintf+0x3a>
 774:	ba c1       	rjmp	.+884    	; 0xaea <__stack+0x28b>
 776:	85 32       	cpi	r24, 0x25	; 37
 778:	39 f4       	brne	.+14     	; 0x788 <vfprintf+0x4c>
 77a:	93 fd       	sbrc	r25, 3
 77c:	85 91       	lpm	r24, Z+
 77e:	93 ff       	sbrs	r25, 3
 780:	81 91       	ld	r24, Z+
 782:	7f 01       	movw	r14, r30
 784:	85 32       	cpi	r24, 0x25	; 37
 786:	29 f4       	brne	.+10     	; 0x792 <vfprintf+0x56>
 788:	b6 01       	movw	r22, r12
 78a:	90 e0       	ldi	r25, 0x00	; 0
 78c:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 790:	e7 cf       	rjmp	.-50     	; 0x760 <vfprintf+0x24>
 792:	91 2c       	mov	r9, r1
 794:	21 2c       	mov	r2, r1
 796:	31 2c       	mov	r3, r1
 798:	ff e1       	ldi	r31, 0x1F	; 31
 79a:	f3 15       	cp	r31, r3
 79c:	d8 f0       	brcs	.+54     	; 0x7d4 <vfprintf+0x98>
 79e:	8b 32       	cpi	r24, 0x2B	; 43
 7a0:	79 f0       	breq	.+30     	; 0x7c0 <vfprintf+0x84>
 7a2:	38 f4       	brcc	.+14     	; 0x7b2 <vfprintf+0x76>
 7a4:	80 32       	cpi	r24, 0x20	; 32
 7a6:	79 f0       	breq	.+30     	; 0x7c6 <vfprintf+0x8a>
 7a8:	83 32       	cpi	r24, 0x23	; 35
 7aa:	a1 f4       	brne	.+40     	; 0x7d4 <vfprintf+0x98>
 7ac:	23 2d       	mov	r18, r3
 7ae:	20 61       	ori	r18, 0x10	; 16
 7b0:	1d c0       	rjmp	.+58     	; 0x7ec <vfprintf+0xb0>
 7b2:	8d 32       	cpi	r24, 0x2D	; 45
 7b4:	61 f0       	breq	.+24     	; 0x7ce <vfprintf+0x92>
 7b6:	80 33       	cpi	r24, 0x30	; 48
 7b8:	69 f4       	brne	.+26     	; 0x7d4 <vfprintf+0x98>
 7ba:	23 2d       	mov	r18, r3
 7bc:	21 60       	ori	r18, 0x01	; 1
 7be:	16 c0       	rjmp	.+44     	; 0x7ec <vfprintf+0xb0>
 7c0:	83 2d       	mov	r24, r3
 7c2:	82 60       	ori	r24, 0x02	; 2
 7c4:	38 2e       	mov	r3, r24
 7c6:	e3 2d       	mov	r30, r3
 7c8:	e4 60       	ori	r30, 0x04	; 4
 7ca:	3e 2e       	mov	r3, r30
 7cc:	2a c0       	rjmp	.+84     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 7ce:	f3 2d       	mov	r31, r3
 7d0:	f8 60       	ori	r31, 0x08	; 8
 7d2:	1d c0       	rjmp	.+58     	; 0x80e <__DATA_REGION_LENGTH__+0xe>
 7d4:	37 fc       	sbrc	r3, 7
 7d6:	2d c0       	rjmp	.+90     	; 0x832 <__DATA_REGION_LENGTH__+0x32>
 7d8:	20 ed       	ldi	r18, 0xD0	; 208
 7da:	28 0f       	add	r18, r24
 7dc:	2a 30       	cpi	r18, 0x0A	; 10
 7de:	40 f0       	brcs	.+16     	; 0x7f0 <vfprintf+0xb4>
 7e0:	8e 32       	cpi	r24, 0x2E	; 46
 7e2:	b9 f4       	brne	.+46     	; 0x812 <__DATA_REGION_LENGTH__+0x12>
 7e4:	36 fc       	sbrc	r3, 6
 7e6:	81 c1       	rjmp	.+770    	; 0xaea <__stack+0x28b>
 7e8:	23 2d       	mov	r18, r3
 7ea:	20 64       	ori	r18, 0x40	; 64
 7ec:	32 2e       	mov	r3, r18
 7ee:	19 c0       	rjmp	.+50     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 7f0:	36 fe       	sbrs	r3, 6
 7f2:	06 c0       	rjmp	.+12     	; 0x800 <__DATA_REGION_LENGTH__>
 7f4:	8a e0       	ldi	r24, 0x0A	; 10
 7f6:	98 9e       	mul	r9, r24
 7f8:	20 0d       	add	r18, r0
 7fa:	11 24       	eor	r1, r1
 7fc:	92 2e       	mov	r9, r18
 7fe:	11 c0       	rjmp	.+34     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 800:	ea e0       	ldi	r30, 0x0A	; 10
 802:	2e 9e       	mul	r2, r30
 804:	20 0d       	add	r18, r0
 806:	11 24       	eor	r1, r1
 808:	22 2e       	mov	r2, r18
 80a:	f3 2d       	mov	r31, r3
 80c:	f0 62       	ori	r31, 0x20	; 32
 80e:	3f 2e       	mov	r3, r31
 810:	08 c0       	rjmp	.+16     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 812:	8c 36       	cpi	r24, 0x6C	; 108
 814:	21 f4       	brne	.+8      	; 0x81e <__DATA_REGION_LENGTH__+0x1e>
 816:	83 2d       	mov	r24, r3
 818:	80 68       	ori	r24, 0x80	; 128
 81a:	38 2e       	mov	r3, r24
 81c:	02 c0       	rjmp	.+4      	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 81e:	88 36       	cpi	r24, 0x68	; 104
 820:	41 f4       	brne	.+16     	; 0x832 <__DATA_REGION_LENGTH__+0x32>
 822:	f7 01       	movw	r30, r14
 824:	93 fd       	sbrc	r25, 3
 826:	85 91       	lpm	r24, Z+
 828:	93 ff       	sbrs	r25, 3
 82a:	81 91       	ld	r24, Z+
 82c:	7f 01       	movw	r14, r30
 82e:	81 11       	cpse	r24, r1
 830:	b3 cf       	rjmp	.-154    	; 0x798 <vfprintf+0x5c>
 832:	98 2f       	mov	r25, r24
 834:	9f 7d       	andi	r25, 0xDF	; 223
 836:	95 54       	subi	r25, 0x45	; 69
 838:	93 30       	cpi	r25, 0x03	; 3
 83a:	28 f4       	brcc	.+10     	; 0x846 <__DATA_REGION_LENGTH__+0x46>
 83c:	0c 5f       	subi	r16, 0xFC	; 252
 83e:	1f 4f       	sbci	r17, 0xFF	; 255
 840:	9f e3       	ldi	r25, 0x3F	; 63
 842:	99 83       	std	Y+1, r25	; 0x01
 844:	0d c0       	rjmp	.+26     	; 0x860 <__stack+0x1>
 846:	83 36       	cpi	r24, 0x63	; 99
 848:	31 f0       	breq	.+12     	; 0x856 <__DATA_REGION_LENGTH__+0x56>
 84a:	83 37       	cpi	r24, 0x73	; 115
 84c:	71 f0       	breq	.+28     	; 0x86a <__stack+0xb>
 84e:	83 35       	cpi	r24, 0x53	; 83
 850:	09 f0       	breq	.+2      	; 0x854 <__DATA_REGION_LENGTH__+0x54>
 852:	59 c0       	rjmp	.+178    	; 0x906 <__stack+0xa7>
 854:	21 c0       	rjmp	.+66     	; 0x898 <__stack+0x39>
 856:	f8 01       	movw	r30, r16
 858:	80 81       	ld	r24, Z
 85a:	89 83       	std	Y+1, r24	; 0x01
 85c:	0e 5f       	subi	r16, 0xFE	; 254
 85e:	1f 4f       	sbci	r17, 0xFF	; 255
 860:	88 24       	eor	r8, r8
 862:	83 94       	inc	r8
 864:	91 2c       	mov	r9, r1
 866:	53 01       	movw	r10, r6
 868:	13 c0       	rjmp	.+38     	; 0x890 <__stack+0x31>
 86a:	28 01       	movw	r4, r16
 86c:	f2 e0       	ldi	r31, 0x02	; 2
 86e:	4f 0e       	add	r4, r31
 870:	51 1c       	adc	r5, r1
 872:	f8 01       	movw	r30, r16
 874:	a0 80       	ld	r10, Z
 876:	b1 80       	ldd	r11, Z+1	; 0x01
 878:	36 fe       	sbrs	r3, 6
 87a:	03 c0       	rjmp	.+6      	; 0x882 <__stack+0x23>
 87c:	69 2d       	mov	r22, r9
 87e:	70 e0       	ldi	r23, 0x00	; 0
 880:	02 c0       	rjmp	.+4      	; 0x886 <__stack+0x27>
 882:	6f ef       	ldi	r22, 0xFF	; 255
 884:	7f ef       	ldi	r23, 0xFF	; 255
 886:	c5 01       	movw	r24, r10
 888:	0e 94 8a 05 	call	0xb14	; 0xb14 <strnlen>
 88c:	4c 01       	movw	r8, r24
 88e:	82 01       	movw	r16, r4
 890:	f3 2d       	mov	r31, r3
 892:	ff 77       	andi	r31, 0x7F	; 127
 894:	3f 2e       	mov	r3, r31
 896:	16 c0       	rjmp	.+44     	; 0x8c4 <__stack+0x65>
 898:	28 01       	movw	r4, r16
 89a:	22 e0       	ldi	r18, 0x02	; 2
 89c:	42 0e       	add	r4, r18
 89e:	51 1c       	adc	r5, r1
 8a0:	f8 01       	movw	r30, r16
 8a2:	a0 80       	ld	r10, Z
 8a4:	b1 80       	ldd	r11, Z+1	; 0x01
 8a6:	36 fe       	sbrs	r3, 6
 8a8:	03 c0       	rjmp	.+6      	; 0x8b0 <__stack+0x51>
 8aa:	69 2d       	mov	r22, r9
 8ac:	70 e0       	ldi	r23, 0x00	; 0
 8ae:	02 c0       	rjmp	.+4      	; 0x8b4 <__stack+0x55>
 8b0:	6f ef       	ldi	r22, 0xFF	; 255
 8b2:	7f ef       	ldi	r23, 0xFF	; 255
 8b4:	c5 01       	movw	r24, r10
 8b6:	0e 94 7f 05 	call	0xafe	; 0xafe <strnlen_P>
 8ba:	4c 01       	movw	r8, r24
 8bc:	f3 2d       	mov	r31, r3
 8be:	f0 68       	ori	r31, 0x80	; 128
 8c0:	3f 2e       	mov	r3, r31
 8c2:	82 01       	movw	r16, r4
 8c4:	33 fc       	sbrc	r3, 3
 8c6:	1b c0       	rjmp	.+54     	; 0x8fe <__stack+0x9f>
 8c8:	82 2d       	mov	r24, r2
 8ca:	90 e0       	ldi	r25, 0x00	; 0
 8cc:	88 16       	cp	r8, r24
 8ce:	99 06       	cpc	r9, r25
 8d0:	b0 f4       	brcc	.+44     	; 0x8fe <__stack+0x9f>
 8d2:	b6 01       	movw	r22, r12
 8d4:	80 e2       	ldi	r24, 0x20	; 32
 8d6:	90 e0       	ldi	r25, 0x00	; 0
 8d8:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 8dc:	2a 94       	dec	r2
 8de:	f4 cf       	rjmp	.-24     	; 0x8c8 <__stack+0x69>
 8e0:	f5 01       	movw	r30, r10
 8e2:	37 fc       	sbrc	r3, 7
 8e4:	85 91       	lpm	r24, Z+
 8e6:	37 fe       	sbrs	r3, 7
 8e8:	81 91       	ld	r24, Z+
 8ea:	5f 01       	movw	r10, r30
 8ec:	b6 01       	movw	r22, r12
 8ee:	90 e0       	ldi	r25, 0x00	; 0
 8f0:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 8f4:	21 10       	cpse	r2, r1
 8f6:	2a 94       	dec	r2
 8f8:	21 e0       	ldi	r18, 0x01	; 1
 8fa:	82 1a       	sub	r8, r18
 8fc:	91 08       	sbc	r9, r1
 8fe:	81 14       	cp	r8, r1
 900:	91 04       	cpc	r9, r1
 902:	71 f7       	brne	.-36     	; 0x8e0 <__stack+0x81>
 904:	e8 c0       	rjmp	.+464    	; 0xad6 <__stack+0x277>
 906:	84 36       	cpi	r24, 0x64	; 100
 908:	11 f0       	breq	.+4      	; 0x90e <__stack+0xaf>
 90a:	89 36       	cpi	r24, 0x69	; 105
 90c:	41 f5       	brne	.+80     	; 0x95e <__stack+0xff>
 90e:	f8 01       	movw	r30, r16
 910:	37 fe       	sbrs	r3, 7
 912:	07 c0       	rjmp	.+14     	; 0x922 <__stack+0xc3>
 914:	60 81       	ld	r22, Z
 916:	71 81       	ldd	r23, Z+1	; 0x01
 918:	82 81       	ldd	r24, Z+2	; 0x02
 91a:	93 81       	ldd	r25, Z+3	; 0x03
 91c:	0c 5f       	subi	r16, 0xFC	; 252
 91e:	1f 4f       	sbci	r17, 0xFF	; 255
 920:	08 c0       	rjmp	.+16     	; 0x932 <__stack+0xd3>
 922:	60 81       	ld	r22, Z
 924:	71 81       	ldd	r23, Z+1	; 0x01
 926:	07 2e       	mov	r0, r23
 928:	00 0c       	add	r0, r0
 92a:	88 0b       	sbc	r24, r24
 92c:	99 0b       	sbc	r25, r25
 92e:	0e 5f       	subi	r16, 0xFE	; 254
 930:	1f 4f       	sbci	r17, 0xFF	; 255
 932:	f3 2d       	mov	r31, r3
 934:	ff 76       	andi	r31, 0x6F	; 111
 936:	3f 2e       	mov	r3, r31
 938:	97 ff       	sbrs	r25, 7
 93a:	09 c0       	rjmp	.+18     	; 0x94e <__stack+0xef>
 93c:	90 95       	com	r25
 93e:	80 95       	com	r24
 940:	70 95       	com	r23
 942:	61 95       	neg	r22
 944:	7f 4f       	sbci	r23, 0xFF	; 255
 946:	8f 4f       	sbci	r24, 0xFF	; 255
 948:	9f 4f       	sbci	r25, 0xFF	; 255
 94a:	f0 68       	ori	r31, 0x80	; 128
 94c:	3f 2e       	mov	r3, r31
 94e:	2a e0       	ldi	r18, 0x0A	; 10
 950:	30 e0       	ldi	r19, 0x00	; 0
 952:	a3 01       	movw	r20, r6
 954:	0e 94 d1 05 	call	0xba2	; 0xba2 <__ultoa_invert>
 958:	88 2e       	mov	r8, r24
 95a:	86 18       	sub	r8, r6
 95c:	45 c0       	rjmp	.+138    	; 0x9e8 <__stack+0x189>
 95e:	85 37       	cpi	r24, 0x75	; 117
 960:	31 f4       	brne	.+12     	; 0x96e <__stack+0x10f>
 962:	23 2d       	mov	r18, r3
 964:	2f 7e       	andi	r18, 0xEF	; 239
 966:	b2 2e       	mov	r11, r18
 968:	2a e0       	ldi	r18, 0x0A	; 10
 96a:	30 e0       	ldi	r19, 0x00	; 0
 96c:	25 c0       	rjmp	.+74     	; 0x9b8 <__stack+0x159>
 96e:	93 2d       	mov	r25, r3
 970:	99 7f       	andi	r25, 0xF9	; 249
 972:	b9 2e       	mov	r11, r25
 974:	8f 36       	cpi	r24, 0x6F	; 111
 976:	c1 f0       	breq	.+48     	; 0x9a8 <__stack+0x149>
 978:	18 f4       	brcc	.+6      	; 0x980 <__stack+0x121>
 97a:	88 35       	cpi	r24, 0x58	; 88
 97c:	79 f0       	breq	.+30     	; 0x99c <__stack+0x13d>
 97e:	b5 c0       	rjmp	.+362    	; 0xaea <__stack+0x28b>
 980:	80 37       	cpi	r24, 0x70	; 112
 982:	19 f0       	breq	.+6      	; 0x98a <__stack+0x12b>
 984:	88 37       	cpi	r24, 0x78	; 120
 986:	21 f0       	breq	.+8      	; 0x990 <__stack+0x131>
 988:	b0 c0       	rjmp	.+352    	; 0xaea <__stack+0x28b>
 98a:	e9 2f       	mov	r30, r25
 98c:	e0 61       	ori	r30, 0x10	; 16
 98e:	be 2e       	mov	r11, r30
 990:	b4 fe       	sbrs	r11, 4
 992:	0d c0       	rjmp	.+26     	; 0x9ae <__stack+0x14f>
 994:	fb 2d       	mov	r31, r11
 996:	f4 60       	ori	r31, 0x04	; 4
 998:	bf 2e       	mov	r11, r31
 99a:	09 c0       	rjmp	.+18     	; 0x9ae <__stack+0x14f>
 99c:	34 fe       	sbrs	r3, 4
 99e:	0a c0       	rjmp	.+20     	; 0x9b4 <__stack+0x155>
 9a0:	29 2f       	mov	r18, r25
 9a2:	26 60       	ori	r18, 0x06	; 6
 9a4:	b2 2e       	mov	r11, r18
 9a6:	06 c0       	rjmp	.+12     	; 0x9b4 <__stack+0x155>
 9a8:	28 e0       	ldi	r18, 0x08	; 8
 9aa:	30 e0       	ldi	r19, 0x00	; 0
 9ac:	05 c0       	rjmp	.+10     	; 0x9b8 <__stack+0x159>
 9ae:	20 e1       	ldi	r18, 0x10	; 16
 9b0:	30 e0       	ldi	r19, 0x00	; 0
 9b2:	02 c0       	rjmp	.+4      	; 0x9b8 <__stack+0x159>
 9b4:	20 e1       	ldi	r18, 0x10	; 16
 9b6:	32 e0       	ldi	r19, 0x02	; 2
 9b8:	f8 01       	movw	r30, r16
 9ba:	b7 fe       	sbrs	r11, 7
 9bc:	07 c0       	rjmp	.+14     	; 0x9cc <__stack+0x16d>
 9be:	60 81       	ld	r22, Z
 9c0:	71 81       	ldd	r23, Z+1	; 0x01
 9c2:	82 81       	ldd	r24, Z+2	; 0x02
 9c4:	93 81       	ldd	r25, Z+3	; 0x03
 9c6:	0c 5f       	subi	r16, 0xFC	; 252
 9c8:	1f 4f       	sbci	r17, 0xFF	; 255
 9ca:	06 c0       	rjmp	.+12     	; 0x9d8 <__stack+0x179>
 9cc:	60 81       	ld	r22, Z
 9ce:	71 81       	ldd	r23, Z+1	; 0x01
 9d0:	80 e0       	ldi	r24, 0x00	; 0
 9d2:	90 e0       	ldi	r25, 0x00	; 0
 9d4:	0e 5f       	subi	r16, 0xFE	; 254
 9d6:	1f 4f       	sbci	r17, 0xFF	; 255
 9d8:	a3 01       	movw	r20, r6
 9da:	0e 94 d1 05 	call	0xba2	; 0xba2 <__ultoa_invert>
 9de:	88 2e       	mov	r8, r24
 9e0:	86 18       	sub	r8, r6
 9e2:	fb 2d       	mov	r31, r11
 9e4:	ff 77       	andi	r31, 0x7F	; 127
 9e6:	3f 2e       	mov	r3, r31
 9e8:	36 fe       	sbrs	r3, 6
 9ea:	0d c0       	rjmp	.+26     	; 0xa06 <__stack+0x1a7>
 9ec:	23 2d       	mov	r18, r3
 9ee:	2e 7f       	andi	r18, 0xFE	; 254
 9f0:	a2 2e       	mov	r10, r18
 9f2:	89 14       	cp	r8, r9
 9f4:	58 f4       	brcc	.+22     	; 0xa0c <__stack+0x1ad>
 9f6:	34 fe       	sbrs	r3, 4
 9f8:	0b c0       	rjmp	.+22     	; 0xa10 <__stack+0x1b1>
 9fa:	32 fc       	sbrc	r3, 2
 9fc:	09 c0       	rjmp	.+18     	; 0xa10 <__stack+0x1b1>
 9fe:	83 2d       	mov	r24, r3
 a00:	8e 7e       	andi	r24, 0xEE	; 238
 a02:	a8 2e       	mov	r10, r24
 a04:	05 c0       	rjmp	.+10     	; 0xa10 <__stack+0x1b1>
 a06:	b8 2c       	mov	r11, r8
 a08:	a3 2c       	mov	r10, r3
 a0a:	03 c0       	rjmp	.+6      	; 0xa12 <__stack+0x1b3>
 a0c:	b8 2c       	mov	r11, r8
 a0e:	01 c0       	rjmp	.+2      	; 0xa12 <__stack+0x1b3>
 a10:	b9 2c       	mov	r11, r9
 a12:	a4 fe       	sbrs	r10, 4
 a14:	0f c0       	rjmp	.+30     	; 0xa34 <__stack+0x1d5>
 a16:	fe 01       	movw	r30, r28
 a18:	e8 0d       	add	r30, r8
 a1a:	f1 1d       	adc	r31, r1
 a1c:	80 81       	ld	r24, Z
 a1e:	80 33       	cpi	r24, 0x30	; 48
 a20:	21 f4       	brne	.+8      	; 0xa2a <__stack+0x1cb>
 a22:	9a 2d       	mov	r25, r10
 a24:	99 7e       	andi	r25, 0xE9	; 233
 a26:	a9 2e       	mov	r10, r25
 a28:	09 c0       	rjmp	.+18     	; 0xa3c <__stack+0x1dd>
 a2a:	a2 fe       	sbrs	r10, 2
 a2c:	06 c0       	rjmp	.+12     	; 0xa3a <__stack+0x1db>
 a2e:	b3 94       	inc	r11
 a30:	b3 94       	inc	r11
 a32:	04 c0       	rjmp	.+8      	; 0xa3c <__stack+0x1dd>
 a34:	8a 2d       	mov	r24, r10
 a36:	86 78       	andi	r24, 0x86	; 134
 a38:	09 f0       	breq	.+2      	; 0xa3c <__stack+0x1dd>
 a3a:	b3 94       	inc	r11
 a3c:	a3 fc       	sbrc	r10, 3
 a3e:	11 c0       	rjmp	.+34     	; 0xa62 <__stack+0x203>
 a40:	a0 fe       	sbrs	r10, 0
 a42:	06 c0       	rjmp	.+12     	; 0xa50 <__stack+0x1f1>
 a44:	b2 14       	cp	r11, r2
 a46:	88 f4       	brcc	.+34     	; 0xa6a <__stack+0x20b>
 a48:	28 0c       	add	r2, r8
 a4a:	92 2c       	mov	r9, r2
 a4c:	9b 18       	sub	r9, r11
 a4e:	0e c0       	rjmp	.+28     	; 0xa6c <__stack+0x20d>
 a50:	b2 14       	cp	r11, r2
 a52:	60 f4       	brcc	.+24     	; 0xa6c <__stack+0x20d>
 a54:	b6 01       	movw	r22, r12
 a56:	80 e2       	ldi	r24, 0x20	; 32
 a58:	90 e0       	ldi	r25, 0x00	; 0
 a5a:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 a5e:	b3 94       	inc	r11
 a60:	f7 cf       	rjmp	.-18     	; 0xa50 <__stack+0x1f1>
 a62:	b2 14       	cp	r11, r2
 a64:	18 f4       	brcc	.+6      	; 0xa6c <__stack+0x20d>
 a66:	2b 18       	sub	r2, r11
 a68:	02 c0       	rjmp	.+4      	; 0xa6e <__stack+0x20f>
 a6a:	98 2c       	mov	r9, r8
 a6c:	21 2c       	mov	r2, r1
 a6e:	a4 fe       	sbrs	r10, 4
 a70:	10 c0       	rjmp	.+32     	; 0xa92 <__stack+0x233>
 a72:	b6 01       	movw	r22, r12
 a74:	80 e3       	ldi	r24, 0x30	; 48
 a76:	90 e0       	ldi	r25, 0x00	; 0
 a78:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 a7c:	a2 fe       	sbrs	r10, 2
 a7e:	17 c0       	rjmp	.+46     	; 0xaae <__stack+0x24f>
 a80:	a1 fc       	sbrc	r10, 1
 a82:	03 c0       	rjmp	.+6      	; 0xa8a <__stack+0x22b>
 a84:	88 e7       	ldi	r24, 0x78	; 120
 a86:	90 e0       	ldi	r25, 0x00	; 0
 a88:	02 c0       	rjmp	.+4      	; 0xa8e <__stack+0x22f>
 a8a:	88 e5       	ldi	r24, 0x58	; 88
 a8c:	90 e0       	ldi	r25, 0x00	; 0
 a8e:	b6 01       	movw	r22, r12
 a90:	0c c0       	rjmp	.+24     	; 0xaaa <__stack+0x24b>
 a92:	8a 2d       	mov	r24, r10
 a94:	86 78       	andi	r24, 0x86	; 134
 a96:	59 f0       	breq	.+22     	; 0xaae <__stack+0x24f>
 a98:	a1 fe       	sbrs	r10, 1
 a9a:	02 c0       	rjmp	.+4      	; 0xaa0 <__stack+0x241>
 a9c:	8b e2       	ldi	r24, 0x2B	; 43
 a9e:	01 c0       	rjmp	.+2      	; 0xaa2 <__stack+0x243>
 aa0:	80 e2       	ldi	r24, 0x20	; 32
 aa2:	a7 fc       	sbrc	r10, 7
 aa4:	8d e2       	ldi	r24, 0x2D	; 45
 aa6:	b6 01       	movw	r22, r12
 aa8:	90 e0       	ldi	r25, 0x00	; 0
 aaa:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 aae:	89 14       	cp	r8, r9
 ab0:	38 f4       	brcc	.+14     	; 0xac0 <__stack+0x261>
 ab2:	b6 01       	movw	r22, r12
 ab4:	80 e3       	ldi	r24, 0x30	; 48
 ab6:	90 e0       	ldi	r25, 0x00	; 0
 ab8:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 abc:	9a 94       	dec	r9
 abe:	f7 cf       	rjmp	.-18     	; 0xaae <__stack+0x24f>
 ac0:	8a 94       	dec	r8
 ac2:	f3 01       	movw	r30, r6
 ac4:	e8 0d       	add	r30, r8
 ac6:	f1 1d       	adc	r31, r1
 ac8:	80 81       	ld	r24, Z
 aca:	b6 01       	movw	r22, r12
 acc:	90 e0       	ldi	r25, 0x00	; 0
 ace:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 ad2:	81 10       	cpse	r8, r1
 ad4:	f5 cf       	rjmp	.-22     	; 0xac0 <__stack+0x261>
 ad6:	22 20       	and	r2, r2
 ad8:	09 f4       	brne	.+2      	; 0xadc <__stack+0x27d>
 ada:	42 ce       	rjmp	.-892    	; 0x760 <vfprintf+0x24>
 adc:	b6 01       	movw	r22, r12
 ade:	80 e2       	ldi	r24, 0x20	; 32
 ae0:	90 e0       	ldi	r25, 0x00	; 0
 ae2:	0e 94 95 05 	call	0xb2a	; 0xb2a <fputc>
 ae6:	2a 94       	dec	r2
 ae8:	f6 cf       	rjmp	.-20     	; 0xad6 <__stack+0x277>
 aea:	f6 01       	movw	r30, r12
 aec:	86 81       	ldd	r24, Z+6	; 0x06
 aee:	97 81       	ldd	r25, Z+7	; 0x07
 af0:	02 c0       	rjmp	.+4      	; 0xaf6 <__stack+0x297>
 af2:	8f ef       	ldi	r24, 0xFF	; 255
 af4:	9f ef       	ldi	r25, 0xFF	; 255
 af6:	2b 96       	adiw	r28, 0x0b	; 11
 af8:	e2 e1       	ldi	r30, 0x12	; 18
 afa:	0c 94 4b 06 	jmp	0xc96	; 0xc96 <__epilogue_restores__>

00000afe <strnlen_P>:
 afe:	fc 01       	movw	r30, r24
 b00:	05 90       	lpm	r0, Z+
 b02:	61 50       	subi	r22, 0x01	; 1
 b04:	70 40       	sbci	r23, 0x00	; 0
 b06:	01 10       	cpse	r0, r1
 b08:	d8 f7       	brcc	.-10     	; 0xb00 <strnlen_P+0x2>
 b0a:	80 95       	com	r24
 b0c:	90 95       	com	r25
 b0e:	8e 0f       	add	r24, r30
 b10:	9f 1f       	adc	r25, r31
 b12:	08 95       	ret

00000b14 <strnlen>:
 b14:	fc 01       	movw	r30, r24
 b16:	61 50       	subi	r22, 0x01	; 1
 b18:	70 40       	sbci	r23, 0x00	; 0
 b1a:	01 90       	ld	r0, Z+
 b1c:	01 10       	cpse	r0, r1
 b1e:	d8 f7       	brcc	.-10     	; 0xb16 <strnlen+0x2>
 b20:	80 95       	com	r24
 b22:	90 95       	com	r25
 b24:	8e 0f       	add	r24, r30
 b26:	9f 1f       	adc	r25, r31
 b28:	08 95       	ret

00000b2a <fputc>:
 b2a:	0f 93       	push	r16
 b2c:	1f 93       	push	r17
 b2e:	cf 93       	push	r28
 b30:	df 93       	push	r29
 b32:	fb 01       	movw	r30, r22
 b34:	23 81       	ldd	r18, Z+3	; 0x03
 b36:	21 fd       	sbrc	r18, 1
 b38:	03 c0       	rjmp	.+6      	; 0xb40 <fputc+0x16>
 b3a:	8f ef       	ldi	r24, 0xFF	; 255
 b3c:	9f ef       	ldi	r25, 0xFF	; 255
 b3e:	2c c0       	rjmp	.+88     	; 0xb98 <fputc+0x6e>
 b40:	22 ff       	sbrs	r18, 2
 b42:	16 c0       	rjmp	.+44     	; 0xb70 <fputc+0x46>
 b44:	46 81       	ldd	r20, Z+6	; 0x06
 b46:	57 81       	ldd	r21, Z+7	; 0x07
 b48:	24 81       	ldd	r18, Z+4	; 0x04
 b4a:	35 81       	ldd	r19, Z+5	; 0x05
 b4c:	42 17       	cp	r20, r18
 b4e:	53 07       	cpc	r21, r19
 b50:	44 f4       	brge	.+16     	; 0xb62 <fputc+0x38>
 b52:	a0 81       	ld	r26, Z
 b54:	b1 81       	ldd	r27, Z+1	; 0x01
 b56:	9d 01       	movw	r18, r26
 b58:	2f 5f       	subi	r18, 0xFF	; 255
 b5a:	3f 4f       	sbci	r19, 0xFF	; 255
 b5c:	31 83       	std	Z+1, r19	; 0x01
 b5e:	20 83       	st	Z, r18
 b60:	8c 93       	st	X, r24
 b62:	26 81       	ldd	r18, Z+6	; 0x06
 b64:	37 81       	ldd	r19, Z+7	; 0x07
 b66:	2f 5f       	subi	r18, 0xFF	; 255
 b68:	3f 4f       	sbci	r19, 0xFF	; 255
 b6a:	37 83       	std	Z+7, r19	; 0x07
 b6c:	26 83       	std	Z+6, r18	; 0x06
 b6e:	14 c0       	rjmp	.+40     	; 0xb98 <fputc+0x6e>
 b70:	8b 01       	movw	r16, r22
 b72:	ec 01       	movw	r28, r24
 b74:	fb 01       	movw	r30, r22
 b76:	00 84       	ldd	r0, Z+8	; 0x08
 b78:	f1 85       	ldd	r31, Z+9	; 0x09
 b7a:	e0 2d       	mov	r30, r0
 b7c:	09 95       	icall
 b7e:	89 2b       	or	r24, r25
 b80:	e1 f6       	brne	.-72     	; 0xb3a <fputc+0x10>
 b82:	d8 01       	movw	r26, r16
 b84:	16 96       	adiw	r26, 0x06	; 6
 b86:	8d 91       	ld	r24, X+
 b88:	9c 91       	ld	r25, X
 b8a:	17 97       	sbiw	r26, 0x07	; 7
 b8c:	01 96       	adiw	r24, 0x01	; 1
 b8e:	17 96       	adiw	r26, 0x07	; 7
 b90:	9c 93       	st	X, r25
 b92:	8e 93       	st	-X, r24
 b94:	16 97       	sbiw	r26, 0x06	; 6
 b96:	ce 01       	movw	r24, r28
 b98:	df 91       	pop	r29
 b9a:	cf 91       	pop	r28
 b9c:	1f 91       	pop	r17
 b9e:	0f 91       	pop	r16
 ba0:	08 95       	ret

00000ba2 <__ultoa_invert>:
 ba2:	fa 01       	movw	r30, r20
 ba4:	aa 27       	eor	r26, r26
 ba6:	28 30       	cpi	r18, 0x08	; 8
 ba8:	51 f1       	breq	.+84     	; 0xbfe <__ultoa_invert+0x5c>
 baa:	20 31       	cpi	r18, 0x10	; 16
 bac:	81 f1       	breq	.+96     	; 0xc0e <__ultoa_invert+0x6c>
 bae:	e8 94       	clt
 bb0:	6f 93       	push	r22
 bb2:	6e 7f       	andi	r22, 0xFE	; 254
 bb4:	6e 5f       	subi	r22, 0xFE	; 254
 bb6:	7f 4f       	sbci	r23, 0xFF	; 255
 bb8:	8f 4f       	sbci	r24, 0xFF	; 255
 bba:	9f 4f       	sbci	r25, 0xFF	; 255
 bbc:	af 4f       	sbci	r26, 0xFF	; 255
 bbe:	b1 e0       	ldi	r27, 0x01	; 1
 bc0:	3e d0       	rcall	.+124    	; 0xc3e <__ultoa_invert+0x9c>
 bc2:	b4 e0       	ldi	r27, 0x04	; 4
 bc4:	3c d0       	rcall	.+120    	; 0xc3e <__ultoa_invert+0x9c>
 bc6:	67 0f       	add	r22, r23
 bc8:	78 1f       	adc	r23, r24
 bca:	89 1f       	adc	r24, r25
 bcc:	9a 1f       	adc	r25, r26
 bce:	a1 1d       	adc	r26, r1
 bd0:	68 0f       	add	r22, r24
 bd2:	79 1f       	adc	r23, r25
 bd4:	8a 1f       	adc	r24, r26
 bd6:	91 1d       	adc	r25, r1
 bd8:	a1 1d       	adc	r26, r1
 bda:	6a 0f       	add	r22, r26
 bdc:	71 1d       	adc	r23, r1
 bde:	81 1d       	adc	r24, r1
 be0:	91 1d       	adc	r25, r1
 be2:	a1 1d       	adc	r26, r1
 be4:	20 d0       	rcall	.+64     	; 0xc26 <__ultoa_invert+0x84>
 be6:	09 f4       	brne	.+2      	; 0xbea <__ultoa_invert+0x48>
 be8:	68 94       	set
 bea:	3f 91       	pop	r19
 bec:	2a e0       	ldi	r18, 0x0A	; 10
 bee:	26 9f       	mul	r18, r22
 bf0:	11 24       	eor	r1, r1
 bf2:	30 19       	sub	r19, r0
 bf4:	30 5d       	subi	r19, 0xD0	; 208
 bf6:	31 93       	st	Z+, r19
 bf8:	de f6       	brtc	.-74     	; 0xbb0 <__ultoa_invert+0xe>
 bfa:	cf 01       	movw	r24, r30
 bfc:	08 95       	ret
 bfe:	46 2f       	mov	r20, r22
 c00:	47 70       	andi	r20, 0x07	; 7
 c02:	40 5d       	subi	r20, 0xD0	; 208
 c04:	41 93       	st	Z+, r20
 c06:	b3 e0       	ldi	r27, 0x03	; 3
 c08:	0f d0       	rcall	.+30     	; 0xc28 <__ultoa_invert+0x86>
 c0a:	c9 f7       	brne	.-14     	; 0xbfe <__ultoa_invert+0x5c>
 c0c:	f6 cf       	rjmp	.-20     	; 0xbfa <__ultoa_invert+0x58>
 c0e:	46 2f       	mov	r20, r22
 c10:	4f 70       	andi	r20, 0x0F	; 15
 c12:	40 5d       	subi	r20, 0xD0	; 208
 c14:	4a 33       	cpi	r20, 0x3A	; 58
 c16:	18 f0       	brcs	.+6      	; 0xc1e <__ultoa_invert+0x7c>
 c18:	49 5d       	subi	r20, 0xD9	; 217
 c1a:	31 fd       	sbrc	r19, 1
 c1c:	40 52       	subi	r20, 0x20	; 32
 c1e:	41 93       	st	Z+, r20
 c20:	02 d0       	rcall	.+4      	; 0xc26 <__ultoa_invert+0x84>
 c22:	a9 f7       	brne	.-22     	; 0xc0e <__ultoa_invert+0x6c>
 c24:	ea cf       	rjmp	.-44     	; 0xbfa <__ultoa_invert+0x58>
 c26:	b4 e0       	ldi	r27, 0x04	; 4
 c28:	a6 95       	lsr	r26
 c2a:	97 95       	ror	r25
 c2c:	87 95       	ror	r24
 c2e:	77 95       	ror	r23
 c30:	67 95       	ror	r22
 c32:	ba 95       	dec	r27
 c34:	c9 f7       	brne	.-14     	; 0xc28 <__ultoa_invert+0x86>
 c36:	00 97       	sbiw	r24, 0x00	; 0
 c38:	61 05       	cpc	r22, r1
 c3a:	71 05       	cpc	r23, r1
 c3c:	08 95       	ret
 c3e:	9b 01       	movw	r18, r22
 c40:	ac 01       	movw	r20, r24
 c42:	0a 2e       	mov	r0, r26
 c44:	06 94       	lsr	r0
 c46:	57 95       	ror	r21
 c48:	47 95       	ror	r20
 c4a:	37 95       	ror	r19
 c4c:	27 95       	ror	r18
 c4e:	ba 95       	dec	r27
 c50:	c9 f7       	brne	.-14     	; 0xc44 <__ultoa_invert+0xa2>
 c52:	62 0f       	add	r22, r18
 c54:	73 1f       	adc	r23, r19
 c56:	84 1f       	adc	r24, r20
 c58:	95 1f       	adc	r25, r21
 c5a:	a0 1d       	adc	r26, r0
 c5c:	08 95       	ret

00000c5e <__prologue_saves__>:
 c5e:	2f 92       	push	r2
 c60:	3f 92       	push	r3
 c62:	4f 92       	push	r4
 c64:	5f 92       	push	r5
 c66:	6f 92       	push	r6
 c68:	7f 92       	push	r7
 c6a:	8f 92       	push	r8
 c6c:	9f 92       	push	r9
 c6e:	af 92       	push	r10
 c70:	bf 92       	push	r11
 c72:	cf 92       	push	r12
 c74:	df 92       	push	r13
 c76:	ef 92       	push	r14
 c78:	ff 92       	push	r15
 c7a:	0f 93       	push	r16
 c7c:	1f 93       	push	r17
 c7e:	cf 93       	push	r28
 c80:	df 93       	push	r29
 c82:	cd b7       	in	r28, 0x3d	; 61
 c84:	de b7       	in	r29, 0x3e	; 62
 c86:	ca 1b       	sub	r28, r26
 c88:	db 0b       	sbc	r29, r27
 c8a:	0f b6       	in	r0, 0x3f	; 63
 c8c:	f8 94       	cli
 c8e:	de bf       	out	0x3e, r29	; 62
 c90:	0f be       	out	0x3f, r0	; 63
 c92:	cd bf       	out	0x3d, r28	; 61
 c94:	09 94       	ijmp

00000c96 <__epilogue_restores__>:
 c96:	2a 88       	ldd	r2, Y+18	; 0x12
 c98:	39 88       	ldd	r3, Y+17	; 0x11
 c9a:	48 88       	ldd	r4, Y+16	; 0x10
 c9c:	5f 84       	ldd	r5, Y+15	; 0x0f
 c9e:	6e 84       	ldd	r6, Y+14	; 0x0e
 ca0:	7d 84       	ldd	r7, Y+13	; 0x0d
 ca2:	8c 84       	ldd	r8, Y+12	; 0x0c
 ca4:	9b 84       	ldd	r9, Y+11	; 0x0b
 ca6:	aa 84       	ldd	r10, Y+10	; 0x0a
 ca8:	b9 84       	ldd	r11, Y+9	; 0x09
 caa:	c8 84       	ldd	r12, Y+8	; 0x08
 cac:	df 80       	ldd	r13, Y+7	; 0x07
 cae:	ee 80       	ldd	r14, Y+6	; 0x06
 cb0:	fd 80       	ldd	r15, Y+5	; 0x05
 cb2:	0c 81       	ldd	r16, Y+4	; 0x04
 cb4:	1b 81       	ldd	r17, Y+3	; 0x03
 cb6:	aa 81       	ldd	r26, Y+2	; 0x02
 cb8:	b9 81       	ldd	r27, Y+1	; 0x01
 cba:	ce 0f       	add	r28, r30
 cbc:	d1 1d       	adc	r29, r1
 cbe:	0f b6       	in	r0, 0x3f	; 63
 cc0:	f8 94       	cli
 cc2:	de bf       	out	0x3e, r29	; 62
 cc4:	0f be       	out	0x3f, r0	; 63
 cc6:	cd bf       	out	0x3d, r28	; 61
 cc8:	ed 01       	movw	r28, r26
 cca:	08 95       	ret

00000ccc <_exit>:
 ccc:	f8 94       	cli

00000cce <__stop_program>:
 cce:	ff cf       	rjmp	.-2      	; 0xcce <__stop_program>
