0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/auto_count.sv,1728766832,systemVerilog,,,,tb_autocount,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_io1.sv,1728762921,systemVerilog,,,,tb_io1,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_io2.sv,1728763107,systemVerilog,,,,tb_io2,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_mult.sv,1728764167,systemVerilog,,,,tb_mult,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_selfmod.sv,1728762142,systemVerilog,,,,tb_selfmod,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_sort.sv,1728766447,systemVerilog,,,,tb_sort,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/tb_xor.sv,1728763408,systemVerilog,,,,tb_xor,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/alu.sv,1728590253,systemVerilog,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/auto_count.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/aru.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/ben_logic.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/control.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu_to_io.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/hex_driver.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/instantiate_ram.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/load_reg.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/memory.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/mux.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/processor_top.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/regfile.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sext.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/slc3.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sync.sv;C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/test_memory.sv,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/aru.sv,,$unit_alu_sv_464321148;alu,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/aru.sv,1728592511,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/ben_logic.sv,,aru,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/ben_logic.sv,1728592481,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/control.sv,,ben_logic,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/control.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu.sv,,control,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu_to_io.sv,,cpu,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/cpu_to_io.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/hex_driver.sv,,cpu_to_io,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/hex_driver.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/instantiate_ram.sv,,hex_driver,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/instantiate_ram.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/load_reg.sv,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/types.sv,instantiate_ram,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/load_reg.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/memory.sv,,load_reg,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/memory.sv,1728590253,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/mux.sv,,memory,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/mux.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/processor_top.sv,,mux2;mux4;mux_pc;muxgate,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/processor_top.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/regfile.sv,,processor_top,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/regfile.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sext.sv,,regfile,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sext.sv,1728592527,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/slc3.sv,,sext,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/slc3.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sync.sv,,slc3,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/sync.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/test_memory.sv,,sync_debounce;sync_flop,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/test_memory.sv,1728590254,systemVerilog,,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sim_1/new/auto_count.sv,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/types.sv,test_memory,,uvm,../../../../lab52_from_vi_email.srcs/sources_1/imports/lab5 files,,,,,
C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/types.sv,1728590254,verilog,C:/Users/jkali/ece385/lab52/lab52_from_vi_email/lab52_from_vi_email.srcs/sources_1/imports/lab5 files/alu.sv,,,SLC3_TYPES,,,,,,,,
