### Understanding TCL - IO_Pad_Placement.tcl Line-by-Line Analysis

## Introduction
This document provides a comprehensive, line-by-line explanation of the IO_Pad_Placement.tcl script used in ICC2 for IO pad placement and fixing after floorplanning. This script locks IO pad positions and creates placement guides for standard cell placement around the periphery.

---
## Prerequisites

Before reading this document, you should understand:
 - **TCL Basics:** Variables, conditionals, list operations
 - **Physical Design Concepts:** IO pads, floorplan margins, placement grids
 - **ICC2 Flow:** Floorplanning ‚Üí IO Placement ‚Üí Stdcell Placement
---

**Line-by-Line Analysis**

Lines 1-2: Setup File Sourcing
```
tcl
source -echo ./icc2_common_setup.tcl
source -echo ./icc2_dp_setup.tcl
```

- **What it does:** Loads global variables (WORK_DIR, DESIGN_LIBRARY) and design planning settings
- **Why needed:** All variables like TCL_PAD_CONSTRAINTS_FILE defined here
- **Real-world:** Like loading configuration before main execution

Lines 3-5: Library Cleanup
```
tcl
if {[file exists ${WORK_DIR}/$DESIGN_LIBRARY]} {
   file delete -force ${WORK_DIR}/${DESIGN_LIBRARY}
}
```

- **What it does:** Deletes existing library for clean start
-force: Deletes non-empty directories recursively
- **Safety:** Checks existence first to avoid errors

Lines 6-14: NDM Library Creation

```
tcl
###---NDM Library creation---###
set create_lib_cmd "create_lib ${WORK_DIR}/$DESIGN_LIBRARY"
if {[file exists [which $TECH_FILE]]} {
   lappend create_lib_cmd -tech $TECH_FILE ;# recommended
} elseif {$TECH_LIB != ""} {
   lappend create_lib_cmd -use_technology_lib $TECH_LIB ;# optional
}
lappend create_lib_cmd -ref_libs $REFERENCE_LIBRARY
puts "RM-info : $create_lib_cmd"
eval ${create_lib_cmd}
```

- **Dynamic command building:** Creates library with tech file OR tech lib + reference libraries
- **lappend:** Appends to TCL list (command string)
- **eval:** Executes the built command string

Lines 16-26: Verilog Netlist Import
```
tcl
###---Read Synthesized Verilog---###
if {$DP_FLOW == "hier" && $BOTTOM_BLOCK_VIEW == "abstract"} {
   puts "RM-info : Reading verilog outline (${VERILOG_NETLIST_FILES})"
   read_verilog_outline -design ${DESIGN_NAME}/${INIT_DP_LABEL_NAME} -top ${DESIGN_NAME} ${VERILOG_NETLIST_FILES}
} else {
   puts "RM-info : Reading full chip verilog (${VERILOG_NETLIST_FILES})"
   read_verilog -design ${DESIGN_NAME}/${INIT_DP_LABEL_NAME} -top ${DESIGN_NAME} ${VERILOG_NETLIST_FILES}
}
```
- **Hierarchical vs Flat:** Outline for large hier designs, full netlist for flat/chip-level
- **design:** Creates named view in database
- **top:** Specifies top-level module name

Lines 28-36: Technology Setup

```
tcl
if {$TECH_FILE != "" || ($TECH_LIB != "" && !$TECH_LIB_INCLUDES_TECH_SETUP_INFO)} {
   if {[file exists [which $TCL_TECH_SETUP_FILE]]} {
      puts "RM-info : Sourcing [which $TCL_TECH_SETUP_FILE]"
      source -echo $TCL_TECH_SETUP_FILE
   } elseif {$TCL_TECH_SETUP_FILE != ""} {
      puts "RM-error : TCL_TECH_SETUP_FILE($TCL_TECH_SETUP_FILE) is invalid. Please correct it."
   }
}
```

- **Complex condition:** Tech file exists OR (tech lib exists AND lacks setup info)
- **Sources:** Routing directions, site definitions, layer preferences

Lines 38-46: Parasitic (TLU+) Setup
```
tcl
if {[file exists [which $TCL_PARASITIC_SETUP_FILE]]} {
   puts "RM-info : Sourcing [which $TCL_PARASITIC_SETUP_FILE]"
   source -echo $TCL_PARASITIC_SETUP_FILE
} elseif {$TCL_PARASITIC_SETUP_FILE != ""} {
   puts "RM-error : TCL_PARASITIC_SETUP_FILE($TCL_PARASITIC_SETUP_FILE) is invalid. Please correct it."
} else {
   puts "RM-info : No TLU plus files sourced, Parastic library containing TLU+ must be included in library reference list"
}
```
- **3-way logic:** Load TLU+ OR error OR use ref lib parasitics
- **TLU+:** Resistance/capacitance models for timing analysis

Lines 48-51: Routing Layer Limits
```
tcl
if {$MAX_ROUTING_LAYER != ""} {set_ignored_layers -max_routing_layer $MAX_ROUTING_LAYER}
if {$MIN_ROUTING_LAYER != ""} {set_ignored_layers -min_routing_layer $MIN_ROUTING_LAYER}
```
- **Layer restrictions:** Ignore layers above/below specified limits
- **Purpose:** Reserve upper layers for clocks/power, lower for local routing

Lines 53-57: Pre-Floorplan Check
```
tcl
if {$CHECK_DESIGN} {
   redirect -file ${REPORTS_DIR_INIT_DP}/check_design.pre_floorplan {check_design -ems_database check_design.pre_floorplan.ems -checks dp_pre_floorplan}
}
```
- **DRC check:** Verifies design integrity before physical implementation
- **redirect:** Saves output to file for analysis
- **EMS:** Error Management System database

Lines 59-64: Floorplanning üéØ
```
tcl
initialize_floorplan \
  -control_type die \
  -boundary {{0 0} {3588 5188}} \
  -core_offset {300 300 300 300}
save_lib -all
```

- **Die creation:** 3588√ó5188Œºm with 300Œºm core margins all sides
- **Core area:** 2988√ó4588Œºm available for stdcells/macros
- **save_lib -all:** Persists floorplan to disk

Lines 66-70: Power/Ground Connections
```
tcl
puts "RM-info : Running connect_pg_net -automatic on all blocks"
connect_pg_net -automatic -all_blocks
save_block -force -label ${PRE_SHAPING_LABEL_NAME}
save_lib -all
```
- **Auto PG:** Connects all VDD/VSS pins across hierarchy
- **Checkpoint:** Saves "pre_shaping" state

Lines 72-87: IO PAD PLACEMENT üéØ MAIN FOCUS

```
tcl
if {[file exists [which $TCL_PAD_CONSTRAINTS_FILE]]} {
   puts "RM-info : Loading TCL_PAD_CONSTRAINTS_FILE file ($TCL_PAD_CONSTRAINTS_FILE)"
   source -echo $TCL_PAD_CONSTRAINTS_FILE
   puts "RM-info : running place_io"
   place_io
}
set_attribute [get_cells -hierarchical -filter pad_cell==true] status fixed
```

- **Safety check:** Only load constraints if file exists
- **source:** Loads pad placement constraints (pad name ‚Üí side/position)
- **place_io:** Executes IO pad placement using constraints
- **pad_cell==true:** Filter selects only IO pad cells
- **status fixed:** Locks pads - prevents movement in placement/optimization

Lines 89-90: Final Checkpoints

```
tcl
save_block -hier -force -label ${PLACE_IO_LABEL_NAME}
save_lib -all
```

**-hier:** Saves hierarchical design state
**${PLACE_IO_LABEL_NAME}:** Typically "place_io" label
**Final save:** Ready for stdcell placement

## Summary of Script Flow

| Phase          | Lines | Purpose                              |
|----------------|-------|--------------------------------------|
| **Setup**      | 1-14  | Load config, create library          |
| **Import**     | 16-26 | Read synthesized netlist             |
| **Tech Config**| 28-51 | Layers, parasitics, routing limits   |
| **Verification**| 53-57| Pre-floorplan DRC                    |
| **Floorplan**  | 59-64 | Die 3588√ó5188Œºm, 300Œºm margins       |
| **Power**      | 66-70 | Auto PG connections                  |
| **üéØ IO Pads** | 72-87 | Place + fix 45+ pads                 |
| **Save**       | 89-90 | Checkpoints for next stage           |

---

## Key Learning Points

**TCL Concepts Used:**
```
text
- ${VAR} vs $VAR: Variable expansion
- [which file]: Resolve full path
- lappend list item: Append to TCL list
- get_cells -filter: Object selection
- -hierarchical: Include all design levels
```
ICC2 Physical Concepts:
```
text
- NDM: Native Design Metadata (modern DB format)
- IO Guide Rails: Define pad placement boundaries
- physical_status placed: Lock cell position
- Core Offset: Space for power rings + IO pads
```
Professional Practices:
```
text
‚úÖ Error handling: file exists checks
‚úÖ Logging: RM-info messages everywhere  
‚úÖ Checkpoints: save_block at milestones
‚úÖ Modularity: Separate constraint files
‚úÖ Safety: Conditional execution paths
```
üèóÔ∏è Next Stage in Flow
```
text
This script ends ‚Üí Ready for:
1. place_design          # Stdcell placement
2. synthesize_clock_tree # Clock tree synthesis  
3. route_design         # Global + detailed routing
4. optimize_design      # Timing/power closure
```
This represents professional ASIC IO placement methodology used in production flows! 
