// SPDX-License-Identifier: GPL-2.0-only OR MIT
/dts-v1/;

#include "mt7981.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/leds/common.h>

/ {
	model = "SL SL3000 eMMC Engineering Flagship Edition";
	compatible = "sl,sl3000-emmc", "mediatek,mt7981b";

	aliases {
		serial0 = &uart0;
		led-boot = &led_status;
		led-failsafe = &led_status;
		led-running = &led_status;
		led-upgrade = &led_status;
		label-mac-device = &gmac0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x40000000 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";

		led_status: led-status {
			label = "sl:blue:status";
			gpios = <&pio 12 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "heartbeat";
			default-state = "on";
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&pio 18 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
			debounce-interval = <60>;
		};
	};
};

&uart0 {
	status = "okay";
};

&mmc0 {
	status = "okay";
	bus-width = <8>;
	mmc-hs200-1_8v;
	non-removable;
	cap-mmc-hw-reset;
	mediatek,mmc-wp-disable;
};

&gmac0 {
	status = "okay";
	phy-mode = "rgmii";
	phy-handle = <&phy0>;
	nvmem-cells = <&macaddr_factory_4>;
	nvmem-cell-names = "mac-address";
};

&mdio_bus {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
	};

	phy1: ethernet-phy@1 { reg = <1>; };
	phy2: ethernet-phy@2 { reg = <2>; };
	phy3: ethernet-phy@3 { reg = <3>; };
	phy4: ethernet-phy@4 { reg = <4>; };
};

&switch {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "wan";
			phy-handle = <&phy0>;
		};

		port@1 {
			reg = <1>;
			label = "lan1";
			phy-handle = <&phy1>;
		};

		port@2 {
			reg = <2>;
			label = "lan2";
			phy-handle = <&phy2>;
		};

		port@3 {
			reg = <3>;
			label = "lan3";
			phy-handle = <&phy3>;
		};
	};
};

&pcie {
	status = "okay";
};

&factory {
	macaddr_factory_4: macaddr@4 {
		reg = <0x4 0x6>;
	};
};
