#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000279616652a0 .scope module, "counter_tb" "counter_tb" 2 3;
 .timescale -9 -12;
v000002796162dab0_0 .var "CLK", 0 0;
v000002796162db50_0 .var "Reset", 0 0;
RS_000002796167b008 .resolv tri, L_00000279616c0660, L_000002796162be00;
v00000279616c0160_0 .net8 "q", 6 0, RS_000002796167b008;  2 drivers
S_0000027961666460 .scope module, "counter_circuit" "counter" 2 8, 3 1 0, S_00000279616652a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 7 "q";
L_000002796162be00 .functor BUFZ 7, v000002796162eb10_0, C4<0000000>, C4<0000000>, C4<0000000>;
v000002796162d790_0 .net "CLK", 0 0, v000002796162dab0_0;  1 drivers
v000002796162d830_0 .net "Reset", 0 0, v000002796162db50_0;  1 drivers
o000002796167b0f8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000002796162d8d0_0 .net "d_temp", 6 0, o000002796167b0f8;  0 drivers
v000002796162d970_0 .net8 "q", 6 0, RS_000002796167b008;  alias, 2 drivers
v000002796162da10_0 .net "q_temp", 6 0, v000002796162eb10_0;  1 drivers
S_0000027961667810 .scope module, "addOne_circuit" "addOne" 3 10, 4 1 0, S_0000027961666460;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "I";
    .port_info 1 /OUTPUT 7 "O";
v0000027961642ca0_0 .net "I", 6 0, v000002796162eb10_0;  alias, 1 drivers
v00000279616679a0_0 .net8 "O", 6 0, RS_000002796167b008;  alias, 2 drivers
L_00000279616c0868 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000027961667a40_0 .net/2u *"_ivl_0", 6 0, L_00000279616c0868;  1 drivers
L_00000279616c0660 .arith/sum 7, v000002796162eb10_0, L_00000279616c0868;
S_000002796162e840 .scope module, "register_circuit" "register" 3 9, 5 1 0, S_0000027961666460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
v000002796162e9d0_0 .net "clk", 0 0, v000002796162dab0_0;  alias, 1 drivers
v000002796162ea70_0 .net "d", 6 0, o000002796167b0f8;  alias, 0 drivers
v000002796162eb10_0 .var "q", 6 0;
v000002796162ebb0_0 .net "reset", 0 0, v000002796162db50_0;  alias, 1 drivers
E_00000279616790a0 .event posedge, v000002796162ebb0_0, v000002796162e9d0_0;
    .scope S_000002796162e840;
T_0 ;
    %wait E_00000279616790a0;
    %load/vec4 v000002796162ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002796162eb10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002796162ea70_0;
    %assign/vec4 v000002796162eb10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000279616652a0;
T_1 ;
    %load/vec4 v000002796162dab0_0;
    %inv;
    %store/vec4 v000002796162dab0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000279616652a0;
T_2 ;
    %vpi_call 2 16 "$dumpfile", "counter_tb.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000279616652a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002796162dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002796162db50_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002796162dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002796162db50_0, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000279616652a0;
T_3 ;
    %vpi_call 2 32 "$monitor", "CLK=%b, Reset=%b, q=%b", v000002796162dab0_0, v000002796162db50_0, v00000279616c0160_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "counter.v";
    "addOne.v";
    "register.v";
