// Seed: 1146391238
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd43,
    parameter id_1 = 32'd74,
    parameter id_2 = 32'd14
) (
    input wor   _id_0,
    input uwire _id_1,
    input uwire _id_2
);
  logic [7:0][id_2 : id_1  (  id_2  )  +  id_2] id_4;
  wire [1  ==  1 : -1] id_5;
  assign id_4[1] = id_2;
  logic id_6, id_7;
  wire id_8[id_1 : id_0];
  ;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input  tri   id_1
);
  logic id_3 = id_3;
  logic [7:0] id_4, id_5;
  always @(id_5 or posedge 1) begin : LABEL_0
    id_0 = new[1] ({-1'b0{1}});
  end
  wire id_6;
  ;
  module_0 modCall_1 ();
  assign id_4[1] = 1;
endmodule
