#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x141675080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x141674290 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1416c9c80_0 .net "active", 0 0, L_0x1416d3000;  1 drivers
v0x1416c9d30_0 .var "clk", 0 0;
v0x1416c9e40_0 .var "clk_enable", 0 0;
v0x1416c9ed0_0 .net "data_address", 31 0, v0x1416c7a60_0;  1 drivers
v0x1416c9f60_0 .net "data_read", 0 0, L_0x1416d2760;  1 drivers
v0x1416c9ff0_0 .var "data_readdata", 31 0;
v0x1416ca080_0 .net "data_write", 0 0, L_0x1416d2110;  1 drivers
v0x1416ca110_0 .net "data_writedata", 31 0, v0x1416c0700_0;  1 drivers
v0x1416ca1e0_0 .net "instr_address", 31 0, L_0x1416d3130;  1 drivers
v0x1416ca2f0_0 .var "instr_readdata", 31 0;
v0x1416ca380_0 .net "register_v0", 31 0, L_0x1416d0b80;  1 drivers
v0x1416ca450_0 .var "reset", 0 0;
S_0x141676f90 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x141674290;
 .timescale 0 0;
v0x1416b3770_0 .var "ex_imm", 31 0;
v0x1416bd3c0_0 .var "expected", 31 0;
v0x1416bd460_0 .var "i", 4 0;
v0x1416bd510_0 .var "imm", 15 0;
v0x1416bd5c0_0 .var "imm_instr", 31 0;
v0x1416bd6b0_0 .var "opcode", 5 0;
v0x1416bd760_0 .var "rs", 4 0;
v0x1416bd810_0 .var "rt", 4 0;
v0x1416bd8c0_0 .var "test", 31 0;
v0x1416bd9d0_0 .var "test_imm", 15 0;
E_0x1416a7710 .event posedge, v0x1416c0a70_0;
S_0x1416bda80 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x141674290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1416cbaf0 .functor OR 1, L_0x1416cb7a0, L_0x1416cb9b0, C4<0>, C4<0>;
L_0x1416cbbe0 .functor BUFZ 1, L_0x1416cb290, C4<0>, C4<0>, C4<0>;
L_0x1416cbf70 .functor BUFZ 1, L_0x1416cb3b0, C4<0>, C4<0>, C4<0>;
L_0x1416cc0c0 .functor AND 1, L_0x1416cb290, L_0x1416cc210, C4<1>, C4<1>;
L_0x1416cc3b0 .functor OR 1, L_0x1416cc0c0, L_0x1416cc130, C4<0>, C4<0>;
L_0x1416cc4f0 .functor OR 1, L_0x1416cc3b0, L_0x1416cbe90, C4<0>, C4<0>;
L_0x1416cc5e0 .functor OR 1, L_0x1416cc4f0, L_0x1416cd880, C4<0>, C4<0>;
L_0x1416cc6d0 .functor OR 1, L_0x1416cc5e0, L_0x1416cd360, C4<0>, C4<0>;
L_0x1416cd220 .functor AND 1, L_0x1416ccd30, L_0x1416cce50, C4<1>, C4<1>;
L_0x1416cd360 .functor OR 1, L_0x1416ccad0, L_0x1416cd220, C4<0>, C4<0>;
L_0x1416cd880 .functor AND 1, L_0x1416cd000, L_0x1416cd4f0, C4<1>, C4<1>;
L_0x1416cde00 .functor OR 1, L_0x1416cd720, L_0x1416cdab0, C4<0>, C4<0>;
L_0x1416cb040 .functor OR 1, L_0x1416ce190, L_0x1416ce440, C4<0>, C4<0>;
L_0x1416ce820 .functor AND 1, L_0x1416cbd90, L_0x1416cb040, C4<1>, C4<1>;
L_0x1416ce9b0 .functor OR 1, L_0x1416ce600, L_0x1416ceaf0, C4<0>, C4<0>;
L_0x1416ce7b0 .functor OR 1, L_0x1416ce9b0, L_0x1416ceda0, C4<0>, C4<0>;
L_0x1416cef00 .functor AND 1, L_0x1416cb290, L_0x1416ce7b0, C4<1>, C4<1>;
L_0x1416cebd0 .functor AND 1, L_0x1416cb290, L_0x1416cf0c0, C4<1>, C4<1>;
L_0x1416cd140 .functor AND 1, L_0x1416cb290, L_0x1416cec40, C4<1>, C4<1>;
L_0x1416cfb10 .functor AND 1, v0x1416c7940_0, v0x1416c9980_0, C4<1>, C4<1>;
L_0x1416cfb80 .functor AND 1, L_0x1416cfb10, L_0x1416cc6d0, C4<1>, C4<1>;
L_0x1416cfe80 .functor OR 1, L_0x1416cd360, L_0x1416cd880, C4<0>, C4<0>;
L_0x1416d0bf0 .functor BUFZ 32, L_0x1416d0820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1416d0da0 .functor BUFZ 32, L_0x1416d0ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1416d1a40 .functor AND 1, v0x1416c9e40_0, L_0x1416cef00, C4<1>, C4<1>;
L_0x1416d1b80 .functor AND 1, L_0x1416d1a40, v0x1416c7940_0, C4<1>, C4<1>;
L_0x1416d0540 .functor AND 1, L_0x1416d1b80, L_0x1416d1cd0, C4<1>, C4<1>;
L_0x1416d20a0 .functor AND 1, v0x1416c7940_0, v0x1416c9980_0, C4<1>, C4<1>;
L_0x1416d2110 .functor AND 1, L_0x1416d20a0, L_0x1416cc860, C4<1>, C4<1>;
L_0x1416d1df0 .functor OR 1, L_0x1416d1fc0, L_0x1416d22b0, C4<0>, C4<0>;
L_0x1416d25f0 .functor AND 1, L_0x1416d1df0, L_0x1416d1ee0, C4<1>, C4<1>;
L_0x1416d2760 .functor OR 1, L_0x1416cbe90, L_0x1416d25f0, C4<0>, C4<0>;
L_0x1416d3000 .functor BUFZ 1, v0x1416c7940_0, C4<0>, C4<0>, C4<0>;
L_0x1416d3130 .functor BUFZ 32, v0x1416c79d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1416c2ab0_0 .net *"_ivl_102", 31 0, L_0x1416cd450;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c2b40_0 .net *"_ivl_105", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c2bd0_0 .net/2u *"_ivl_106", 31 0, L_0x148088520;  1 drivers
v0x1416c2c60_0 .net *"_ivl_108", 0 0, L_0x1416cd000;  1 drivers
v0x1416c2cf0_0 .net *"_ivl_111", 5 0, L_0x1416cd680;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1416c2d90_0 .net/2u *"_ivl_112", 5 0, L_0x148088568;  1 drivers
v0x1416c2e40_0 .net *"_ivl_114", 0 0, L_0x1416cd4f0;  1 drivers
v0x1416c2ee0_0 .net *"_ivl_118", 31 0, L_0x1416cda10;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1416c2f90_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c30a0_0 .net *"_ivl_121", 25 0, L_0x1480885b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1416c3150_0 .net/2u *"_ivl_122", 31 0, L_0x1480885f8;  1 drivers
v0x1416c3200_0 .net *"_ivl_124", 0 0, L_0x1416cd720;  1 drivers
v0x1416c32a0_0 .net *"_ivl_126", 31 0, L_0x1416cdbe0;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c3350_0 .net *"_ivl_129", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1416c3400_0 .net/2u *"_ivl_130", 31 0, L_0x148088688;  1 drivers
v0x1416c34b0_0 .net *"_ivl_132", 0 0, L_0x1416cdab0;  1 drivers
v0x1416c3550_0 .net *"_ivl_136", 31 0, L_0x1416cdef0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c36e0_0 .net *"_ivl_139", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c3770_0 .net/2u *"_ivl_140", 31 0, L_0x148088718;  1 drivers
v0x1416c3820_0 .net *"_ivl_142", 0 0, L_0x1416cbd90;  1 drivers
v0x1416c38c0_0 .net *"_ivl_145", 5 0, L_0x1416ce2a0;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1416c3970_0 .net/2u *"_ivl_146", 5 0, L_0x148088760;  1 drivers
v0x1416c3a20_0 .net *"_ivl_148", 0 0, L_0x1416ce190;  1 drivers
v0x1416c3ac0_0 .net *"_ivl_151", 5 0, L_0x1416ce560;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1416c3b70_0 .net/2u *"_ivl_152", 5 0, L_0x1480887a8;  1 drivers
v0x1416c3c20_0 .net *"_ivl_154", 0 0, L_0x1416ce440;  1 drivers
v0x1416c3cc0_0 .net *"_ivl_157", 0 0, L_0x1416cb040;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1416c3d60_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
v0x1416c3e10_0 .net *"_ivl_161", 1 0, L_0x1416ce8d0;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1416c3ec0_0 .net/2u *"_ivl_162", 1 0, L_0x1480887f0;  1 drivers
v0x1416c3f70_0 .net *"_ivl_164", 0 0, L_0x1416ce600;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1416c4010_0 .net/2u *"_ivl_166", 5 0, L_0x148088838;  1 drivers
v0x1416c40c0_0 .net *"_ivl_168", 0 0, L_0x1416ceaf0;  1 drivers
v0x1416c35f0_0 .net *"_ivl_171", 0 0, L_0x1416ce9b0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1416c4350_0 .net/2u *"_ivl_172", 5 0, L_0x148088880;  1 drivers
v0x1416c43e0_0 .net *"_ivl_174", 0 0, L_0x1416ceda0;  1 drivers
v0x1416c4470_0 .net *"_ivl_177", 0 0, L_0x1416ce7b0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1416c4500_0 .net/2u *"_ivl_180", 5 0, L_0x1480888c8;  1 drivers
v0x1416c45a0_0 .net *"_ivl_182", 0 0, L_0x1416cf0c0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1416c4640_0 .net/2u *"_ivl_186", 5 0, L_0x148088910;  1 drivers
v0x1416c46f0_0 .net *"_ivl_188", 0 0, L_0x1416cec40;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1416c4790_0 .net/2u *"_ivl_196", 4 0, L_0x148088958;  1 drivers
v0x1416c4840_0 .net *"_ivl_199", 4 0, L_0x1416cf200;  1 drivers
v0x1416c48f0_0 .net *"_ivl_20", 31 0, L_0x1416cb600;  1 drivers
v0x1416c49a0_0 .net *"_ivl_201", 4 0, L_0x1416cf7c0;  1 drivers
v0x1416c4a50_0 .net *"_ivl_202", 4 0, L_0x1416cf860;  1 drivers
v0x1416c4b00_0 .net *"_ivl_207", 0 0, L_0x1416cfb10;  1 drivers
v0x1416c4ba0_0 .net *"_ivl_211", 0 0, L_0x1416cfe80;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1416c4c40_0 .net/2u *"_ivl_212", 31 0, L_0x1480889a0;  1 drivers
v0x1416c4cf0_0 .net *"_ivl_214", 31 0, L_0x1416cff70;  1 drivers
v0x1416c4da0_0 .net *"_ivl_216", 31 0, L_0x1416cf900;  1 drivers
v0x1416c4e50_0 .net *"_ivl_218", 31 0, L_0x1416d0210;  1 drivers
v0x1416c4f00_0 .net *"_ivl_220", 31 0, L_0x1416d00d0;  1 drivers
v0x1416c4fb0_0 .net *"_ivl_229", 0 0, L_0x1416d1a40;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c5050_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x1416c5100_0 .net *"_ivl_231", 0 0, L_0x1416d1b80;  1 drivers
v0x1416c51a0_0 .net *"_ivl_232", 31 0, L_0x1416d1bf0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c5250_0 .net *"_ivl_235", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1416c5300_0 .net/2u *"_ivl_236", 31 0, L_0x148088b08;  1 drivers
v0x1416c53b0_0 .net *"_ivl_238", 0 0, L_0x1416d1cd0;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1416c5450_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x1416c5500_0 .net *"_ivl_243", 0 0, L_0x1416d20a0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1416c55a0_0 .net/2u *"_ivl_246", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1416c5650_0 .net/2u *"_ivl_250", 5 0, L_0x148088b98;  1 drivers
v0x1416c5700_0 .net *"_ivl_257", 0 0, L_0x1416d1ee0;  1 drivers
v0x1416c4160_0 .net *"_ivl_259", 0 0, L_0x1416d25f0;  1 drivers
v0x1416c4200_0 .net *"_ivl_26", 0 0, L_0x1416cb7a0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1416c42a0_0 .net/2u *"_ivl_262", 5 0, L_0x148088be0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1416c5790_0 .net/2u *"_ivl_266", 5 0, L_0x148088c28;  1 drivers
v0x1416c5840_0 .net *"_ivl_271", 15 0, L_0x1416d2ca0;  1 drivers
v0x1416c58f0_0 .net *"_ivl_272", 17 0, L_0x1416d2850;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1416c59a0_0 .net *"_ivl_275", 1 0, L_0x148088cb8;  1 drivers
v0x1416c5a50_0 .net *"_ivl_278", 15 0, L_0x1416d2f60;  1 drivers
v0x1416c5b00_0 .net *"_ivl_28", 31 0, L_0x1416cb8c0;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1416c5bb0_0 .net *"_ivl_280", 1 0, L_0x148088d00;  1 drivers
v0x1416c5c60_0 .net *"_ivl_283", 0 0, L_0x1416d2e80;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1416c5d10_0 .net/2u *"_ivl_284", 13 0, L_0x148088d48;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c5dc0_0 .net/2u *"_ivl_286", 13 0, L_0x148088d90;  1 drivers
v0x1416c5e70_0 .net *"_ivl_288", 13 0, L_0x1416d3220;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c5f20_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1416c5fd0_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x1416c6080_0 .net *"_ivl_34", 0 0, L_0x1416cb9b0;  1 drivers
v0x1416c6120_0 .net *"_ivl_4", 31 0, L_0x1416cb160;  1 drivers
v0x1416c61d0_0 .net *"_ivl_41", 2 0, L_0x1416cbc90;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1416c6280_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x1416c6330_0 .net *"_ivl_49", 2 0, L_0x1416cc020;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1416c63e0_0 .net/2u *"_ivl_50", 2 0, L_0x148088298;  1 drivers
v0x1416c6490_0 .net *"_ivl_55", 0 0, L_0x1416cc210;  1 drivers
v0x1416c6530_0 .net *"_ivl_57", 0 0, L_0x1416cc0c0;  1 drivers
v0x1416c65d0_0 .net *"_ivl_59", 0 0, L_0x1416cc3b0;  1 drivers
v0x1416c6670_0 .net *"_ivl_61", 0 0, L_0x1416cc4f0;  1 drivers
v0x1416c6710_0 .net *"_ivl_63", 0 0, L_0x1416cc5e0;  1 drivers
v0x1416c67b0_0 .net *"_ivl_67", 2 0, L_0x1416cc7a0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1416c6860_0 .net/2u *"_ivl_68", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c6910_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x1416c69c0_0 .net *"_ivl_72", 31 0, L_0x1416cca30;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c6a70_0 .net *"_ivl_75", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1416c6b20_0 .net/2u *"_ivl_76", 31 0, L_0x148088370;  1 drivers
v0x1416c6bd0_0 .net *"_ivl_78", 0 0, L_0x1416ccad0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c6c70_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
v0x1416c6d20_0 .net *"_ivl_80", 31 0, L_0x1416ccc90;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c6dd0_0 .net *"_ivl_83", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1416c6e80_0 .net/2u *"_ivl_84", 31 0, L_0x148088400;  1 drivers
v0x1416c6f30_0 .net *"_ivl_86", 0 0, L_0x1416ccd30;  1 drivers
v0x1416c6fd0_0 .net *"_ivl_89", 0 0, L_0x1416ccbf0;  1 drivers
v0x1416c7080_0 .net *"_ivl_90", 31 0, L_0x1416ccf00;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416c7130_0 .net *"_ivl_93", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1416c71e0_0 .net/2u *"_ivl_94", 31 0, L_0x148088490;  1 drivers
v0x1416c7290_0 .net *"_ivl_96", 0 0, L_0x1416cce50;  1 drivers
v0x1416c7330_0 .net *"_ivl_99", 0 0, L_0x1416cd220;  1 drivers
v0x1416c73d0_0 .net "active", 0 0, L_0x1416d3000;  alias, 1 drivers
v0x1416c7470_0 .net "alu_op1", 31 0, L_0x1416d0bf0;  1 drivers
v0x1416c7510_0 .net "alu_op2", 31 0, L_0x1416d0da0;  1 drivers
v0x1416c75b0_0 .net "alui_instr", 0 0, L_0x1416cc130;  1 drivers
v0x1416c7650_0 .net "b_flag", 0 0, v0x1416be6e0_0;  1 drivers
v0x1416c7700_0 .net "b_imm", 17 0, L_0x1416d2d60;  1 drivers
v0x1416c7790_0 .net "b_offset", 31 0, L_0x1416d33a0;  1 drivers
v0x1416c7820_0 .net "clk", 0 0, v0x1416c9d30_0;  1 drivers
v0x1416c78b0_0 .net "clk_enable", 0 0, v0x1416c9e40_0;  1 drivers
v0x1416c7940_0 .var "cpu_active", 0 0;
v0x1416c79d0_0 .var "curr_addr", 31 0;
v0x1416c7a60_0 .var "data_address", 31 0;
v0x1416c7b00_0 .net "data_read", 0 0, L_0x1416d2760;  alias, 1 drivers
v0x1416c7ba0_0 .net "data_readdata", 31 0, v0x1416c9ff0_0;  1 drivers
v0x1416c7c80_0 .net "data_write", 0 0, L_0x1416d2110;  alias, 1 drivers
v0x1416c7d20_0 .net "data_writedata", 31 0, v0x1416c0700_0;  alias, 1 drivers
v0x1416c7dc0_0 .var "delay_slot", 31 0;
v0x1416c7e60_0 .net "effective_addr", 31 0, v0x1416beaa0_0;  1 drivers
v0x1416c7f00_0 .net "funct_code", 5 0, L_0x1416cb0c0;  1 drivers
v0x1416c7fb0_0 .net "hi_out", 31 0, v0x1416c0b00_0;  1 drivers
v0x1416c8070_0 .net "hl_reg_enable", 0 0, L_0x1416d0540;  1 drivers
v0x1416c8140_0 .net "instr_address", 31 0, L_0x1416d3130;  alias, 1 drivers
v0x1416c81e0_0 .net "instr_opcode", 5 0, L_0x1416caf60;  1 drivers
v0x1416c8280_0 .net "instr_readdata", 31 0, v0x1416ca2f0_0;  1 drivers
v0x1416c8350_0 .net "j_imm", 0 0, L_0x1416cde00;  1 drivers
v0x1416c83f0_0 .net "j_reg", 0 0, L_0x1416ce820;  1 drivers
v0x1416c8490_0 .net "link_const", 0 0, L_0x1416cd360;  1 drivers
v0x1416c8530_0 .net "link_reg", 0 0, L_0x1416cd880;  1 drivers
v0x1416c85d0_0 .net "lo_out", 31 0, v0x1416c1210_0;  1 drivers
v0x1416c8670_0 .net "load_data", 31 0, v0x1416bfb50_0;  1 drivers
v0x1416c8720_0 .net "load_instr", 0 0, L_0x1416cbe90;  1 drivers
v0x1416c87b0_0 .net "lw", 0 0, L_0x1416cb3b0;  1 drivers
v0x1416c8850_0 .net "lwl", 0 0, L_0x1416d2200;  1 drivers
v0x1416c88f0_0 .net "lwr", 0 0, L_0x1416d2390;  1 drivers
v0x1416c8990_0 .net "mem_to_reg", 0 0, L_0x1416cbf70;  1 drivers
v0x1416c8a30_0 .net "mfhi", 0 0, L_0x1416cebd0;  1 drivers
v0x1416c8ad0_0 .net "mflo", 0 0, L_0x1416cd140;  1 drivers
v0x1416c8b70_0 .net "movefrom", 0 0, L_0x1416cbaf0;  1 drivers
v0x1416c8c10_0 .net "muldiv", 0 0, L_0x1416cef00;  1 drivers
v0x1416c8cb0_0 .var "next_delay_slot", 31 0;
v0x1416c8d60_0 .net "partial_store", 0 0, L_0x1416d1df0;  1 drivers
v0x1416c8e00_0 .net "r_format", 0 0, L_0x1416cb290;  1 drivers
v0x1416c8ea0_0 .net "reg_a_read_data", 31 0, L_0x1416d0820;  1 drivers
v0x1416c8f60_0 .net "reg_a_read_index", 4 0, L_0x1416cf560;  1 drivers
v0x1416c9010_0 .net "reg_b_read_data", 31 0, L_0x1416d0ad0;  1 drivers
v0x1416c90e0_0 .net "reg_b_read_index", 4 0, L_0x1416cf160;  1 drivers
v0x1416c9180_0 .net "reg_dst", 0 0, L_0x1416cbbe0;  1 drivers
v0x1416c9210_0 .net "reg_write", 0 0, L_0x1416cc6d0;  1 drivers
v0x1416c92b0_0 .net "reg_write_data", 31 0, L_0x1416d04a0;  1 drivers
v0x1416c9370_0 .net "reg_write_enable", 0 0, L_0x1416cfb80;  1 drivers
v0x1416c9420_0 .net "reg_write_index", 4 0, L_0x1416cf6c0;  1 drivers
v0x1416c94d0_0 .net "register_v0", 31 0, L_0x1416d0b80;  alias, 1 drivers
v0x1416c9580_0 .net "reset", 0 0, v0x1416ca450_0;  1 drivers
v0x1416c9610_0 .net "result", 31 0, v0x1416beef0_0;  1 drivers
v0x1416c96c0_0 .net "result_hi", 31 0, v0x1416be890_0;  1 drivers
v0x1416c9790_0 .net "result_lo", 31 0, v0x1416be9f0_0;  1 drivers
v0x1416c9860_0 .net "sb", 0 0, L_0x1416d1fc0;  1 drivers
v0x1416c98f0_0 .net "sh", 0 0, L_0x1416d22b0;  1 drivers
v0x1416c9980_0 .var "state", 0 0;
v0x1416c9a20_0 .net "store_instr", 0 0, L_0x1416cc860;  1 drivers
v0x1416c9ac0_0 .net "sw", 0 0, L_0x1416cb520;  1 drivers
E_0x1416bd650/0 .event edge, v0x1416be6e0_0, v0x1416c7dc0_0, v0x1416c7790_0, v0x1416c8350_0;
E_0x1416bd650/1 .event edge, v0x1416be940_0, v0x1416c83f0_0, v0x1416c1ed0_0, v0x1416c79d0_0;
E_0x1416bd650 .event/or E_0x1416bd650/0, E_0x1416bd650/1;
E_0x1416bde10 .event edge, v0x1416c8850_0, v0x1416c88f0_0, v0x1416c0400_0, v0x1416beaa0_0;
L_0x1416caf60 .part v0x1416ca2f0_0, 26, 6;
L_0x1416cb0c0 .part v0x1416ca2f0_0, 0, 6;
L_0x1416cb160 .concat [ 6 26 0 0], L_0x1416caf60, L_0x148088010;
L_0x1416cb290 .cmp/eq 32, L_0x1416cb160, L_0x148088058;
L_0x1416cb3b0 .cmp/eq 6, L_0x1416caf60, L_0x1480880a0;
L_0x1416cb520 .cmp/eq 6, L_0x1416caf60, L_0x1480880e8;
L_0x1416cb600 .concat [ 6 26 0 0], L_0x1416caf60, L_0x148088130;
L_0x1416cb7a0 .cmp/eq 32, L_0x1416cb600, L_0x148088178;
L_0x1416cb8c0 .concat [ 6 26 0 0], L_0x1416caf60, L_0x1480881c0;
L_0x1416cb9b0 .cmp/eq 32, L_0x1416cb8c0, L_0x148088208;
L_0x1416cbc90 .part L_0x1416caf60, 3, 3;
L_0x1416cbe90 .cmp/eq 3, L_0x1416cbc90, L_0x148088250;
L_0x1416cc020 .part L_0x1416caf60, 3, 3;
L_0x1416cc130 .cmp/eq 3, L_0x1416cc020, L_0x148088298;
L_0x1416cc210 .reduce/nor L_0x1416cef00;
L_0x1416cc7a0 .part L_0x1416caf60, 3, 3;
L_0x1416cc860 .cmp/eq 3, L_0x1416cc7a0, L_0x1480882e0;
L_0x1416cca30 .concat [ 6 26 0 0], L_0x1416caf60, L_0x148088328;
L_0x1416ccad0 .cmp/eq 32, L_0x1416cca30, L_0x148088370;
L_0x1416ccc90 .concat [ 6 26 0 0], L_0x1416caf60, L_0x1480883b8;
L_0x1416ccd30 .cmp/eq 32, L_0x1416ccc90, L_0x148088400;
L_0x1416ccbf0 .part v0x1416ca2f0_0, 20, 1;
L_0x1416ccf00 .concat [ 1 31 0 0], L_0x1416ccbf0, L_0x148088448;
L_0x1416cce50 .cmp/eq 32, L_0x1416ccf00, L_0x148088490;
L_0x1416cd450 .concat [ 6 26 0 0], L_0x1416caf60, L_0x1480884d8;
L_0x1416cd000 .cmp/eq 32, L_0x1416cd450, L_0x148088520;
L_0x1416cd680 .part v0x1416ca2f0_0, 0, 6;
L_0x1416cd4f0 .cmp/eq 6, L_0x1416cd680, L_0x148088568;
L_0x1416cda10 .concat [ 6 26 0 0], L_0x1416caf60, L_0x1480885b0;
L_0x1416cd720 .cmp/eq 32, L_0x1416cda10, L_0x1480885f8;
L_0x1416cdbe0 .concat [ 6 26 0 0], L_0x1416caf60, L_0x148088640;
L_0x1416cdab0 .cmp/eq 32, L_0x1416cdbe0, L_0x148088688;
L_0x1416cdef0 .concat [ 6 26 0 0], L_0x1416caf60, L_0x1480886d0;
L_0x1416cbd90 .cmp/eq 32, L_0x1416cdef0, L_0x148088718;
L_0x1416ce2a0 .part v0x1416ca2f0_0, 0, 6;
L_0x1416ce190 .cmp/eq 6, L_0x1416ce2a0, L_0x148088760;
L_0x1416ce560 .part v0x1416ca2f0_0, 0, 6;
L_0x1416ce440 .cmp/eq 6, L_0x1416ce560, L_0x1480887a8;
L_0x1416ce8d0 .part L_0x1416cb0c0, 3, 2;
L_0x1416ce600 .cmp/eq 2, L_0x1416ce8d0, L_0x1480887f0;
L_0x1416ceaf0 .cmp/eq 6, L_0x1416cb0c0, L_0x148088838;
L_0x1416ceda0 .cmp/eq 6, L_0x1416cb0c0, L_0x148088880;
L_0x1416cf0c0 .cmp/eq 6, L_0x1416cb0c0, L_0x1480888c8;
L_0x1416cec40 .cmp/eq 6, L_0x1416cb0c0, L_0x148088910;
L_0x1416cf560 .part v0x1416ca2f0_0, 21, 5;
L_0x1416cf160 .part v0x1416ca2f0_0, 16, 5;
L_0x1416cf200 .part v0x1416ca2f0_0, 11, 5;
L_0x1416cf7c0 .part v0x1416ca2f0_0, 16, 5;
L_0x1416cf860 .functor MUXZ 5, L_0x1416cf7c0, L_0x1416cf200, L_0x1416cbbe0, C4<>;
L_0x1416cf6c0 .functor MUXZ 5, L_0x1416cf860, L_0x148088958, L_0x1416cd360, C4<>;
L_0x1416cff70 .arith/sum 32, v0x1416c7dc0_0, L_0x1480889a0;
L_0x1416cf900 .functor MUXZ 32, v0x1416beef0_0, v0x1416bfb50_0, L_0x1416cbf70, C4<>;
L_0x1416d0210 .functor MUXZ 32, L_0x1416cf900, v0x1416c1210_0, L_0x1416cd140, C4<>;
L_0x1416d00d0 .functor MUXZ 32, L_0x1416d0210, v0x1416c0b00_0, L_0x1416cebd0, C4<>;
L_0x1416d04a0 .functor MUXZ 32, L_0x1416d00d0, L_0x1416cff70, L_0x1416cfe80, C4<>;
L_0x1416d1bf0 .concat [ 1 31 0 0], v0x1416c9980_0, L_0x148088ac0;
L_0x1416d1cd0 .cmp/eq 32, L_0x1416d1bf0, L_0x148088b08;
L_0x1416d1fc0 .cmp/eq 6, L_0x1416caf60, L_0x148088b50;
L_0x1416d22b0 .cmp/eq 6, L_0x1416caf60, L_0x148088b98;
L_0x1416d1ee0 .reduce/nor v0x1416c9980_0;
L_0x1416d2200 .cmp/eq 6, L_0x1416caf60, L_0x148088be0;
L_0x1416d2390 .cmp/eq 6, L_0x1416caf60, L_0x148088c28;
L_0x1416d2ca0 .part v0x1416ca2f0_0, 0, 16;
L_0x1416d2850 .concat [ 16 2 0 0], L_0x1416d2ca0, L_0x148088cb8;
L_0x1416d2f60 .part L_0x1416d2850, 0, 16;
L_0x1416d2d60 .concat [ 2 16 0 0], L_0x148088d00, L_0x1416d2f60;
L_0x1416d2e80 .part L_0x1416d2d60, 17, 1;
L_0x1416d3220 .functor MUXZ 14, L_0x148088d90, L_0x148088d48, L_0x1416d2e80, C4<>;
L_0x1416d33a0 .concat [ 18 14 0 0], L_0x1416d2d60, L_0x1416d3220;
S_0x1416bde60 .scope module, "cpu_alu" "alu" 4 149, 5 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1416be1b0_0 .net *"_ivl_10", 15 0, L_0x1416d1680;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416be270_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x1416be320_0 .net *"_ivl_17", 15 0, L_0x1416d17c0;  1 drivers
v0x1416be3e0_0 .net *"_ivl_5", 0 0, L_0x1416ce340;  1 drivers
v0x1416be490_0 .net *"_ivl_6", 15 0, L_0x1416d11d0;  1 drivers
v0x1416be580_0 .net *"_ivl_9", 15 0, L_0x1416d1380;  1 drivers
v0x1416be630_0 .net "addr_rt", 4 0, L_0x1416d19a0;  1 drivers
v0x1416be6e0_0 .var "b_flag", 0 0;
v0x1416be780_0 .net "funct", 5 0, L_0x1416d0f30;  1 drivers
v0x1416be890_0 .var "hi", 31 0;
v0x1416be940_0 .net "instructionword", 31 0, v0x1416ca2f0_0;  alias, 1 drivers
v0x1416be9f0_0 .var "lo", 31 0;
v0x1416beaa0_0 .var "memaddroffset", 31 0;
v0x1416beb50_0 .var "multresult", 63 0;
v0x1416bec00_0 .net "op1", 31 0, L_0x1416d0bf0;  alias, 1 drivers
v0x1416becb0_0 .net "op2", 31 0, L_0x1416d0da0;  alias, 1 drivers
v0x1416bed60_0 .net "opcode", 5 0, L_0x1416d0e90;  1 drivers
v0x1416beef0_0 .var "result", 31 0;
v0x1416bef80_0 .net "shamt", 4 0, L_0x1416d1900;  1 drivers
v0x1416bf030_0 .net/s "sign_op1", 31 0, L_0x1416d0bf0;  alias, 1 drivers
v0x1416bf0f0_0 .net/s "sign_op2", 31 0, L_0x1416d0da0;  alias, 1 drivers
v0x1416bf180_0 .net "simmediatedata", 31 0, L_0x1416d1720;  1 drivers
v0x1416bf210_0 .net "simmediatedatas", 31 0, L_0x1416d1720;  alias, 1 drivers
v0x1416bf2a0_0 .net "uimmediatedata", 31 0, L_0x1416d1860;  1 drivers
v0x1416bf330_0 .net "unsign_op1", 31 0, L_0x1416d0bf0;  alias, 1 drivers
v0x1416bf400_0 .net "unsign_op2", 31 0, L_0x1416d0da0;  alias, 1 drivers
v0x1416bf4e0_0 .var "unsigned_result", 31 0;
E_0x1416be120/0 .event edge, v0x1416bed60_0, v0x1416be780_0, v0x1416becb0_0, v0x1416bef80_0;
E_0x1416be120/1 .event edge, v0x1416bec00_0, v0x1416beb50_0, v0x1416be630_0, v0x1416bf180_0;
E_0x1416be120/2 .event edge, v0x1416bf2a0_0, v0x1416bf4e0_0;
E_0x1416be120 .event/or E_0x1416be120/0, E_0x1416be120/1, E_0x1416be120/2;
L_0x1416d0e90 .part v0x1416ca2f0_0, 26, 6;
L_0x1416d0f30 .part v0x1416ca2f0_0, 0, 6;
L_0x1416ce340 .part v0x1416ca2f0_0, 15, 1;
LS_0x1416d11d0_0_0 .concat [ 1 1 1 1], L_0x1416ce340, L_0x1416ce340, L_0x1416ce340, L_0x1416ce340;
LS_0x1416d11d0_0_4 .concat [ 1 1 1 1], L_0x1416ce340, L_0x1416ce340, L_0x1416ce340, L_0x1416ce340;
LS_0x1416d11d0_0_8 .concat [ 1 1 1 1], L_0x1416ce340, L_0x1416ce340, L_0x1416ce340, L_0x1416ce340;
LS_0x1416d11d0_0_12 .concat [ 1 1 1 1], L_0x1416ce340, L_0x1416ce340, L_0x1416ce340, L_0x1416ce340;
L_0x1416d11d0 .concat [ 4 4 4 4], LS_0x1416d11d0_0_0, LS_0x1416d11d0_0_4, LS_0x1416d11d0_0_8, LS_0x1416d11d0_0_12;
L_0x1416d1380 .part v0x1416ca2f0_0, 0, 16;
L_0x1416d1680 .concat [ 16 0 0 0], L_0x1416d1380;
L_0x1416d1720 .concat [ 16 16 0 0], L_0x1416d1680, L_0x1416d11d0;
L_0x1416d17c0 .part v0x1416ca2f0_0, 0, 16;
L_0x1416d1860 .concat [ 16 16 0 0], L_0x1416d17c0, L_0x148088a78;
L_0x1416d1900 .part v0x1416ca2f0_0, 6, 5;
L_0x1416d19a0 .part v0x1416ca2f0_0, 16, 5;
S_0x1416bf630 .scope module, "cpu_load_block" "load_block" 4 107, 6 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1416bf880_0 .net "address", 31 0, v0x1416beaa0_0;  alias, 1 drivers
v0x1416bf940_0 .net "datafromMem", 31 0, v0x1416c9ff0_0;  alias, 1 drivers
v0x1416bf9e0_0 .net "instr_word", 31 0, v0x1416ca2f0_0;  alias, 1 drivers
v0x1416bfab0_0 .net "opcode", 5 0, L_0x1416cf4c0;  1 drivers
v0x1416bfb50_0 .var "out_transformed", 31 0;
v0x1416bfc40_0 .net "whichbyte", 1 0, L_0x1416cfd60;  1 drivers
E_0x1416bf850 .event edge, v0x1416bfab0_0, v0x1416bf940_0, v0x1416bfc40_0, v0x1416be940_0;
L_0x1416cf4c0 .part v0x1416ca2f0_0, 26, 6;
L_0x1416cfd60 .part v0x1416beaa0_0, 0, 2;
S_0x1416bfd30 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1416c0000_0 .net *"_ivl_1", 1 0, L_0x1416d2470;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1416c00c0_0 .net *"_ivl_5", 0 0, L_0x148088c70;  1 drivers
v0x1416c0170_0 .net "bytenum", 2 0, L_0x1416d2a40;  1 drivers
v0x1416c0230_0 .net "dataword", 31 0, v0x1416c9ff0_0;  alias, 1 drivers
v0x1416c02f0_0 .net "eff_addr", 31 0, v0x1416beaa0_0;  alias, 1 drivers
v0x1416c0400_0 .net "opcode", 5 0, L_0x1416caf60;  alias, 1 drivers
v0x1416c0490_0 .net "regbyte", 7 0, L_0x1416d2b20;  1 drivers
v0x1416c0540_0 .net "reghalfword", 15 0, L_0x1416d2be0;  1 drivers
v0x1416c05f0_0 .net "regword", 31 0, L_0x1416d0ad0;  alias, 1 drivers
v0x1416c0700_0 .var "storedata", 31 0;
E_0x1416bffa0/0 .event edge, v0x1416c0400_0, v0x1416c05f0_0, v0x1416c0170_0, v0x1416c0490_0;
E_0x1416bffa0/1 .event edge, v0x1416bf940_0, v0x1416c0540_0;
E_0x1416bffa0 .event/or E_0x1416bffa0/0, E_0x1416bffa0/1;
L_0x1416d2470 .part v0x1416beaa0_0, 0, 2;
L_0x1416d2a40 .concat [ 2 1 0 0], L_0x1416d2470, L_0x148088c70;
L_0x1416d2b20 .part L_0x1416d0ad0, 0, 8;
L_0x1416d2be0 .part L_0x1416d0ad0, 0, 16;
S_0x1416c0830 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1416c0a70_0 .net "clk", 0 0, v0x1416c9d30_0;  alias, 1 drivers
v0x1416c0b00_0 .var "data", 31 0;
v0x1416c0b90_0 .net "data_in", 31 0, v0x1416be890_0;  alias, 1 drivers
v0x1416c0c60_0 .net "data_out", 31 0, v0x1416c0b00_0;  alias, 1 drivers
v0x1416c0d00_0 .net "enable", 0 0, L_0x1416d0540;  alias, 1 drivers
v0x1416c0de0_0 .net "reset", 0 0, v0x1416ca450_0;  alias, 1 drivers
S_0x1416c0f00 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1416c1180_0 .net "clk", 0 0, v0x1416c9d30_0;  alias, 1 drivers
v0x1416c1210_0 .var "data", 31 0;
v0x1416c12a0_0 .net "data_in", 31 0, v0x1416be9f0_0;  alias, 1 drivers
v0x1416c1370_0 .net "data_out", 31 0, v0x1416c1210_0;  alias, 1 drivers
v0x1416c1410_0 .net "enable", 0 0, L_0x1416d0540;  alias, 1 drivers
v0x1416c14e0_0 .net "reset", 0 0, v0x1416ca450_0;  alias, 1 drivers
S_0x1416c15f0 .scope module, "register" "regfile" 4 120, 9 1 0, S_0x1416bda80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1416d0820 .functor BUFZ 32, L_0x1416d03b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1416d0ad0 .functor BUFZ 32, L_0x1416d0910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1416c2250_2 .array/port v0x1416c2250, 2;
L_0x1416d0b80 .functor BUFZ 32, v0x1416c2250_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1416c1920_0 .net *"_ivl_0", 31 0, L_0x1416d03b0;  1 drivers
v0x1416c19e0_0 .net *"_ivl_10", 6 0, L_0x1416d09b0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1416c1a80_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x1416c1b20_0 .net *"_ivl_2", 6 0, L_0x1416d0700;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1416c1bd0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x1416c1cc0_0 .net *"_ivl_8", 31 0, L_0x1416d0910;  1 drivers
v0x1416c1d70_0 .net "r_clk", 0 0, v0x1416c9d30_0;  alias, 1 drivers
v0x1416c1e40_0 .net "r_clk_enable", 0 0, v0x1416c9e40_0;  alias, 1 drivers
v0x1416c1ed0_0 .net "read_data1", 31 0, L_0x1416d0820;  alias, 1 drivers
v0x1416c1fe0_0 .net "read_data2", 31 0, L_0x1416d0ad0;  alias, 1 drivers
v0x1416c2090_0 .net "read_reg1", 4 0, L_0x1416cf560;  alias, 1 drivers
v0x1416c2120_0 .net "read_reg2", 4 0, L_0x1416cf160;  alias, 1 drivers
v0x1416c21b0_0 .net "register_v0", 31 0, L_0x1416d0b80;  alias, 1 drivers
v0x1416c2250 .array "registers", 0 31, 31 0;
v0x1416c25f0_0 .net "reset", 0 0, v0x1416ca450_0;  alias, 1 drivers
v0x1416c26c0_0 .net "write_control", 0 0, L_0x1416cfb80;  alias, 1 drivers
v0x1416c2760_0 .net "write_data", 31 0, L_0x1416d04a0;  alias, 1 drivers
v0x1416c28f0_0 .net "write_reg", 4 0, L_0x1416cf6c0;  alias, 1 drivers
L_0x1416d03b0 .array/port v0x1416c2250, L_0x1416d0700;
L_0x1416d0700 .concat [ 5 2 0 0], L_0x1416cf560, L_0x1480889e8;
L_0x1416d0910 .array/port v0x1416c2250, L_0x1416d09b0;
L_0x1416d09b0 .concat [ 5 2 0 0], L_0x1416cf160, L_0x148088a30;
S_0x1416a94f0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x1416a8280 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1480536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1416ca560_0 .net "in", 31 0, o0x1480536d0;  0 drivers
v0x1416ca5f0_0 .var "out", 31 0;
S_0x141699e50 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x148053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416ca680_0 .net "clk", 0 0, o0x148053790;  0 drivers
o0x1480537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1416ca710_0 .net "data_address", 31 0, o0x1480537c0;  0 drivers
o0x1480537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416ca7c0_0 .net "data_read", 0 0, o0x1480537f0;  0 drivers
v0x1416ca870_0 .var "data_readdata", 31 0;
o0x148053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416ca920_0 .net "data_write", 0 0, o0x148053850;  0 drivers
o0x148053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1416caa00_0 .net "data_writedata", 31 0, o0x148053880;  0 drivers
S_0x1416a7530 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1480539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416cab40_0 .net "clk", 0 0, o0x1480539d0;  0 drivers
v0x1416cabf0_0 .var "curr_addr", 31 0;
o0x148053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416caca0_0 .net "enable", 0 0, o0x148053a30;  0 drivers
o0x148053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1416cad50_0 .net "next_addr", 31 0, o0x148053a60;  0 drivers
o0x148053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1416cae00_0 .net "reset", 0 0, o0x148053a90;  0 drivers
E_0x141694300 .event posedge, v0x1416cab40_0;
    .scope S_0x1416bf630;
T_0 ;
    %wait E_0x1416bf850;
    %load/vec4 v0x1416bfab0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x1416bfc40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1416bfc40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1416bf940_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x1416bfc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1416bf940_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x1416bf940_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1416bf940_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x1416bfc40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1416bf940_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1416bf940_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1416bf9e0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1416bfb50_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1416c15f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1416c2250, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1416c15f0;
T_2 ;
    %wait E_0x1416a7710;
    %load/vec4 v0x1416c25f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1416c1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1416c26c0_0;
    %load/vec4 v0x1416c28f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1416c2760_0;
    %load/vec4 v0x1416c28f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1416c2250, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1416bde60;
T_3 ;
    %wait E_0x1416be120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %load/vec4 v0x1416bed60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x1416be780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x1416bf0f0_0;
    %ix/getv 4, v0x1416bef80_0;
    %shiftl 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x1416bf0f0_0;
    %ix/getv 4, v0x1416bef80_0;
    %shiftr 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x1416bf0f0_0;
    %ix/getv 4, v0x1416bef80_0;
    %shiftr/s 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x1416bf0f0_0;
    %load/vec4 v0x1416bf330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x1416bf0f0_0;
    %load/vec4 v0x1416bf330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x1416bf0f0_0;
    %load/vec4 v0x1416bf330_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x1416bf030_0;
    %pad/s 64;
    %load/vec4 v0x1416bf0f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1416beb50_0, 0, 64;
    %load/vec4 v0x1416beb50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1416be890_0, 0, 32;
    %load/vec4 v0x1416beb50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1416be9f0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x1416bf330_0;
    %pad/u 64;
    %load/vec4 v0x1416bf400_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1416beb50_0, 0, 64;
    %load/vec4 v0x1416beb50_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1416be890_0, 0, 32;
    %load/vec4 v0x1416beb50_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1416be9f0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf0f0_0;
    %mod/s;
    %store/vec4 v0x1416be890_0, 0, 32;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf0f0_0;
    %div/s;
    %store/vec4 v0x1416be9f0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %mod;
    %store/vec4 v0x1416be890_0, 0, 32;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %div;
    %store/vec4 v0x1416be9f0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x1416bec00_0;
    %store/vec4 v0x1416be890_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x1416bec00_0;
    %store/vec4 v0x1416be9f0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf0f0_0;
    %add;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %add;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %sub;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %and;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %or;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %xor;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %or;
    %inv;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf0f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x1416be630_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf0f0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416becb0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x1416bf030_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416be6e0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf2a0_0;
    %and;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf2a0_0;
    %or;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x1416bf330_0;
    %load/vec4 v0x1416bf2a0_0;
    %xor;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x1416bf2a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1416bf4e0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x1416bf030_0;
    %load/vec4 v0x1416bf180_0;
    %add;
    %store/vec4 v0x1416beaa0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1416bf4e0_0;
    %store/vec4 v0x1416beef0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1416c0f00;
T_4 ;
    %wait E_0x1416a7710;
    %load/vec4 v0x1416c14e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1416c1210_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1416c1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1416c12a0_0;
    %assign/vec4 v0x1416c1210_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1416c0830;
T_5 ;
    %wait E_0x1416a7710;
    %load/vec4 v0x1416c0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1416c0b00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1416c0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1416c0b90_0;
    %assign/vec4 v0x1416c0b00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1416bfd30;
T_6 ;
    %wait E_0x1416bffa0;
    %load/vec4 v0x1416c0400_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1416c05f0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1416c0700_0, 4, 8;
    %load/vec4 v0x1416c05f0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1416c0700_0, 4, 8;
    %load/vec4 v0x1416c05f0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1416c0700_0, 4, 8;
    %load/vec4 v0x1416c05f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1416c0700_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1416c0400_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1416c0170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1416c0490_0;
    %load/vec4 v0x1416c0230_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1416c0230_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1416c0490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416c0230_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1416c0230_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1416c0490_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416c0230_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1416c0230_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1416c0490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1416c0400_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1416c0170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1416c0540_0;
    %load/vec4 v0x1416c0230_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1416c0230_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1416c0540_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416c0700_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1416bda80;
T_7 ;
    %wait E_0x1416bde10;
    %load/vec4 v0x1416c8850_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1416c88f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1416c81e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1416c7e60_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1416c7a60_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1416bda80;
T_8 ;
    %wait E_0x1416bd650;
    %load/vec4 v0x1416c7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1416c7dc0_0;
    %load/vec4 v0x1416c7790_0;
    %add;
    %store/vec4 v0x1416c8cb0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1416c8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1416c7dc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1416c8280_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1416c8cb0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1416c83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1416c8ea0_0;
    %store/vec4 v0x1416c8cb0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1416c79d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1416c8cb0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1416bda80;
T_9 ;
    %wait E_0x1416a7710;
    %load/vec4 v0x1416c78b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1416c9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1416c79d0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1416c7dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1416c7940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1416c9980_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1416c7940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1416c9980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1416c9980_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1416c9980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1416c9980_0, 0;
    %load/vec4 v0x1416c7dc0_0;
    %assign/vec4 v0x1416c79d0_0, 0;
    %load/vec4 v0x1416c8cb0_0;
    %assign/vec4 v0x1416c7dc0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1416c7dc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1416c7940_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x141674290;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416c9d30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1416c9d30_0;
    %inv;
    %store/vec4 v0x1416c9d30_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x141674290;
T_11 ;
    %fork t_1, S_0x141676f90;
    %jmp t_0;
    .scope S_0x141676f90;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416ca450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1416c9e40_0, 0, 1;
    %wait E_0x1416a7710;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1416ca450_0, 0, 1;
    %wait E_0x1416a7710;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1416c9ff0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1416bd6b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1416bd760_0, 0, 5;
    %load/vec4 v0x1416bd460_0;
    %store/vec4 v0x1416bd810_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1416bd510_0, 0, 16;
    %load/vec4 v0x1416bd6b0_0;
    %load/vec4 v0x1416bd760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bd5c0_0, 0, 32;
    %load/vec4 v0x1416bd5c0_0;
    %store/vec4 v0x1416ca2f0_0, 0, 32;
    %load/vec4 v0x1416c9ff0_0;
    %load/vec4 v0x1416bd460_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1416c9ff0_0, 0, 32;
    %wait E_0x1416a7710;
    %delay 2, 0;
    %load/vec4 v0x1416ca080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1416c9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x1416bd460_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1416bd6b0_0, 0, 6;
    %load/vec4 v0x1416bd460_0;
    %store/vec4 v0x1416bd760_0, 0, 5;
    %load/vec4 v0x1416bd460_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1416bd810_0, 0, 5;
    %load/vec4 v0x1416bd460_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1416bd510_0, 0, 16;
    %load/vec4 v0x1416bd6b0_0;
    %load/vec4 v0x1416bd760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bd5c0_0, 0, 32;
    %load/vec4 v0x1416bd5c0_0;
    %store/vec4 v0x1416ca2f0_0, 0, 32;
    %wait E_0x1416a7710;
    %delay 2, 0;
    %load/vec4 v0x1416bd460_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1416bd8c0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1416bd6b0_0, 0, 6;
    %load/vec4 v0x1416bd460_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1416bd760_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1416bd810_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1416bd510_0, 0, 16;
    %load/vec4 v0x1416bd6b0_0;
    %load/vec4 v0x1416bd760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1416bd510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416bd5c0_0, 0, 32;
    %load/vec4 v0x1416bd5c0_0;
    %store/vec4 v0x1416ca2f0_0, 0, 32;
    %wait E_0x1416a7710;
    %delay 2, 0;
    %load/vec4 v0x1416bd460_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1416bd9d0_0, 0, 16;
    %load/vec4 v0x1416bd9d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x1416bd9d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1416b3770_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x1416b3770_0 {0 0 0};
    %load/vec4 v0x1416bd8c0_0;
    %load/vec4 v0x1416bd460_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1416bd8c0_0, 0, 32;
    %load/vec4 v0x1416bd8c0_0;
    %load/vec4 v0x1416b3770_0;
    %add;
    %store/vec4 v0x1416bd3c0_0, 0, 32;
    %load/vec4 v0x1416ca380_0;
    %load/vec4 v0x1416bd3c0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1416bd3c0_0, v0x1416ca380_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x1416bd460_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1416bd460_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x141674290;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x1416a7530;
T_12 ;
    %wait E_0x141694300;
    %load/vec4 v0x1416cae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1416cabf0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1416caca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1416cad50_0;
    %assign/vec4 v0x1416cabf0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
