#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Oct 27 11:30:57 2024
# Process ID: 4952
# Current directory: C:/Users/emanessam26/Desktop/verilog/lab 6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15216 C:\Users\emanessam26\Desktop\verilog\lab 6\lab 6.xpr
# Log file: C:/Users/emanessam26/Desktop/verilog/lab 6/vivado.log
# Journal file: C:/Users/emanessam26/Desktop/verilog/lab 6\vivado.jou
# Running On: CSE-P07-2168-47, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.xpr}
update_compile_order -fileset sources_1
launch_simulation
source csa8_testbench.tcl
close_sim
close [ open {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/addsub_4.v} w ]
add_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/addsub_4.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/rca_4.v} w ]
add_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/rca_4.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca4_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source rca4_testbench.tcl
close_sim
close [ open {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/mux2to1.v} w ]
add_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/mux2to1.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/constrs_1/new/addsubtestbench.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/constrs_1/new/addsubtestbench.xdc}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top addsub_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top addsub_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property target_constrs_file {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/constrs_1/new/addsubtestbench.xdc} [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/csa_8.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/csa_8.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/csa_8.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
open_project {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property is_enabled false [get_files  {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/constrs_1/new/lab6.xdc}}]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}}
file delete -force {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/utils_1/imports/synth_1/addsub_4.dcp}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.runs/impl_1/addsub_4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
