ENTITY CIRCULO IS
	PORT(
		CLK	:	IN		STD_LOGIC;
		X1_IN	:	IN		STD_LOGIC_VECTOR(9 DOWNTO 0);
		Y1_IN	:	IN		STD_LOGIC_VECTOR(9 DOWNTO 0);
		X2_IN	:	IN		STD_LOGIC_VECTOR(9 DOWNTO 0);
		Y2_IN	:	IN		STD_LOGIC_VECTOR(9 DOWNTO 0);
		
		DIBUJA:	OUT	STD_LOGIC
	);
END ENTITY;

ARCHITECTURE BEH OF CIRCULO IS

CONSTANT	RADIO			:	SIGNED(9 DOWNTO 0)	:=	TO_SIGNED(4,10);
SIGNAL	DX,DY			:	SIGNED(9 DOWNTO 0);
SIGNAL	X1,X2,Y1,Y2	: 	SIGNED(9 DOWNTO 0);

BEGIN
X1<=SIGNED(X1_IN);
X2<=SIGNED(X2_IN);
Y1<=SIGNED(Y1_IN);
Y2<=SIGNED(Y2_IN);

CALCULA:PROCESS(CLK)
	IF RISING_EDGE(CLK) THEN
		DX<=X1-X2;
		DX<=X1-X2;
		DIBUJA<=DX*DX+DY*DY<RADIO*RADIO;
	END IF;
END PROCESS;

