{
  "name": "core::core_arch::aarch64::neon::generated::vcltzq_f64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:2714:1: 2714:48",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcltzq_f64(_1: core_arch::aarch64::neon::float64x2_t) -> core_arch::arm_shared::neon::uint64x2_t {\n    let mut _0: core_arch::arm_shared::neon::uint64x2_t;\n    let  _2: core_arch::simd::f64x2;\n    let mut _3: core_arch::aarch64::neon::float64x2_t;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        _2 = core_arch::simd::f64x2::new(0f64, 0f64) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        _3 = _2 as core_arch::aarch64::neon::float64x2_t;\n        _0 = intrinsics::simd::simd_lt::<core_arch::aarch64::neon::float64x2_t, core_arch::arm_shared::neon::uint64x2_t>(_1, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}