Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/E5_SOPC/ --output-directory=E:/E5_SOPC/Kernel/ --report-file=bsf:E:/E5_SOPC/kernel.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/E5_SOPC/kernel.qsys
Progress: Loading E5_SOPC/kernel.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding LEDG [altera_avalon_pio 13.1]
Progress: Parameterizing module LEDG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/E5_SOPC/ --output-directory=E:/E5_SOPC/Kernel/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/E5_SOPC/kernel.html --report-file=sopcinfo:E:/E5_SOPC/kernel.sopcinfo --report-file=cmp:E:/E5_SOPC/kernel.cmp --report-file=qip:E:/E5_SOPC/Kernel/synthesis/kernel.qip --report-file=svd --report-file=regmap:E:/E5_SOPC/Kernel/synthesis/kernel.regmap --report-file=debuginfo:E:/E5_SOPC/Kernel/synthesis/kernel.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/E5_SOPC/kernel.qsys --language=VERILOG
Progress: Loading E5_SOPC/kernel.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding LEDG [altera_avalon_pio 13.1]
Progress: Parameterizing module LEDG
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: kernel: Generating kernel "kernel" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 19 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 18 connections
Info: merlin_translator_transform: After transform: 11 modules, 42 connections
Info: merlin_domain_transform: After transform: 22 modules, 114 connections
Info: merlin_router_transform: After transform: 28 modules, 138 connections
Info: merlin_network_to_switch_transform: After transform: 39 modules, 168 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 41 modules, 208 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 22 connections
Info: merlin_mm_transform: After transform: 6 modules, 22 connections
Info: merlin_interrupt_mapper_transform: After transform: 7 modules, 26 connections
Info: reset_adaptation_transform: After transform: 9 modules, 28 connections
Info: onchip_memory2_0: Starting RTL generation for module 'kernel_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kernel_onchip_memory2_0 --dir=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0001_onchip_memory2_0_gen//kernel_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'kernel_onchip_memory2_0'
Info: onchip_memory2_0: "kernel" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'kernel_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=kernel_nios2_qsys_0 --dir=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0002_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0002_nios2_qsys_0_gen//kernel_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2014.11.26 14:56:52 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.11.26 14:56:52 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.11.26 14:56:54 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.11.26 14:56:54 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2014.11.26 14:56:54 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.11.26 14:56:54 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.11.26 14:56:56 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.11.26 14:56:56 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2014.11.26 14:56:58 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'kernel_nios2_qsys_0'
Info: nios2_qsys_0: "kernel" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: timer_0: Starting RTL generation for module 'kernel_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=kernel_timer_0 --dir=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0003_timer_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0003_timer_0_gen//kernel_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'kernel_timer_0'
Info: timer_0: "kernel" instantiated altera_avalon_timer "timer_0"
Info: LEDG: Starting RTL generation for module 'kernel_LEDG'
Info: LEDG:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kernel_LEDG --dir=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0004_LEDG_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/DOCUME~1/ADMINI~1/LOCALS~1/Temp/alt6400_5021704971291696788.dir/0004_LEDG_gen//kernel_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'kernel_LEDG'
Info: LEDG: "kernel" instantiated altera_avalon_pio "LEDG"
Info: pipeline_bridge_swap_transform: After transform: 36 modules, 117 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 36 modules, 117 connections
Info: mm_interconnect_0: "kernel" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "kernel" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "kernel" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/E5_SOPC/Kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/E5_SOPC/Kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/E5_SOPC/Kernel/synthesis/submodules/altera_merlin_arbitrator.sv
Info: kernel: Done "kernel" with 24 modules, 38 files, 781311 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
