Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 1b25d31474204a80b13dfa0a0e6470f1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tx_filter_Testbench_behav xil_defaultlib.tx_filter_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/joao/Desktop/ULS-RTL/Verilog/RTL/rx/sim/rx_clk.v" Line 21. Module tx_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/joao/Desktop/ULS-RTL/Verilog/RTL/rx/src/rx_filter.v" Line 33. Module rx_filter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/joao/Desktop/ULS-RTL/Verilog/RTL/rx/sim/rx_clk.v" Line 21. Module tx_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/joao/Desktop/ULS-RTL/Verilog/RTL/rx/src/rx_filter.v" Line 33. Module rx_filter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tx_clk
Compiling module xil_defaultlib.rx_filter
Compiling module xil_defaultlib.tx_filter_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot tx_filter_Testbench_behav
