// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_atan2 (
        ap_clk,
        ap_rst,
        in1_V,
        in2_V,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] in1_V;
input  [23:0] in2_V;
output  [23:0] ap_return;
input   ap_ce;

reg[23:0] ap_return;

wire   [0:0] icmp_ln1494_fu_99_p2;
reg   [0:0] icmp_ln1494_reg_366;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter1_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter2_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter3_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter4_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter5_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter6_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter7_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter8_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter9_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter10_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter11_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter12_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter13_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter14_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter15_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter16_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter17_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter18_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter19_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter20_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter21_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter22_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter23_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter24_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter25_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter26_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter27_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter28_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter29_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter30_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter31_reg;
reg   [0:0] icmp_ln1494_reg_366_pp0_iter32_reg;
wire   [0:0] icmp_ln879_fu_147_p2;
reg   [0:0] icmp_ln879_reg_370;
reg   [0:0] icmp_ln879_reg_370_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter2_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter3_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter4_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter5_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter6_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter7_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter8_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter9_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter10_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter11_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter12_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter13_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter14_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter15_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter16_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter17_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter18_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter19_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter20_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter21_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter22_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter23_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter24_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter25_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter26_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter27_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter28_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter29_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter30_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter31_reg;
reg   [0:0] icmp_ln879_reg_370_pp0_iter32_reg;
wire   [0:0] and_ln606_fu_153_p2;
reg   [0:0] and_ln606_reg_375;
reg   [0:0] and_ln606_reg_375_pp0_iter1_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter2_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter3_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter4_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter5_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter6_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter7_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter8_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter9_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter10_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter11_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter12_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter13_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter14_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter15_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter16_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter17_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter18_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter19_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter20_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter21_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter22_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter23_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter24_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter25_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter26_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter27_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter28_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter29_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter30_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter31_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter32_reg;
reg   [0:0] and_ln606_reg_375_pp0_iter33_reg;
wire   [0:0] icmp_ln879_4_fu_159_p2;
reg   [0:0] icmp_ln879_4_reg_379;
wire   [0:0] and_ln610_fu_165_p2;
reg   [0:0] and_ln610_reg_384;
reg   [0:0] and_ln610_reg_384_pp0_iter1_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter2_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter3_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter4_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter5_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter6_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter7_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter8_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter9_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter10_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter11_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter12_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter13_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter14_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter15_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter16_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter17_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter18_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter19_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter20_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter21_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter22_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter23_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter24_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter25_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter26_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter27_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter28_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter29_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter30_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter31_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter32_reg;
reg   [0:0] and_ln610_reg_384_pp0_iter33_reg;
wire   [0:0] and_ln614_fu_177_p2;
reg   [0:0] and_ln614_reg_388;
reg   [0:0] and_ln614_reg_388_pp0_iter1_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter2_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter3_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter4_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter5_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter6_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter7_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter8_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter9_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter10_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter11_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter12_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter13_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter14_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter15_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter16_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter17_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter18_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter19_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter20_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter21_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter22_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter23_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter24_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter25_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter26_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter27_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter28_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter29_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter30_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter31_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter32_reg;
reg   [0:0] and_ln614_reg_388_pp0_iter33_reg;
wire   [0:0] icmp_ln879_6_fu_183_p2;
reg   [0:0] icmp_ln879_6_reg_392;
wire   [0:0] and_ln618_fu_189_p2;
reg   [0:0] and_ln618_reg_397;
reg   [0:0] and_ln618_reg_397_pp0_iter1_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter2_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter3_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter4_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter5_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter6_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter7_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter8_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter9_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter10_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter11_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter12_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter13_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter14_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter15_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter16_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter17_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter18_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter19_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter20_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter21_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter22_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter23_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter24_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter25_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter26_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter27_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter28_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter29_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter30_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter31_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter32_reg;
reg   [0:0] and_ln618_reg_397_pp0_iter33_reg;
wire   [0:0] icmp_ln1498_5_fu_195_p2;
reg   [0:0] icmp_ln1498_5_reg_401;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter1_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter2_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter3_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter4_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter5_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter6_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter7_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter8_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter9_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter10_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter11_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter12_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter13_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter14_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter15_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter16_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter17_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter18_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter19_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter20_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter21_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter22_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter23_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter24_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter25_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter26_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter27_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter28_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter29_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter30_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter31_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter32_reg;
reg   [0:0] icmp_ln1498_5_reg_401_pp0_iter33_reg;
wire  signed [24:0] in1abs_V_2_fu_201_p1;
reg  signed [24:0] in1abs_V_2_reg_405;
wire   [24:0] r_V_fu_205_p2;
reg   [24:0] r_V_reg_410;
wire  signed [24:0] in2abs_V_2_fu_211_p1;
reg  signed [24:0] in2abs_V_2_reg_415;
wire   [24:0] r_V_25_fu_215_p2;
reg   [24:0] r_V_25_reg_420;
wire   [0:0] and_ln679_fu_221_p2;
reg   [0:0] and_ln679_reg_425;
reg   [0:0] and_ln679_reg_425_pp0_iter1_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter2_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter3_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter4_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter5_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter6_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter7_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter8_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter9_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter10_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter11_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter12_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter13_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter14_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter15_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter16_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter17_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter18_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter19_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter20_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter21_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter22_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter23_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter24_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter25_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter26_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter27_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter28_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter29_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter30_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter31_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter32_reg;
reg   [0:0] and_ln679_reg_425_pp0_iter33_reg;
wire   [0:0] icmp_ln682_fu_233_p2;
reg   [0:0] icmp_ln682_reg_429;
reg   [0:0] icmp_ln682_reg_429_pp0_iter1_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter2_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter3_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter4_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter5_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter6_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter7_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter8_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter9_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter10_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter11_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter12_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter13_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter14_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter15_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter16_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter17_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter18_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter19_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter20_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter21_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter22_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter23_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter24_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter25_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter26_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter27_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter28_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter29_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter30_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter31_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter32_reg;
reg   [0:0] icmp_ln682_reg_429_pp0_iter33_reg;
wire   [0:0] and_ln685_fu_239_p2;
reg   [0:0] and_ln685_reg_433;
reg   [0:0] and_ln685_reg_433_pp0_iter1_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter2_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter3_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter4_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter5_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter6_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter7_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter8_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter9_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter10_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter11_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter12_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter13_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter14_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter15_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter16_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter17_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter18_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter19_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter20_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter21_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter22_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter23_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter24_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter25_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter26_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter27_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter28_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter29_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter30_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter31_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter32_reg;
reg   [0:0] and_ln685_reg_433_pp0_iter33_reg;
wire   [24:0] in1abs_V_fu_245_p3;
reg   [24:0] in1abs_V_reg_437;
wire   [24:0] in2abs_V_fu_250_p3;
reg   [24:0] in2abs_V_reg_443;
wire   [0:0] icmp_ln1494_4_fu_255_p2;
reg   [0:0] icmp_ln1494_4_reg_449;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter2_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter3_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter4_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter5_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter6_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter7_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter8_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter9_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter10_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter11_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter12_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter13_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter14_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter15_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter16_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter17_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter18_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter19_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter20_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter21_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter22_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter23_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter24_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter25_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter26_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter27_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter28_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter29_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter30_reg;
reg   [0:0] icmp_ln1494_4_reg_449_pp0_iter31_reg;
wire   [29:0] grp_cordic_circ_apfixed_fu_93_ap_return;
reg   [29:0] z_V_3_reg_466;
wire   [30:0] z_V_5_fu_298_p3;
reg   [30:0] z_V_5_reg_471;
reg   [23:0] trunc_ln708_7_reg_484;
reg   [23:0] trunc_ln708_6_reg_489;
reg   [23:0] trunc_ln708_5_reg_494;
wire   [23:0] select_ln627_fu_359_p3;
wire   [29:0] grp_cordic_circ_apfixed_fu_93_x_V_read;
wire   [29:0] grp_cordic_circ_apfixed_fu_93_y_V_read;
reg    grp_cordic_circ_apfixed_fu_93_ap_ce;
reg    ap_predicate_op79_call_state3;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call11;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call11;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call11;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call11;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call11;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call11;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call11;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call11;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call11;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call11;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call11;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call11;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call11;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call11;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call11;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call11;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call11;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call11;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call11;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call11;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call11;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call11;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call11;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call11;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call11;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call11;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call11;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call11;
wire    ap_block_pp0_stage0_11001_ignoreCallOp79;
reg   [23:0] ap_phi_mux_UnifiedRetVal_phi_fu_66_p20;
wire   [23:0] ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58;
reg   [23:0] ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58;
wire    ap_block_pp0_stage0;
wire  signed [23:0] icmp_ln1494_fu_99_p0;
wire  signed [23:0] icmp_ln1498_fu_105_p0;
wire   [0:0] icmp_ln1498_fu_105_p2;
wire   [1:0] zext_ln599_fu_111_p1;
wire  signed [23:0] icmp_ln1494_3_fu_123_p0;
wire  signed [23:0] icmp_ln1498_4_fu_129_p0;
wire   [0:0] icmp_ln1498_4_fu_129_p2;
wire   [0:0] icmp_ln1494_3_fu_123_p2;
wire   [1:0] zext_ln600_fu_135_p1;
wire   [1:0] signin1_V_fu_115_p3;
wire   [1:0] signin2_V_fu_139_p3;
wire   [0:0] icmp_ln879_5_fu_171_p2;
wire  signed [23:0] icmp_ln1498_5_fu_195_p0;
wire  signed [23:0] icmp_ln1498_5_fu_195_p1;
wire  signed [23:0] in1abs_V_2_fu_201_p0;
wire  signed [23:0] in2abs_V_2_fu_211_p0;
wire   [1:0] or_ln682_fu_227_p2;
wire   [24:0] select_ln663_fu_261_p3;
wire   [24:0] select_ln663_1_fu_275_p3;
wire  signed [30:0] z_V_4_fu_289_p1;
wire   [30:0] z_V_fu_292_p2;
wire   [30:0] r_V_26_fu_314_p2;
wire   [30:0] ret_V_8_fu_329_p2;
wire   [30:0] ret_V_fu_344_p2;
reg    ap_ce_reg;
reg   [23:0] in1_V_int_reg;
reg   [23:0] in2_V_int_reg;
reg   [23:0] ap_return_int_reg;
reg    ap_condition_1309;
reg    ap_condition_1083;
reg    ap_condition_1073;
reg    ap_condition_1063;
reg    ap_condition_1067;
reg    ap_condition_631;
reg    ap_condition_608;

cordic_circ_apfixed grp_cordic_circ_apfixed_fu_93(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V_read(grp_cordic_circ_apfixed_fu_93_x_V_read),
    .y_V_read(grp_cordic_circ_apfixed_fu_93_y_V_read),
    .ap_return(grp_cordic_circ_apfixed_fu_93_ap_return),
    .ap_ce(grp_cordic_circ_apfixed_fu_93_ap_ce)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((1'b1 == ap_condition_1073)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58 <= 24'd1647099;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((1'b1 == ap_condition_1067)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= 24'd13483017;
        end else if ((1'b1 == ap_condition_1063)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= 24'd3294198;
        end else if (((1'd1 == and_ln610_reg_384) & (1'd0 == and_ln606_reg_375))) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= 24'd6588397;
        end else if ((1'd1 == and_ln606_reg_375)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= 24'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((1'b1 == ap_condition_608)) begin
            ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= {{z_V_5_reg_471[30:7]}};
        end else if ((1'b1 == ap_condition_631)) begin
            ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= select_ln627_fu_359_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        and_ln606_reg_375 <= and_ln606_fu_153_p2;
        and_ln606_reg_375_pp0_iter10_reg <= and_ln606_reg_375_pp0_iter9_reg;
        and_ln606_reg_375_pp0_iter11_reg <= and_ln606_reg_375_pp0_iter10_reg;
        and_ln606_reg_375_pp0_iter12_reg <= and_ln606_reg_375_pp0_iter11_reg;
        and_ln606_reg_375_pp0_iter13_reg <= and_ln606_reg_375_pp0_iter12_reg;
        and_ln606_reg_375_pp0_iter14_reg <= and_ln606_reg_375_pp0_iter13_reg;
        and_ln606_reg_375_pp0_iter15_reg <= and_ln606_reg_375_pp0_iter14_reg;
        and_ln606_reg_375_pp0_iter16_reg <= and_ln606_reg_375_pp0_iter15_reg;
        and_ln606_reg_375_pp0_iter17_reg <= and_ln606_reg_375_pp0_iter16_reg;
        and_ln606_reg_375_pp0_iter18_reg <= and_ln606_reg_375_pp0_iter17_reg;
        and_ln606_reg_375_pp0_iter19_reg <= and_ln606_reg_375_pp0_iter18_reg;
        and_ln606_reg_375_pp0_iter1_reg <= and_ln606_reg_375;
        and_ln606_reg_375_pp0_iter20_reg <= and_ln606_reg_375_pp0_iter19_reg;
        and_ln606_reg_375_pp0_iter21_reg <= and_ln606_reg_375_pp0_iter20_reg;
        and_ln606_reg_375_pp0_iter22_reg <= and_ln606_reg_375_pp0_iter21_reg;
        and_ln606_reg_375_pp0_iter23_reg <= and_ln606_reg_375_pp0_iter22_reg;
        and_ln606_reg_375_pp0_iter24_reg <= and_ln606_reg_375_pp0_iter23_reg;
        and_ln606_reg_375_pp0_iter25_reg <= and_ln606_reg_375_pp0_iter24_reg;
        and_ln606_reg_375_pp0_iter26_reg <= and_ln606_reg_375_pp0_iter25_reg;
        and_ln606_reg_375_pp0_iter27_reg <= and_ln606_reg_375_pp0_iter26_reg;
        and_ln606_reg_375_pp0_iter28_reg <= and_ln606_reg_375_pp0_iter27_reg;
        and_ln606_reg_375_pp0_iter29_reg <= and_ln606_reg_375_pp0_iter28_reg;
        and_ln606_reg_375_pp0_iter2_reg <= and_ln606_reg_375_pp0_iter1_reg;
        and_ln606_reg_375_pp0_iter30_reg <= and_ln606_reg_375_pp0_iter29_reg;
        and_ln606_reg_375_pp0_iter31_reg <= and_ln606_reg_375_pp0_iter30_reg;
        and_ln606_reg_375_pp0_iter32_reg <= and_ln606_reg_375_pp0_iter31_reg;
        and_ln606_reg_375_pp0_iter33_reg <= and_ln606_reg_375_pp0_iter32_reg;
        and_ln606_reg_375_pp0_iter3_reg <= and_ln606_reg_375_pp0_iter2_reg;
        and_ln606_reg_375_pp0_iter4_reg <= and_ln606_reg_375_pp0_iter3_reg;
        and_ln606_reg_375_pp0_iter5_reg <= and_ln606_reg_375_pp0_iter4_reg;
        and_ln606_reg_375_pp0_iter6_reg <= and_ln606_reg_375_pp0_iter5_reg;
        and_ln606_reg_375_pp0_iter7_reg <= and_ln606_reg_375_pp0_iter6_reg;
        and_ln606_reg_375_pp0_iter8_reg <= and_ln606_reg_375_pp0_iter7_reg;
        and_ln606_reg_375_pp0_iter9_reg <= and_ln606_reg_375_pp0_iter8_reg;
        and_ln610_reg_384_pp0_iter10_reg <= and_ln610_reg_384_pp0_iter9_reg;
        and_ln610_reg_384_pp0_iter11_reg <= and_ln610_reg_384_pp0_iter10_reg;
        and_ln610_reg_384_pp0_iter12_reg <= and_ln610_reg_384_pp0_iter11_reg;
        and_ln610_reg_384_pp0_iter13_reg <= and_ln610_reg_384_pp0_iter12_reg;
        and_ln610_reg_384_pp0_iter14_reg <= and_ln610_reg_384_pp0_iter13_reg;
        and_ln610_reg_384_pp0_iter15_reg <= and_ln610_reg_384_pp0_iter14_reg;
        and_ln610_reg_384_pp0_iter16_reg <= and_ln610_reg_384_pp0_iter15_reg;
        and_ln610_reg_384_pp0_iter17_reg <= and_ln610_reg_384_pp0_iter16_reg;
        and_ln610_reg_384_pp0_iter18_reg <= and_ln610_reg_384_pp0_iter17_reg;
        and_ln610_reg_384_pp0_iter19_reg <= and_ln610_reg_384_pp0_iter18_reg;
        and_ln610_reg_384_pp0_iter1_reg <= and_ln610_reg_384;
        and_ln610_reg_384_pp0_iter20_reg <= and_ln610_reg_384_pp0_iter19_reg;
        and_ln610_reg_384_pp0_iter21_reg <= and_ln610_reg_384_pp0_iter20_reg;
        and_ln610_reg_384_pp0_iter22_reg <= and_ln610_reg_384_pp0_iter21_reg;
        and_ln610_reg_384_pp0_iter23_reg <= and_ln610_reg_384_pp0_iter22_reg;
        and_ln610_reg_384_pp0_iter24_reg <= and_ln610_reg_384_pp0_iter23_reg;
        and_ln610_reg_384_pp0_iter25_reg <= and_ln610_reg_384_pp0_iter24_reg;
        and_ln610_reg_384_pp0_iter26_reg <= and_ln610_reg_384_pp0_iter25_reg;
        and_ln610_reg_384_pp0_iter27_reg <= and_ln610_reg_384_pp0_iter26_reg;
        and_ln610_reg_384_pp0_iter28_reg <= and_ln610_reg_384_pp0_iter27_reg;
        and_ln610_reg_384_pp0_iter29_reg <= and_ln610_reg_384_pp0_iter28_reg;
        and_ln610_reg_384_pp0_iter2_reg <= and_ln610_reg_384_pp0_iter1_reg;
        and_ln610_reg_384_pp0_iter30_reg <= and_ln610_reg_384_pp0_iter29_reg;
        and_ln610_reg_384_pp0_iter31_reg <= and_ln610_reg_384_pp0_iter30_reg;
        and_ln610_reg_384_pp0_iter32_reg <= and_ln610_reg_384_pp0_iter31_reg;
        and_ln610_reg_384_pp0_iter33_reg <= and_ln610_reg_384_pp0_iter32_reg;
        and_ln610_reg_384_pp0_iter3_reg <= and_ln610_reg_384_pp0_iter2_reg;
        and_ln610_reg_384_pp0_iter4_reg <= and_ln610_reg_384_pp0_iter3_reg;
        and_ln610_reg_384_pp0_iter5_reg <= and_ln610_reg_384_pp0_iter4_reg;
        and_ln610_reg_384_pp0_iter6_reg <= and_ln610_reg_384_pp0_iter5_reg;
        and_ln610_reg_384_pp0_iter7_reg <= and_ln610_reg_384_pp0_iter6_reg;
        and_ln610_reg_384_pp0_iter8_reg <= and_ln610_reg_384_pp0_iter7_reg;
        and_ln610_reg_384_pp0_iter9_reg <= and_ln610_reg_384_pp0_iter8_reg;
        and_ln614_reg_388_pp0_iter10_reg <= and_ln614_reg_388_pp0_iter9_reg;
        and_ln614_reg_388_pp0_iter11_reg <= and_ln614_reg_388_pp0_iter10_reg;
        and_ln614_reg_388_pp0_iter12_reg <= and_ln614_reg_388_pp0_iter11_reg;
        and_ln614_reg_388_pp0_iter13_reg <= and_ln614_reg_388_pp0_iter12_reg;
        and_ln614_reg_388_pp0_iter14_reg <= and_ln614_reg_388_pp0_iter13_reg;
        and_ln614_reg_388_pp0_iter15_reg <= and_ln614_reg_388_pp0_iter14_reg;
        and_ln614_reg_388_pp0_iter16_reg <= and_ln614_reg_388_pp0_iter15_reg;
        and_ln614_reg_388_pp0_iter17_reg <= and_ln614_reg_388_pp0_iter16_reg;
        and_ln614_reg_388_pp0_iter18_reg <= and_ln614_reg_388_pp0_iter17_reg;
        and_ln614_reg_388_pp0_iter19_reg <= and_ln614_reg_388_pp0_iter18_reg;
        and_ln614_reg_388_pp0_iter1_reg <= and_ln614_reg_388;
        and_ln614_reg_388_pp0_iter20_reg <= and_ln614_reg_388_pp0_iter19_reg;
        and_ln614_reg_388_pp0_iter21_reg <= and_ln614_reg_388_pp0_iter20_reg;
        and_ln614_reg_388_pp0_iter22_reg <= and_ln614_reg_388_pp0_iter21_reg;
        and_ln614_reg_388_pp0_iter23_reg <= and_ln614_reg_388_pp0_iter22_reg;
        and_ln614_reg_388_pp0_iter24_reg <= and_ln614_reg_388_pp0_iter23_reg;
        and_ln614_reg_388_pp0_iter25_reg <= and_ln614_reg_388_pp0_iter24_reg;
        and_ln614_reg_388_pp0_iter26_reg <= and_ln614_reg_388_pp0_iter25_reg;
        and_ln614_reg_388_pp0_iter27_reg <= and_ln614_reg_388_pp0_iter26_reg;
        and_ln614_reg_388_pp0_iter28_reg <= and_ln614_reg_388_pp0_iter27_reg;
        and_ln614_reg_388_pp0_iter29_reg <= and_ln614_reg_388_pp0_iter28_reg;
        and_ln614_reg_388_pp0_iter2_reg <= and_ln614_reg_388_pp0_iter1_reg;
        and_ln614_reg_388_pp0_iter30_reg <= and_ln614_reg_388_pp0_iter29_reg;
        and_ln614_reg_388_pp0_iter31_reg <= and_ln614_reg_388_pp0_iter30_reg;
        and_ln614_reg_388_pp0_iter32_reg <= and_ln614_reg_388_pp0_iter31_reg;
        and_ln614_reg_388_pp0_iter33_reg <= and_ln614_reg_388_pp0_iter32_reg;
        and_ln614_reg_388_pp0_iter3_reg <= and_ln614_reg_388_pp0_iter2_reg;
        and_ln614_reg_388_pp0_iter4_reg <= and_ln614_reg_388_pp0_iter3_reg;
        and_ln614_reg_388_pp0_iter5_reg <= and_ln614_reg_388_pp0_iter4_reg;
        and_ln614_reg_388_pp0_iter6_reg <= and_ln614_reg_388_pp0_iter5_reg;
        and_ln614_reg_388_pp0_iter7_reg <= and_ln614_reg_388_pp0_iter6_reg;
        and_ln614_reg_388_pp0_iter8_reg <= and_ln614_reg_388_pp0_iter7_reg;
        and_ln614_reg_388_pp0_iter9_reg <= and_ln614_reg_388_pp0_iter8_reg;
        and_ln618_reg_397_pp0_iter10_reg <= and_ln618_reg_397_pp0_iter9_reg;
        and_ln618_reg_397_pp0_iter11_reg <= and_ln618_reg_397_pp0_iter10_reg;
        and_ln618_reg_397_pp0_iter12_reg <= and_ln618_reg_397_pp0_iter11_reg;
        and_ln618_reg_397_pp0_iter13_reg <= and_ln618_reg_397_pp0_iter12_reg;
        and_ln618_reg_397_pp0_iter14_reg <= and_ln618_reg_397_pp0_iter13_reg;
        and_ln618_reg_397_pp0_iter15_reg <= and_ln618_reg_397_pp0_iter14_reg;
        and_ln618_reg_397_pp0_iter16_reg <= and_ln618_reg_397_pp0_iter15_reg;
        and_ln618_reg_397_pp0_iter17_reg <= and_ln618_reg_397_pp0_iter16_reg;
        and_ln618_reg_397_pp0_iter18_reg <= and_ln618_reg_397_pp0_iter17_reg;
        and_ln618_reg_397_pp0_iter19_reg <= and_ln618_reg_397_pp0_iter18_reg;
        and_ln618_reg_397_pp0_iter1_reg <= and_ln618_reg_397;
        and_ln618_reg_397_pp0_iter20_reg <= and_ln618_reg_397_pp0_iter19_reg;
        and_ln618_reg_397_pp0_iter21_reg <= and_ln618_reg_397_pp0_iter20_reg;
        and_ln618_reg_397_pp0_iter22_reg <= and_ln618_reg_397_pp0_iter21_reg;
        and_ln618_reg_397_pp0_iter23_reg <= and_ln618_reg_397_pp0_iter22_reg;
        and_ln618_reg_397_pp0_iter24_reg <= and_ln618_reg_397_pp0_iter23_reg;
        and_ln618_reg_397_pp0_iter25_reg <= and_ln618_reg_397_pp0_iter24_reg;
        and_ln618_reg_397_pp0_iter26_reg <= and_ln618_reg_397_pp0_iter25_reg;
        and_ln618_reg_397_pp0_iter27_reg <= and_ln618_reg_397_pp0_iter26_reg;
        and_ln618_reg_397_pp0_iter28_reg <= and_ln618_reg_397_pp0_iter27_reg;
        and_ln618_reg_397_pp0_iter29_reg <= and_ln618_reg_397_pp0_iter28_reg;
        and_ln618_reg_397_pp0_iter2_reg <= and_ln618_reg_397_pp0_iter1_reg;
        and_ln618_reg_397_pp0_iter30_reg <= and_ln618_reg_397_pp0_iter29_reg;
        and_ln618_reg_397_pp0_iter31_reg <= and_ln618_reg_397_pp0_iter30_reg;
        and_ln618_reg_397_pp0_iter32_reg <= and_ln618_reg_397_pp0_iter31_reg;
        and_ln618_reg_397_pp0_iter33_reg <= and_ln618_reg_397_pp0_iter32_reg;
        and_ln618_reg_397_pp0_iter3_reg <= and_ln618_reg_397_pp0_iter2_reg;
        and_ln618_reg_397_pp0_iter4_reg <= and_ln618_reg_397_pp0_iter3_reg;
        and_ln618_reg_397_pp0_iter5_reg <= and_ln618_reg_397_pp0_iter4_reg;
        and_ln618_reg_397_pp0_iter6_reg <= and_ln618_reg_397_pp0_iter5_reg;
        and_ln618_reg_397_pp0_iter7_reg <= and_ln618_reg_397_pp0_iter6_reg;
        and_ln618_reg_397_pp0_iter8_reg <= and_ln618_reg_397_pp0_iter7_reg;
        and_ln618_reg_397_pp0_iter9_reg <= and_ln618_reg_397_pp0_iter8_reg;
        and_ln679_reg_425_pp0_iter10_reg <= and_ln679_reg_425_pp0_iter9_reg;
        and_ln679_reg_425_pp0_iter11_reg <= and_ln679_reg_425_pp0_iter10_reg;
        and_ln679_reg_425_pp0_iter12_reg <= and_ln679_reg_425_pp0_iter11_reg;
        and_ln679_reg_425_pp0_iter13_reg <= and_ln679_reg_425_pp0_iter12_reg;
        and_ln679_reg_425_pp0_iter14_reg <= and_ln679_reg_425_pp0_iter13_reg;
        and_ln679_reg_425_pp0_iter15_reg <= and_ln679_reg_425_pp0_iter14_reg;
        and_ln679_reg_425_pp0_iter16_reg <= and_ln679_reg_425_pp0_iter15_reg;
        and_ln679_reg_425_pp0_iter17_reg <= and_ln679_reg_425_pp0_iter16_reg;
        and_ln679_reg_425_pp0_iter18_reg <= and_ln679_reg_425_pp0_iter17_reg;
        and_ln679_reg_425_pp0_iter19_reg <= and_ln679_reg_425_pp0_iter18_reg;
        and_ln679_reg_425_pp0_iter1_reg <= and_ln679_reg_425;
        and_ln679_reg_425_pp0_iter20_reg <= and_ln679_reg_425_pp0_iter19_reg;
        and_ln679_reg_425_pp0_iter21_reg <= and_ln679_reg_425_pp0_iter20_reg;
        and_ln679_reg_425_pp0_iter22_reg <= and_ln679_reg_425_pp0_iter21_reg;
        and_ln679_reg_425_pp0_iter23_reg <= and_ln679_reg_425_pp0_iter22_reg;
        and_ln679_reg_425_pp0_iter24_reg <= and_ln679_reg_425_pp0_iter23_reg;
        and_ln679_reg_425_pp0_iter25_reg <= and_ln679_reg_425_pp0_iter24_reg;
        and_ln679_reg_425_pp0_iter26_reg <= and_ln679_reg_425_pp0_iter25_reg;
        and_ln679_reg_425_pp0_iter27_reg <= and_ln679_reg_425_pp0_iter26_reg;
        and_ln679_reg_425_pp0_iter28_reg <= and_ln679_reg_425_pp0_iter27_reg;
        and_ln679_reg_425_pp0_iter29_reg <= and_ln679_reg_425_pp0_iter28_reg;
        and_ln679_reg_425_pp0_iter2_reg <= and_ln679_reg_425_pp0_iter1_reg;
        and_ln679_reg_425_pp0_iter30_reg <= and_ln679_reg_425_pp0_iter29_reg;
        and_ln679_reg_425_pp0_iter31_reg <= and_ln679_reg_425_pp0_iter30_reg;
        and_ln679_reg_425_pp0_iter32_reg <= and_ln679_reg_425_pp0_iter31_reg;
        and_ln679_reg_425_pp0_iter33_reg <= and_ln679_reg_425_pp0_iter32_reg;
        and_ln679_reg_425_pp0_iter3_reg <= and_ln679_reg_425_pp0_iter2_reg;
        and_ln679_reg_425_pp0_iter4_reg <= and_ln679_reg_425_pp0_iter3_reg;
        and_ln679_reg_425_pp0_iter5_reg <= and_ln679_reg_425_pp0_iter4_reg;
        and_ln679_reg_425_pp0_iter6_reg <= and_ln679_reg_425_pp0_iter5_reg;
        and_ln679_reg_425_pp0_iter7_reg <= and_ln679_reg_425_pp0_iter6_reg;
        and_ln679_reg_425_pp0_iter8_reg <= and_ln679_reg_425_pp0_iter7_reg;
        and_ln679_reg_425_pp0_iter9_reg <= and_ln679_reg_425_pp0_iter8_reg;
        and_ln685_reg_433_pp0_iter10_reg <= and_ln685_reg_433_pp0_iter9_reg;
        and_ln685_reg_433_pp0_iter11_reg <= and_ln685_reg_433_pp0_iter10_reg;
        and_ln685_reg_433_pp0_iter12_reg <= and_ln685_reg_433_pp0_iter11_reg;
        and_ln685_reg_433_pp0_iter13_reg <= and_ln685_reg_433_pp0_iter12_reg;
        and_ln685_reg_433_pp0_iter14_reg <= and_ln685_reg_433_pp0_iter13_reg;
        and_ln685_reg_433_pp0_iter15_reg <= and_ln685_reg_433_pp0_iter14_reg;
        and_ln685_reg_433_pp0_iter16_reg <= and_ln685_reg_433_pp0_iter15_reg;
        and_ln685_reg_433_pp0_iter17_reg <= and_ln685_reg_433_pp0_iter16_reg;
        and_ln685_reg_433_pp0_iter18_reg <= and_ln685_reg_433_pp0_iter17_reg;
        and_ln685_reg_433_pp0_iter19_reg <= and_ln685_reg_433_pp0_iter18_reg;
        and_ln685_reg_433_pp0_iter1_reg <= and_ln685_reg_433;
        and_ln685_reg_433_pp0_iter20_reg <= and_ln685_reg_433_pp0_iter19_reg;
        and_ln685_reg_433_pp0_iter21_reg <= and_ln685_reg_433_pp0_iter20_reg;
        and_ln685_reg_433_pp0_iter22_reg <= and_ln685_reg_433_pp0_iter21_reg;
        and_ln685_reg_433_pp0_iter23_reg <= and_ln685_reg_433_pp0_iter22_reg;
        and_ln685_reg_433_pp0_iter24_reg <= and_ln685_reg_433_pp0_iter23_reg;
        and_ln685_reg_433_pp0_iter25_reg <= and_ln685_reg_433_pp0_iter24_reg;
        and_ln685_reg_433_pp0_iter26_reg <= and_ln685_reg_433_pp0_iter25_reg;
        and_ln685_reg_433_pp0_iter27_reg <= and_ln685_reg_433_pp0_iter26_reg;
        and_ln685_reg_433_pp0_iter28_reg <= and_ln685_reg_433_pp0_iter27_reg;
        and_ln685_reg_433_pp0_iter29_reg <= and_ln685_reg_433_pp0_iter28_reg;
        and_ln685_reg_433_pp0_iter2_reg <= and_ln685_reg_433_pp0_iter1_reg;
        and_ln685_reg_433_pp0_iter30_reg <= and_ln685_reg_433_pp0_iter29_reg;
        and_ln685_reg_433_pp0_iter31_reg <= and_ln685_reg_433_pp0_iter30_reg;
        and_ln685_reg_433_pp0_iter32_reg <= and_ln685_reg_433_pp0_iter31_reg;
        and_ln685_reg_433_pp0_iter33_reg <= and_ln685_reg_433_pp0_iter32_reg;
        and_ln685_reg_433_pp0_iter3_reg <= and_ln685_reg_433_pp0_iter2_reg;
        and_ln685_reg_433_pp0_iter4_reg <= and_ln685_reg_433_pp0_iter3_reg;
        and_ln685_reg_433_pp0_iter5_reg <= and_ln685_reg_433_pp0_iter4_reg;
        and_ln685_reg_433_pp0_iter6_reg <= and_ln685_reg_433_pp0_iter5_reg;
        and_ln685_reg_433_pp0_iter7_reg <= and_ln685_reg_433_pp0_iter6_reg;
        and_ln685_reg_433_pp0_iter8_reg <= and_ln685_reg_433_pp0_iter7_reg;
        and_ln685_reg_433_pp0_iter9_reg <= and_ln685_reg_433_pp0_iter8_reg;
        ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_58;
        ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_58 <= ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_58;
        icmp_ln1494_4_reg_449_pp0_iter10_reg <= icmp_ln1494_4_reg_449_pp0_iter9_reg;
        icmp_ln1494_4_reg_449_pp0_iter11_reg <= icmp_ln1494_4_reg_449_pp0_iter10_reg;
        icmp_ln1494_4_reg_449_pp0_iter12_reg <= icmp_ln1494_4_reg_449_pp0_iter11_reg;
        icmp_ln1494_4_reg_449_pp0_iter13_reg <= icmp_ln1494_4_reg_449_pp0_iter12_reg;
        icmp_ln1494_4_reg_449_pp0_iter14_reg <= icmp_ln1494_4_reg_449_pp0_iter13_reg;
        icmp_ln1494_4_reg_449_pp0_iter15_reg <= icmp_ln1494_4_reg_449_pp0_iter14_reg;
        icmp_ln1494_4_reg_449_pp0_iter16_reg <= icmp_ln1494_4_reg_449_pp0_iter15_reg;
        icmp_ln1494_4_reg_449_pp0_iter17_reg <= icmp_ln1494_4_reg_449_pp0_iter16_reg;
        icmp_ln1494_4_reg_449_pp0_iter18_reg <= icmp_ln1494_4_reg_449_pp0_iter17_reg;
        icmp_ln1494_4_reg_449_pp0_iter19_reg <= icmp_ln1494_4_reg_449_pp0_iter18_reg;
        icmp_ln1494_4_reg_449_pp0_iter20_reg <= icmp_ln1494_4_reg_449_pp0_iter19_reg;
        icmp_ln1494_4_reg_449_pp0_iter21_reg <= icmp_ln1494_4_reg_449_pp0_iter20_reg;
        icmp_ln1494_4_reg_449_pp0_iter22_reg <= icmp_ln1494_4_reg_449_pp0_iter21_reg;
        icmp_ln1494_4_reg_449_pp0_iter23_reg <= icmp_ln1494_4_reg_449_pp0_iter22_reg;
        icmp_ln1494_4_reg_449_pp0_iter24_reg <= icmp_ln1494_4_reg_449_pp0_iter23_reg;
        icmp_ln1494_4_reg_449_pp0_iter25_reg <= icmp_ln1494_4_reg_449_pp0_iter24_reg;
        icmp_ln1494_4_reg_449_pp0_iter26_reg <= icmp_ln1494_4_reg_449_pp0_iter25_reg;
        icmp_ln1494_4_reg_449_pp0_iter27_reg <= icmp_ln1494_4_reg_449_pp0_iter26_reg;
        icmp_ln1494_4_reg_449_pp0_iter28_reg <= icmp_ln1494_4_reg_449_pp0_iter27_reg;
        icmp_ln1494_4_reg_449_pp0_iter29_reg <= icmp_ln1494_4_reg_449_pp0_iter28_reg;
        icmp_ln1494_4_reg_449_pp0_iter2_reg <= icmp_ln1494_4_reg_449;
        icmp_ln1494_4_reg_449_pp0_iter30_reg <= icmp_ln1494_4_reg_449_pp0_iter29_reg;
        icmp_ln1494_4_reg_449_pp0_iter31_reg <= icmp_ln1494_4_reg_449_pp0_iter30_reg;
        icmp_ln1494_4_reg_449_pp0_iter3_reg <= icmp_ln1494_4_reg_449_pp0_iter2_reg;
        icmp_ln1494_4_reg_449_pp0_iter4_reg <= icmp_ln1494_4_reg_449_pp0_iter3_reg;
        icmp_ln1494_4_reg_449_pp0_iter5_reg <= icmp_ln1494_4_reg_449_pp0_iter4_reg;
        icmp_ln1494_4_reg_449_pp0_iter6_reg <= icmp_ln1494_4_reg_449_pp0_iter5_reg;
        icmp_ln1494_4_reg_449_pp0_iter7_reg <= icmp_ln1494_4_reg_449_pp0_iter6_reg;
        icmp_ln1494_4_reg_449_pp0_iter8_reg <= icmp_ln1494_4_reg_449_pp0_iter7_reg;
        icmp_ln1494_4_reg_449_pp0_iter9_reg <= icmp_ln1494_4_reg_449_pp0_iter8_reg;
        icmp_ln1494_reg_366 <= icmp_ln1494_fu_99_p2;
        icmp_ln1494_reg_366_pp0_iter10_reg <= icmp_ln1494_reg_366_pp0_iter9_reg;
        icmp_ln1494_reg_366_pp0_iter11_reg <= icmp_ln1494_reg_366_pp0_iter10_reg;
        icmp_ln1494_reg_366_pp0_iter12_reg <= icmp_ln1494_reg_366_pp0_iter11_reg;
        icmp_ln1494_reg_366_pp0_iter13_reg <= icmp_ln1494_reg_366_pp0_iter12_reg;
        icmp_ln1494_reg_366_pp0_iter14_reg <= icmp_ln1494_reg_366_pp0_iter13_reg;
        icmp_ln1494_reg_366_pp0_iter15_reg <= icmp_ln1494_reg_366_pp0_iter14_reg;
        icmp_ln1494_reg_366_pp0_iter16_reg <= icmp_ln1494_reg_366_pp0_iter15_reg;
        icmp_ln1494_reg_366_pp0_iter17_reg <= icmp_ln1494_reg_366_pp0_iter16_reg;
        icmp_ln1494_reg_366_pp0_iter18_reg <= icmp_ln1494_reg_366_pp0_iter17_reg;
        icmp_ln1494_reg_366_pp0_iter19_reg <= icmp_ln1494_reg_366_pp0_iter18_reg;
        icmp_ln1494_reg_366_pp0_iter1_reg <= icmp_ln1494_reg_366;
        icmp_ln1494_reg_366_pp0_iter20_reg <= icmp_ln1494_reg_366_pp0_iter19_reg;
        icmp_ln1494_reg_366_pp0_iter21_reg <= icmp_ln1494_reg_366_pp0_iter20_reg;
        icmp_ln1494_reg_366_pp0_iter22_reg <= icmp_ln1494_reg_366_pp0_iter21_reg;
        icmp_ln1494_reg_366_pp0_iter23_reg <= icmp_ln1494_reg_366_pp0_iter22_reg;
        icmp_ln1494_reg_366_pp0_iter24_reg <= icmp_ln1494_reg_366_pp0_iter23_reg;
        icmp_ln1494_reg_366_pp0_iter25_reg <= icmp_ln1494_reg_366_pp0_iter24_reg;
        icmp_ln1494_reg_366_pp0_iter26_reg <= icmp_ln1494_reg_366_pp0_iter25_reg;
        icmp_ln1494_reg_366_pp0_iter27_reg <= icmp_ln1494_reg_366_pp0_iter26_reg;
        icmp_ln1494_reg_366_pp0_iter28_reg <= icmp_ln1494_reg_366_pp0_iter27_reg;
        icmp_ln1494_reg_366_pp0_iter29_reg <= icmp_ln1494_reg_366_pp0_iter28_reg;
        icmp_ln1494_reg_366_pp0_iter2_reg <= icmp_ln1494_reg_366_pp0_iter1_reg;
        icmp_ln1494_reg_366_pp0_iter30_reg <= icmp_ln1494_reg_366_pp0_iter29_reg;
        icmp_ln1494_reg_366_pp0_iter31_reg <= icmp_ln1494_reg_366_pp0_iter30_reg;
        icmp_ln1494_reg_366_pp0_iter32_reg <= icmp_ln1494_reg_366_pp0_iter31_reg;
        icmp_ln1494_reg_366_pp0_iter3_reg <= icmp_ln1494_reg_366_pp0_iter2_reg;
        icmp_ln1494_reg_366_pp0_iter4_reg <= icmp_ln1494_reg_366_pp0_iter3_reg;
        icmp_ln1494_reg_366_pp0_iter5_reg <= icmp_ln1494_reg_366_pp0_iter4_reg;
        icmp_ln1494_reg_366_pp0_iter6_reg <= icmp_ln1494_reg_366_pp0_iter5_reg;
        icmp_ln1494_reg_366_pp0_iter7_reg <= icmp_ln1494_reg_366_pp0_iter6_reg;
        icmp_ln1494_reg_366_pp0_iter8_reg <= icmp_ln1494_reg_366_pp0_iter7_reg;
        icmp_ln1494_reg_366_pp0_iter9_reg <= icmp_ln1494_reg_366_pp0_iter8_reg;
        icmp_ln1498_5_reg_401_pp0_iter10_reg <= icmp_ln1498_5_reg_401_pp0_iter9_reg;
        icmp_ln1498_5_reg_401_pp0_iter11_reg <= icmp_ln1498_5_reg_401_pp0_iter10_reg;
        icmp_ln1498_5_reg_401_pp0_iter12_reg <= icmp_ln1498_5_reg_401_pp0_iter11_reg;
        icmp_ln1498_5_reg_401_pp0_iter13_reg <= icmp_ln1498_5_reg_401_pp0_iter12_reg;
        icmp_ln1498_5_reg_401_pp0_iter14_reg <= icmp_ln1498_5_reg_401_pp0_iter13_reg;
        icmp_ln1498_5_reg_401_pp0_iter15_reg <= icmp_ln1498_5_reg_401_pp0_iter14_reg;
        icmp_ln1498_5_reg_401_pp0_iter16_reg <= icmp_ln1498_5_reg_401_pp0_iter15_reg;
        icmp_ln1498_5_reg_401_pp0_iter17_reg <= icmp_ln1498_5_reg_401_pp0_iter16_reg;
        icmp_ln1498_5_reg_401_pp0_iter18_reg <= icmp_ln1498_5_reg_401_pp0_iter17_reg;
        icmp_ln1498_5_reg_401_pp0_iter19_reg <= icmp_ln1498_5_reg_401_pp0_iter18_reg;
        icmp_ln1498_5_reg_401_pp0_iter1_reg <= icmp_ln1498_5_reg_401;
        icmp_ln1498_5_reg_401_pp0_iter20_reg <= icmp_ln1498_5_reg_401_pp0_iter19_reg;
        icmp_ln1498_5_reg_401_pp0_iter21_reg <= icmp_ln1498_5_reg_401_pp0_iter20_reg;
        icmp_ln1498_5_reg_401_pp0_iter22_reg <= icmp_ln1498_5_reg_401_pp0_iter21_reg;
        icmp_ln1498_5_reg_401_pp0_iter23_reg <= icmp_ln1498_5_reg_401_pp0_iter22_reg;
        icmp_ln1498_5_reg_401_pp0_iter24_reg <= icmp_ln1498_5_reg_401_pp0_iter23_reg;
        icmp_ln1498_5_reg_401_pp0_iter25_reg <= icmp_ln1498_5_reg_401_pp0_iter24_reg;
        icmp_ln1498_5_reg_401_pp0_iter26_reg <= icmp_ln1498_5_reg_401_pp0_iter25_reg;
        icmp_ln1498_5_reg_401_pp0_iter27_reg <= icmp_ln1498_5_reg_401_pp0_iter26_reg;
        icmp_ln1498_5_reg_401_pp0_iter28_reg <= icmp_ln1498_5_reg_401_pp0_iter27_reg;
        icmp_ln1498_5_reg_401_pp0_iter29_reg <= icmp_ln1498_5_reg_401_pp0_iter28_reg;
        icmp_ln1498_5_reg_401_pp0_iter2_reg <= icmp_ln1498_5_reg_401_pp0_iter1_reg;
        icmp_ln1498_5_reg_401_pp0_iter30_reg <= icmp_ln1498_5_reg_401_pp0_iter29_reg;
        icmp_ln1498_5_reg_401_pp0_iter31_reg <= icmp_ln1498_5_reg_401_pp0_iter30_reg;
        icmp_ln1498_5_reg_401_pp0_iter32_reg <= icmp_ln1498_5_reg_401_pp0_iter31_reg;
        icmp_ln1498_5_reg_401_pp0_iter33_reg <= icmp_ln1498_5_reg_401_pp0_iter32_reg;
        icmp_ln1498_5_reg_401_pp0_iter3_reg <= icmp_ln1498_5_reg_401_pp0_iter2_reg;
        icmp_ln1498_5_reg_401_pp0_iter4_reg <= icmp_ln1498_5_reg_401_pp0_iter3_reg;
        icmp_ln1498_5_reg_401_pp0_iter5_reg <= icmp_ln1498_5_reg_401_pp0_iter4_reg;
        icmp_ln1498_5_reg_401_pp0_iter6_reg <= icmp_ln1498_5_reg_401_pp0_iter5_reg;
        icmp_ln1498_5_reg_401_pp0_iter7_reg <= icmp_ln1498_5_reg_401_pp0_iter6_reg;
        icmp_ln1498_5_reg_401_pp0_iter8_reg <= icmp_ln1498_5_reg_401_pp0_iter7_reg;
        icmp_ln1498_5_reg_401_pp0_iter9_reg <= icmp_ln1498_5_reg_401_pp0_iter8_reg;
        icmp_ln682_reg_429_pp0_iter10_reg <= icmp_ln682_reg_429_pp0_iter9_reg;
        icmp_ln682_reg_429_pp0_iter11_reg <= icmp_ln682_reg_429_pp0_iter10_reg;
        icmp_ln682_reg_429_pp0_iter12_reg <= icmp_ln682_reg_429_pp0_iter11_reg;
        icmp_ln682_reg_429_pp0_iter13_reg <= icmp_ln682_reg_429_pp0_iter12_reg;
        icmp_ln682_reg_429_pp0_iter14_reg <= icmp_ln682_reg_429_pp0_iter13_reg;
        icmp_ln682_reg_429_pp0_iter15_reg <= icmp_ln682_reg_429_pp0_iter14_reg;
        icmp_ln682_reg_429_pp0_iter16_reg <= icmp_ln682_reg_429_pp0_iter15_reg;
        icmp_ln682_reg_429_pp0_iter17_reg <= icmp_ln682_reg_429_pp0_iter16_reg;
        icmp_ln682_reg_429_pp0_iter18_reg <= icmp_ln682_reg_429_pp0_iter17_reg;
        icmp_ln682_reg_429_pp0_iter19_reg <= icmp_ln682_reg_429_pp0_iter18_reg;
        icmp_ln682_reg_429_pp0_iter1_reg <= icmp_ln682_reg_429;
        icmp_ln682_reg_429_pp0_iter20_reg <= icmp_ln682_reg_429_pp0_iter19_reg;
        icmp_ln682_reg_429_pp0_iter21_reg <= icmp_ln682_reg_429_pp0_iter20_reg;
        icmp_ln682_reg_429_pp0_iter22_reg <= icmp_ln682_reg_429_pp0_iter21_reg;
        icmp_ln682_reg_429_pp0_iter23_reg <= icmp_ln682_reg_429_pp0_iter22_reg;
        icmp_ln682_reg_429_pp0_iter24_reg <= icmp_ln682_reg_429_pp0_iter23_reg;
        icmp_ln682_reg_429_pp0_iter25_reg <= icmp_ln682_reg_429_pp0_iter24_reg;
        icmp_ln682_reg_429_pp0_iter26_reg <= icmp_ln682_reg_429_pp0_iter25_reg;
        icmp_ln682_reg_429_pp0_iter27_reg <= icmp_ln682_reg_429_pp0_iter26_reg;
        icmp_ln682_reg_429_pp0_iter28_reg <= icmp_ln682_reg_429_pp0_iter27_reg;
        icmp_ln682_reg_429_pp0_iter29_reg <= icmp_ln682_reg_429_pp0_iter28_reg;
        icmp_ln682_reg_429_pp0_iter2_reg <= icmp_ln682_reg_429_pp0_iter1_reg;
        icmp_ln682_reg_429_pp0_iter30_reg <= icmp_ln682_reg_429_pp0_iter29_reg;
        icmp_ln682_reg_429_pp0_iter31_reg <= icmp_ln682_reg_429_pp0_iter30_reg;
        icmp_ln682_reg_429_pp0_iter32_reg <= icmp_ln682_reg_429_pp0_iter31_reg;
        icmp_ln682_reg_429_pp0_iter33_reg <= icmp_ln682_reg_429_pp0_iter32_reg;
        icmp_ln682_reg_429_pp0_iter3_reg <= icmp_ln682_reg_429_pp0_iter2_reg;
        icmp_ln682_reg_429_pp0_iter4_reg <= icmp_ln682_reg_429_pp0_iter3_reg;
        icmp_ln682_reg_429_pp0_iter5_reg <= icmp_ln682_reg_429_pp0_iter4_reg;
        icmp_ln682_reg_429_pp0_iter6_reg <= icmp_ln682_reg_429_pp0_iter5_reg;
        icmp_ln682_reg_429_pp0_iter7_reg <= icmp_ln682_reg_429_pp0_iter6_reg;
        icmp_ln682_reg_429_pp0_iter8_reg <= icmp_ln682_reg_429_pp0_iter7_reg;
        icmp_ln682_reg_429_pp0_iter9_reg <= icmp_ln682_reg_429_pp0_iter8_reg;
        icmp_ln879_reg_370 <= icmp_ln879_fu_147_p2;
        icmp_ln879_reg_370_pp0_iter10_reg <= icmp_ln879_reg_370_pp0_iter9_reg;
        icmp_ln879_reg_370_pp0_iter11_reg <= icmp_ln879_reg_370_pp0_iter10_reg;
        icmp_ln879_reg_370_pp0_iter12_reg <= icmp_ln879_reg_370_pp0_iter11_reg;
        icmp_ln879_reg_370_pp0_iter13_reg <= icmp_ln879_reg_370_pp0_iter12_reg;
        icmp_ln879_reg_370_pp0_iter14_reg <= icmp_ln879_reg_370_pp0_iter13_reg;
        icmp_ln879_reg_370_pp0_iter15_reg <= icmp_ln879_reg_370_pp0_iter14_reg;
        icmp_ln879_reg_370_pp0_iter16_reg <= icmp_ln879_reg_370_pp0_iter15_reg;
        icmp_ln879_reg_370_pp0_iter17_reg <= icmp_ln879_reg_370_pp0_iter16_reg;
        icmp_ln879_reg_370_pp0_iter18_reg <= icmp_ln879_reg_370_pp0_iter17_reg;
        icmp_ln879_reg_370_pp0_iter19_reg <= icmp_ln879_reg_370_pp0_iter18_reg;
        icmp_ln879_reg_370_pp0_iter1_reg <= icmp_ln879_reg_370;
        icmp_ln879_reg_370_pp0_iter20_reg <= icmp_ln879_reg_370_pp0_iter19_reg;
        icmp_ln879_reg_370_pp0_iter21_reg <= icmp_ln879_reg_370_pp0_iter20_reg;
        icmp_ln879_reg_370_pp0_iter22_reg <= icmp_ln879_reg_370_pp0_iter21_reg;
        icmp_ln879_reg_370_pp0_iter23_reg <= icmp_ln879_reg_370_pp0_iter22_reg;
        icmp_ln879_reg_370_pp0_iter24_reg <= icmp_ln879_reg_370_pp0_iter23_reg;
        icmp_ln879_reg_370_pp0_iter25_reg <= icmp_ln879_reg_370_pp0_iter24_reg;
        icmp_ln879_reg_370_pp0_iter26_reg <= icmp_ln879_reg_370_pp0_iter25_reg;
        icmp_ln879_reg_370_pp0_iter27_reg <= icmp_ln879_reg_370_pp0_iter26_reg;
        icmp_ln879_reg_370_pp0_iter28_reg <= icmp_ln879_reg_370_pp0_iter27_reg;
        icmp_ln879_reg_370_pp0_iter29_reg <= icmp_ln879_reg_370_pp0_iter28_reg;
        icmp_ln879_reg_370_pp0_iter2_reg <= icmp_ln879_reg_370_pp0_iter1_reg;
        icmp_ln879_reg_370_pp0_iter30_reg <= icmp_ln879_reg_370_pp0_iter29_reg;
        icmp_ln879_reg_370_pp0_iter31_reg <= icmp_ln879_reg_370_pp0_iter30_reg;
        icmp_ln879_reg_370_pp0_iter32_reg <= icmp_ln879_reg_370_pp0_iter31_reg;
        icmp_ln879_reg_370_pp0_iter3_reg <= icmp_ln879_reg_370_pp0_iter2_reg;
        icmp_ln879_reg_370_pp0_iter4_reg <= icmp_ln879_reg_370_pp0_iter3_reg;
        icmp_ln879_reg_370_pp0_iter5_reg <= icmp_ln879_reg_370_pp0_iter4_reg;
        icmp_ln879_reg_370_pp0_iter6_reg <= icmp_ln879_reg_370_pp0_iter5_reg;
        icmp_ln879_reg_370_pp0_iter7_reg <= icmp_ln879_reg_370_pp0_iter6_reg;
        icmp_ln879_reg_370_pp0_iter8_reg <= icmp_ln879_reg_370_pp0_iter7_reg;
        icmp_ln879_reg_370_pp0_iter9_reg <= icmp_ln879_reg_370_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        and_ln610_reg_384 <= and_ln610_fu_165_p2;
        icmp_ln879_4_reg_379 <= icmp_ln879_4_fu_159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        and_ln614_reg_388 <= and_ln614_fu_177_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        and_ln618_reg_397 <= and_ln618_fu_189_p2;
        icmp_ln879_6_reg_392 <= icmp_ln879_6_fu_183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1498_5_fu_195_p2 == 1'd0) & (1'd0 == and_ln618_fu_189_p2) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        and_ln679_reg_425 <= and_ln679_fu_221_p2;
        in1abs_V_2_reg_405 <= in1abs_V_2_fu_201_p1;
        in2abs_V_2_reg_415 <= in2abs_V_2_fu_211_p1;
        r_V_25_reg_420 <= r_V_25_fu_215_p2;
        r_V_reg_410 <= r_V_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln682_fu_233_p2 == 1'd0) & (1'd0 == and_ln679_fu_221_p2) & (icmp_ln1498_5_fu_195_p2 == 1'd0) & (1'd0 == and_ln618_fu_189_p2) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        and_ln685_reg_433 <= and_ln685_fu_239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= ap_phi_mux_UnifiedRetVal_phi_fu_66_p20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1498_5_reg_401 == 1'd0) & (1'd0 == and_ln618_reg_397) & (1'd0 == and_ln614_reg_388) & (1'd0 == and_ln610_reg_384) & (1'd0 == and_ln606_reg_375) & (1'b1 == ap_ce_reg))) begin
        icmp_ln1494_4_reg_449 <= icmp_ln1494_4_fu_255_p2;
        in1abs_V_reg_437 <= in1abs_V_fu_245_p3;
        in2abs_V_reg_443 <= in2abs_V_fu_250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln618_fu_189_p2) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        icmp_ln1498_5_reg_401 <= icmp_ln1498_5_fu_195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln679_fu_221_p2) & (icmp_ln1498_5_fu_195_p2 == 1'd0) & (1'd0 == and_ln618_fu_189_p2) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (1'b1 == ap_ce_reg))) begin
        icmp_ln682_reg_429 <= icmp_ln682_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        in1_V_int_reg <= in1_V;
        in2_V_int_reg <= in2_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln679_reg_425_pp0_iter32_reg) & (icmp_ln1498_5_reg_401_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter32_reg) & (1'd0 == and_ln614_reg_388_pp0_iter32_reg) & (1'd0 == and_ln610_reg_384_pp0_iter32_reg) & (1'd0 == and_ln606_reg_375_pp0_iter32_reg) & (1'b1 == ap_ce_reg))) begin
        trunc_ln708_5_reg_494 <= {{ret_V_fu_344_p2[30:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln682_reg_429_pp0_iter32_reg == 1'd1) & (1'd0 == and_ln679_reg_425_pp0_iter32_reg) & (icmp_ln1498_5_reg_401_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter32_reg) & (1'd0 == and_ln614_reg_388_pp0_iter32_reg) & (1'd0 == and_ln610_reg_384_pp0_iter32_reg) & (1'd0 == and_ln606_reg_375_pp0_iter32_reg) & (1'b1 == ap_ce_reg))) begin
        trunc_ln708_6_reg_489 <= {{ret_V_8_fu_329_p2[30:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln685_reg_433_pp0_iter32_reg) & (icmp_ln682_reg_429_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln679_reg_425_pp0_iter32_reg) & (icmp_ln1498_5_reg_401_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter32_reg) & (1'd0 == and_ln614_reg_388_pp0_iter32_reg) & (1'd0 == and_ln610_reg_384_pp0_iter32_reg) & (1'd0 == and_ln606_reg_375_pp0_iter32_reg) & (1'b1 == ap_ce_reg))) begin
        trunc_ln708_7_reg_484 <= {{r_V_26_fu_314_p2[30:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1498_5_reg_401_pp0_iter30_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter30_reg) & (1'd0 == and_ln614_reg_388_pp0_iter30_reg) & (1'd0 == and_ln610_reg_384_pp0_iter30_reg) & (1'd0 == and_ln606_reg_375_pp0_iter30_reg) & (1'b1 == ap_ce_reg))) begin
        z_V_3_reg_466 <= grp_cordic_circ_apfixed_fu_93_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1498_5_reg_401_pp0_iter31_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter31_reg) & (1'd0 == and_ln614_reg_388_pp0_iter31_reg) & (1'd0 == and_ln610_reg_384_pp0_iter31_reg) & (1'd0 == and_ln606_reg_375_pp0_iter31_reg) & (1'b1 == ap_ce_reg))) begin
        z_V_5_reg_471 <= z_V_5_fu_298_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1083)) begin
        if ((1'b1 == ap_condition_1309)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 = trunc_ln708_7_reg_484;
        end else if (((icmp_ln682_reg_429_pp0_iter33_reg == 1'd1) & (1'd0 == and_ln679_reg_425_pp0_iter33_reg))) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 = trunc_ln708_6_reg_489;
        end else if ((1'd1 == and_ln679_reg_425_pp0_iter33_reg)) begin
            ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 = trunc_ln708_5_reg_494;
        end else begin
            ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 = ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58;
        end
    end else begin
        ap_phi_mux_UnifiedRetVal_phi_fu_66_p20 = ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_58;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = ap_phi_mux_UnifiedRetVal_phi_fu_66_p20;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp79))) begin
        grp_cordic_circ_apfixed_fu_93_ap_ce = 1'b1;
    end else begin
        grp_cordic_circ_apfixed_fu_93_ap_ce = 1'b0;
    end
end

assign and_ln606_fu_153_p2 = (icmp_ln879_fu_147_p2 & icmp_ln1494_3_fu_123_p2);

assign and_ln610_fu_165_p2 = (icmp_ln879_fu_147_p2 & icmp_ln879_4_fu_159_p2);

assign and_ln614_fu_177_p2 = (icmp_ln879_5_fu_171_p2 & icmp_ln1494_fu_99_p2);

assign and_ln618_fu_189_p2 = (icmp_ln879_6_fu_183_p2 & icmp_ln879_5_fu_171_p2);

assign and_ln679_fu_221_p2 = (icmp_ln879_4_fu_159_p2 & icmp_ln1494_fu_99_p2);

assign and_ln685_fu_239_p2 = (icmp_ln879_6_fu_183_p2 & icmp_ln1494_3_fu_123_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp79 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1063 = ((1'd1 == and_ln614_reg_388) & (1'd0 == and_ln610_reg_384) & (1'd0 == and_ln606_reg_375));
end

always @ (*) begin
    ap_condition_1067 = ((1'd1 == and_ln618_reg_397) & (1'd0 == and_ln614_reg_388) & (1'd0 == and_ln610_reg_384) & (1'd0 == and_ln606_reg_375));
end

always @ (*) begin
    ap_condition_1073 = ((icmp_ln1498_5_fu_195_p2 == 1'd1) & (1'd0 == and_ln618_fu_189_p2) & (1'd0 == and_ln614_fu_177_p2) & (1'd0 == and_ln610_fu_165_p2) & (1'd0 == and_ln606_fu_153_p2) & (icmp_ln1494_fu_99_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1083 = ((icmp_ln1498_5_reg_401_pp0_iter33_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter33_reg) & (1'd0 == and_ln614_reg_388_pp0_iter33_reg) & (1'd0 == and_ln610_reg_384_pp0_iter33_reg) & (1'd0 == and_ln606_reg_375_pp0_iter33_reg));
end

always @ (*) begin
    ap_condition_1309 = ((1'd1 == and_ln685_reg_433_pp0_iter33_reg) & (icmp_ln682_reg_429_pp0_iter33_reg == 1'd0) & (1'd0 == and_ln679_reg_425_pp0_iter33_reg));
end

always @ (*) begin
    ap_condition_608 = ((1'd0 == and_ln685_reg_433_pp0_iter32_reg) & (icmp_ln682_reg_429_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln679_reg_425_pp0_iter32_reg) & (icmp_ln1498_5_reg_401_pp0_iter32_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter32_reg) & (1'd0 == and_ln614_reg_388_pp0_iter32_reg) & (1'd0 == and_ln610_reg_384_pp0_iter32_reg) & (1'd0 == and_ln606_reg_375_pp0_iter32_reg));
end

always @ (*) begin
    ap_condition_631 = ((icmp_ln1494_reg_366_pp0_iter32_reg == 1'd0) & (icmp_ln1498_5_reg_401_pp0_iter32_reg == 1'd1) & (1'd0 == and_ln618_reg_397_pp0_iter32_reg) & (1'd0 == and_ln614_reg_388_pp0_iter32_reg) & (1'd0 == and_ln610_reg_384_pp0_iter32_reg) & (1'd0 == and_ln606_reg_375_pp0_iter32_reg));
end

assign ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_58 = 'bx;

always @ (*) begin
    ap_predicate_op79_call_state3 = ((icmp_ln1498_5_reg_401_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln618_reg_397_pp0_iter1_reg) & (1'd0 == and_ln614_reg_388_pp0_iter1_reg) & (1'd0 == and_ln610_reg_384_pp0_iter1_reg) & (1'd0 == and_ln606_reg_375_pp0_iter1_reg));
end

assign grp_cordic_circ_apfixed_fu_93_x_V_read = {{select_ln663_fu_261_p3}, {5'd0}};

assign grp_cordic_circ_apfixed_fu_93_y_V_read = {{select_ln663_1_fu_275_p3}, {5'd0}};

assign icmp_ln1494_3_fu_123_p0 = in2_V_int_reg;

assign icmp_ln1494_3_fu_123_p2 = (($signed(icmp_ln1494_3_fu_123_p0) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_255_p2 = (($signed(in1abs_V_fu_245_p3) > $signed(in2abs_V_fu_250_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_99_p0 = in1_V_int_reg;

assign icmp_ln1494_fu_99_p2 = (($signed(icmp_ln1494_fu_99_p0) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1498_4_fu_129_p0 = in2_V_int_reg;

assign icmp_ln1498_4_fu_129_p2 = ((icmp_ln1498_4_fu_129_p0 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln1498_5_fu_195_p0 = in1_V_int_reg;

assign icmp_ln1498_5_fu_195_p1 = in2_V_int_reg;

assign icmp_ln1498_5_fu_195_p2 = ((icmp_ln1498_5_fu_195_p0 == icmp_ln1498_5_fu_195_p1) ? 1'b1 : 1'b0);

assign icmp_ln1498_fu_105_p0 = in1_V_int_reg;

assign icmp_ln1498_fu_105_p2 = ((icmp_ln1498_fu_105_p0 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln682_fu_233_p2 = ((or_ln682_fu_227_p2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_159_p2 = ((signin2_V_fu_139_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_171_p2 = ((signin2_V_fu_139_p3 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_183_p2 = ((signin1_V_fu_115_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_147_p2 = ((signin1_V_fu_115_p3 == 2'd1) ? 1'b1 : 1'b0);

assign in1abs_V_2_fu_201_p0 = in1_V_int_reg;

assign in1abs_V_2_fu_201_p1 = in1abs_V_2_fu_201_p0;

assign in1abs_V_fu_245_p3 = ((icmp_ln879_6_reg_392[0:0] === 1'b1) ? r_V_reg_410 : in1abs_V_2_reg_405);

assign in2abs_V_2_fu_211_p0 = in2_V_int_reg;

assign in2abs_V_2_fu_211_p1 = in2abs_V_2_fu_211_p0;

assign in2abs_V_fu_250_p3 = ((icmp_ln879_4_reg_379[0:0] === 1'b1) ? r_V_25_reg_420 : in2abs_V_2_reg_415);

assign or_ln682_fu_227_p2 = (signin2_V_fu_139_p3 | signin1_V_fu_115_p3);

assign r_V_25_fu_215_p2 = ($signed(25'd0) - $signed(in2abs_V_2_fu_211_p1));

assign r_V_26_fu_314_p2 = (31'd0 - z_V_5_reg_471);

assign r_V_fu_205_p2 = ($signed(25'd0) - $signed(in1abs_V_2_fu_201_p1));

assign ret_V_8_fu_329_p2 = ($signed(z_V_5_reg_471) + $signed(31'd1304168832));

assign ret_V_fu_344_p2 = (31'd843314816 - z_V_5_reg_471);

assign select_ln627_fu_359_p3 = ((icmp_ln879_reg_370_pp0_iter32_reg[0:0] === 1'b1) ? 24'd0 : 24'd11835918);

assign select_ln663_1_fu_275_p3 = ((icmp_ln1494_4_reg_449[0:0] === 1'b1) ? in2abs_V_reg_443 : in1abs_V_reg_437);

assign select_ln663_fu_261_p3 = ((icmp_ln1494_4_reg_449[0:0] === 1'b1) ? in1abs_V_reg_437 : in2abs_V_reg_443);

assign signin1_V_fu_115_p3 = ((icmp_ln1494_fu_99_p2[0:0] === 1'b1) ? 2'd2 : zext_ln599_fu_111_p1);

assign signin2_V_fu_139_p3 = ((icmp_ln1494_3_fu_123_p2[0:0] === 1'b1) ? 2'd2 : zext_ln600_fu_135_p1);

assign z_V_4_fu_289_p1 = $signed(z_V_3_reg_466);

assign z_V_5_fu_298_p3 = ((icmp_ln1494_4_reg_449_pp0_iter31_reg[0:0] === 1'b1) ? z_V_fu_292_p2 : z_V_4_fu_289_p1);

assign z_V_fu_292_p2 = ($signed(31'd421657408) - $signed(z_V_4_fu_289_p1));

assign zext_ln599_fu_111_p1 = icmp_ln1498_fu_105_p2;

assign zext_ln600_fu_135_p1 = icmp_ln1498_4_fu_129_p2;

endmodule //generic_atan2
