<<<
[#insns-c_sext_h,reftext="Sign extend halfword, 16-bit encoding"]
=== c.sext.h

Synopsis::
Sign extend halfword, 16-bit encoding

Mnemonic::
c.sext.h _rd'/rs1'_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
include::sailwavedrom:encdec_compressed[left-clause="C_SEXT_H(_)",right,type=mapping,raw]
....

Description::
This instruction takes a single source/destination operand. 
It sign-extends the least-significant halfword in the operand to XLEN bits by copying the most-significant bit
in the halfword (i.e., bit 15) to all of the more-significant bits.

[NOTE]
  _rd'/rs1'_ is from the standard 8-register set x8-x15.

Prerequisites::
Zbb is also required.

32-bit equivalent::
<<insns-sext_h>> from Zbb

[NOTE]

  The SAIL module variable for _rd'/rs1'_ is called _rsdc_.

Operation::
+
sail::execute[clause="C_SEXT_H(_)",part=body,dedent]

include::Zcb_footer.adoc[]

