./sim_define.v

../../src/rtl/refCPU/rev01_protect/ASYNC_RAM_DP_WBE.v
../../src/rtl/refCPU/rev01_protect/reg_file_async.v
../../src/rtl/refCPU/rev01_protect/rv32i_cpu_protected.vp
../../src/rtl/refCPU/rev01_protect/RV32I_System.v

../../testbench/c_tests_tb.v
