#  Verilog HDL Modules Collection

<p align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue?style=for-the-badge">
  <img src="https://img.shields.io/badge/Category-Digital%20Logic-green?style=for-the-badge">
  <img src="https://img.shields.io/badge/Status-Active-success?style=for-the-badge">
</p>

A clean and organized collection of Verilog modules for digital design, suitable for students, engineers, and FPGA beginners.  
Each module is placed in its own folder with proper structure and testbenches.

---

## ğŸ“ Project Structure

Verilog/
â”œâ”€â”€ Counter/
â”œâ”€â”€ Full_Adder/
â”œâ”€â”€ Half_Adder/
â”œâ”€â”€ Multiplexer/
â””â”€â”€ FlipFlop/


---

## ğŸš€ Contents Overview

### ğŸ”¢ Counters
- Synchronous 4-bit Up/Down Counter  
- Mod-10 BCD Counter  
- Mod-12 Counter  
- Frequency Divider Counters  

---

### â• Full Adder Modules
- Full Adder using Boolean equations  
- Full Adder using Two Half Adders  
- Behavioral model (always block)  
- Structural model (gate-level)

---

### â— Half Adder Modules
- XOR + AND implementation  
- Clean and beginner-friendly  

---

### ğŸ”€ Multiplexers
- 2Ã—1,9Ã—1, 256x1 Multiplexers  
- Case-based & conditional operator versions  
- Validated using waveform tests

---

### ğŸ” Flip-Flops
- D Flip-Flop (sync/reset)  
---

## ğŸ§ª Simulation

This project is compatible with:

| Tool | Supported |
|------|-----------|
| Icarus Verilog | âœ… |
| GTKWave | âœ… |
| ModelSim / QuestaSim | âœ… |
| Vivado Simulator | âœ… |
| EDA Playground (online) | ğŸŒ |

---



## ğŸ¤ Contributions

Pull requests are welcome!
You may contribute by:

- Adding new Verilog modules

- Improving testbenches

- Enhancing documentation

---

â­ If this repository helps you, please consider starring it!
<p align="center"> â­â­â­â­â­ </p>