`timescale 1ns / 1ps
`default_nettype none
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: David Xu
// 
// Create Date: 02/21/2017 09:30:56 PM
// Design Name: 
// Module Name: display8digit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module display8digit(
    input wire [31:0] val,
    input wire clock,
    output logic [7:0] digitselect,
    output logic [7:0] segments
    );
    
    logic [31:0] count = 0;
    logic [2:0] topthree;
    logic [3:0] value4bit;
    
    always_ff @(posedge clock)
        count <= count + 1;
        
    assign topthree[2:0] = count[18:16];
    
    assign digitselect = ~(
         topthree == 3'b000 ? 8'b0000_0001
        :topthree == 3'b001 ? 8'b0000_0010
        :topthree == 3'b010 ? 8'b0000_0100
        :topthree == 3'b011 ? 8'b0000_1000
        :topthree == 3'b100 ? 8'b0001_0000
        :topthree == 3'b101 ? 8'b0010_0000
        :topthree == 3'b110 ? 8'b0100_0000
        :8'b1000_0000);
      
    assign value4bit = 
          topthree == 3'b000 ? val[3:0]
         :topthree == 3'b001 ? val[7:4]
         :topthree == 3'b010 ? val[11:8]
         :topthree == 3'b011 ? val[15:12]
         :topthree == 3'b100 ? val[19:16]
         :topthree == 3'b101 ? val[23:20]
         :topthree == 3'b110 ? val[27:24]
         :val[31:28];
         
    hexto7seg myhexto7(value4bit,segments);
    
endmodule
