
---------- Begin Simulation Statistics ----------
final_tick                                26699793125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    329                       # Simulator instruction rate (inst/s)
host_mem_usage                                9023948                       # Number of bytes of host memory used
host_op_rate                                      338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23263.78                       # Real time elapsed on the host
host_tick_rate                                 976401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7652706                       # Number of instructions simulated
sim_ops                                       7859704                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022715                       # Number of seconds simulated
sim_ticks                                 22714785000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.585956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270752                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               283255                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                517                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5968                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            288709                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4957                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5900                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              943                       # Number of indirect misses.
system.cpu.branchPred.lookups                  330046                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          826                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2005305                       # Number of instructions committed
system.cpu.committedOps                       2046391                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.075991                       # CPI: cycles per instruction
system.cpu.discardedOps                         15279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1158335                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            104814                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           500386                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2029828                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325098                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          6168301                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1420236     69.40%     69.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1606      0.08%     69.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106710      5.21%     74.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                517839     25.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2046391                       # Class of committed instruction
system.cpu.quiesceCycles                     30175355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4138473                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162536                       # Transaction distribution
system.membus.trans_dist::ReadResp             166970                       # Transaction distribution
system.membus.trans_dist::WriteReq              65498                       # Transaction distribution
system.membus.trans_dist::WriteResp             65498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          404                       # Transaction distribution
system.membus.trans_dist::WriteClean               67                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4020                       # Transaction distribution
system.membus.trans_dist::ReadExReq               197                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3991                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           444                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       223535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        223535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       448992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 916893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       255360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14645509                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679842                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000974                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031190                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679180     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     662      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679842                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1076932663                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9154625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11333046                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1730250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8598080                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          955303724                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20428500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2885169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       721292                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3606462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       721292                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2885169                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3606462                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3606462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3606462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7212923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       864258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1063160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13828100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16904061                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1758461750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1469262778                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    859772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2885169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4327754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5770339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12983262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5770339                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4327754                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10098092                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2885169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10098092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10098092                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23081354                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2163877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10098092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2163877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14425846                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4327754                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1488018                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5815772                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2163877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14425846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3651895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20241618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       411650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       447070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13172740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       266748                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       266748    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       266748                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    567144750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    871891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1943148835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17311016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28851693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1989311543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43277539                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43337940                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     86615480                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1986426374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60648956                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28851693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2075927023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22413316                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4757505                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20196185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    816503084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147143634                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2885169                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    986728072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    473167763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    461627262                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    934795024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20196185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1289670847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    608770895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2885169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1921523096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       255424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       257344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       255424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       255424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3991                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4021                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11244835                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84526                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11329361                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11244835                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11244835                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11244835                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84526                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11329361                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10412648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3342336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3962304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        52224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20256586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    432775569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2163877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1488018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1724339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             458408389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1327065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17311016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147143634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5770339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       721292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2163877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174437222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1327065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37567602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    579919202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7934216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       721292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3651895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1724339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            632845611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    205494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298271                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61911                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5231278020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9493228020                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32220.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58470.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57432                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  141825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    209                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.319182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.352941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.282010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          528      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          432      2.78%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          329      2.12%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          214      1.38%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      1.80%     11.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          231      1.49%     12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          298      1.92%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          244      1.57%     16.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12990     83.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     741.529680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1507.192792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     76.71%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.46%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      1.83%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.46%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      4.11%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.46%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.46%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      6.85%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.37%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.46%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.65%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     282.744292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     82.131182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    413.848783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     53.42%     53.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      6.39%     59.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      5.48%     65.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.11%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.91%     70.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.46%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.46%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.83%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.37%     74.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.91%     75.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.91%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.46%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.46%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.46%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.37%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     21.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10391040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10412584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3962304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       457.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    458.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22714643750                       # Total gap between requests
system.mem_ctrls.avgGap                     101126.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9809220                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3341376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20256586.183844573796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 431842960.433039486408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2121613.741886616684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1488017.606153877219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1721521.907427254831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1397503.872477771481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17311015.710692394525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147101370.318935424089                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5770338.570230798796                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 721292.321278849849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2163876.963836549316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          471                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        52224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    410711350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8980506725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43471370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32157350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26381225                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55088220190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35913672625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303577287375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1532065125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21020691750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1190513625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57074.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56603.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60674.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43177.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116960127.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5845324.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5812984.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    748078.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82112077.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1550147.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18510124625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1228710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2977798500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47867398.159898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235556931.786380                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       513750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545298125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7840038250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18859754875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       951414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       951414                       # number of overall hits
system.cpu.icache.overall_hits::total          951414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3991                       # number of overall misses
system.cpu.icache.overall_misses::total          3991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    173841250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173841250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    173841250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173841250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       955405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       955405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       955405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       955405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004177                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004177                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004177                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004177                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43558.318717                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43558.318717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43558.318717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43558.318717                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    167653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    167653500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    167653500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    167653500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004177                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42007.892759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42007.892759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42007.892759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42007.892759                       # average overall mshr miss latency
system.cpu.icache.replacements                   3785                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       951414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    173841250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173841250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       955405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       955405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004177                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43558.318717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43558.318717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    167653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    167653500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42007.892759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42007.892759                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.693785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              999061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3785                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.952708                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.693785                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1914800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1914800                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       173879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           173879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       173879                       # number of overall hits
system.cpu.dcache.overall_hits::total          173879                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          817                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          817                       # number of overall misses
system.cpu.dcache.overall_misses::total           817                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61432750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61432750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61432750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61432750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       174696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       174696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       174696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       174696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004677                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004677                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004677                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004677                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75193.084455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75193.084455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75193.084455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75193.084455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          404                       # number of writebacks
system.cpu.dcache.writebacks::total               404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47739125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47739125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47739125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47739125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9574875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9574875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74476.014041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74476.014041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74476.014041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74476.014041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.222938                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.222938                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    639                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       107757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          107757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36203875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36203875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       108234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       108234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004407                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75899.109015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75899.109015                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33318125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33318125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9574875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9574875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75040.822072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75040.822072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.734694                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.734694                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25228875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25228875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74202.573529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74202.573529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73203.045685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73203.045685                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2332538000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2332538000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10434.777552                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10434.777552                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        46029                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        46029                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       177506                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       177506                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2255976538                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2255976538                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12709.297365                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12709.297365                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           463.083395                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.327195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   463.083395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.904460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.904460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2487706                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2487706                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26699793125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26700068125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    329                       # Simulator instruction rate (inst/s)
host_mem_usage                                9023948                       # Number of bytes of host memory used
host_op_rate                                      338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23263.87                       # Real time elapsed on the host
host_tick_rate                                 976409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7652715                       # Number of instructions simulated
sim_ops                                       7859719                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022715                       # Number of seconds simulated
sim_ticks                                 22715060000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.584975                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270754                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               283260                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                518                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5970                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            288710                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4957                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              944                       # Number of indirect misses.
system.cpu.branchPred.lookups                  330054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15451                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          826                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2005314                       # Number of instructions committed
system.cpu.committedOps                       2046406                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.076197                       # CPI: cycles per instruction
system.cpu.discardedOps                         15286                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1158355                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            104815                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           500388                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2030202                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.325077                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      394                       # number of quiesce instructions executed
system.cpu.numCycles                          6168741                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       394                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1420244     69.40%     69.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1606      0.08%     69.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 106716      5.21%     74.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                517839     25.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2046406                       # Class of committed instruction
system.cpu.quiesceCycles                     30175355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4138539                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          640                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162536                       # Transaction distribution
system.membus.trans_dist::ReadResp             166975                       # Transaction distribution
system.membus.trans_dist::WriteReq              65498                       # Transaction distribution
system.membus.trans_dist::WriteResp             65498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          405                       # Transaction distribution
system.membus.trans_dist::WriteClean               67                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4024                       # Transaction distribution
system.membus.trans_dist::ReadExReq               197                       # Transaction distribution
system.membus.trans_dist::ReadExResp              198                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3993                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           446                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       223535                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        223535                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       448998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       458063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       447070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 916907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       255552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       255552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        84701                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14645893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            679846                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000974                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031190                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  679184     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     662      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              679846                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1076942163                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9154625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            11340796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1730250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8609580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          955303724                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           20443500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2885134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       721284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3606418                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       721284                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2885134                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3606418                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3606418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3606418                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7212836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       163328                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       368252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       368252                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2968                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7234                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       864258                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       905218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1063160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901916                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13828100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14483460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16904061                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1758461750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1469262778                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    859772000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2885134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4327702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5770269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12983105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5770269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4327702                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10097970                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2885134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10097970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10097970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23081075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2163851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10097970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2163851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14425672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4327702                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1488000                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5815701                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2163851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14425672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3651850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20241373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162095                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61440                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61440                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       411650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       447070                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13172740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14305640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       266748                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       266748    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       266748                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    567144750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    871891000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1943125310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17310806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     28851344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1989287460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43277015                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43337416                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     86614431                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1986402325                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60648222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     28851344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2075901891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3342336                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     22413316                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21233668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       104448                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4757505                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327681                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3014657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20195940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    816493199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    147141852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2885134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    986716126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    473162034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    461621673                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    934783707                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20195940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1289655233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    608763525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2885134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1921499833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       255552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       257472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       255552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       255552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3993                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           30                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4023                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     11250333                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84525                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11334859                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     11250333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     11250333                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     11250333                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84525                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11334859                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10412776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3342336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3962368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        52224                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20256341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    432770329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2163851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1488000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1729954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             458408474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1329867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17310806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    147141852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5770269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       721284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2163851                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174437928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1329867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37567147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    579912182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7934119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       721284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3651850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1729954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            632846402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    205494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469918250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298276                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65829                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162708                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5231278020                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9493280520                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32219.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58469.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        98                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57432                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162705                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  141825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    209                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.319182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.352941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.282010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          528      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          432      2.78%      6.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          329      2.12%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          214      1.38%      9.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      1.80%     11.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          231      1.49%     12.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          298      1.92%     14.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          244      1.57%     16.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12990     83.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     741.529680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1507.192792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           168     76.71%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.46%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.46%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      1.83%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.46%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.46%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      4.11%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.46%     84.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.46%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           15      6.85%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      1.37%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.46%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.65%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      2.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           219                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     282.744292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     82.131182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    413.848783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            117     53.42%     53.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            14      6.39%     59.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      5.48%     65.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.11%     69.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.91%     70.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.46%     70.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.46%     71.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.83%     73.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.37%     74.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.91%     75.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.91%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.46%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.46%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.46%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            3      1.37%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           46     21.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           219                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10391168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10412712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3962368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       457.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    458.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22714948125                       # Total gap between requests
system.mem_ctrls.avgGap                     101126.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9809220                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3341376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20256340.947371479124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 431837732.323841571808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2121588.056558072101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1487999.591460467316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1727136.093851392157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1397486.953589380952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17310806.134784590453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 147099589.435378998518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5770268.711594862863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 721283.588949357858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2163850.766848073807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153601                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        52224                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    410711350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8980506725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43471370                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     32157350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26433725                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  55088220190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  35913672625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303577287375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1532065125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21020691750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1190513625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57074.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58466.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56603.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60674.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43121.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 116712330.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5845324.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5812984.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    748078.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82112077.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1550147.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18510124625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1228710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2978073500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 788                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     47867398.159898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    235556931.786380                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          394    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       513750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545298125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             394                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7840313250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18859754875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       951427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           951427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       951427                       # number of overall hits
system.cpu.icache.overall_hits::total          951427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3993                       # number of overall misses
system.cpu.icache.overall_misses::total          3993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    173971875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    173971875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    173971875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    173971875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       955420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       955420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       955420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       955420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43569.214876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43569.214876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43569.214876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43569.214876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3993                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3993                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    167779125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    167779125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    167779125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    167779125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004179                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004179                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004179                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004179                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42018.313298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42018.313298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42018.313298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42018.313298                       # average overall mshr miss latency
system.cpu.icache.replacements                   3788                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       951427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          951427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    173971875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    173971875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       955420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       955420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43569.214876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43569.214876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    167779125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    167779125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42018.313298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42018.313298                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           461.693825                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2701625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            635.228074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   461.693825                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.901746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.901746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1914833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1914833                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       173883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           173883                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       173883                       # number of overall hits
system.cpu.dcache.overall_hits::total          173883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          819                       # number of overall misses
system.cpu.dcache.overall_misses::total           819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     61552750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61552750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     61552750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61552750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       174702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       174702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       174702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       174702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75155.982906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75155.982906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75155.982906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75155.982906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          405                       # number of writebacks
system.cpu.dcache.writebacks::total               405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          176                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          176                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          176                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          643                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     47856125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     47856125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     47856125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     47856125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9574875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9574875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003681                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003681                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003681                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003681                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74426.321928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74426.321928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74426.321928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74426.321928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.222938                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.222938                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       107761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          107761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           479                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36323875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36323875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       108240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       108240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004425                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75832.724426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75832.724426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          446                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          441                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     33435125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     33435125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9574875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9574875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74966.647982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74966.647982                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21711.734694                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21711.734694                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     25228875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25228875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74202.573529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74202.573529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4058                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14421000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73203.045685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73203.045685                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       223535                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2332538000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2332538000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10434.777552                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10434.777552                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        46029                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        46029                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       177506                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       177506                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2255976538                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2255976538                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12709.297365                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12709.297365                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           463.083212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              178698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1156                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.583045                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   463.083212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.904459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.904459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2487732                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2487732                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26700068125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
