

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Wed Feb  7 17:52:39 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cipher
* Solution:       aes_cipher
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.42|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%roundKey_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 0" [source/AESfunctions.cpp:148]
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_addr_48 = getelementptr [16 x i8]* %state, i64 0, i64 1" [source/AESfunctions.cpp:148]
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_48, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 3.42ns
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%tmp_s = xor i8 %state_load, %roundKey_read" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%roundKey_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%state_load_1 = load i8* %state_addr_48, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%tmp_65_1 = xor i8 %state_load_1, %roundKey_read_1" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_addr_49 = getelementptr [16 x i8]* %state, i64 0, i64 2" [source/AESfunctions.cpp:148]
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_49, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_50 = getelementptr [16 x i8]* %state, i64 0, i64 3" [source/AESfunctions.cpp:148]
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_50, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 3.42ns
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%roundKey_read_2 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/2] (2.32ns)   --->   "%state_load_2 = load i8* %state_addr_49, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [1/1] (1.09ns)   --->   "%tmp_65_2 = xor i8 %state_load_2, %roundKey_read_2" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/2] (2.32ns)   --->   "%state_load_3 = load i8* %state_addr_50, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_addr_51 = getelementptr [16 x i8]* %state, i64 0, i64 4" [source/AESfunctions.cpp:148]
ST_3 : Operation 36 [2/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_51, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_52 = getelementptr [16 x i8]* %state, i64 0, i64 5" [source/AESfunctions.cpp:148]
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_52, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%roundKey_read_3 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.09ns)   --->   "%tmp_65_3 = xor i8 %state_load_3, %roundKey_read_3" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%state_load_4 = load i8* %state_addr_51, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/2] (2.32ns)   --->   "%state_load_5 = load i8* %state_addr_52, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%state_addr_53 = getelementptr [16 x i8]* %state, i64 0, i64 6" [source/AESfunctions.cpp:148]
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_53, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%state_addr_54 = getelementptr [16 x i8]* %state, i64 0, i64 7" [source/AESfunctions.cpp:148]
ST_4 : Operation 46 [2/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_54, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%roundKey_read_4 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 48 [1/1] (1.09ns)   --->   "%tmp_65_4 = xor i8 %state_load_4, %roundKey_read_4" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (2.32ns)   --->   "%state_load_6 = load i8* %state_addr_53, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 50 [1/2] (2.32ns)   --->   "%state_load_7 = load i8* %state_addr_54, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%state_addr_55 = getelementptr [16 x i8]* %state, i64 0, i64 8" [source/AESfunctions.cpp:148]
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_55, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%state_addr_56 = getelementptr [16 x i8]* %state, i64 0, i64 9" [source/AESfunctions.cpp:148]
ST_5 : Operation 54 [2/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_56, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%roundKey_read_5 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 56 [1/1] (1.09ns)   --->   "%tmp_65_5 = xor i8 %state_load_5, %roundKey_read_5" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/2] (2.32ns)   --->   "%state_load_8 = load i8* %state_addr_55, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 58 [1/2] (2.32ns)   --->   "%state_load_9 = load i8* %state_addr_56, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%state_addr_57 = getelementptr [16 x i8]* %state, i64 0, i64 10" [source/AESfunctions.cpp:148]
ST_6 : Operation 60 [2/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_57, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%state_addr_58 = getelementptr [16 x i8]* %state, i64 0, i64 11" [source/AESfunctions.cpp:148]
ST_6 : Operation 62 [2/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_58, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%roundKey_read_6 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 64 [1/1] (1.09ns)   --->   "%tmp_65_6 = xor i8 %state_load_6, %roundKey_read_6" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/2] (2.32ns)   --->   "%state_load_10 = load i8* %state_addr_57, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 66 [1/2] (2.32ns)   --->   "%state_load_11 = load i8* %state_addr_58, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%state_addr_59 = getelementptr [16 x i8]* %state, i64 0, i64 12" [source/AESfunctions.cpp:148]
ST_7 : Operation 68 [2/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_59, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%state_addr_60 = getelementptr [16 x i8]* %state, i64 0, i64 13" [source/AESfunctions.cpp:148]
ST_7 : Operation 70 [2/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_60, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%roundKey_read_7 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 72 [1/1] (1.09ns)   --->   "%tmp_65_7 = xor i8 %state_load_7, %roundKey_read_7" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (2.32ns)   --->   "%state_load_12 = load i8* %state_addr_59, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 74 [1/2] (2.32ns)   --->   "%state_load_13 = load i8* %state_addr_60, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%state_addr_61 = getelementptr [16 x i8]* %state, i64 0, i64 14" [source/AESfunctions.cpp:148]
ST_8 : Operation 76 [2/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_61, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%state_addr_62 = getelementptr [16 x i8]* %state, i64 0, i64 15" [source/AESfunctions.cpp:148]
ST_8 : Operation 78 [2/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_62, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 2.32ns
ST_9 : Operation 79 [1/1] (2.32ns)   --->   "store i8 %tmp_s, i8* %state_addr, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 80 [1/1] (2.32ns)   --->   "store i8 %tmp_65_1, i8* %state_addr_48, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%roundKey_read_8 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 82 [1/1] (1.09ns)   --->   "%tmp_65_8 = xor i8 %state_load_8, %roundKey_read_8" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/2] (2.32ns)   --->   "%state_load_14 = load i8* %state_addr_61, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 84 [1/2] (2.32ns)   --->   "%state_load_15 = load i8* %state_addr_62, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 10> : 2.32ns
ST_10 : Operation 85 [1/1] (2.32ns)   --->   "store i8 %tmp_65_2, i8* %state_addr_49, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 86 [1/1] (2.32ns)   --->   "store i8 %tmp_65_3, i8* %state_addr_50, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%roundKey_read_9 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 88 [1/1] (1.09ns)   --->   "%tmp_65_9 = xor i8 %state_load_9, %roundKey_read_9" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.32ns
ST_11 : Operation 89 [1/1] (2.32ns)   --->   "store i8 %tmp_65_4, i8* %state_addr_51, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 90 [1/1] (2.32ns)   --->   "store i8 %tmp_65_5, i8* %state_addr_52, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%roundKey_read_10 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 92 [1/1] (1.09ns)   --->   "%tmp_65_s = xor i8 %state_load_10, %roundKey_read_10" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.32ns
ST_12 : Operation 93 [1/1] (2.32ns)   --->   "store i8 %tmp_65_6, i8* %state_addr_53, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "store i8 %tmp_65_7, i8* %state_addr_54, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%roundKey_read_11 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 96 [1/1] (1.09ns)   --->   "%tmp_65_10 = xor i8 %state_load_11, %roundKey_read_11" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 2.32ns
ST_13 : Operation 97 [1/1] (2.32ns)   --->   "store i8 %tmp_65_8, i8* %state_addr_55, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 98 [1/1] (2.32ns)   --->   "store i8 %tmp_65_9, i8* %state_addr_56, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%roundKey_read_12 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 100 [1/1] (1.09ns)   --->   "%tmp_65_11 = xor i8 %state_load_12, %roundKey_read_12" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.32ns
ST_14 : Operation 101 [1/1] (2.32ns)   --->   "store i8 %tmp_65_s, i8* %state_addr_57, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 102 [1/1] (2.32ns)   --->   "store i8 %tmp_65_10, i8* %state_addr_58, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%roundKey_read_13 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 104 [1/1] (1.09ns)   --->   "%tmp_65_12 = xor i8 %state_load_13, %roundKey_read_13" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 2.32ns
ST_15 : Operation 105 [1/1] (2.32ns)   --->   "store i8 %tmp_65_11, i8* %state_addr_59, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 106 [1/1] (2.32ns)   --->   "store i8 %tmp_65_12, i8* %state_addr_60, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%roundKey_read_14 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 108 [1/1] (1.09ns)   --->   "%tmp_65_13 = xor i8 %state_load_14, %roundKey_read_14" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.42ns
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %roundKey, [5 x i8]* @p_str4, i32 0, i32 0, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_16 : Operation 110 [1/1] (2.32ns)   --->   "store i8 %tmp_65_13, i8* %state_addr_61, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%roundKey_read_15 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %roundKey)" [source/AESfunctions.cpp:148]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 112 [1/1] (1.09ns)   --->   "%tmp_65_14 = xor i8 %state_load_15, %roundKey_read_15" [source/AESfunctions.cpp:148]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (2.32ns)   --->   "store i8 %tmp_65_14, i8* %state_addr_62, align 1" [source/AESfunctions.cpp:148]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [source/AESfunctions.cpp:150]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ roundKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
roundKey_read    (read         ) [ 00100000000000000]
state_addr       (getelementptr) [ 00111111110000000]
state_addr_48    (getelementptr) [ 00111111110000000]
state_load       (load         ) [ 00000000000000000]
tmp_s            (xor          ) [ 00011111110000000]
roundKey_read_1  (read         ) [ 00000000000000000]
state_load_1     (load         ) [ 00000000000000000]
tmp_65_1         (xor          ) [ 00011111110000000]
state_addr_49    (getelementptr) [ 00011111111000000]
state_addr_50    (getelementptr) [ 00011111111000000]
roundKey_read_2  (read         ) [ 00000000000000000]
state_load_2     (load         ) [ 00000000000000000]
tmp_65_2         (xor          ) [ 00001111111000000]
state_load_3     (load         ) [ 00001000000000000]
state_addr_51    (getelementptr) [ 00001111111100000]
state_addr_52    (getelementptr) [ 00001111111100000]
roundKey_read_3  (read         ) [ 00000000000000000]
tmp_65_3         (xor          ) [ 00000111111000000]
state_load_4     (load         ) [ 00000100000000000]
state_load_5     (load         ) [ 00000110000000000]
state_addr_53    (getelementptr) [ 00000111111110000]
state_addr_54    (getelementptr) [ 00000111111110000]
roundKey_read_4  (read         ) [ 00000000000000000]
tmp_65_4         (xor          ) [ 00000011111100000]
state_load_6     (load         ) [ 00000011000000000]
state_load_7     (load         ) [ 00000011100000000]
state_addr_55    (getelementptr) [ 00000011111111000]
state_addr_56    (getelementptr) [ 00000011111111000]
roundKey_read_5  (read         ) [ 00000000000000000]
tmp_65_5         (xor          ) [ 00000001111100000]
state_load_8     (load         ) [ 00000001110000000]
state_load_9     (load         ) [ 00000001111000000]
state_addr_57    (getelementptr) [ 00000001111111100]
state_addr_58    (getelementptr) [ 00000001111111100]
roundKey_read_6  (read         ) [ 00000000000000000]
tmp_65_6         (xor          ) [ 00000000111110000]
state_load_10    (load         ) [ 00000000111100000]
state_load_11    (load         ) [ 00000000111110000]
state_addr_59    (getelementptr) [ 00000000111111110]
state_addr_60    (getelementptr) [ 00000000111111110]
roundKey_read_7  (read         ) [ 00000000000000000]
tmp_65_7         (xor          ) [ 00000000011110000]
state_load_12    (load         ) [ 00000000011111000]
state_load_13    (load         ) [ 00000000011111100]
state_addr_61    (getelementptr) [ 00000000011111111]
state_addr_62    (getelementptr) [ 00000000011111111]
StgValue_79      (store        ) [ 00000000000000000]
StgValue_80      (store        ) [ 00000000000000000]
roundKey_read_8  (read         ) [ 00000000000000000]
tmp_65_8         (xor          ) [ 00000000001111000]
state_load_14    (load         ) [ 00000000001111110]
state_load_15    (load         ) [ 00000000001111111]
StgValue_85      (store        ) [ 00000000000000000]
StgValue_86      (store        ) [ 00000000000000000]
roundKey_read_9  (read         ) [ 00000000000000000]
tmp_65_9         (xor          ) [ 00000000000111000]
StgValue_89      (store        ) [ 00000000000000000]
StgValue_90      (store        ) [ 00000000000000000]
roundKey_read_10 (read         ) [ 00000000000000000]
tmp_65_s         (xor          ) [ 00000000000011100]
StgValue_93      (store        ) [ 00000000000000000]
StgValue_94      (store        ) [ 00000000000000000]
roundKey_read_11 (read         ) [ 00000000000000000]
tmp_65_10        (xor          ) [ 00000000000001100]
StgValue_97      (store        ) [ 00000000000000000]
StgValue_98      (store        ) [ 00000000000000000]
roundKey_read_12 (read         ) [ 00000000000000000]
tmp_65_11        (xor          ) [ 00000000000000110]
StgValue_101     (store        ) [ 00000000000000000]
StgValue_102     (store        ) [ 00000000000000000]
roundKey_read_13 (read         ) [ 00000000000000000]
tmp_65_12        (xor          ) [ 00000000000000010]
StgValue_105     (store        ) [ 00000000000000000]
StgValue_106     (store        ) [ 00000000000000000]
roundKey_read_14 (read         ) [ 00000000000000000]
tmp_65_13        (xor          ) [ 00000000000000001]
StgValue_109     (specinterface) [ 00000000000000000]
StgValue_110     (store        ) [ 00000000000000000]
roundKey_read_15 (read         ) [ 00000000000000000]
tmp_65_14        (xor          ) [ 00000000000000000]
StgValue_113     (store        ) [ 00000000000000000]
StgValue_114     (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="roundKey_read/1 roundKey_read_1/2 roundKey_read_2/3 roundKey_read_3/4 roundKey_read_4/5 roundKey_read_5/6 roundKey_read_6/7 roundKey_read_7/8 roundKey_read_8/9 roundKey_read_9/10 roundKey_read_10/11 roundKey_read_11/12 roundKey_read_12/13 roundKey_read_13/14 roundKey_read_14/15 roundKey_read_15/16 "/>
</bind>
</comp>

<comp id="54" class="1004" name="state_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="1"/>
<pin id="75" dir="0" index="3" bw="4" slack="0"/>
<pin id="76" dir="0" index="4" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
<pin id="77" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_1/1 state_load_2/2 state_load_3/2 state_load_4/3 state_load_5/3 state_load_6/4 state_load_7/4 state_load_8/5 state_load_9/5 state_load_10/6 state_load_11/6 state_load_12/7 state_load_13/7 state_load_14/8 state_load_15/8 StgValue_79/9 StgValue_80/9 StgValue_85/10 StgValue_86/10 StgValue_89/11 StgValue_90/11 StgValue_93/12 StgValue_94/12 StgValue_97/13 StgValue_98/13 StgValue_101/14 StgValue_102/14 StgValue_105/15 StgValue_106/15 StgValue_110/16 StgValue_113/16 "/>
</bind>
</comp>

<comp id="67" class="1004" name="state_addr_48_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="1" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_48/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="state_addr_49_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_49/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="state_addr_50_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_50/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="state_addr_51_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_51/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="state_addr_52_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_52/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="state_addr_53_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_53/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="state_addr_54_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_54/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="state_addr_55_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_55/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="state_addr_56_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_56/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="state_addr_57_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_57/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="state_addr_58_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_58/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="state_addr_59_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_59/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="state_addr_60_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_60/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="state_addr_61_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_61/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="state_addr_62_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_62/8 "/>
</bind>
</comp>

<comp id="205" class="1005" name="reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_3 state_load_4 state_load_6 state_load_10 "/>
</bind>
</comp>

<comp id="210" class="1005" name="reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="2"/>
<pin id="212" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_5 state_load_8 state_load_14 "/>
</bind>
</comp>

<comp id="215" class="1005" name="reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="3"/>
<pin id="217" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load_7 state_load_12 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="1"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_3/4 tmp_65_4/5 tmp_65_6/7 tmp_65_s/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="2"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_5/6 tmp_65_8/9 tmp_65_13/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="3"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_7/8 tmp_65_11/13 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="3"/>
<pin id="240" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_65_3 tmp_65_s "/>
</bind>
</comp>

<comp id="244" class="1005" name="reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65_5 tmp_65_13 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="2"/>
<pin id="252" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_65_7 tmp_65_11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="1"/>
<pin id="259" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_65_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_65_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_65_9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="4"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_9/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_65_10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="5"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_10/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_65_12_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="6"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_12/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_65_14_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="7"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_65_14/16 "/>
</bind>
</comp>

<comp id="294" class="1005" name="roundKey_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="state_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="1"/>
<pin id="301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="state_addr_48_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="1"/>
<pin id="306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_48 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_s_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="7"/>
<pin id="311" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_65_1_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="7"/>
<pin id="316" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_65_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="state_addr_49_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_49 "/>
</bind>
</comp>

<comp id="324" class="1005" name="state_addr_50_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="1"/>
<pin id="326" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_50 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_65_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="7"/>
<pin id="331" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_65_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="state_addr_51_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_51 "/>
</bind>
</comp>

<comp id="339" class="1005" name="state_addr_52_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_52 "/>
</bind>
</comp>

<comp id="344" class="1005" name="state_addr_53_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_53 "/>
</bind>
</comp>

<comp id="349" class="1005" name="state_addr_54_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_54 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_65_4_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="6"/>
<pin id="356" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_65_4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="state_addr_55_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_55 "/>
</bind>
</comp>

<comp id="364" class="1005" name="state_addr_56_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_56 "/>
</bind>
</comp>

<comp id="369" class="1005" name="state_load_9_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="4"/>
<pin id="371" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="state_load_9 "/>
</bind>
</comp>

<comp id="374" class="1005" name="state_addr_57_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_57 "/>
</bind>
</comp>

<comp id="379" class="1005" name="state_addr_58_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_58 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_65_6_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="5"/>
<pin id="386" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_65_6 "/>
</bind>
</comp>

<comp id="389" class="1005" name="state_load_11_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="5"/>
<pin id="391" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="state_load_11 "/>
</bind>
</comp>

<comp id="394" class="1005" name="state_addr_59_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_59 "/>
</bind>
</comp>

<comp id="399" class="1005" name="state_addr_60_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_60 "/>
</bind>
</comp>

<comp id="404" class="1005" name="state_load_13_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="6"/>
<pin id="406" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="state_load_13 "/>
</bind>
</comp>

<comp id="409" class="1005" name="state_addr_61_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_61 "/>
</bind>
</comp>

<comp id="414" class="1005" name="state_addr_62_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_62 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_65_8_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="4"/>
<pin id="421" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_65_8 "/>
</bind>
</comp>

<comp id="424" class="1005" name="state_load_15_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="7"/>
<pin id="426" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="state_load_15 "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_65_9_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="3"/>
<pin id="431" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_65_9 "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_65_10_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_65_10 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_65_12_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="78"><net_src comp="67" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="123"><net_src comp="115" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="142" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="178" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="204"><net_src comp="196" pin="3"/><net_sink comp="62" pin=3"/></net>

<net id="208"><net_src comp="62" pin="5"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="62" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="62" pin="5"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="62" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="62" pin="5"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="62" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="205" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="48" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="48" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="215" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="220" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="247"><net_src comp="226" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="253"><net_src comp="232" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="260"><net_src comp="62" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="62" pin="5"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="48" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="62" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="48" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="48" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="48" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="48" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="293"><net_src comp="288" pin="2"/><net_sink comp="62" pin=4"/></net>

<net id="297"><net_src comp="48" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="302"><net_src comp="54" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="307"><net_src comp="67" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="312"><net_src comp="256" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="317"><net_src comp="261" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="322"><net_src comp="79" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="327"><net_src comp="88" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="332"><net_src comp="267" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="337"><net_src comp="97" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="342"><net_src comp="106" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="347"><net_src comp="115" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="352"><net_src comp="124" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="357"><net_src comp="220" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="362"><net_src comp="133" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="367"><net_src comp="142" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="372"><net_src comp="62" pin="5"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="377"><net_src comp="151" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="382"><net_src comp="160" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="387"><net_src comp="220" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="392"><net_src comp="62" pin="5"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="397"><net_src comp="169" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="402"><net_src comp="178" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="407"><net_src comp="62" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="412"><net_src comp="187" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="417"><net_src comp="196" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="422"><net_src comp="226" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="427"><net_src comp="62" pin="5"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="432"><net_src comp="273" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="437"><net_src comp="278" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="442"><net_src comp="283" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="62" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: AddRoundKey : state | {1 2 3 4 5 6 7 8 9 }
	Port: AddRoundKey : roundKey | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  - Chain level:
	State 1
		state_load : 1
		state_load_1 : 1
	State 2
		tmp_s : 1
		tmp_65_1 : 1
		state_load_2 : 1
		state_load_3 : 1
	State 3
		tmp_65_2 : 1
		state_load_4 : 1
		state_load_5 : 1
	State 4
		state_load_6 : 1
		state_load_7 : 1
	State 5
		state_load_8 : 1
		state_load_9 : 1
	State 6
		state_load_10 : 1
		state_load_11 : 1
	State 7
		state_load_12 : 1
		state_load_13 : 1
	State 8
		state_load_14 : 1
		state_load_15 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |    grp_fu_220    |    0    |    15   |
|          |    grp_fu_226    |    0    |    15   |
|          |    grp_fu_232    |    0    |    15   |
|          |   tmp_s_fu_256   |    0    |    15   |
|    xor   |  tmp_65_1_fu_261 |    0    |    15   |
|          |  tmp_65_2_fu_267 |    0    |    15   |
|          |  tmp_65_9_fu_273 |    0    |    15   |
|          | tmp_65_10_fu_278 |    0    |    15   |
|          | tmp_65_12_fu_283 |    0    |    15   |
|          | tmp_65_14_fu_288 |    0    |    15   |
|----------|------------------|---------|---------|
|   read   |  grp_read_fu_48  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   150   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_205       |    8   |
|       reg_210       |    8   |
|       reg_215       |    8   |
|       reg_238       |    8   |
|       reg_244       |    8   |
|       reg_250       |    8   |
|roundKey_read_reg_294|    8   |
|state_addr_48_reg_304|    4   |
|state_addr_49_reg_319|    4   |
|state_addr_50_reg_324|    4   |
|state_addr_51_reg_334|    4   |
|state_addr_52_reg_339|    4   |
|state_addr_53_reg_344|    4   |
|state_addr_54_reg_349|    4   |
|state_addr_55_reg_359|    4   |
|state_addr_56_reg_364|    4   |
|state_addr_57_reg_374|    4   |
|state_addr_58_reg_379|    4   |
|state_addr_59_reg_394|    4   |
|state_addr_60_reg_399|    4   |
|state_addr_61_reg_409|    4   |
|state_addr_62_reg_414|    4   |
|  state_addr_reg_299 |    4   |
|state_load_11_reg_389|    8   |
|state_load_13_reg_404|    8   |
|state_load_15_reg_424|    8   |
| state_load_9_reg_369|    8   |
|  tmp_65_10_reg_434  |    8   |
|  tmp_65_12_reg_439  |    8   |
|   tmp_65_1_reg_314  |    8   |
|   tmp_65_2_reg_329  |    8   |
|   tmp_65_4_reg_354  |    8   |
|   tmp_65_6_reg_384  |    8   |
|   tmp_65_8_reg_419  |    8   |
|   tmp_65_9_reg_429  |    8   |
|    tmp_s_reg_309    |    8   |
+---------------------+--------+
|        Total        |   224  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_62 |  p1  |   8  |   8  |   64   ||    41   |
| grp_access_fu_62 |  p3  |  16  |   4  |   64   ||    65   |
| grp_access_fu_62 |  p4  |   8  |   8  |   64   ||    41   |
|      reg_205     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_210     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_215     |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   304  || 13.7078 ||   239   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   150  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   13   |    -   |   239  |
|  Register |    -   |   224  |    -   |
+-----------+--------+--------+--------+
|   Total   |   13   |   224  |   389  |
+-----------+--------+--------+--------+
