//oanab
//27 oct 2007
//time period in the add_logic command is 0

csl_unit dut{
  csl_port clk(input);
  csl_port stim(input),exp(output);
  dut(){
    clk.set_attr(clock);
}
};

csl_vector stim{
  stim(){
    set_unit_name(dut);
    set_direction(input);
  }
};

csl_vector exp{
  exp(){
    set_unit_name(dut);
    set_direction(output);
  }
};

csl_testbench tb{
  csl_signal clk(reg);
  dut dut;
  tb(){
    clk.set_attr(clock); 
    add_logic(clock,clk,0,s);  // the time period is 0
    set_testbench_verilog_filename("tb");
}
};
