("sim_nand2:/\tsim_nand2 hw2_dgarci23 schematic" (("open" (nil hierarchy "/{hw2_dgarci23 sim_nand2 schematic }:a"))) (((-2.39375 -3.775) (1.1875 2.4875)) "a" "Schematics XL" 7))("nand2:/\tnand2 hw2_dgarci23 schematic" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 schematic }:a"))) (((-2.175 -3.39375) (3.075 2.89375)) "a" "Schematics" 10))("inv:/\tinv lab2_dgarci23 extracted" (("open" (nil hierarchy "/{lab2_dgarci23 inv extracted }:a"))) (((-24.801 -6.433) (26.973 14.233)) "a" "VLS-GXL" 46))("sim_inverter:/\tsim_inverter lab2_dgarci23 schematic" (("open" (nil hierarchy "/{lab2_dgarci23 sim_inverter schematic }:a"))) (((0.11875 -0.89375) (3.68125 1.2125)) "a" "Schematics XL" 38))("inv:/\tinv lab2_dgarci23 layout" (("open" (nil hierarchy "/{lab2_dgarci23 inv layout }:a"))) (((-26.724 -7.067) (26.724 14.267)) "a" "VLS-GXL" 39))("NMOS_IV_3:/\tNMOS_IV_3 lab2_dgarci23 symbol" (("open" (nil hierarchy "/{lab2_dgarci23 NMOS_IV_3 symbol }:a"))) (((-0.275 -0.84375) (1.83125 0.1875)) "a" "Symbol" 47))("inv:/\tinv lab2_dgarci23 schematic" (("open" (nil hierarchy "/{lab2_dgarci23 inv schematic }:a"))) (((-0.9 -1.08125) (4.0 1.83125)) "a" "Schematics XL" 40))("PMOS_IV_3:/\tPMOS_IV_3 lab2_dgarci23 symbol" (("open" (nil hierarchy "/{lab2_dgarci23 PMOS_IV_3 symbol }:a"))) (((-0.49375 -0.69375) (1.35625 0.19375)) "a" "Symbol" 26))("PMOS_IV_3:/\tPMOS_IV_3 lab2_dgarci23 schematic" (("open" (nil hierarchy "/{lab2_dgarci23 PMOS_IV_3 schematic }:a"))) (((0.2625 -0.6625) (2.3125 1.79375)) "a" "Schematics XL" 24))("sim_PMOS_IV_3:/\tsim_PMOS_IV_3 lab2_dgarci23 schematic" (("open" (nil hierarchy "/{lab2_dgarci23 sim_PMOS_IV_3 schematic }:a"))) (((-0.2125 -0.29375) (3.8 1.4625)) "a" "analogArtist-Schematic" 15))