// Seed: 1024589960
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3
);
  uwire id_5;
  always @({id_3, 1, id_3, id_3 < id_0} or 1) force id_2 = 1'd0 ** id_5;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output tri0  id_6
);
  initial id_2 = 1'h0;
  module_0(
      id_0, id_5, id_6, id_0
  );
endmodule
