/// Auto-generated bit field definitions for RTC
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::rtc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RTC Bit Field Definitions
// ============================================================================

/// CRH - RTC Control Register High
namespace crh {
    /// Second interrupt Enable
    /// Position: 0, Width: 1
    using SECIE = BitField<0, 1>;
    constexpr uint32_t SECIE_Pos = 0;
    constexpr uint32_t SECIE_Msk = SECIE::mask;

    /// Alarm interrupt Enable
    /// Position: 1, Width: 1
    using ALRIE = BitField<1, 1>;
    constexpr uint32_t ALRIE_Pos = 1;
    constexpr uint32_t ALRIE_Msk = ALRIE::mask;

    /// Overflow interrupt Enable
    /// Position: 2, Width: 1
    using OWIE = BitField<2, 1>;
    constexpr uint32_t OWIE_Pos = 2;
    constexpr uint32_t OWIE_Msk = OWIE::mask;

}  // namespace crh

/// CRL - RTC Control Register Low
namespace crl {
    /// Second Flag
    /// Position: 0, Width: 1
    /// Access: read-write
    using SECF = BitField<0, 1>;
    constexpr uint32_t SECF_Pos = 0;
    constexpr uint32_t SECF_Msk = SECF::mask;

    /// Alarm Flag
    /// Position: 1, Width: 1
    /// Access: read-write
    using ALRF = BitField<1, 1>;
    constexpr uint32_t ALRF_Pos = 1;
    constexpr uint32_t ALRF_Msk = ALRF::mask;

    /// Overflow Flag
    /// Position: 2, Width: 1
    /// Access: read-write
    using OWF = BitField<2, 1>;
    constexpr uint32_t OWF_Pos = 2;
    constexpr uint32_t OWF_Msk = OWF::mask;

    /// Registers Synchronized Flag
    /// Position: 3, Width: 1
    /// Access: read-write
    using RSF = BitField<3, 1>;
    constexpr uint32_t RSF_Pos = 3;
    constexpr uint32_t RSF_Msk = RSF::mask;

    /// Configuration Flag
    /// Position: 4, Width: 1
    /// Access: read-write
    using CNF = BitField<4, 1>;
    constexpr uint32_t CNF_Pos = 4;
    constexpr uint32_t CNF_Msk = CNF::mask;

    /// RTC operation OFF
    /// Position: 5, Width: 1
    /// Access: read-only
    using RTOFF = BitField<5, 1>;
    constexpr uint32_t RTOFF_Pos = 5;
    constexpr uint32_t RTOFF_Msk = RTOFF::mask;

}  // namespace crl

/// PRLH - RTC Prescaler Load Register High
namespace prlh {
    /// RTC Prescaler Load Register High
    /// Position: 0, Width: 4
    using PRLH = BitField<0, 4>;
    constexpr uint32_t PRLH_Pos = 0;
    constexpr uint32_t PRLH_Msk = PRLH::mask;

}  // namespace prlh

/// PRLL - RTC Prescaler Load Register Low
namespace prll {
    /// RTC Prescaler Divider Register Low
    /// Position: 0, Width: 16
    using PRLL = BitField<0, 16>;
    constexpr uint32_t PRLL_Pos = 0;
    constexpr uint32_t PRLL_Msk = PRLL::mask;

}  // namespace prll

/// DIVH - RTC Prescaler Divider Register High
namespace divh {
    /// RTC prescaler divider register high
    /// Position: 0, Width: 4
    using DIVH = BitField<0, 4>;
    constexpr uint32_t DIVH_Pos = 0;
    constexpr uint32_t DIVH_Msk = DIVH::mask;

}  // namespace divh

/// DIVL - RTC Prescaler Divider Register Low
namespace divl {
    /// RTC prescaler divider register Low
    /// Position: 0, Width: 16
    using DIVL = BitField<0, 16>;
    constexpr uint32_t DIVL_Pos = 0;
    constexpr uint32_t DIVL_Msk = DIVL::mask;

}  // namespace divl

/// CNTH - RTC Counter Register High
namespace cnth {
    /// RTC counter register high
    /// Position: 0, Width: 16
    using CNTH = BitField<0, 16>;
    constexpr uint32_t CNTH_Pos = 0;
    constexpr uint32_t CNTH_Msk = CNTH::mask;

}  // namespace cnth

/// CNTL - RTC Counter Register Low
namespace cntl {
    /// RTC counter register Low
    /// Position: 0, Width: 16
    using CNTL = BitField<0, 16>;
    constexpr uint32_t CNTL_Pos = 0;
    constexpr uint32_t CNTL_Msk = CNTL::mask;

}  // namespace cntl

/// ALRH - RTC Alarm Register High
namespace alrh {
    /// RTC alarm register high
    /// Position: 0, Width: 16
    using ALRH = BitField<0, 16>;
    constexpr uint32_t ALRH_Pos = 0;
    constexpr uint32_t ALRH_Msk = ALRH::mask;

}  // namespace alrh

/// ALRL - RTC Alarm Register Low
namespace alrl {
    /// RTC alarm register low
    /// Position: 0, Width: 16
    using ALRL = BitField<0, 16>;
    constexpr uint32_t ALRL_Pos = 0;
    constexpr uint32_t ALRL_Msk = ALRL::mask;

}  // namespace alrl

}  // namespace alloy::hal::st::stm32f1::rtc
