
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    10    0.10    0.37    0.22    0.42 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.37    0.00    0.42 ^ counter[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: signal_in (input port clocked by core_clock)
Endpoint: signal_prev$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.07    0.00    0.00    0.20 v signal_in (in)
                                         signal_in (net)
                  0.00    0.00    0.20 v signal_prev$_DFF_PP0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ signal_prev$_DFF_PP0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    10    0.10    0.37    0.22    0.42 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.37    0.00    0.42 ^ counter[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.17    0.45    0.45 v counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.17    0.00    0.45 v _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    0.51 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.07    0.00    0.51 ^ _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.14    0.36    0.87 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.14    0.00    0.87 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    1.05 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.06    0.00    1.05 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.30 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.30 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    1.45 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.05    0.00    1.45 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.28    1.73 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    1.73 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.11    1.84 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.31    0.00    1.84 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  8.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: counter[0]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v _083_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
    10    0.10    0.37    0.22    0.42 ^ _083_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _000_ (net)
                  0.37    0.00    0.42 ^ counter[0]$_DFFE_PP0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter[0]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04   10.04   library recovery time
                                 10.04   data required time
-----------------------------------------------------------------------------
                                 10.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.62   slack (MET)


Startpoint: counter[6]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pulse_detected$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[6]$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.17    0.45    0.45 v counter[6]$_DFFE_PP0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.17    0.00    0.45 v _085_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.07    0.51 ^ _085_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _060_ (net)
                  0.07    0.00    0.51 ^ _149_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.02    0.14    0.36    0.87 v _149_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _062_ (net)
                  0.14    0.00    0.87 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    1.05 v _132_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _056_ (net)
                  0.06    0.00    1.05 v _134_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    1.30 v _134_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _011_ (net)
                  0.09    0.00    1.30 v _135_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.15    1.45 v _135_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _012_ (net)
                  0.05    0.00    1.45 v _136_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.28    1.73 v _136_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _013_ (net)
                  0.11    0.00    1.73 v _147_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.11    1.84 ^ _147_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _009_ (net)
                  0.31    0.00    1.84 ^ pulse_detected$_DFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.84   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ pulse_detected$_DFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -1.84   data arrival time
-----------------------------------------------------------------------------
                                  8.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.47e-04   3.91e-05   5.71e-09   9.86e-04  70.9%
Combinational          2.66e-04   1.38e-04   1.47e-08   4.05e-04  29.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-03   1.78e-04   2.04e-08   1.39e-03 100.0%
                          87.2%      12.8%       0.0%
