Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 21 22:12:48 2022
| Host         : DESKTOP-PUT29RU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU6bit_timing_summary_routed.rpt -pb ALU6bit_timing_summary_routed.pb -rpx ALU6bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU6bit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.819ns  (logic 5.319ns (49.161%)  route 5.500ns (50.840%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=3, routed)           1.296     1.752    alu/I6[1]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.876 r  alu/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.876    alu/__3_carry_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.426 r  alu/__3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.426    alu/__3_carry_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.648 f  alu/__3_carry__0/O[0]
                         net (fo=1, routed)           0.661     3.309    alu/data0[4]
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.299     3.608 f  alu/y_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.452     5.060    alu/y_OBUF[4]
    SLICE_X0Y117         LUT6 (Prop_lut6_I1_O)        0.124     5.184 r  alu/z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.091     7.275    z_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    10.819 r  z_OBUF_inst/O
                         net (fo=0)                   0.000    10.819    z
    G18                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 5.305ns (56.068%)  route 4.156ns (43.932%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=3, routed)           1.296     1.752    alu/I6[1]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.876 r  alu/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.876    alu/__3_carry_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.426 r  alu/__3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.426    alu/__3_carry_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.760 r  alu/__3_carry__0/O[1]
                         net (fo=1, routed)           0.814     3.574    alu/data0[5]
    SLICE_X1Y123         LUT6 (Prop_lut6_I5_O)        0.303     3.877 r  alu/y_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.046     5.923    y_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538     9.461 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.461    y[5]
    E17                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 5.187ns (57.461%)  route 3.840ns (42.539%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=3, routed)           1.296     1.752    alu/I6[1]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.876 r  alu/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.876    alu/__3_carry_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.426 r  alu/__3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.426    alu/__3_carry_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.648 r  alu/__3_carry__0/O[0]
                         net (fo=1, routed)           0.661     3.309    alu/data0[4]
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.299     3.608 r  alu/y_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.883     5.491    y_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536     9.028 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.028    y[4]
    D17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 5.047ns (56.126%)  route 3.945ns (43.874%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=3, routed)           1.296     1.752    alu/I6[1]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.876 r  alu/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.876    alu/__3_carry_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.516 r  alu/__3_carry/O[3]
                         net (fo=1, routed)           0.641     3.157    alu/data0[3]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.306     3.463 r  alu/y_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.009     5.471    y_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521     8.992 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.992    y[3]
    G17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 5.010ns (56.060%)  route 3.927ns (43.940%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  a_reg[1]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  a_reg[1]/Q
                         net (fo=3, routed)           1.296     1.752    alu/I6[1]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.124     1.876 r  alu/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     1.876    alu/__3_carry_i_3_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.456 r  alu/__3_carry/O[2]
                         net (fo=1, routed)           0.408     2.863    alu/data0[2]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.302     3.165 r  alu/y_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.223     5.389    y_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548     8.937 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.937    y[2]
    E18                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.671ns  (logic 4.691ns (54.102%)  route 3.980ns (45.898%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE                         0.000     0.000 r  b_reg[0]/C
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  b_reg[0]/Q
                         net (fo=2, routed)           1.158     1.614    alu/y[0]_1
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     1.985 r  alu/__3_carry/O[0]
                         net (fo=1, routed)           0.647     2.632    alu/data0[0]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.299     2.931 r  alu/y_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.175     5.106    y_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565     8.671 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.671    y[0]
    C17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.444ns  (logic 4.862ns (57.580%)  route 3.582ns (42.420%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE                         0.000     0.000 r  b_reg[0]/C
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  b_reg[0]/Q
                         net (fo=2, routed)           1.158     1.614    alu/y[0]_1
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     2.162 r  alu/__3_carry/O[1]
                         net (fo=1, routed)           0.348     2.511    alu/data0[1]
    SLICE_X1Y121         LUT6 (Prop_lut6_I5_O)        0.303     2.814 r  alu/y_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.076     4.889    y_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555     8.444 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.444    y[1]
    D18                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            a_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.599ns (32.009%)  route 3.396ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           2.268     3.742    sel_IBUF[0]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.124     3.866 r  a[5]_i_2/O
                         net (fo=6, routed)           1.129     4.995    a
    SLICE_X1Y121         FDRE                                         r  a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            a_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.599ns (32.009%)  route 3.396ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           2.268     3.742    sel_IBUF[0]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.124     3.866 r  a[5]_i_2/O
                         net (fo=6, routed)           1.129     4.995    a
    SLICE_X1Y121         FDRE                                         r  a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            a_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 1.599ns (32.009%)  route 3.396ns (67.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sel_IBUF[0]_inst/O
                         net (fo=7, routed)           2.268     3.742    sel_IBUF[0]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.124     3.866 r  a[5]_i_2/O
                         net (fo=6, routed)           1.129     4.995    a
    SLICE_X1Y121         FDRE                                         r  a_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  f_reg[1]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  f_reg[1]/Q
                         net (fo=7, routed)           0.193     0.334    f_reg_n_0_[1]
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.045     0.379 r  f[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    f[1]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  f_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.952%)  route 0.228ns (55.048%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  f_reg[0]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  f_reg[0]/Q
                         net (fo=13, routed)          0.228     0.369    f_reg_n_0_[0]
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.045     0.414 r  f[0]_i_1/O
                         net (fo=1, routed)           0.000     0.414    f[0]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  f_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            f_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.247%)  route 0.254ns (57.753%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE                         0.000     0.000 r  f_reg[2]/C
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  f_reg[2]/Q
                         net (fo=7, routed)           0.254     0.395    f_reg_n_0_[2]
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.045     0.440 r  f[2]_i_1/O
                         net (fo=1, routed)           0.000     0.440    f[2]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  f_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.235ns (39.645%)  route 0.358ns (60.355%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.358     0.593    x_IBUF[1]
    SLICE_X1Y121         FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.228ns (35.270%)  route 0.418ns (64.730%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.418     0.646    x_IBUF[2]
    SLICE_X1Y121         FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.228ns (33.483%)  route 0.453ns (66.517%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  x_IBUF[2]_inst/O
                         net (fo=3, routed)           0.453     0.681    x_IBUF[2]
    SLICE_X0Y122         FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.259ns (37.408%)  route 0.433ns (62.592%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.433     0.693    x_IBUF[4]
    SLICE_X1Y123         FDRE                                         r  b_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.240ns (34.196%)  route 0.462ns (65.804%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  x_IBUF[3]_inst/O
                         net (fo=2, routed)           0.462     0.702    x_IBUF[3]
    SLICE_X0Y121         FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.235ns (31.861%)  route 0.503ns (68.139%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  x_IBUF[1]_inst/O
                         net (fo=3, routed)           0.503     0.738    x_IBUF[1]
    SLICE_X0Y122         FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[4]
                            (input port)
  Destination:            a_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.259ns (33.279%)  route 0.519ns (66.721%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  x[4] (IN)
                         net (fo=0)                   0.000     0.000    x[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  x_IBUF[4]_inst/O
                         net (fo=2, routed)           0.519     0.779    x_IBUF[4]
    SLICE_X1Y121         FDRE                                         r  a_reg[4]/D
  -------------------------------------------------------------------    -------------------





