# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 10:38:56 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 10:38:56 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
ls
# compile.bash
# data_path.vhd~
# datapath.vhd
# phases
# transcript
# work
compile.bash
# invalid command name "compile.bash"
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:12:26 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/P.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/P.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:27 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/constants.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/constants.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/fa.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/fa.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/mux21.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/mux21.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:28 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/rca.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/rca.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:28 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/carry_select.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/carry_select.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:28 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(5): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(5): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(7): VHDL Compiler exiting
# End time: 11:12:29 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# ** Error: (vcom-11) Could not find work.cfg_carry_select_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): (vcom-1195) Cannot find expanded name "work.CFG_CARRY_SELECT_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(47): VHDL Compiler exiting
# End time: 11:12:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading entity SUM_GENERATOR
# ** Error: (vcom-11) Could not find work.cfg_carry_generator_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): (vcom-1195) Cannot find expanded name "work.CFG_CARRY_GENERATOR_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cfg_sum_generator_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): (vcom-1195) Cannot find expanded name "work.CFG_SUM_GENERATOR_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(69): VHDL Compiler exiting
# End time: 11:12:30 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:12:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:12:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:12:32 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:12:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:12:33 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:12:33 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:12:34 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:12:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:12:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:12:35 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:12:36 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:12:36 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:12:37 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:12:37 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:12:37 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:38 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:12:38 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:38 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:12:39 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:12:39 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:12:39 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:12:40 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:12:40 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:12:41 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(5): VHDL Compiler exiting
# End time: 11:12:41 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(5): VHDL Compiler exiting
# End time: 11:12:42 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(5): VHDL Compiler exiting
# End time: 11:12:42 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:12:43 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:12:43 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:12:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(5): VHDL Compiler exiting
# End time: 11:12:44 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# child process exited abnormally
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:14:29 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# -- Compiling configuration CFG_PG_BEH
# -- Loading entity PG
# -- Loading architecture behavioral of PG
# End time: 11:14:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/constants.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/constants.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/fa.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/fa.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/mux21.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/mux21.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/rca.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/rca.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/carry_select.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_gen_comp/carry_select.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:31 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(5): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(5): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd(7): VHDL Compiler exiting
# End time: 11:14:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# ** Error: (vcom-11) Could not find work.cfg_carry_select_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): (vcom-1195) Cannot find expanded name "work.CFG_CARRY_SELECT_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(43): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd(47): VHDL Compiler exiting
# End time: 11:14:32 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading entity SUM_GENERATOR
# ** Error: (vcom-11) Could not find work.cfg_carry_generator_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): (vcom-1195) Cannot find expanded name "work.CFG_CARRY_GENERATOR_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(63): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cfg_sum_generator_structural.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): (vcom-1195) Cannot find expanded name "work.CFG_SUM_GENERATOR_STRUCTURAL".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): (vcom-1106) Name (expanded name) is not a configuration name.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(66): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd(69): VHDL Compiler exiting
# End time: 11:14:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:14:33 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:14:33 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:14:34 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:14:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:14:35 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:14:35 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:14:36 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:14:36 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:14:37 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:14:37 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:14:38 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:38 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:14:39 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:14:39 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:14:40 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:14:40 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:14:41 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:14:41 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:14:42 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:14:42 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:14:43 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:14:43 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:14:44 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:44 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd(5): VHDL Compiler exiting
# End time: 11:14:44 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:44 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(5): VHDL Compiler exiting
# End time: 11:14:45 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:45 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(5): VHDL Compiler exiting
# End time: 11:14:45 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:45 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:14:46 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:46 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:14:46 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:14:46 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find work.constants.
# ** Error (suppressible): /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(3): (vcom-1195) Cannot find expanded name "work.constants".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(3): Unknown expanded name.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(5): VHDL Compiler exiting
# End time: 11:14:47 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# child process exited abnormally
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:17:33 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# -- Compiling configuration CFG_PG_BEH
# -- Loading entity PG
# -- Loading architecture behavioral of PG
# End time: 11:17:34 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 11:17:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 11:17:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:17:35 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 11:17:35 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/carry_select.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_SELECT
# -- Compiling architecture STRUCTURAL of CARRY_SELECT
# -- Compiling configuration CFG_CARRY_SELECT_STRUCTURAL
# -- Loading entity CARRY_SELECT
# -- Loading architecture STRUCTURAL of CARRY_SELECT
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA
# -- Loading entity MUX21
# -- Loading configuration cfg_rca_structural
# -- Loading configuration cfg_mux21_behavioral
# End time: 11:17:36 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# -- Compiling configuration CFG_CARRY_GENERATOR_STRUCTURAL
# -- Loading entity CARRY_GENERATOR
# -- Loading architecture structural of CARRY_GENERATOR
# -- Loading entity PG
# -- Loading entity G
# End time: 11:17:36 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading package CONSTANTS
# -- Loading entity CARRY_SELECT
# -- Loading configuration cfg_carry_select_structural
# End time: 11:17:37 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Loading entity CARRY_GENERATOR
# -- Loading entity SUM_GENERATOR
# -- Loading configuration cfg_carry_generator_structural
# -- Loading configuration cfg_sum_generator_structural
# -- Compiling configuration CFG_P4_ADDER_BEH
# -- Loading entity P4_ADDER
# -- Loading architecture behavioral of P4_ADDER
# End time: 11:17:37 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:17:38 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:38 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:17:38 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:17:39 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:17:39 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:39 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd 
# ** Error: (vcom-7) Failed to open design unit file "/home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand_32.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 11:17:40 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:17:40 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:40 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:17:41 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:17:41 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:41 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:17:42 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:17:42 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:42 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:17:43 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:17:43 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:43 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:17:44 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:44 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:17:45 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:45 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:17:45 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:45 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:17:46 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:46 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:17:46 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:46 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:17:47 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:47 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:17:47 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:47 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:17:48 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:48 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:17:48 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:48 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:17:49 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:49 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 11:17:49 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:49 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(28): near "then": (vcom-1576) expecting => or '|' or '!'.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(32): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(33): near "when": (vcom-1576) expecting END.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(39): near "when": (vcom-1576) expecting END.
# End time: 11:17:50 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:50 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity decode
# -- Compiling architecture structural of decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1136) Unknown identifier "dit_add".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(61): Signal "RS1_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegA_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegB_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegIMM_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "CLK".
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(67): VHDL Compiler exiting
# End time: 11:17:50 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:50 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:17:51 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:51 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:17:51 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:17:51 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1136) Unknown identifier "i_size".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): near ")": (vcom-1576) expecting END.
# End time: 11:17:51 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# child process exited abnormally
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:11 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:20:12 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:12 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# -- Compiling configuration CFG_PG_BEH
# -- Loading entity PG
# -- Loading architecture behavioral of PG
# End time: 11:20:12 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:12 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 11:20:12 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:13 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 11:20:13 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:13 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:20:14 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:14 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 11:20:14 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:14 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/carry_select.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_SELECT
# -- Compiling architecture STRUCTURAL of CARRY_SELECT
# -- Compiling configuration CFG_CARRY_SELECT_STRUCTURAL
# -- Loading entity CARRY_SELECT
# -- Loading architecture STRUCTURAL of CARRY_SELECT
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA
# -- Loading entity MUX21
# -- Loading configuration cfg_rca_structural
# -- Loading configuration cfg_mux21_behavioral
# End time: 11:20:14 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:14 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# -- Compiling configuration CFG_CARRY_GENERATOR_STRUCTURAL
# -- Loading entity CARRY_GENERATOR
# -- Loading architecture structural of CARRY_GENERATOR
# -- Loading entity PG
# -- Loading entity G
# End time: 11:20:15 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:15 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading package CONSTANTS
# -- Loading entity CARRY_SELECT
# -- Loading configuration cfg_carry_select_structural
# End time: 11:20:15 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:15 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Loading entity CARRY_GENERATOR
# -- Loading entity SUM_GENERATOR
# -- Loading configuration cfg_carry_generator_structural
# -- Loading configuration cfg_sum_generator_structural
# -- Compiling configuration CFG_P4_ADDER_BEH
# -- Loading entity P4_ADDER
# -- Loading architecture behavioral of P4_ADDER
# End time: 11:20:16 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:16 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:20:16 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:16 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:20:17 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:20:17 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:20:17 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand32
# -- Compiling architecture structural of nand32
# End time: 11:20:18 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:18 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:20:18 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:18 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:20:19 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:19 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:20:19 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:19 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:20:20 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:20:20 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:20:20 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:20:21 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:20:21 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:20:21 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:20:22 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:20:22 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:20:23 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:20:23 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:20:24 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:24 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:20:24 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:24 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:20:24 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:20:25 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 11:20:25 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(28): near "then": (vcom-1576) expecting => or '|' or '!'.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(32): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(33): near "when": (vcom-1576) expecting END.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(39): near "when": (vcom-1576) expecting END.
# End time: 11:20:26 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity decode
# -- Compiling architecture structural of decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1136) Unknown identifier "dit_add".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(61): Signal "RS1_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegA_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegB_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegIMM_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "CLK".
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(67): VHDL Compiler exiting
# End time: 11:20:27 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:20:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:20:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:20:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1136) Unknown identifier "i_size".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): near ")": (vcom-1576) expecting END.
# End time: 11:20:28 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 19, Warnings: 0
# child process exited abnormally
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:09 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:24:10 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:10 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# -- Compiling configuration CFG_PG_BEH
# -- Loading entity PG
# -- Loading architecture behavioral of PG
# End time: 11:24:10 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:10 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 11:24:11 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:11 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 11:24:11 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:11 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:24:12 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:12 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 11:24:12 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:12 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/carry_select.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_SELECT
# -- Compiling architecture STRUCTURAL of CARRY_SELECT
# -- Compiling configuration CFG_CARRY_SELECT_STRUCTURAL
# -- Loading entity CARRY_SELECT
# -- Loading architecture STRUCTURAL of CARRY_SELECT
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA
# -- Loading entity MUX21
# -- Loading configuration cfg_rca_structural
# -- Loading configuration cfg_mux21_behavioral
# End time: 11:24:13 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:13 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# -- Compiling configuration CFG_CARRY_GENERATOR_STRUCTURAL
# -- Loading entity CARRY_GENERATOR
# -- Loading architecture structural of CARRY_GENERATOR
# -- Loading entity PG
# -- Loading entity G
# End time: 11:24:13 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:13 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading package CONSTANTS
# -- Loading entity CARRY_SELECT
# -- Loading configuration cfg_carry_select_structural
# End time: 11:24:14 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:14 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Loading entity CARRY_GENERATOR
# -- Loading entity SUM_GENERATOR
# -- Loading configuration cfg_carry_generator_structural
# -- Loading configuration cfg_sum_generator_structural
# -- Compiling configuration CFG_P4_ADDER_BEH
# -- Loading entity P4_ADDER
# -- Loading architecture behavioral of P4_ADDER
# End time: 11:24:14 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:14 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:24:15 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:15 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:24:15 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:15 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:24:16 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:16 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:24:16 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:16 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand32
# -- Compiling architecture structural of nand32
# End time: 11:24:17 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:24:17 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:24:17 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:17 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:24:18 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:18 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:24:18 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:18 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:24:19 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:19 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:24:20 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:24:20 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:24:21 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:24:21 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:24:21 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:24:22 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:24:22 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:24:23 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:24:23 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:24:24 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:24 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:24:24 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:24 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:24:25 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 11:24:25 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(32): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(39): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(40): Cannot read output "RD2".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(40): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(40): Cannot read output "WR".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd(44): VHDL Compiler exiting
# End time: 11:24:26 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity decode
# -- Compiling architecture structural of decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1136) Unknown identifier "dit_add".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(61): Signal "RS1_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegA_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegB_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegIMM_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "CLK".
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(67): VHDL Compiler exiting
# End time: 11:24:26 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:24:26 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:24:27 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:24:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1136) Unknown identifier "i_size".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): near ")": (vcom-1576) expecting END.
# End time: 11:24:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# child process exited abnormally
./compile.bash
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:19 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G
# -- Compiling architecture behavioral of G
# -- Compiling configuration CFG_G_BEH
# -- Loading entity G
# -- Loading architecture behavioral of G
# End time: 11:32:19 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:19 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_gen_comp/PG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG
# -- Compiling architecture behavioral of PG
# -- Compiling configuration CFG_PG_BEH
# -- Loading entity PG
# -- Loading architecture behavioral of PG
# End time: 11:32:20 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# End time: 11:32:20 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:20 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 11:32:21 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:32:21 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:21 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 11:32:22 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator_comp/carry_select.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_SELECT
# -- Compiling architecture STRUCTURAL of CARRY_SELECT
# -- Compiling configuration CFG_CARRY_SELECT_STRUCTURAL
# -- Loading entity CARRY_SELECT
# -- Loading architecture STRUCTURAL of CARRY_SELECT
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA
# -- Loading entity MUX21
# -- Loading configuration cfg_rca_structural
# -- Loading configuration cfg_mux21_behavioral
# End time: 11:32:22 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:22 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/carry_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Compiling entity CARRY_GENERATOR
# -- Compiling architecture structural of CARRY_GENERATOR
# -- Compiling configuration CFG_CARRY_GENERATOR_STRUCTURAL
# -- Loading entity CARRY_GENERATOR
# -- Loading architecture structural of CARRY_GENERATOR
# -- Loading entity PG
# -- Loading entity G
# End time: 11:32:23 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder_comp/sum_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SUM_GENERATOR
# -- Compiling architecture STRUCTURAL of SUM_GENERATOR
# -- Compiling configuration CFG_SUM_GENERATOR_STRUCTURAL
# -- Loading entity SUM_GENERATOR
# -- Loading architecture STRUCTURAL of SUM_GENERATOR
# -- Loading package CONSTANTS
# -- Loading entity CARRY_SELECT
# -- Loading configuration cfg_carry_select_structural
# End time: 11:32:23 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:23 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity P4_ADDER
# -- Compiling architecture STRUCTURAL of P4_ADDER
# -- Compiling architecture behavioral of P4_ADDER
# -- Loading entity P4_ADDER
# -- Compiling configuration CFG_P4_ADDER_STRUCTURAL
# -- Loading entity P4_ADDER
# -- Loading architecture STRUCTURAL of P4_ADDER
# -- Loading package MATH_REAL
# -- Loading package CONSTANTS
# -- Loading entity CARRY_GENERATOR
# -- Loading entity SUM_GENERATOR
# -- Loading configuration cfg_carry_generator_structural
# -- Loading configuration cfg_sum_generator_structural
# -- Compiling configuration CFG_P4_ADDER_BEH
# -- Loading entity P4_ADDER
# -- Loading architecture behavioral of P4_ADDER
# End time: 11:32:24 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:24 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:32:25 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_1
# -- Compiling architecture structural of xor_1
# End time: 11:32:25 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:25 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub_comp/xor_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32
# -- Compiling architecture structural of xor_32
# End time: 11:32:26 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 11:32:26 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:26 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/nand32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand32
# -- Compiling architecture structural of nand32
# End time: 11:32:27 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/not_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity not_32
# -- Compiling architecture beh of not_32
# End time: 11:32:27 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:27 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic_comp/or_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32
# -- Compiling architecture structural of or_32
# End time: 11:32:28 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:32:28 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:28 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux41.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX41
# -- Compiling architecture structural of MUX41
# End time: 11:32:29 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter_comp/mux81.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX81
# -- Compiling architecture structural of MUX81
# End time: 11:32:29 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:29 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Loading package NUMERIC_STD
# -- Loading entity P4_ADDER
# End time: 11:32:30 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity logic
# -- Compiling architecture structural of logic
# End time: 11:32:30 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:30 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/alu_comp/shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Compiling entity shifter
# -- Compiling architecture structural of shifter
# End time: 11:32:31 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ALU
# -- Compiling architecture structural of ALU
# End time: 11:32:31 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:31 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX21
# -- Compiling architecture BEHAVIORAL of MUX21
# -- Compiling configuration CFG_MUX21_BEHAVIORAL
# -- Loading entity MUX21
# -- Loading architecture BEHAVIORAL of MUX21
# End time: 11:32:32 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:32:32 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:32 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/exnor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity exnor
# -- Compiling architecture structural of exnor
# End time: 11:32:33 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3_comp/zero_comp/or_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_1
# -- Compiling architecture structural of or_1
# End time: 11:32:33 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:33 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_3/phase3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase3
# -- Compiling architecture structural of phase3
# End time: 11:32:34 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_1/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 11:32:34 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:34 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_1
# -- Compiling architecture beh of register_1
# End time: 11:32:35 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/registerfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity register_file
# -- Compiling architecture A of register_file
# -- Compiling configuration CFG_RF_BEH
# -- Loading entity register_file
# -- Loading architecture A of register_file
# End time: 11:32:35 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:35 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/reg_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity reg_fetch
# -- Compiling architecture structural of reg_fetch
# End time: 11:32:36 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/inst_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity inst_decode
# -- Compiling architecture behavioral of inst_decode
# End time: 11:32:36 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:36 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity decode
# -- Compiling architecture structural of decode
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1136) Unknown identifier "dit_add".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(54): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(61): Signal "RS1_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegA_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegB_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "RegIMM_LATCH_EN".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(65): (vcom-1136) Unknown identifier "CLK".
# ** Note: /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_2/decode.vhd(67): VHDL Compiler exiting
# End time: 11:32:37 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# End time: 11:32:37 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:37 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/phases/phase_4/phase_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity phase_4
# -- Compiling architecture structural of phase_4
# End time: 11:32:38 on Apr 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# ::SIG:: 7680656
# Start time: 11:32:38 on Apr 02,2022
# vcom -reportprogress 300 -work work /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Compiling entity datapath
# -- Compiling architecture structural of datapath
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1136) Unknown identifier "i_size".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(45): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(87): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(88): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(89): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(97): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1136) Unknown identifier "nbit".
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): Type error in range expression.
# ** Error: /home/ms22.57/Documents/DLX/DLX/datapath/datapath.vhd(98): near ")": (vcom-1576) expecting END.
# End time: 11:32:38 on Apr 02,2022, Elapsed time: 0:00:00
# Errors: 19, Warnings: 0
# child process exited abnormally
