#Project_name
lqr_controller
#Input
2
x0
6
1
8
16
x_ref
6
1
8
16
#Output
1
u
3
1
8
16
#fclk
100
#FPGA_name
xc7z020clg484-1
#board_name
zedboard
#type_eth
0
#mem_base_address
33554432
#num_test
1000
#type_test
0
#type_template
PL
#type_design_flow
matlab
