<stg><name>chan_est_top_Pipeline_pilot_scan</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln246 = store i8 0, i8 %m

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %VITIS_LOOP_251_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_251_2:0 %m_1 = load i8 %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2:1 %icmp_ln246 = icmp_eq  i8 %m_1, i8 172

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2:2 %add_ln246 = add i8 %m_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_251_2:3 %br_ln246 = br i1 %icmp_ln246, void %VITIS_LOOP_251_2.split, void %VITIS_LOOP_269_3.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_251_2.split:54 %store_ln246 = store i8 %add_ln246, i8 %m

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:0 %zext_ln246 = zext i8 %m_1

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:4 %trunc_ln248 = trunc i8 %m_1

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_251_2.split:5 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln248, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_251_2.split:6 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %m_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_251_2.split:7 %zext_ln248 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:8 %sub_ln248 = sub i10 %p_shl, i10 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_251_2.split:9 %tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %sub_ln248, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
VITIS_LOOP_251_2.split:10 %or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:11 %zext_ln249 = zext i10 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln249"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:12 %DMRS_RE_addr = getelementptr i15 %DMRS_RE, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="DMRS_RE_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:13 %x_re = load i8 %DMRS_RE_addr

]]></Node>
<StgValue><ssdm name="x_re"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:14 %DMRS_IM_addr = getelementptr i15 %DMRS_IM, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="DMRS_IM_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:15 %x_im = load i8 %DMRS_IM_addr

]]></Node>
<StgValue><ssdm name="x_im"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:16 %fft_re_addr = getelementptr i16 %fft_re, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="fft_re_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:17 %y_re = load i10 %fft_re_addr

]]></Node>
<StgValue><ssdm name="y_re"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:18 %fft_im_addr = getelementptr i16 %fft_im, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="fft_im_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:19 %y_im = load i10 %fft_im_addr

]]></Node>
<StgValue><ssdm name="y_im"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:34 %fft_re_1_addr = getelementptr i16 %fft_re_1, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="fft_re_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:35 %y_re_1 = load i10 %fft_re_1_addr

]]></Node>
<StgValue><ssdm name="y_re_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:36 %fft_im_1_addr = getelementptr i16 %fft_im_1, i64 0, i64 %zext_ln249

]]></Node>
<StgValue><ssdm name="fft_im_1_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:37 %y_im_1 = load i10 %fft_im_1_addr

]]></Node>
<StgValue><ssdm name="y_im_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:13 %x_re = load i8 %DMRS_RE_addr

]]></Node>
<StgValue><ssdm name="x_re"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:15 %x_im = load i8 %DMRS_IM_addr

]]></Node>
<StgValue><ssdm name="x_im"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:17 %y_re = load i10 %fft_re_addr

]]></Node>
<StgValue><ssdm name="y_re"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:19 %y_im = load i10 %fft_im_addr

]]></Node>
<StgValue><ssdm name="y_im"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="16">
<![CDATA[
VITIS_LOOP_251_2.split:20 %sext_ln46 = sext i16 %y_re

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="15">
<![CDATA[
VITIS_LOOP_251_2.split:21 %sext_ln46_1 = sext i15 %x_re

]]></Node>
<StgValue><ssdm name="sext_ln46_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="15">
<![CDATA[
VITIS_LOOP_251_2.split:23 %sext_ln46_3 = sext i15 %x_im

]]></Node>
<StgValue><ssdm name="sext_ln46_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:24 %mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:29 %mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:35 %y_re_1 = load i10 %fft_re_1_addr

]]></Node>
<StgValue><ssdm name="y_re_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_251_2.split:37 %y_im_1 = load i10 %fft_im_1_addr

]]></Node>
<StgValue><ssdm name="y_im_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="16">
<![CDATA[
VITIS_LOOP_251_2.split:38 %sext_ln46_4 = sext i16 %y_re_1

]]></Node>
<StgValue><ssdm name="sext_ln46_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:40 %mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:45 %mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="16">
<![CDATA[
VITIS_LOOP_251_2.split:22 %sext_ln46_2 = sext i16 %y_im

]]></Node>
<StgValue><ssdm name="sext_ln46_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:24 %mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:25 %mul_ln46_1 = mul i30 %sext_ln46_2, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:28 %mul_ln47 = mul i30 %sext_ln46_2, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:29 %mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="16">
<![CDATA[
VITIS_LOOP_251_2.split:39 %sext_ln46_5 = sext i16 %y_im_1

]]></Node>
<StgValue><ssdm name="sext_ln46_5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:40 %mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:41 %mul_ln46_3 = mul i30 %sext_ln46_5, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:44 %mul_ln47_2 = mul i30 %sext_ln46_5, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln47_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:45 %mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="62" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:24 %mul_ln46 = mul i30 %sext_ln46, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:26 %add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:29 %mul_ln47_1 = mul i30 %sext_ln46, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:30 %sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:40 %mul_ln46_2 = mul i30 %sext_ln46_4, i30 %sext_ln46_1

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:42 %add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:45 %mul_ln47_3 = mul i30 %sext_ln46_4, i30 %sext_ln46_3

]]></Node>
<StgValue><ssdm name="mul_ln47_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:46 %sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
VITIS_LOOP_269_3.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_251_2.split:1 %specpipeline_ln247 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln247"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:2 %speclooptripcount_ln246 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 172, i64 172, i64 172

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln246"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_251_2.split:3 %specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln246"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:26 %add_ln46 = add i30 %mul_ln46_1, i30 %mul_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_251_2.split:27 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:30 %sub_ln47 = sub i30 %mul_ln47, i30 %mul_ln47_1

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_251_2.split:31 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:32 %pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="pilot_h_re_addr"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:33 %pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="pilot_h_im_addr"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:42 %add_ln46_1 = add i30 %mul_ln46_3, i30 %mul_ln46_2

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_251_2.split:43 %trunc_ln46_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln46_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_251_2.split:46 %sub_ln47_1 = sub i30 %mul_ln47_2, i30 %mul_ln47_3

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_251_2.split:47 %trunc_ln47_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %sub_ln47_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:48 %pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="pilot_h_re_1_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:49 %store_ln255 = store i16 %trunc_ln, i8 %pilot_h_re_addr

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:50 %store_ln255 = store i16 %trunc_ln46_1, i8 %pilot_h_re_1_addr

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_251_2.split:51 %pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %zext_ln246

]]></Node>
<StgValue><ssdm name="pilot_h_im_1_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:52 %store_ln256 = store i16 %trunc_ln1, i8 %pilot_h_im_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_251_2.split:53 %store_ln256 = store i16 %trunc_ln47_1, i8 %pilot_h_im_1_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_251_2.split:55 %br_ln246 = br void %VITIS_LOOP_251_2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
