-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity operator_long_div6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of operator_long_div6 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "operator_long_div6,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=28.424000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=67,HLS_SYN_LUT=13254,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_229_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_reg_426 : STD_LOGIC_VECTOR (2 downto 0);
    signal q_chunk_V_ret2_i_i_reg_431 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_1_i_i_reg_436 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_2_i_i_reg_441 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_3_i_i_reg_446 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_4_i_i_reg_451 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_5_i_i_reg_456 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_chunk_V_ret2_6_i_i_reg_461 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_ret3_6_i_i_reg_466 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_19_7_i_i_reg_471 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_8_i_i_reg_476 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_9_i_i_reg_481 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_i_i_4_reg_486 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_10_i_i_reg_491 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_11_i_i_reg_496 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_12_i_i_reg_501 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_19_13_i_i_reg_506 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_98_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_98_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_98_r_in_V : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_98_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_98_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_105_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_105_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_105_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_105_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_111_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_111_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_111_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_111_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_117_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_117_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_117_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_117_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_123_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_123_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_123_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_123_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_129_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_129_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_129_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_129_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_135_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_135_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_135_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_135_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_lut_div3_chunk_fu_141_ap_ready : STD_LOGIC;
    signal grp_lut_div3_chunk_fu_141_d_V : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_141_ap_return_0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_lut_div3_chunk_fu_141_ap_return_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_chunk_V_fu_224_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_Result_i_i_fu_214_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_16_i_i_fu_394_p17 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);

    component lut_div3_chunk IS
    port (
        ap_ready : OUT STD_LOGIC;
        d_V : IN STD_LOGIC_VECTOR (3 downto 0);
        r_in_V : IN STD_LOGIC_VECTOR (1 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;



begin
    grp_lut_div3_chunk_fu_98 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_98_ap_ready,
        d_V => grp_lut_div3_chunk_fu_98_d_V,
        r_in_V => grp_lut_div3_chunk_fu_98_r_in_V,
        ap_return_0 => grp_lut_div3_chunk_fu_98_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_98_ap_return_1);

    grp_lut_div3_chunk_fu_105 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_105_ap_ready,
        d_V => grp_lut_div3_chunk_fu_105_d_V,
        r_in_V => grp_lut_div3_chunk_fu_98_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_105_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_105_ap_return_1);

    grp_lut_div3_chunk_fu_111 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_111_ap_ready,
        d_V => grp_lut_div3_chunk_fu_111_d_V,
        r_in_V => grp_lut_div3_chunk_fu_105_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_111_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_111_ap_return_1);

    grp_lut_div3_chunk_fu_117 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_117_ap_ready,
        d_V => grp_lut_div3_chunk_fu_117_d_V,
        r_in_V => grp_lut_div3_chunk_fu_111_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_117_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_117_ap_return_1);

    grp_lut_div3_chunk_fu_123 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_123_ap_ready,
        d_V => grp_lut_div3_chunk_fu_123_d_V,
        r_in_V => grp_lut_div3_chunk_fu_117_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_123_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_123_ap_return_1);

    grp_lut_div3_chunk_fu_129 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_129_ap_ready,
        d_V => grp_lut_div3_chunk_fu_129_d_V,
        r_in_V => grp_lut_div3_chunk_fu_123_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_129_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_129_ap_return_1);

    grp_lut_div3_chunk_fu_135 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_135_ap_ready,
        d_V => grp_lut_div3_chunk_fu_135_d_V,
        r_in_V => grp_lut_div3_chunk_fu_129_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_135_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_135_ap_return_1);

    grp_lut_div3_chunk_fu_141 : component lut_div3_chunk
    port map (
        ap_ready => grp_lut_div3_chunk_fu_141_ap_ready,
        d_V => grp_lut_div3_chunk_fu_141_d_V,
        r_in_V => grp_lut_div3_chunk_fu_135_ap_return_1,
        ap_return_0 => grp_lut_div3_chunk_fu_141_ap_return_0,
        ap_return_1 => grp_lut_div3_chunk_fu_141_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_19_10_i_i_reg_491 <= in_r(16 downto 13);
                p_Result_19_11_i_i_reg_496 <= in_r(12 downto 9);
                p_Result_19_12_i_i_reg_501 <= in_r(8 downto 5);
                p_Result_19_13_i_i_reg_506 <= in_r(4 downto 1);
                p_Result_19_7_i_i_reg_471 <= in_r(32 downto 29);
                p_Result_19_8_i_i_reg_476 <= in_r(28 downto 25);
                p_Result_19_9_i_i_reg_481 <= in_r(24 downto 21);
                p_Result_19_i_i_4_reg_486 <= in_r(20 downto 17);
                q_chunk_V_ret2_1_i_i_reg_436 <= grp_lut_div3_chunk_fu_111_ap_return_0;
                q_chunk_V_ret2_2_i_i_reg_441 <= grp_lut_div3_chunk_fu_117_ap_return_0;
                q_chunk_V_ret2_3_i_i_reg_446 <= grp_lut_div3_chunk_fu_123_ap_return_0;
                q_chunk_V_ret2_4_i_i_reg_451 <= grp_lut_div3_chunk_fu_129_ap_return_0;
                q_chunk_V_ret2_5_i_i_reg_456 <= grp_lut_div3_chunk_fu_135_ap_return_0;
                q_chunk_V_ret2_6_i_i_reg_461 <= grp_lut_div3_chunk_fu_141_ap_return_0;
                q_chunk_V_ret2_i_i_reg_431 <= grp_lut_div3_chunk_fu_105_ap_return_0;
                r_V_ret3_6_i_i_reg_466 <= grp_lut_div3_chunk_fu_141_ap_return_1;
                tmp_reg_426 <= tmp_fu_229_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_done_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_i_i_fu_394_p17),64));
    d_chunk_V_fu_224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_i_i_fu_214_p4),4));

    grp_lut_div3_chunk_fu_105_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_8_i_i_reg_476, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_105_d_V <= p_Result_19_8_i_i_reg_476;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_105_d_V <= in_r(60 downto 57);
        else 
            grp_lut_div3_chunk_fu_105_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_111_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_9_i_i_reg_481, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_111_d_V <= p_Result_19_9_i_i_reg_481;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_111_d_V <= in_r(56 downto 53);
        else 
            grp_lut_div3_chunk_fu_111_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_117_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_i_i_4_reg_486, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_117_d_V <= p_Result_19_i_i_4_reg_486;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_117_d_V <= in_r(52 downto 49);
        else 
            grp_lut_div3_chunk_fu_117_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_123_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_10_i_i_reg_491, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_123_d_V <= p_Result_19_10_i_i_reg_491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_123_d_V <= in_r(48 downto 45);
        else 
            grp_lut_div3_chunk_fu_123_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_129_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_11_i_i_reg_496, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_129_d_V <= p_Result_19_11_i_i_reg_496;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_129_d_V <= in_r(44 downto 41);
        else 
            grp_lut_div3_chunk_fu_129_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_135_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_12_i_i_reg_501, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_135_d_V <= p_Result_19_12_i_i_reg_501;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_135_d_V <= in_r(40 downto 37);
        else 
            grp_lut_div3_chunk_fu_135_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_141_d_V_assign_proc : process(ap_CS_fsm_state1, in_r, p_Result_19_13_i_i_reg_506, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_141_d_V <= p_Result_19_13_i_i_reg_506;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_141_d_V <= in_r(36 downto 33);
        else 
            grp_lut_div3_chunk_fu_141_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_98_d_V_assign_proc : process(ap_CS_fsm_state1, p_Result_19_7_i_i_reg_471, d_chunk_V_fu_224_p1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_98_d_V <= p_Result_19_7_i_i_reg_471;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_98_d_V <= d_chunk_V_fu_224_p1;
        else 
            grp_lut_div3_chunk_fu_98_d_V <= "XXXX";
        end if; 
    end process;


    grp_lut_div3_chunk_fu_98_r_in_V_assign_proc : process(ap_CS_fsm_state1, r_V_ret3_6_i_i_reg_466, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_lut_div3_chunk_fu_98_r_in_V <= r_V_ret3_6_i_i_reg_466;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_lut_div3_chunk_fu_98_r_in_V <= ap_const_lv2_0;
        else 
            grp_lut_div3_chunk_fu_98_r_in_V <= "XX";
        end if; 
    end process;

    p_Result_16_i_i_fu_394_p17 <= (((((((((((((((tmp_reg_426 & q_chunk_V_ret2_i_i_reg_431) & q_chunk_V_ret2_1_i_i_reg_436) & q_chunk_V_ret2_2_i_i_reg_441) & q_chunk_V_ret2_3_i_i_reg_446) & q_chunk_V_ret2_4_i_i_reg_451) & q_chunk_V_ret2_5_i_i_reg_456) & q_chunk_V_ret2_6_i_i_reg_461) & grp_lut_div3_chunk_fu_98_ap_return_0) & grp_lut_div3_chunk_fu_105_ap_return_0) & grp_lut_div3_chunk_fu_111_ap_return_0) & grp_lut_div3_chunk_fu_117_ap_return_0) & grp_lut_div3_chunk_fu_123_ap_return_0) & grp_lut_div3_chunk_fu_129_ap_return_0) & grp_lut_div3_chunk_fu_135_ap_return_0) & grp_lut_div3_chunk_fu_141_ap_return_0);
    p_Result_i_i_fu_214_p4 <= in_r(63 downto 61);
    tmp_fu_229_p1 <= grp_lut_div3_chunk_fu_98_ap_return_0(3 - 1 downto 0);
end behav;
