report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Tue Mar 17 18:54:22 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[244] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[244] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U109/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[244] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[218] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U149/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n131 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[219] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U93/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n72 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[213] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[213] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U110/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[213] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[220] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[220] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U153/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n135 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U150/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n132 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[227] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[227] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U41/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n20 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[227] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[188] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U94/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n73 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[217] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[217] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U97/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n76 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[217] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[182] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[182] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U111/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n90 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[182] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[233] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[233] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U105/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n84 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[233] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[224] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[224] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U101/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n80 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[224] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[225] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[225] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U61/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n40 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[225] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[189] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[189] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U154/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n136 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U151/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n133 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[229] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[229] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U65/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n44 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[229] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[196] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[196] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U42/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n21 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[196] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U95/Z (NBUFFX2)              0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n74 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[186] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U98/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n77 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[202] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[202] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U106/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n85 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[202] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[193] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[193] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U102/Z (NBUFFX2)             0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n81 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/tag_mem/data_i[151] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.30 f
  core/fe/mem/icache/tag_mem/data_i[151] (net)                      0.00       0.30 f
  core/fe/mem/icache/tag_mem/U112/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n91 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[151] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[194] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[194] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U62/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n41 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[194] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[29] (net)                          2                   0.00       0.10 f
  U3319/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[29] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 f
  uce_0__uce/U743/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[14] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[230] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[230] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U37/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n16 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[230] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[158] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U155/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n137 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.03     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[39] (net)                          2                   0.00       0.10 f
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[39] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 f
  uce_0__uce/U753/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[24] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[240] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[240] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U85/Z (NBUFFX2)              0.02      0.05 *     0.36 f
  core/fe/mem/icache/tag_mem/n64 (net)          1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[240] (saed90_248x64_1P_bit)     0.02     0.00 *     0.36 f
  data arrival time                                                            0.36

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.36
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.69


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[27] (net)                          2                   0.00       0.10 f
  U3316/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[27] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 f
  uce_0__uce/U741/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[12] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[228] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[228] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U157/Z (NBUFFX2)             0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n139 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[228] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[198] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[198] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U66/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n45 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[198] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U152/Z (NBUFFX2)             0.03      0.06 *     0.36 f
  core/fe/mem/icache/tag_mem/n134 (net)         1                   0.00       0.36 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[41] (net)                          2                   0.00       0.10 f
  U3332/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[41] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.16 f
  uce_0__uce/U755/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[26] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[242] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[242] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U57/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n36 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[242] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[38] (net)                          2                   0.00       0.10 f
  U3329/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[38] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.16 f
  uce_0__uce/U752/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[23] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[239] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[239] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U53/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n32 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[239] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[165] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[165] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U43/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n22 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[165] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[42] (net)                          2                   0.00       0.10 f
  U3333/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[42] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.17 f
  uce_0__uce/U756/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[27] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[243] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[243] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U77/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n56 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[243] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[126] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U96/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n75 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[155] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U99/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n78 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[29] (net)                          2                   0.00       0.10 f
  U3319/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[29] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 f
  uce_0__uce/U743/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[14] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[199] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[199] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U38/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n17 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[199] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[171] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[171] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U107/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n86 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[171] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[162] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[162] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U103/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n82 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[162] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[163] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[163] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U63/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n42 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[163] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[127] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U156/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n138 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[39] (net)                          2                   0.00       0.10 f
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[39] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 f
  uce_0__uce/U753/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[24] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[209] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[209] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U86/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n65 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[209] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[27] (net)                          2                   0.00       0.10 f
  U3316/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[27] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 f
  uce_0__uce/U741/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[12] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[197] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[197] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U158/Z (NBUFFX2)             0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n140 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[197] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[38] (net)                          2                   0.00       0.10 f
  U3329/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[38] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.16 f
  uce_0__uce/U752/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[23] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[208] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[208] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U54/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n33 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[208] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[167] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[167] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U67/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n46 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[167] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[41] (net)                          2                   0.00       0.10 f
  U3332/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[41] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.16 f
  uce_0__uce/U755/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[26] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[211] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[211] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U58/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n37 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[211] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[35] (net)                          2                   0.00       0.10 f
  U3326/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[35] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.17 f
  uce_0__uce/U749/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[20] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.09 *     0.32 f
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.32 f
  core/fe/mem/icache/tag_mem/data_i[236] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.32 f
  core/fe/mem/icache/tag_mem/data_i[236] (net)                      0.00       0.32 f
  core/fe/mem/icache/tag_mem/U73/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n52 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[236] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[134] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U44/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n23 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[42] (net)                          2                   0.00       0.10 f
  U3333/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[42] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.17 f
  uce_0__uce/U756/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[27] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[212] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[212] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U78/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n57 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[212] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[124] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U100/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n79 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[29] (net)                          2                   0.00       0.10 f
  U3319/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[29] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 f
  uce_0__uce/U743/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[14] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[168] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[168] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U39/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n18 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[168] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[32] (net)                          2                   0.00       0.10 f
  U3322/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[32] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.16 f
  uce_0__uce/U746/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[17] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[140] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U108/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n87 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[24] (net)                          2                   0.00       0.10 f
  U3312/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[24] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.16 f
  uce_0__uce/U738/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[9] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[132] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U64/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n43 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[132] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[23] (net)                          2                   0.00       0.10 f
  U3311/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[23] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.16 f
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[8] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[131] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U104/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n83 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[39] (net)                          2                   0.00       0.10 f
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[39] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 f
  uce_0__uce/U753/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[24] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[178] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[178] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U87/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n66 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[178] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[27] (net)                          2                   0.00       0.10 f
  U3316/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[27] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 f
  uce_0__uce/U741/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[12] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[166] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[166] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U159/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n141 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[38] (net)                          2                   0.00       0.10 f
  U3329/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[38] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.16 f
  uce_0__uce/U752/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[23] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[177] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[177] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U55/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n34 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[177] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[28] (net)                          2                   0.00       0.10 f
  U3318/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[28] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.16 f
  uce_0__uce/U742/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[13] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[136] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U68/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n47 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[136] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[41] (net)                          2                   0.00       0.10 f
  U3332/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[41] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.16 f
  uce_0__uce/U755/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[26] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[180] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[180] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U59/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n38 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[180] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[34] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.17 r
  uce_0__uce/U748/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[235] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[235] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U33/Z (NBUFFX2)              0.02      0.06 *     0.37 r
  core/fe/mem/icache/tag_mem/n12 (net)          1                   0.00       0.37 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[235] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[35] (net)                          2                   0.00       0.10 f
  U3326/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[35] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.17 f
  uce_0__uce/U749/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[20] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.09 *     0.32 f
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.32 f
  core/fe/mem/icache/tag_mem/data_i[205] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.32 f
  core/fe/mem/icache/tag_mem/data_i[205] (net)                      0.00       0.32 f
  core/fe/mem/icache/tag_mem/U74/Z (NBUFFX2)              0.02      0.05 *     0.37 f
  core/fe/mem/icache/tag_mem/n53 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[205] (saed90_248x64_1P_bit)     0.02     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[42] (net)                          2                   0.00       0.10 f
  U3333/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[42] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.17 f
  uce_0__uce/U756/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[27] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[181] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[181] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U79/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n58 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[181] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[29] (net)                          2                   0.00       0.10 f
  U3319/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[29] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 f
  uce_0__uce/U743/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[14] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[137] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U40/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n19 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[137] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[39] (net)                          2                   0.00       0.10 f
  U3330/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[39] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.16 f
  uce_0__uce/U753/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[24] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U88/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n67 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[147] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[27] (net)                          2                   0.00       0.10 f
  U3316/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[27] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 f
  uce_0__uce/U741/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[12] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[135] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U160/Z (NBUFFX2)             0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n142 (net)         1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[38] (net)                          2                   0.00       0.10 f
  U3329/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[38] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.16 f
  uce_0__uce/U752/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[23] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[146] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U56/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n35 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[146] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[34] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.17 r
  uce_0__uce/U748/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[204] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[204] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U34/Z (NBUFFX2)              0.03      0.06 *     0.37 r
  core/fe/mem/icache/tag_mem/n13 (net)          1                   0.00       0.37 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[41] (net)                          2                   0.00       0.10 f
  U3332/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[41] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.16 f
  uce_0__uce/U755/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[26] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[149] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U60/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n39 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[149] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[35] (net)                          2                   0.00       0.10 r
  U3326/Q (AO222X1)                                       0.05      0.06 *     0.16 r
  mem_resp_li[35] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.16 r
  uce_0__uce/U749/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[20] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[174] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[174] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U75/Z (NBUFFX2)              0.03      0.06 *     0.37 r
  core/fe/mem/icache/tag_mem/n54 (net)          1                   0.00       0.37 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[174] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[42] (net)                          2                   0.00       0.10 f
  U3333/Q (AO222X1)                                       0.05      0.07 *     0.17 f
  mem_resp_li[42] (net)                         1                   0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.17 f
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.17 f
  uce_0__uce/U756/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[27] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.31 f
  core/fe/mem/icache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 f
  core/fe/mem/icache/tag_mem/data_i[150] (net)                      0.00       0.31 f
  core/fe/mem/icache/tag_mem/U80/Z (NBUFFX2)              0.03      0.06 *     0.37 f
  core/fe/mem/icache/tag_mem/n59 (net)          1                   0.00       0.37 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[150] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 f
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[34] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.17 r
  uce_0__uce/U748/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[173] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[173] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U35/Z (NBUFFX2)              0.03      0.06 *     0.37 r
  core/fe/mem/icache/tag_mem/n14 (net)          1                   0.00       0.37 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[173] (saed90_248x64_1P_bit)     0.03     0.00 *     0.37 r
  data arrival time                                                            0.37

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.37
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[35] (net)                          2                   0.00       0.10 r
  U3326/Q (AO222X1)                                       0.05      0.06 *     0.16 r
  mem_resp_li[35] (net)                         1                   0.00       0.16 r
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.16 r
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.16 r
  uce_0__uce/U749/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[20] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[143] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U76/Z (NBUFFX2)              0.03      0.06 *     0.38 r
  core/fe/mem/icache/tag_mem/n55 (net)          1                   0.00       0.38 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[143] (saed90_248x64_1P_bit)     0.03     0.00 *     0.38 r
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/U628/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1436 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[120] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[120] (net)                      0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[120] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/U628/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1436 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[89] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[89] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[89] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/U628/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1436 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[58] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[58] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[58] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[43]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[43] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[43] (net)                          2                   0.00       0.10 f
  U3334/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[43] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[43] (net)                                   0.00       0.16 f
  uce_0__uce/U757/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (net)            1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[30] (bp_uce_02_2)                        0.00       0.21 f
  tag_mem_pkt_li[28] (net)                                          0.00       0.21 f
  core/tag_mem_pkt_i[30] (bp_core_minimal_02_0)                     0.00       0.21 f
  core/tag_mem_pkt_i[30] (net)                                      0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (bp_fe_top_02_0)                        0.00       0.21 f
  core/fe/tag_mem_pkt_i[30] (net)                                   0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (bp_fe_mem_02_0)                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[30] (net)                               0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (bp_fe_icache_02_0)          0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[30] (net)                        0.00       0.21 f
  core/fe/mem/icache/U1023/Q (AND2X2)                     0.07      0.09 *     0.30 f
  core/fe/mem/icache/tag_mem_data_li[27] (net)     5                0.00       0.30 f
  core/fe/mem/icache/U628/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1436 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[27] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[27] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[27] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[118] (in)                                     0.00      0.00       0.10 f
  io_resp_i[118] (net)                          2                   0.00       0.10 f
  U3268/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[688] (net)                        1                   0.00       0.16 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                          0.00       0.16 f
  uce_1__uce/mem_resp_i[118] (net)                                  0.00       0.16 f
  uce_1__uce/U167/Q (AND2X1)                              0.07      0.08 *     0.25 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[584] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[585] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[62] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[62] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2257 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U734/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1443 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[94] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[94] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[94] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U734/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1443 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[63] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[63] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[63] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[34] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.17 r
  uce_0__uce/U748/Q (AND2X1)                              0.03      0.06 *     0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.22 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.22 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.22 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.22 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.22 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.22 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.22 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.22 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.31 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.31 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.31 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)                      0.00       0.31 r
  core/fe/mem/icache/tag_mem/U36/Z (NBUFFX2)              0.03      0.06 *     0.38 r
  core/fe/mem/icache/tag_mem/n15 (net)          1                   0.00       0.38 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[142] (saed90_248x64_1P_bit)     0.03     0.00 *     0.38 r
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U734/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1443 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[32] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[32] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[32] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[17] (net)                          2                   0.00       0.10 f
  U3304/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[17] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.16 f
  uce_0__uce/U731/Q (AND2X1)                              0.03      0.06 *     0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.21 f
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.21 f
  tag_mem_pkt_li[2] (net)                                           0.00       0.21 f
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.21 f
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.21 f
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.21 f
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.21 f
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.21 f
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U734/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1443 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[1] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[1] (net)                        0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[1] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[113] (in)                                     0.00      0.00       0.10 f
  io_resp_i[113] (net)                          2                   0.00       0.10 f
  U3263/Q (AO222X1)                                       0.07      0.08 *     0.18 f
  mem_resp_li[683] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                          0.00       0.18 f
  uce_1__uce/mem_resp_i[113] (net)                                  0.00       0.18 f
  uce_1__uce/U161/Q (AND2X1)                              0.04      0.07 *     0.25 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[579] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[580] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[57] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[57] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2262 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U610/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1432 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[95] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U610/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1432 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[64] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U610/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1432 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[33] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[18] (net)                          2                   0.00       0.10 f
  U3305/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[18] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.16 f
  uce_0__uce/U732/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[3] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.22 f
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U610/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1432 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[2] (net)                        0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1446 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[96] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1446 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[65] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[65] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[111] (in)                                     0.00      0.00       0.10 f
  io_resp_i[111] (net)                          2                   0.00       0.10 f
  U3261/Q (AO222X1)                                       0.07      0.08 *     0.18 f
  mem_resp_li[681] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                          0.00       0.18 f
  uce_1__uce/mem_resp_i[111] (net)                                  0.00       0.18 f
  uce_1__uce/U159/Q (AND2X1)                              0.04      0.07 *     0.26 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[577] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[578] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[55] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[55] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2264 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1446 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[34] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[34] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[19] (net)                          2                   0.00       0.10 f
  U3306/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[19] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.16 f
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.05 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[4] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.22 f
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U750/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1446 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[3] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[3] (net)                        0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[20]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[20] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[20] (net)                          2                   0.00       0.10 f
  U3307/Q (AO222X1)                                       0.03      0.08 *     0.18 f
  mem_resp_li[20] (net)                         1                   0.00       0.18 f
  uce_0__uce/mem_resp_i[20] (bp_uce_02_2)                           0.00       0.18 f
  uce_0__uce/mem_resp_i[20] (net)                                   0.00       0.18 f
  uce_0__uce/U734/Q (AND2X1)                              0.03      0.05 *     0.24 f
  uce_0__uce/tag_mem_pkt_o[7] (net)             1                   0.00       0.24 f
  uce_0__uce/tag_mem_pkt_o[7] (bp_uce_02_2)                         0.00       0.24 f
  tag_mem_pkt_li[5] (net)                                           0.00       0.24 f
  core/tag_mem_pkt_i[7] (bp_core_minimal_02_0)                      0.00       0.24 f
  core/tag_mem_pkt_i[7] (net)                                       0.00       0.24 f
  core/fe/tag_mem_pkt_i[7] (bp_fe_top_02_0)                         0.00       0.24 f
  core/fe/tag_mem_pkt_i[7] (net)                                    0.00       0.24 f
  core/fe/mem/tag_mem_pkt_i[7] (bp_fe_mem_02_0)                     0.00       0.24 f
  core/fe/mem/tag_mem_pkt_i[7] (net)                                0.00       0.24 f
  core/fe/mem/icache/tag_mem_pkt_i[7] (bp_fe_icache_02_0)           0.00       0.24 f
  core/fe/mem/icache/tag_mem_pkt_i[7] (net)                         0.00       0.24 f
  core/fe/mem/icache/U1000/Q (AND2X2)                     0.07      0.09 *     0.33 f
  core/fe/mem/icache/tag_mem_data_li[4] (net)     5                 0.00       0.33 f
  core/fe/mem/icache/tag_mem/data_i[221] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.33 f
  core/fe/mem/icache/tag_mem/data_i[221] (net)                      0.00       0.33 f
  core/fe/mem/icache/tag_mem/U49/Z (NBUFFX2)              0.02      0.05 *     0.38 f
  core/fe/mem/icache/tag_mem/n28 (net)          1                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[221] (saed90_248x64_1P_bit)     0.02     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[116] (in)                                     0.00      0.00       0.10 f
  io_resp_i[116] (net)                          2                   0.00       0.10 f
  U3266/Q (AO222X1)                                       0.06      0.08 *     0.18 f
  mem_resp_li[686] (net)                        1                   0.00       0.18 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                          0.00       0.18 f
  uce_1__uce/mem_resp_i[116] (net)                                  0.00       0.18 f
  uce_1__uce/U164/Q (AND2X1)                              0.05      0.08 *     0.26 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3                   0.00       0.26 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                       0.00       0.26 f
  data_mem_pkt_li[582] (net)                                        0.00       0.26 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                   0.00       0.26 f
  core/data_mem_pkt_i[583] (net)                                    0.00       0.26 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                       0.00       0.26 f
  core/be/data_mem_pkt_i[60] (net)                                  0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)            0.00       0.26 f
  core/be/be_mem/data_mem_pkt_i[60] (net)                           0.00       0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)     0.00      0.26 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)                    0.00       0.26 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2259 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/U107/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1419 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[103] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[103] (net)                      0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[103] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/U107/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1419 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[72] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[72] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[72] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  io_resp_i[119] (in)                                     0.00      0.00       0.10 f
  io_resp_i[119] (net)                          2                   0.00       0.10 f
  U3269/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[689] (net)                        1                   0.00       0.16 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                          0.00       0.16 f
  uce_1__uce/mem_resp_i[119] (net)                                  0.00       0.16 f
  uce_1__uce/U168/Q (AND2X1)                              0.07      0.09 *     0.25 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3                   0.00       0.25 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                       0.00       0.25 f
  data_mem_pkt_li[585] (net)                                        0.00       0.25 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                   0.00       0.25 f
  core/data_mem_pkt_i[586] (net)                                    0.00       0.25 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                       0.00       0.25 f
  core/be/data_mem_pkt_i[63] (net)                                  0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)            0.00       0.25 f
  core/be/be_mem/data_mem_pkt_i[63] (net)                           0.00       0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)     0.00      0.25 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)                    0.00       0.25 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                 0.03      0.07 *     0.32 f
  core/be/be_mem/dcache/n2256 (net)             1                   0.00       0.32 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)     0.03     0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)     0.00      1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/U107/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1419 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[41] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[41] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[41] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U624/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1433 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[93] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[93] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[93] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[16] (net)                          2                   0.00       0.10 f
  U3303/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[16] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.16 f
  uce_0__uce/U730/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.22 f
  tag_mem_pkt_li[1] (net)                                           0.00       0.22 f
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.22 f
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.22 f
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.22 f
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.31 f
  core/fe/mem/icache/U624/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1433 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[62] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[62] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[62] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 f
  mem_resp_i[26] (net)                          2                   0.00       0.10 f
  U3315/Q (AO222X1)                                       0.04      0.06 *     0.16 f
  mem_resp_li[26] (net)                         1                   0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.16 f
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.16 f
  uce_0__uce/U740/Q (AND2X1)                              0.03      0.06 *     0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.22 f
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.22 f
  tag_mem_pkt_li[11] (net)                                          0.00       0.22 f
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.22 f
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.22 f
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.22 f
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.22 f
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.22 f
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.09 *     0.31 f
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.31 f
  core/fe/mem/icache/U107/Z (NBUFFX2)                     0.04      0.07 *     0.38 f
  core/fe/mem/icache/n1419 (net)                4                   0.00       0.38 f
  core/fe/mem/icache/tag_mem/data_i[10] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.38 f
  core/fe/mem/icache/tag_mem/data_i[10] (net)                       0.00       0.38 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[10] (saed90_248x64_1P_bit)     0.04     0.00 *     0.38 f
  data arrival time                                                            0.38

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.38
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67




