#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Fri Oct  4 13:20:38 2024
# Process ID: 26320
# Current directory: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23532 C:\Projects\ERN24004\Projects\PYNQ\03_Fir\Fir\Fir.xpr
# Log file: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :17617 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2001.832 ; gain = 367.895
open_bd_design {C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.srcs/sources_1/bd/Fir_filter/Fir_filter.bd}
Reading block design file <C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.srcs/sources_1/bd/Fir_filter/Fir_filter.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - fir_dma
Successfully read diagram <Fir_filter> from block design file <C:/Projects/ERN24004/Projects/PYNQ/03_Fir/Fir/Fir.srcs/sources_1/bd/Fir_filter/Fir_filter.bd>
update_compile_order -fileset sources_1
save_project_as Fir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir -force
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_7f657328.ui> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_63c41e00.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'C_S_AXI4_ID_WIDTH' of cell '/axi_quad_spi_0' is ignored
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
Slave segment '/axi_quad_spi_0/AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x41E0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {shield_spi ( Shield SPI on J7 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_quad_spi_0/SPI_0]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_quad_spi_0]
INFO: [board_rule 100-100] set_property CONFIG.QSPI_BOARD_INTERFACE shield_spi [get_bd_cells /axi_quad_spi_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 shield_spi
INFO: [BoardRule 102-9] connect_bd_intf_net /shield_spi /axi_quad_spi_0/SPI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Projects\ERN24004\Projects\PYNQ\05_SPI_DMA\Fir\Fir.srcs\sources_1\bd\Fir_filter\Fir_filter.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_7f657328.ui> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_63c41e00.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/utils_1/imports/synth_1/Fir_filter_wrapper.dcp with file C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/synth_1/Fir_filter_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /filter/fir Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /filter/fir Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
Wrote  : <C:\Projects\ERN24004\Projects\PYNQ\05_SPI_DMA\Fir\Fir.srcs\sources_1\bd\Fir_filter\Fir_filter.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_7f657328.ui> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_63c41e00.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/synth/Fir_filter.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/sim/Fir_filter.v
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/hdl/Fir_filter_wrapper.v
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_7f657328.ui> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/sources_1/bd/Fir_filter/ui/bd_63c41e00.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/ip/Fir_filter_auto_pc_0/Fir_filter_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/ip/Fir_filter_auto_us_0/Fir_filter_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/ip/Fir_filter_auto_us_1/Fir_filter_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/ip/Fir_filter_auto_pc_1/Fir_filter_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/hw_handoff/Fir_filter.hwh
Generated Hardware Definition File C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.gen/sources_1/bd/Fir_filter/synth/Fir_filter.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_axi_quad_spi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP Fir_filter_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_axi_quad_spi_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Fir_filter_xbar_1
[Fri Oct  4 13:30:34 2024] Launched Fir_filter_axi_quad_spi_0_0_synth_1, Fir_filter_auto_pc_0_synth_1, Fir_filter_auto_us_1_synth_1, Fir_filter_xbar_1_synth_1, Fir_filter_auto_us_0_synth_1, Fir_filter_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
Fir_filter_axi_quad_spi_0_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_axi_quad_spi_0_0_synth_1/runme.log
Fir_filter_auto_pc_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_auto_pc_0_synth_1/runme.log
Fir_filter_auto_us_1_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_auto_us_1_synth_1/runme.log
Fir_filter_xbar_1_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_xbar_1_synth_1/runme.log
Fir_filter_auto_us_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_auto_us_0_synth_1/runme.log
Fir_filter_auto_pc_1_synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/Fir_filter_auto_pc_1_synth_1/runme.log
synth_1: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/synth_1/runme.log
[Fri Oct  4 13:30:34 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2360.219 ; gain = 271.832
file mkdir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new/coraz7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.srcs/constrs_1/new/coraz7.xdc
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Oct  4 13:44:49 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/impl_1/runme.log
write_bd_tcl -force C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir_filter.tcl
INFO: [BD 5-148] Tcl file written out <C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir_filter.tcl>.

file copy -force C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/Fir/Fir.runs/impl_1/Fir_filter_wrapper.bit C:/Projects/ERN24004/Projects/PYNQ/05_SPI_DMA/fir/fir.bit
regenerate_bd_layout -routing
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:47:06 2024...
